
Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c768  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a2c  0800c878  0800c878  0000d878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2a4  0800d2a4  0000f220  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d2a4  0800d2a4  0000e2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2ac  0800d2ac  0000f220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2ac  0800d2ac  0000e2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d2b0  0800d2b0  0000e2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  0800d2b4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c9c  20000220  0800d4d4  0000f220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ebc  0800d4d4  0000febc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f220  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170dd  00000000  00000000  0000f249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b4e  00000000  00000000  00026326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001628  00000000  00000000  00029e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000113e  00000000  00000000  0002b4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bcbf  00000000  00000000  0002c5de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c427  00000000  00000000  0004829d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097da9  00000000  00000000  000646c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc46d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007000  00000000  00000000  000fc4b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  001034b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000220 	.word	0x20000220
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c860 	.word	0x0800c860

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000224 	.word	0x20000224
 800014c:	0800c860 	.word	0x0800c860

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <HX711_InterpFromTable>:
/* ================================
 *  Table Interpolation Function
 * ================================*/

float HX711_InterpFromTable(float sum)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b091      	sub	sp, #68	@ 0x44
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
    // 1) If below the first calibration point  clamp to minimum
    if (sum <= lc_table[0].sum)
 8001118:	f04f 0300 	mov.w	r3, #0
 800111c:	4619      	mov	r1, r3
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ffb8 	bl	8001094 <__aeabi_fcmple>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d002      	beq.n	8001130 <HX711_InterpFromTable+0x20>
        return lc_table[0].mass;
 800112a:	f04f 0300 	mov.w	r3, #0
 800112e:	e0b0      	b.n	8001292 <HX711_InterpFromTable+0x182>

    // 2) If above the last calibration point  apply linear extrapolation + max clamp
    if (sum >= lc_table[LC_TABLE_COUNT - 1].sum) {
 8001130:	2315      	movs	r3, #21
 8001132:	3b01      	subs	r3, #1
 8001134:	4a59      	ldr	r2, [pc, #356]	@ (800129c <HX711_InterpFromTable+0x18c>)
 8001136:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800113a:	4619      	mov	r1, r3
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ffb3 	bl	80010a8 <__aeabi_fcmpge>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d046      	beq.n	80011d6 <HX711_InterpFromTable+0xc6>
        float x1 = lc_table[LC_TABLE_COUNT - 2].sum;
 8001148:	2315      	movs	r3, #21
 800114a:	3b02      	subs	r3, #2
 800114c:	4a53      	ldr	r2, [pc, #332]	@ (800129c <HX711_InterpFromTable+0x18c>)
 800114e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001152:	61fb      	str	r3, [r7, #28]
        float x2 = lc_table[LC_TABLE_COUNT - 1].sum;
 8001154:	2315      	movs	r3, #21
 8001156:	3b01      	subs	r3, #1
 8001158:	4a50      	ldr	r2, [pc, #320]	@ (800129c <HX711_InterpFromTable+0x18c>)
 800115a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800115e:	61bb      	str	r3, [r7, #24]
        float y1 = lc_table[LC_TABLE_COUNT - 2].mass;
 8001160:	2315      	movs	r3, #21
 8001162:	3b02      	subs	r3, #2
 8001164:	4a4d      	ldr	r2, [pc, #308]	@ (800129c <HX711_InterpFromTable+0x18c>)
 8001166:	00db      	lsls	r3, r3, #3
 8001168:	4413      	add	r3, r2
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	617b      	str	r3, [r7, #20]
        float y2 = lc_table[LC_TABLE_COUNT - 1].mass;
 800116e:	2315      	movs	r3, #21
 8001170:	3b01      	subs	r3, #1
 8001172:	4a4a      	ldr	r2, [pc, #296]	@ (800129c <HX711_InterpFromTable+0x18c>)
 8001174:	00db      	lsls	r3, r3, #3
 8001176:	4413      	add	r3, r2
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	613b      	str	r3, [r7, #16]

        float slope = (y2 - y1) / (x2 - x1);  // slope between last two points
 800117c:	6979      	ldr	r1, [r7, #20]
 800117e:	6938      	ldr	r0, [r7, #16]
 8001180:	f7ff fcd6 	bl	8000b30 <__aeabi_fsub>
 8001184:	4603      	mov	r3, r0
 8001186:	461c      	mov	r4, r3
 8001188:	69f9      	ldr	r1, [r7, #28]
 800118a:	69b8      	ldr	r0, [r7, #24]
 800118c:	f7ff fcd0 	bl	8000b30 <__aeabi_fsub>
 8001190:	4603      	mov	r3, r0
 8001192:	4619      	mov	r1, r3
 8001194:	4620      	mov	r0, r4
 8001196:	f7ff fe89 	bl	8000eac <__aeabi_fdiv>
 800119a:	4603      	mov	r3, r0
 800119c:	60fb      	str	r3, [r7, #12]
        float dx    = sum - x2;              // distance beyond the last x point
 800119e:	69b9      	ldr	r1, [r7, #24]
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff fcc5 	bl	8000b30 <__aeabi_fsub>
 80011a6:	4603      	mov	r3, r0
 80011a8:	60bb      	str	r3, [r7, #8]
        float y     = y2 + slope * dx;       // extrapolated mass value
 80011aa:	68b9      	ldr	r1, [r7, #8]
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	f7ff fdc9 	bl	8000d44 <__aeabi_fmul>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4619      	mov	r1, r3
 80011b6:	6938      	ldr	r0, [r7, #16]
 80011b8:	f7ff fcbc 	bl	8000b34 <__addsf3>
 80011bc:	4603      	mov	r3, r0
 80011be:	63fb      	str	r3, [r7, #60]	@ 0x3c

        // Clamp to maximum allowed mass
        if (y > HX711_MAX_MASS) {
 80011c0:	4937      	ldr	r1, [pc, #220]	@ (80012a0 <HX711_InterpFromTable+0x190>)
 80011c2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80011c4:	f7ff ff7a 	bl	80010bc <__aeabi_fcmpgt>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <HX711_InterpFromTable+0xc2>
            y = HX711_MAX_MASS;
 80011ce:	4b34      	ldr	r3, [pc, #208]	@ (80012a0 <HX711_InterpFromTable+0x190>)
 80011d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        return y;
 80011d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011d4:	e05d      	b.n	8001292 <HX711_InterpFromTable+0x182>
    }

    // 3) Inside table range  normal linear interpolation
    for (int i = 0; i < LC_TABLE_COUNT - 1; i++) {
 80011d6:	2300      	movs	r3, #0
 80011d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80011da:	e054      	b.n	8001286 <HX711_InterpFromTable+0x176>

        float x1 = lc_table[i].sum;
 80011dc:	4a2f      	ldr	r2, [pc, #188]	@ (800129c <HX711_InterpFromTable+0x18c>)
 80011de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011e4:	633b      	str	r3, [r7, #48]	@ 0x30
        float x2 = lc_table[i + 1].sum;
 80011e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011e8:	3301      	adds	r3, #1
 80011ea:	4a2c      	ldr	r2, [pc, #176]	@ (800129c <HX711_InterpFromTable+0x18c>)
 80011ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if (sum >= x1 && sum <= x2) {
 80011f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff57 	bl	80010a8 <__aeabi_fcmpge>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d03f      	beq.n	8001280 <HX711_InterpFromTable+0x170>
 8001200:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ff46 	bl	8001094 <__aeabi_fcmple>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d038      	beq.n	8001280 <HX711_InterpFromTable+0x170>
            float y1 = lc_table[i].mass;
 800120e:	4a23      	ldr	r2, [pc, #140]	@ (800129c <HX711_InterpFromTable+0x18c>)
 8001210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	4413      	add	r3, r2
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	62bb      	str	r3, [r7, #40]	@ 0x28
            float y2 = lc_table[i + 1].mass;
 800121a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800121c:	3301      	adds	r3, #1
 800121e:	4a1f      	ldr	r2, [pc, #124]	@ (800129c <HX711_InterpFromTable+0x18c>)
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	4413      	add	r3, r2
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	627b      	str	r3, [r7, #36]	@ 0x24

            float t = (sum - x1) / (x2 - x1);
 8001228:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff fc80 	bl	8000b30 <__aeabi_fsub>
 8001230:	4603      	mov	r3, r0
 8001232:	461c      	mov	r4, r3
 8001234:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001236:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001238:	f7ff fc7a 	bl	8000b30 <__aeabi_fsub>
 800123c:	4603      	mov	r3, r0
 800123e:	4619      	mov	r1, r3
 8001240:	4620      	mov	r0, r4
 8001242:	f7ff fe33 	bl	8000eac <__aeabi_fdiv>
 8001246:	4603      	mov	r3, r0
 8001248:	623b      	str	r3, [r7, #32]
            float y = y1 + t * (y2 - y1);
 800124a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800124c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800124e:	f7ff fc6f 	bl	8000b30 <__aeabi_fsub>
 8001252:	4603      	mov	r3, r0
 8001254:	6a39      	ldr	r1, [r7, #32]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fd74 	bl	8000d44 <__aeabi_fmul>
 800125c:	4603      	mov	r3, r0
 800125e:	4619      	mov	r1, r3
 8001260:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001262:	f7ff fc67 	bl	8000b34 <__addsf3>
 8001266:	4603      	mov	r3, r0
 8001268:	637b      	str	r3, [r7, #52]	@ 0x34

            // Optional: clamp inside table range if needed
            if (y > HX711_MAX_MASS) {
 800126a:	490d      	ldr	r1, [pc, #52]	@ (80012a0 <HX711_InterpFromTable+0x190>)
 800126c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800126e:	f7ff ff25 	bl	80010bc <__aeabi_fcmpgt>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <HX711_InterpFromTable+0x16c>
                y = HX711_MAX_MASS;
 8001278:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <HX711_InterpFromTable+0x190>)
 800127a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            return y;
 800127c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800127e:	e008      	b.n	8001292 <HX711_InterpFromTable+0x182>
    for (int i = 0; i < LC_TABLE_COUNT - 1; i++) {
 8001280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001282:	3301      	adds	r3, #1
 8001284:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001286:	2315      	movs	r3, #21
 8001288:	3b01      	subs	r3, #1
 800128a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800128c:	429a      	cmp	r2, r3
 800128e:	dba5      	blt.n	80011dc <HX711_InterpFromTable+0xcc>
        }
    }

    // Should never reach here
    return -1.0f;
 8001290:	4b04      	ldr	r3, [pc, #16]	@ (80012a4 <HX711_InterpFromTable+0x194>)
}
 8001292:	4618      	mov	r0, r3
 8001294:	3744      	adds	r7, #68	@ 0x44
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	0800cd68 	.word	0x0800cd68
 80012a0:	451c4000 	.word	0x451c4000
 80012a4:	bf800000 	.word	0xbf800000

080012a8 <HX711_Init>:
 * ================================*/

// Init
void HX711_Init(HX711_t *hx711, GPIO_TypeDef* dt_port, uint16_t dt_pin,
                GPIO_TypeDef* sck_port, uint16_t sck_pin, float scale)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	603b      	str	r3, [r7, #0]
 80012b4:	4613      	mov	r3, r2
 80012b6:	80fb      	strh	r3, [r7, #6]
    hx711->data_gpio_port = dt_port;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	68ba      	ldr	r2, [r7, #8]
 80012bc:	601a      	str	r2, [r3, #0]
    hx711->data_pin = dt_pin;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	88fa      	ldrh	r2, [r7, #6]
 80012c2:	809a      	strh	r2, [r3, #4]
    hx711->sck_gpio_port = sck_port;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	609a      	str	r2, [r3, #8]
    hx711->sck_pin = sck_pin;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	8b3a      	ldrh	r2, [r7, #24]
 80012ce:	819a      	strh	r2, [r3, #12]
    hx711->offset = 0;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2200      	movs	r2, #0
 80012d4:	611a      	str	r2, [r3, #16]
    hx711->scale = scale;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	69fa      	ldr	r2, [r7, #28]
 80012da:	615a      	str	r2, [r3, #20]
}
 80012dc:	bf00      	nop
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bc80      	pop	{r7}
 80012e4:	4770      	bx	lr
	...

080012e8 <HX711_Read>:

// Read raw 24-bit data
int32_t HX711_Read(HX711_t *hx711, uint32_t timeOut)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    initTime = HAL_GetTick();
 80012f2:	f003 faed 	bl	80048d0 <HAL_GetTick>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4a3a      	ldr	r2, [pc, #232]	@ (80013e4 <HX711_Read+0xfc>)
 80012fa:	6013      	str	r3, [r2, #0]

    while (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 80012fc:	e00b      	b.n	8001316 <HX711_Read+0x2e>
        if (HAL_GetTick() - initTime >= timeOut) {
 80012fe:	f003 fae7 	bl	80048d0 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	4b37      	ldr	r3, [pc, #220]	@ (80013e4 <HX711_Read+0xfc>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	429a      	cmp	r2, r3
 800130e:	d802      	bhi.n	8001316 <HX711_Read+0x2e>
            return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e061      	b.n	80013da <HX711_Read+0xf2>
    while (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	889b      	ldrh	r3, [r3, #4]
 800131e:	4619      	mov	r1, r3
 8001320:	4610      	mov	r0, r2
 8001322:	f004 fc0d 	bl	8005b40 <HAL_GPIO_ReadPin>
 8001326:	4603      	mov	r3, r0
 8001328:	2b01      	cmp	r3, #1
 800132a:	d0e8      	beq.n	80012fe <HX711_Read+0x16>
        }
    }

    data = 0;
 800132c:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <HX711_Read+0x100>)
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6898      	ldr	r0, [r3, #8]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	899b      	ldrh	r3, [r3, #12]
 800133a:	2200      	movs	r2, #0
 800133c:	4619      	mov	r1, r3
 800133e:	f004 fc16 	bl	8005b6e <HAL_GPIO_WritePin>

    for (uint8_t i = 0; i < 24; i++) {
 8001342:	2300      	movs	r3, #0
 8001344:	73fb      	strb	r3, [r7, #15]
 8001346:	e027      	b.n	8001398 <HX711_Read+0xb0>
        HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_SET);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6898      	ldr	r0, [r3, #8]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	899b      	ldrh	r3, [r3, #12]
 8001350:	2201      	movs	r2, #1
 8001352:	4619      	mov	r1, r3
 8001354:	f004 fc0b 	bl	8005b6e <HAL_GPIO_WritePin>
        data <<= 1;
 8001358:	4b23      	ldr	r3, [pc, #140]	@ (80013e8 <HX711_Read+0x100>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	4a22      	ldr	r2, [pc, #136]	@ (80013e8 <HX711_Read+0x100>)
 8001360:	6013      	str	r3, [r2, #0]
        if (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	889b      	ldrh	r3, [r3, #4]
 800136a:	4619      	mov	r1, r3
 800136c:	4610      	mov	r0, r2
 800136e:	f004 fbe7 	bl	8005b40 <HAL_GPIO_ReadPin>
 8001372:	4603      	mov	r3, r0
 8001374:	2b01      	cmp	r3, #1
 8001376:	d104      	bne.n	8001382 <HX711_Read+0x9a>
            data++;
 8001378:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <HX711_Read+0x100>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	3301      	adds	r3, #1
 800137e:	4a1a      	ldr	r2, [pc, #104]	@ (80013e8 <HX711_Read+0x100>)
 8001380:	6013      	str	r3, [r2, #0]
        }
        HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6898      	ldr	r0, [r3, #8]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	899b      	ldrh	r3, [r3, #12]
 800138a:	2200      	movs	r2, #0
 800138c:	4619      	mov	r1, r3
 800138e:	f004 fbee 	bl	8005b6e <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 24; i++) {
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	3301      	adds	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	2b17      	cmp	r3, #23
 800139c:	d9d4      	bls.n	8001348 <HX711_Read+0x60>
    }

    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_SET);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6898      	ldr	r0, [r3, #8]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	899b      	ldrh	r3, [r3, #12]
 80013a6:	2201      	movs	r2, #1
 80013a8:	4619      	mov	r1, r3
 80013aa:	f004 fbe0 	bl	8005b6e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6898      	ldr	r0, [r3, #8]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	899b      	ldrh	r3, [r3, #12]
 80013b6:	2200      	movs	r2, #0
 80013b8:	4619      	mov	r1, r3
 80013ba:	f004 fbd8 	bl	8005b6e <HAL_GPIO_WritePin>

    if (data & 0x800000) {
 80013be:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <HX711_Read+0x100>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <HX711_Read+0xee>
        data |= 0xFF000000;
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HX711_Read+0x100>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80013d2:	4a05      	ldr	r2, [pc, #20]	@ (80013e8 <HX711_Read+0x100>)
 80013d4:	6013      	str	r3, [r2, #0]
    }

    return (int32_t)data;
 80013d6:	4b04      	ldr	r3, [pc, #16]	@ (80013e8 <HX711_Read+0x100>)
 80013d8:	681b      	ldr	r3, [r3, #0]
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000023c 	.word	0x2000023c
 80013e8:	20000240 	.word	0x20000240

080013ec <HX711_Tare>:

// Tare
float HX711_Tare(HX711_t *hx711, uint8_t num, uint32_t timeOut)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b088      	sub	sp, #32
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	460b      	mov	r3, r1
 80013f6:	607a      	str	r2, [r7, #4]
 80013f8:	72fb      	strb	r3, [r7, #11]
    int32_t sum = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61fb      	str	r3, [r7, #28]
    int32_t temp = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]

    for (uint8_t i = 0; i < num; i++) {
 8001402:	2300      	movs	r3, #0
 8001404:	76fb      	strb	r3, [r7, #27]
 8001406:	e014      	b.n	8001432 <HX711_Tare+0x46>
        temp = HX711_Read(hx711, timeOut);
 8001408:	6879      	ldr	r1, [r7, #4]
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f7ff ff6c 	bl	80012e8 <HX711_Read>
 8001410:	6178      	str	r0, [r7, #20]
        if (temp == -1) return -1.0f;
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001418:	d101      	bne.n	800141e <HX711_Tare+0x32>
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <HX711_Tare+0x68>)
 800141c:	e015      	b.n	800144a <HX711_Tare+0x5e>
        sum += temp;
 800141e:	69fa      	ldr	r2, [r7, #28]
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	4413      	add	r3, r2
 8001424:	61fb      	str	r3, [r7, #28]
        HAL_Delay(10);
 8001426:	200a      	movs	r0, #10
 8001428:	f003 fa5c 	bl	80048e4 <HAL_Delay>
    for (uint8_t i = 0; i < num; i++) {
 800142c:	7efb      	ldrb	r3, [r7, #27]
 800142e:	3301      	adds	r3, #1
 8001430:	76fb      	strb	r3, [r7, #27]
 8001432:	7efa      	ldrb	r2, [r7, #27]
 8001434:	7afb      	ldrb	r3, [r7, #11]
 8001436:	429a      	cmp	r2, r3
 8001438:	d3e6      	bcc.n	8001408 <HX711_Tare+0x1c>
    }

    hx711->offset = sum / num;
 800143a:	7afb      	ldrb	r3, [r7, #11]
 800143c:	69fa      	ldr	r2, [r7, #28]
 800143e:	fb92 f2f3 	sdiv	r2, r2, r3
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	611a      	str	r2, [r3, #16]
    return 0;
 8001446:	f04f 0300 	mov.w	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3720      	adds	r7, #32
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	bf800000 	.word	0xbf800000

08001458 <Set_RTC>:
#include "main.h"
extern RTC_AlarmTypeDef sAlarm;
extern RTC_TimeTypeDef sTime;
extern RTC_HandleTypeDef hrtc;

uint8_t Set_RTC(uint8_t Hours, uint8_t Minutes, uint8_t Seconds){
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
 8001462:	460b      	mov	r3, r1
 8001464:	71bb      	strb	r3, [r7, #6]
 8001466:	4613      	mov	r3, r2
 8001468:	717b      	strb	r3, [r7, #5]
	sTime.Hours = Hours;
 800146a:	4a09      	ldr	r2, [pc, #36]	@ (8001490 <Set_RTC+0x38>)
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	7013      	strb	r3, [r2, #0]
	sTime.Minutes = Minutes;
 8001470:	4a07      	ldr	r2, [pc, #28]	@ (8001490 <Set_RTC+0x38>)
 8001472:	79bb      	ldrb	r3, [r7, #6]
 8001474:	7053      	strb	r3, [r2, #1]
	sTime.Seconds = Seconds;
 8001476:	4a06      	ldr	r2, [pc, #24]	@ (8001490 <Set_RTC+0x38>)
 8001478:	797b      	ldrb	r3, [r7, #5]
 800147a:	7093      	strb	r3, [r2, #2]
	return HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800147c:	2200      	movs	r2, #0
 800147e:	4904      	ldr	r1, [pc, #16]	@ (8001490 <Set_RTC+0x38>)
 8001480:	4804      	ldr	r0, [pc, #16]	@ (8001494 <Set_RTC+0x3c>)
 8001482:	f006 fbcf 	bl	8007c24 <HAL_RTC_SetTime>
 8001486:	4603      	mov	r3, r0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	200006bc 	.word	0x200006bc
 8001494:	20000c7c 	.word	0x20000c7c

08001498 <delay_us>:
uint32_t timeout_start_1;

#define MAX_TIMEOUT_US 20000

void delay_us(uint32_t us)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <delay_us+0x2c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2200      	movs	r2, #0
 80014a6:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 80014a8:	bf00      	nop
 80014aa:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <delay_us+0x2c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d8f9      	bhi.n	80014aa <delay_us+0x12>
}
 80014b6:	bf00      	nop
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20000c90 	.word	0x20000c90

080014c8 <Ultra_ReadDistance>:

float Ultra_ReadDistance(void){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
	//TRIG
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2108      	movs	r1, #8
 80014d0:	4831      	ldr	r0, [pc, #196]	@ (8001598 <Ultra_ReadDistance+0xd0>)
 80014d2:	f004 fb4c 	bl	8005b6e <HAL_GPIO_WritePin>
	delay_us(2);
 80014d6:	2002      	movs	r0, #2
 80014d8:	f7ff ffde 	bl	8001498 <delay_us>
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_SET);
 80014dc:	2201      	movs	r2, #1
 80014de:	2108      	movs	r1, #8
 80014e0:	482d      	ldr	r0, [pc, #180]	@ (8001598 <Ultra_ReadDistance+0xd0>)
 80014e2:	f004 fb44 	bl	8005b6e <HAL_GPIO_WritePin>
	delay_us(10);
 80014e6:	200a      	movs	r0, #10
 80014e8:	f7ff ffd6 	bl	8001498 <delay_us>
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_RESET);
 80014ec:	2200      	movs	r2, #0
 80014ee:	2108      	movs	r1, #8
 80014f0:	4829      	ldr	r0, [pc, #164]	@ (8001598 <Ultra_ReadDistance+0xd0>)
 80014f2:	f004 fb3c 	bl	8005b6e <HAL_GPIO_WritePin>

	//Wait Echo to high
	timeout_start = __HAL_TIM_GET_COUNTER(&htim1);
 80014f6:	4b29      	ldr	r3, [pc, #164]	@ (800159c <Ultra_ReadDistance+0xd4>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fc:	4a28      	ldr	r2, [pc, #160]	@ (80015a0 <Ultra_ReadDistance+0xd8>)
 80014fe:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_RESET){
 8001500:	e00b      	b.n	800151a <Ultra_ReadDistance+0x52>
		if (__HAL_TIM_GET_COUNTER(&htim1) - timeout_start > MAX_TIMEOUT_US) {
 8001502:	4b26      	ldr	r3, [pc, #152]	@ (800159c <Ultra_ReadDistance+0xd4>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001508:	4b25      	ldr	r3, [pc, #148]	@ (80015a0 <Ultra_ReadDistance+0xd8>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001512:	4293      	cmp	r3, r2
 8001514:	d901      	bls.n	800151a <Ultra_ReadDistance+0x52>
			return -1.0f;
 8001516:	4b23      	ldr	r3, [pc, #140]	@ (80015a4 <Ultra_ReadDistance+0xdc>)
 8001518:	e03b      	b.n	8001592 <Ultra_ReadDistance+0xca>
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_RESET){
 800151a:	2110      	movs	r1, #16
 800151c:	481e      	ldr	r0, [pc, #120]	@ (8001598 <Ultra_ReadDistance+0xd0>)
 800151e:	f004 fb0f 	bl	8005b40 <HAL_GPIO_ReadPin>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d0ec      	beq.n	8001502 <Ultra_ReadDistance+0x3a>
		}
	}

	//Time start
	start_time = __HAL_TIM_GET_COUNTER(&htim1);
 8001528:	4b1c      	ldr	r3, [pc, #112]	@ (800159c <Ultra_ReadDistance+0xd4>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152e:	4a1e      	ldr	r2, [pc, #120]	@ (80015a8 <Ultra_ReadDistance+0xe0>)
 8001530:	6013      	str	r3, [r2, #0]

	//Wait Echo to low
	timeout_start_1 = __HAL_TIM_GET_COUNTER(&htim1);
 8001532:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <Ultra_ReadDistance+0xd4>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001538:	4a1c      	ldr	r2, [pc, #112]	@ (80015ac <Ultra_ReadDistance+0xe4>)
 800153a:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_SET){
 800153c:	e00b      	b.n	8001556 <Ultra_ReadDistance+0x8e>
		if (__HAL_TIM_GET_COUNTER(&htim1) - timeout_start_1 > MAX_TIMEOUT_US) {
 800153e:	4b17      	ldr	r3, [pc, #92]	@ (800159c <Ultra_ReadDistance+0xd4>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001544:	4b19      	ldr	r3, [pc, #100]	@ (80015ac <Ultra_ReadDistance+0xe4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <Ultra_ReadDistance+0x8e>
			return -1.0f;
 8001552:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <Ultra_ReadDistance+0xdc>)
 8001554:	e01d      	b.n	8001592 <Ultra_ReadDistance+0xca>
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_SET){
 8001556:	2110      	movs	r1, #16
 8001558:	480f      	ldr	r0, [pc, #60]	@ (8001598 <Ultra_ReadDistance+0xd0>)
 800155a:	f004 faf1 	bl	8005b40 <HAL_GPIO_ReadPin>
 800155e:	4603      	mov	r3, r0
 8001560:	2b01      	cmp	r3, #1
 8001562:	d0ec      	beq.n	800153e <Ultra_ReadDistance+0x76>
		}
	}

	//Time end
	end_time = __HAL_TIM_GET_COUNTER(&htim1);
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <Ultra_ReadDistance+0xd4>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800156a:	4a11      	ldr	r2, [pc, #68]	@ (80015b0 <Ultra_ReadDistance+0xe8>)
 800156c:	6013      	str	r3, [r2, #0]

	//Calculate duration
	duration = end_time - start_time;
 800156e:	4b10      	ldr	r3, [pc, #64]	@ (80015b0 <Ultra_ReadDistance+0xe8>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <Ultra_ReadDistance+0xe0>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	4a0e      	ldr	r2, [pc, #56]	@ (80015b4 <Ultra_ReadDistance+0xec>)
 800157a:	6013      	str	r3, [r2, #0]

	//Calculate ditance
	return ((float)duration/ 5.80f);
 800157c:	4b0d      	ldr	r3, [pc, #52]	@ (80015b4 <Ultra_ReadDistance+0xec>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fb87 	bl	8000c94 <__aeabi_ui2f>
 8001586:	4603      	mov	r3, r0
 8001588:	490b      	ldr	r1, [pc, #44]	@ (80015b8 <Ultra_ReadDistance+0xf0>)
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fc8e 	bl	8000eac <__aeabi_fdiv>
 8001590:	4603      	mov	r3, r0
}
 8001592:	4618      	mov	r0, r3
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40010c00 	.word	0x40010c00
 800159c:	20000c90 	.word	0x20000c90
 80015a0:	2000063c 	.word	0x2000063c
 80015a4:	bf800000 	.word	0xbf800000
 80015a8:	20000630 	.word	0x20000630
 80015ac:	20000640 	.word	0x20000640
 80015b0:	20000634 	.word	0x20000634
 80015b4:	20000638 	.word	0x20000638
 80015b8:	40b9999a 	.word	0x40b9999a

080015bc <VL53L0X_OFFSET>:
void VL53L0X_SetI2cHandler(I2C_HandleTypeDef *hi2c) {
    memcpy(&VL53L0X_I2C_Handler, hi2c, sizeof(I2C_HandleTypeDef));
}

// Calculate offset
float VL53L0X_OFFSET(statInfo_t_VL53L0X *extraStats){
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	81fb      	strh	r3, [r7, #14]
	uint16_t temp;
	for(uint8_t i = 0; i < 100; i++){
 80015c8:	2300      	movs	r3, #0
 80015ca:	737b      	strb	r3, [r7, #13]
 80015cc:	e012      	b.n	80015f4 <VL53L0X_OFFSET+0x38>
		temp = readRangeSingleMillimeters(extraStats);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f000 fd5c 	bl	800208c <readRangeSingleMillimeters>
 80015d4:	4603      	mov	r3, r0
 80015d6:	817b      	strh	r3, [r7, #10]
		if (temp == 65535){
 80015d8:	897b      	ldrh	r3, [r7, #10]
 80015da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015de:	4293      	cmp	r3, r2
 80015e0:	d101      	bne.n	80015e6 <VL53L0X_OFFSET+0x2a>
			return -1.0f;
 80015e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001618 <VL53L0X_OFFSET+0x5c>)
 80015e4:	e014      	b.n	8001610 <VL53L0X_OFFSET+0x54>
		}
		sum += temp;
 80015e6:	89fa      	ldrh	r2, [r7, #14]
 80015e8:	897b      	ldrh	r3, [r7, #10]
 80015ea:	4413      	add	r3, r2
 80015ec:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < 100; i++){
 80015ee:	7b7b      	ldrb	r3, [r7, #13]
 80015f0:	3301      	adds	r3, #1
 80015f2:	737b      	strb	r3, [r7, #13]
 80015f4:	7b7b      	ldrb	r3, [r7, #13]
 80015f6:	2b63      	cmp	r3, #99	@ 0x63
 80015f8:	d9e9      	bls.n	80015ce <VL53L0X_OFFSET+0x12>
	}
	return (sum/100) - 150; //15cm
 80015fa:	89fb      	ldrh	r3, [r7, #14]
 80015fc:	4a07      	ldr	r2, [pc, #28]	@ (800161c <VL53L0X_OFFSET+0x60>)
 80015fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	b29b      	uxth	r3, r3
 8001606:	3b96      	subs	r3, #150	@ 0x96
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fb47 	bl	8000c9c <__aeabi_i2f>
 800160e:	4603      	mov	r3, r0
}
 8001610:	4618      	mov	r0, r3
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	bf800000 	.word	0xbf800000
 800161c:	51eb851f 	.word	0x51eb851f

08001620 <writeReg>:
	}
	return (sum/100) + 34; //15cm
}
/////////////////////////////////////////////////////////

void writeReg(uint8_t reg, uint8_t value) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af04      	add	r7, sp, #16
 8001626:	4603      	mov	r3, r0
 8001628:	460a      	mov	r2, r1
 800162a:	71fb      	strb	r3, [r7, #7]
 800162c:	4613      	mov	r3, r2
 800162e:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8001630:	4a0c      	ldr	r2, [pc, #48]	@ (8001664 <writeReg+0x44>)
 8001632:	79bb      	ldrb	r3, [r7, #6]
 8001634:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <writeReg+0x48>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	4619      	mov	r1, r3
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	b29a      	uxth	r2, r3
 8001640:	2364      	movs	r3, #100	@ 0x64
 8001642:	9302      	str	r3, [sp, #8]
 8001644:	2301      	movs	r3, #1
 8001646:	9301      	str	r3, [sp, #4]
 8001648:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <writeReg+0x44>)
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	2301      	movs	r3, #1
 800164e:	4807      	ldr	r0, [pc, #28]	@ (800166c <writeReg+0x4c>)
 8001650:	f004 fc4a 	bl	8005ee8 <HAL_I2C_Mem_Write>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <writeReg+0x50>)
 800165a:	701a      	strb	r2, [r3, #0]
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200006a4 	.word	0x200006a4
 8001668:	20000000 	.word	0x20000000
 800166c:	20000650 	.word	0x20000650
 8001670:	200006a8 	.word	0x200006a8

08001674 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af04      	add	r7, sp, #16
 800167a:	4603      	mov	r3, r0
 800167c:	460a      	mov	r2, r1
 800167e:	71fb      	strb	r3, [r7, #7]
 8001680:	4613      	mov	r3, r2
 8001682:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8001684:	88ba      	ldrh	r2, [r7, #4]
 8001686:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <writeReg16Bit+0x44>)
 8001688:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 800168a:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <writeReg16Bit+0x48>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	4619      	mov	r1, r3
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	b29a      	uxth	r2, r3
 8001694:	2364      	movs	r3, #100	@ 0x64
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	2302      	movs	r3, #2
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <writeReg16Bit+0x44>)
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2301      	movs	r3, #1
 80016a2:	4807      	ldr	r0, [pc, #28]	@ (80016c0 <writeReg16Bit+0x4c>)
 80016a4:	f004 fc20 	bl	8005ee8 <HAL_I2C_Mem_Write>
 80016a8:	4603      	mov	r3, r0
 80016aa:	461a      	mov	r2, r3
 80016ac:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <writeReg16Bit+0x50>)
 80016ae:	701a      	strb	r2, [r3, #0]
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	200006a4 	.word	0x200006a4
 80016bc:	20000000 	.word	0x20000000
 80016c0:	20000650 	.word	0x20000650
 80016c4:	200006a8 	.word	0x200006a8

080016c8 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b088      	sub	sp, #32
 80016cc:	af04      	add	r7, sp, #16
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80016d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <readReg+0x48>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	4619      	mov	r1, r3
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	2364      	movs	r3, #100	@ 0x64
 80016e4:	9302      	str	r3, [sp, #8]
 80016e6:	2301      	movs	r3, #1
 80016e8:	9301      	str	r3, [sp, #4]
 80016ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <readReg+0x4c>)
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	2301      	movs	r3, #1
 80016f0:	4809      	ldr	r0, [pc, #36]	@ (8001718 <readReg+0x50>)
 80016f2:	f004 fcf3 	bl	80060dc <HAL_I2C_Mem_Read>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b08      	ldr	r3, [pc, #32]	@ (800171c <readReg+0x54>)
 80016fc:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 80016fe:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <readReg+0x4c>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	73fb      	strb	r3, [r7, #15]

  return value;
 8001704:	7bfb      	ldrb	r3, [r7, #15]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000000 	.word	0x20000000
 8001714:	200006a4 	.word	0x200006a4
 8001718:	20000650 	.word	0x20000650
 800171c:	200006a8 	.word	0x200006a8

08001720 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b088      	sub	sp, #32
 8001724:	af04      	add	r7, sp, #16
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 800172a:	4b0f      	ldr	r3, [pc, #60]	@ (8001768 <readReg16Bit+0x48>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	b2db      	uxtb	r3, r3
 8001734:	4619      	mov	r1, r3
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	b29a      	uxth	r2, r3
 800173a:	2364      	movs	r3, #100	@ 0x64
 800173c:	9302      	str	r3, [sp, #8]
 800173e:	2302      	movs	r3, #2
 8001740:	9301      	str	r3, [sp, #4]
 8001742:	4b0a      	ldr	r3, [pc, #40]	@ (800176c <readReg16Bit+0x4c>)
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	2301      	movs	r3, #1
 8001748:	4809      	ldr	r0, [pc, #36]	@ (8001770 <readReg16Bit+0x50>)
 800174a:	f004 fcc7 	bl	80060dc <HAL_I2C_Mem_Read>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	4b08      	ldr	r3, [pc, #32]	@ (8001774 <readReg16Bit+0x54>)
 8001754:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8001756:	4b05      	ldr	r3, [pc, #20]	@ (800176c <readReg16Bit+0x4c>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	81fb      	strh	r3, [r7, #14]

  return value;
 800175c:	89fb      	ldrh	r3, [r7, #14]
}
 800175e:	4618      	mov	r0, r3
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000000 	.word	0x20000000
 800176c:	200006a4 	.word	0x200006a4
 8001770:	20000650 	.word	0x20000650
 8001774:	200006a8 	.word	0x200006a8

08001778 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af04      	add	r7, sp, #16
 800177e:	4603      	mov	r3, r0
 8001780:	6039      	str	r1, [r7, #0]
 8001782:	71fb      	strb	r3, [r7, #7]
 8001784:	4613      	mov	r3, r2
 8001786:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	461a      	mov	r2, r3
 800178e:	4b0d      	ldr	r3, [pc, #52]	@ (80017c4 <writeMulti+0x4c>)
 8001790:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8001792:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <writeMulti+0x50>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	b29a      	uxth	r2, r3
 800179c:	79bb      	ldrb	r3, [r7, #6]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	2164      	movs	r1, #100	@ 0x64
 80017a2:	9102      	str	r1, [sp, #8]
 80017a4:	9301      	str	r3, [sp, #4]
 80017a6:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <writeMulti+0x4c>)
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2301      	movs	r3, #1
 80017ac:	4601      	mov	r1, r0
 80017ae:	4807      	ldr	r0, [pc, #28]	@ (80017cc <writeMulti+0x54>)
 80017b0:	f004 fb9a 	bl	8005ee8 <HAL_I2C_Mem_Write>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461a      	mov	r2, r3
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <writeMulti+0x58>)
 80017ba:	701a      	strb	r2, [r3, #0]
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	200006a4 	.word	0x200006a4
 80017c8:	20000000 	.word	0x20000000
 80017cc:	20000650 	.word	0x20000650
 80017d0:	200006a8 	.word	0x200006a8

080017d4 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af04      	add	r7, sp, #16
 80017da:	4603      	mov	r3, r0
 80017dc:	6039      	str	r1, [r7, #0]
 80017de:	71fb      	strb	r3, [r7, #7]
 80017e0:	4613      	mov	r3, r2
 80017e2:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 80017e4:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <readMulti+0x48>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	4618      	mov	r0, r3
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	79bb      	ldrb	r3, [r7, #6]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	2164      	movs	r1, #100	@ 0x64
 80017fa:	9102      	str	r1, [sp, #8]
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2301      	movs	r3, #1
 8001804:	4601      	mov	r1, r0
 8001806:	4806      	ldr	r0, [pc, #24]	@ (8001820 <readMulti+0x4c>)
 8001808:	f004 fc68 	bl	80060dc <HAL_I2C_Mem_Read>
 800180c:	4603      	mov	r3, r0
 800180e:	461a      	mov	r2, r3
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <readMulti+0x50>)
 8001812:	701a      	strb	r2, [r3, #0]
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000000 	.word	0x20000000
 8001820:	20000650 	.word	0x20000650
 8001824:	200006a8 	.word	0x200006a8

08001828 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8001834:	2254      	movs	r2, #84	@ 0x54
 8001836:	6839      	ldr	r1, [r7, #0]
 8001838:	4856      	ldr	r0, [pc, #344]	@ (8001994 <initVL53L0X+0x16c>)
 800183a:	f008 ffc6 	bl	800a7ca <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 800183e:	4b56      	ldr	r3, [pc, #344]	@ (8001998 <initVL53L0X+0x170>)
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8001844:	4b54      	ldr	r3, [pc, #336]	@ (8001998 <initVL53L0X+0x170>)
 8001846:	2200      	movs	r2, #0
 8001848:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 800184a:	4b53      	ldr	r3, [pc, #332]	@ (8001998 <initVL53L0X+0x170>)
 800184c:	2200      	movs	r2, #0
 800184e:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8001850:	4b51      	ldr	r3, [pc, #324]	@ (8001998 <initVL53L0X+0x170>)
 8001852:	2200      	movs	r2, #0
 8001854:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00a      	beq.n	8001872 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 800185c:	2089      	movs	r0, #137	@ 0x89
 800185e:	f7ff ff33 	bl	80016c8 <readReg>
 8001862:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	b2db      	uxtb	r3, r3
 800186a:	4619      	mov	r1, r3
 800186c:	2089      	movs	r0, #137	@ 0x89
 800186e:	f7ff fed7 	bl	8001620 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8001872:	2100      	movs	r1, #0
 8001874:	2088      	movs	r0, #136	@ 0x88
 8001876:	f7ff fed3 	bl	8001620 <writeReg>

  writeReg(0x80, 0x01);
 800187a:	2101      	movs	r1, #1
 800187c:	2080      	movs	r0, #128	@ 0x80
 800187e:	f7ff fecf 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x01);
 8001882:	2101      	movs	r1, #1
 8001884:	20ff      	movs	r0, #255	@ 0xff
 8001886:	f7ff fecb 	bl	8001620 <writeReg>
  writeReg(0x00, 0x00);
 800188a:	2100      	movs	r1, #0
 800188c:	2000      	movs	r0, #0
 800188e:	f7ff fec7 	bl	8001620 <writeReg>
  g_stopVariable = readReg(0x91);
 8001892:	2091      	movs	r0, #145	@ 0x91
 8001894:	f7ff ff18 	bl	80016c8 <readReg>
 8001898:	4603      	mov	r3, r0
 800189a:	461a      	mov	r2, r3
 800189c:	4b3f      	ldr	r3, [pc, #252]	@ (800199c <initVL53L0X+0x174>)
 800189e:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 80018a0:	2101      	movs	r1, #1
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7ff febc 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x00);
 80018a8:	2100      	movs	r1, #0
 80018aa:	20ff      	movs	r0, #255	@ 0xff
 80018ac:	f7ff feb8 	bl	8001620 <writeReg>
  writeReg(0x80, 0x00);
 80018b0:	2100      	movs	r1, #0
 80018b2:	2080      	movs	r0, #128	@ 0x80
 80018b4:	f7ff feb4 	bl	8001620 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 80018b8:	2060      	movs	r0, #96	@ 0x60
 80018ba:	f7ff ff05 	bl	80016c8 <readReg>
 80018be:	4603      	mov	r3, r0
 80018c0:	f043 0312 	orr.w	r3, r3, #18
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4619      	mov	r1, r3
 80018c8:	2060      	movs	r0, #96	@ 0x60
 80018ca:	f7ff fea9 	bl	8001620 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80018ce:	f04f 507a 	mov.w	r0, #1048576000	@ 0x3e800000
 80018d2:	f000 fa11 	bl	8001cf8 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80018d6:	21ff      	movs	r1, #255	@ 0xff
 80018d8:	2001      	movs	r0, #1
 80018da:	f7ff fea1 	bl	8001620 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 80018de:	f107 0213 	add.w	r2, r7, #19
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 fc2b 	bl	8002144 <getSpadInfo>
 80018ee:	4603      	mov	r3, r0
 80018f0:	f083 0301 	eor.w	r3, r3, #1
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <initVL53L0X+0xd6>
 80018fa:	2300      	movs	r3, #0
 80018fc:	e1f5      	b.n	8001cea <initVL53L0X+0x4c2>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	2206      	movs	r2, #6
 8001904:	4619      	mov	r1, r3
 8001906:	20b0      	movs	r0, #176	@ 0xb0
 8001908:	f7ff ff64 	bl	80017d4 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 800190c:	2101      	movs	r1, #1
 800190e:	20ff      	movs	r0, #255	@ 0xff
 8001910:	f7ff fe86 	bl	8001620 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8001914:	2100      	movs	r1, #0
 8001916:	204f      	movs	r0, #79	@ 0x4f
 8001918:	f7ff fe82 	bl	8001620 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 800191c:	212c      	movs	r1, #44	@ 0x2c
 800191e:	204e      	movs	r0, #78	@ 0x4e
 8001920:	f7ff fe7e 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x00);
 8001924:	2100      	movs	r1, #0
 8001926:	20ff      	movs	r0, #255	@ 0xff
 8001928:	f7ff fe7a 	bl	8001620 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 800192c:	21b4      	movs	r1, #180	@ 0xb4
 800192e:	20b6      	movs	r0, #182	@ 0xb6
 8001930:	f7ff fe76 	bl	8001620 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8001934:	7cfb      	ldrb	r3, [r7, #19]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <initVL53L0X+0x116>
 800193a:	230c      	movs	r3, #12
 800193c:	e000      	b.n	8001940 <initVL53L0X+0x118>
 800193e:	2300      	movs	r3, #0
 8001940:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8001946:	2300      	movs	r3, #0
 8001948:	75bb      	strb	r3, [r7, #22]
 800194a:	e040      	b.n	80019ce <initVL53L0X+0x1a6>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 800194c:	7dba      	ldrb	r2, [r7, #22]
 800194e:	7d7b      	ldrb	r3, [r7, #21]
 8001950:	429a      	cmp	r2, r3
 8001952:	d303      	bcc.n	800195c <initVL53L0X+0x134>
 8001954:	7d3b      	ldrb	r3, [r7, #20]
 8001956:	7dfa      	ldrb	r2, [r7, #23]
 8001958:	429a      	cmp	r2, r3
 800195a:	d121      	bne.n	80019a0 <initVL53L0X+0x178>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 800195c:	7dbb      	ldrb	r3, [r7, #22]
 800195e:	08db      	lsrs	r3, r3, #3
 8001960:	b2d8      	uxtb	r0, r3
 8001962:	4603      	mov	r3, r0
 8001964:	3318      	adds	r3, #24
 8001966:	443b      	add	r3, r7
 8001968:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800196c:	b25a      	sxtb	r2, r3
 800196e:	7dbb      	ldrb	r3, [r7, #22]
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	2101      	movs	r1, #1
 8001976:	fa01 f303 	lsl.w	r3, r1, r3
 800197a:	b25b      	sxtb	r3, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	b25b      	sxtb	r3, r3
 8001980:	4013      	ands	r3, r2
 8001982:	b25a      	sxtb	r2, r3
 8001984:	4603      	mov	r3, r0
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	3318      	adds	r3, #24
 800198a:	443b      	add	r3, r7
 800198c:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001990:	e01a      	b.n	80019c8 <initVL53L0X+0x1a0>
 8001992:	bf00      	nop
 8001994:	20000650 	.word	0x20000650
 8001998:	200006a4 	.word	0x200006a4
 800199c:	20000648 	.word	0x20000648
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 80019a0:	7dbb      	ldrb	r3, [r7, #22]
 80019a2:	08db      	lsrs	r3, r3, #3
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	3318      	adds	r3, #24
 80019a8:	443b      	add	r3, r7
 80019aa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80019ae:	461a      	mov	r2, r3
 80019b0:	7dbb      	ldrb	r3, [r7, #22]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	fa42 f303 	asr.w	r3, r2, r3
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d002      	beq.n	80019c8 <initVL53L0X+0x1a0>
    {
      spads_enabled++;
 80019c2:	7dfb      	ldrb	r3, [r7, #23]
 80019c4:	3301      	adds	r3, #1
 80019c6:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 80019c8:	7dbb      	ldrb	r3, [r7, #22]
 80019ca:	3301      	adds	r3, #1
 80019cc:	75bb      	strb	r3, [r7, #22]
 80019ce:	7dbb      	ldrb	r3, [r7, #22]
 80019d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80019d2:	d9bb      	bls.n	800194c <initVL53L0X+0x124>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80019d4:	f107 030c 	add.w	r3, r7, #12
 80019d8:	2206      	movs	r2, #6
 80019da:	4619      	mov	r1, r3
 80019dc:	20b0      	movs	r0, #176	@ 0xb0
 80019de:	f7ff fecb 	bl	8001778 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 80019e2:	2101      	movs	r1, #1
 80019e4:	20ff      	movs	r0, #255	@ 0xff
 80019e6:	f7ff fe1b 	bl	8001620 <writeReg>
  writeReg(0x00, 0x00);
 80019ea:	2100      	movs	r1, #0
 80019ec:	2000      	movs	r0, #0
 80019ee:	f7ff fe17 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x00);
 80019f2:	2100      	movs	r1, #0
 80019f4:	20ff      	movs	r0, #255	@ 0xff
 80019f6:	f7ff fe13 	bl	8001620 <writeReg>
  writeReg(0x09, 0x00);
 80019fa:	2100      	movs	r1, #0
 80019fc:	2009      	movs	r0, #9
 80019fe:	f7ff fe0f 	bl	8001620 <writeReg>
  writeReg(0x10, 0x00);
 8001a02:	2100      	movs	r1, #0
 8001a04:	2010      	movs	r0, #16
 8001a06:	f7ff fe0b 	bl	8001620 <writeReg>
  writeReg(0x11, 0x00);
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	2011      	movs	r0, #17
 8001a0e:	f7ff fe07 	bl	8001620 <writeReg>

  writeReg(0x24, 0x01);
 8001a12:	2101      	movs	r1, #1
 8001a14:	2024      	movs	r0, #36	@ 0x24
 8001a16:	f7ff fe03 	bl	8001620 <writeReg>
  writeReg(0x25, 0xFF);
 8001a1a:	21ff      	movs	r1, #255	@ 0xff
 8001a1c:	2025      	movs	r0, #37	@ 0x25
 8001a1e:	f7ff fdff 	bl	8001620 <writeReg>
  writeReg(0x75, 0x00);
 8001a22:	2100      	movs	r1, #0
 8001a24:	2075      	movs	r0, #117	@ 0x75
 8001a26:	f7ff fdfb 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x01);
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	20ff      	movs	r0, #255	@ 0xff
 8001a2e:	f7ff fdf7 	bl	8001620 <writeReg>
  writeReg(0x4E, 0x2C);
 8001a32:	212c      	movs	r1, #44	@ 0x2c
 8001a34:	204e      	movs	r0, #78	@ 0x4e
 8001a36:	f7ff fdf3 	bl	8001620 <writeReg>
  writeReg(0x48, 0x00);
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	2048      	movs	r0, #72	@ 0x48
 8001a3e:	f7ff fdef 	bl	8001620 <writeReg>
  writeReg(0x30, 0x20);
 8001a42:	2120      	movs	r1, #32
 8001a44:	2030      	movs	r0, #48	@ 0x30
 8001a46:	f7ff fdeb 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x00);
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	20ff      	movs	r0, #255	@ 0xff
 8001a4e:	f7ff fde7 	bl	8001620 <writeReg>
  writeReg(0x30, 0x09);
 8001a52:	2109      	movs	r1, #9
 8001a54:	2030      	movs	r0, #48	@ 0x30
 8001a56:	f7ff fde3 	bl	8001620 <writeReg>
  writeReg(0x54, 0x00);
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	2054      	movs	r0, #84	@ 0x54
 8001a5e:	f7ff fddf 	bl	8001620 <writeReg>
  writeReg(0x31, 0x04);
 8001a62:	2104      	movs	r1, #4
 8001a64:	2031      	movs	r0, #49	@ 0x31
 8001a66:	f7ff fddb 	bl	8001620 <writeReg>
  writeReg(0x32, 0x03);
 8001a6a:	2103      	movs	r1, #3
 8001a6c:	2032      	movs	r0, #50	@ 0x32
 8001a6e:	f7ff fdd7 	bl	8001620 <writeReg>
  writeReg(0x40, 0x83);
 8001a72:	2183      	movs	r1, #131	@ 0x83
 8001a74:	2040      	movs	r0, #64	@ 0x40
 8001a76:	f7ff fdd3 	bl	8001620 <writeReg>
  writeReg(0x46, 0x25);
 8001a7a:	2125      	movs	r1, #37	@ 0x25
 8001a7c:	2046      	movs	r0, #70	@ 0x46
 8001a7e:	f7ff fdcf 	bl	8001620 <writeReg>
  writeReg(0x60, 0x00);
 8001a82:	2100      	movs	r1, #0
 8001a84:	2060      	movs	r0, #96	@ 0x60
 8001a86:	f7ff fdcb 	bl	8001620 <writeReg>
  writeReg(0x27, 0x00);
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	2027      	movs	r0, #39	@ 0x27
 8001a8e:	f7ff fdc7 	bl	8001620 <writeReg>
  writeReg(0x50, 0x06);
 8001a92:	2106      	movs	r1, #6
 8001a94:	2050      	movs	r0, #80	@ 0x50
 8001a96:	f7ff fdc3 	bl	8001620 <writeReg>
  writeReg(0x51, 0x00);
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2051      	movs	r0, #81	@ 0x51
 8001a9e:	f7ff fdbf 	bl	8001620 <writeReg>
  writeReg(0x52, 0x96);
 8001aa2:	2196      	movs	r1, #150	@ 0x96
 8001aa4:	2052      	movs	r0, #82	@ 0x52
 8001aa6:	f7ff fdbb 	bl	8001620 <writeReg>
  writeReg(0x56, 0x08);
 8001aaa:	2108      	movs	r1, #8
 8001aac:	2056      	movs	r0, #86	@ 0x56
 8001aae:	f7ff fdb7 	bl	8001620 <writeReg>
  writeReg(0x57, 0x30);
 8001ab2:	2130      	movs	r1, #48	@ 0x30
 8001ab4:	2057      	movs	r0, #87	@ 0x57
 8001ab6:	f7ff fdb3 	bl	8001620 <writeReg>
  writeReg(0x61, 0x00);
 8001aba:	2100      	movs	r1, #0
 8001abc:	2061      	movs	r0, #97	@ 0x61
 8001abe:	f7ff fdaf 	bl	8001620 <writeReg>
  writeReg(0x62, 0x00);
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	2062      	movs	r0, #98	@ 0x62
 8001ac6:	f7ff fdab 	bl	8001620 <writeReg>
  writeReg(0x64, 0x00);
 8001aca:	2100      	movs	r1, #0
 8001acc:	2064      	movs	r0, #100	@ 0x64
 8001ace:	f7ff fda7 	bl	8001620 <writeReg>
  writeReg(0x65, 0x00);
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2065      	movs	r0, #101	@ 0x65
 8001ad6:	f7ff fda3 	bl	8001620 <writeReg>
  writeReg(0x66, 0xA0);
 8001ada:	21a0      	movs	r1, #160	@ 0xa0
 8001adc:	2066      	movs	r0, #102	@ 0x66
 8001ade:	f7ff fd9f 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x01);
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	20ff      	movs	r0, #255	@ 0xff
 8001ae6:	f7ff fd9b 	bl	8001620 <writeReg>
  writeReg(0x22, 0x32);
 8001aea:	2132      	movs	r1, #50	@ 0x32
 8001aec:	2022      	movs	r0, #34	@ 0x22
 8001aee:	f7ff fd97 	bl	8001620 <writeReg>
  writeReg(0x47, 0x14);
 8001af2:	2114      	movs	r1, #20
 8001af4:	2047      	movs	r0, #71	@ 0x47
 8001af6:	f7ff fd93 	bl	8001620 <writeReg>
  writeReg(0x49, 0xFF);
 8001afa:	21ff      	movs	r1, #255	@ 0xff
 8001afc:	2049      	movs	r0, #73	@ 0x49
 8001afe:	f7ff fd8f 	bl	8001620 <writeReg>
  writeReg(0x4A, 0x00);
 8001b02:	2100      	movs	r1, #0
 8001b04:	204a      	movs	r0, #74	@ 0x4a
 8001b06:	f7ff fd8b 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x00);
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	20ff      	movs	r0, #255	@ 0xff
 8001b0e:	f7ff fd87 	bl	8001620 <writeReg>
  writeReg(0x7A, 0x0A);
 8001b12:	210a      	movs	r1, #10
 8001b14:	207a      	movs	r0, #122	@ 0x7a
 8001b16:	f7ff fd83 	bl	8001620 <writeReg>
  writeReg(0x7B, 0x00);
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	207b      	movs	r0, #123	@ 0x7b
 8001b1e:	f7ff fd7f 	bl	8001620 <writeReg>
  writeReg(0x78, 0x21);
 8001b22:	2121      	movs	r1, #33	@ 0x21
 8001b24:	2078      	movs	r0, #120	@ 0x78
 8001b26:	f7ff fd7b 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x01);
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	20ff      	movs	r0, #255	@ 0xff
 8001b2e:	f7ff fd77 	bl	8001620 <writeReg>
  writeReg(0x23, 0x34);
 8001b32:	2134      	movs	r1, #52	@ 0x34
 8001b34:	2023      	movs	r0, #35	@ 0x23
 8001b36:	f7ff fd73 	bl	8001620 <writeReg>
  writeReg(0x42, 0x00);
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	2042      	movs	r0, #66	@ 0x42
 8001b3e:	f7ff fd6f 	bl	8001620 <writeReg>
  writeReg(0x44, 0xFF);
 8001b42:	21ff      	movs	r1, #255	@ 0xff
 8001b44:	2044      	movs	r0, #68	@ 0x44
 8001b46:	f7ff fd6b 	bl	8001620 <writeReg>
  writeReg(0x45, 0x26);
 8001b4a:	2126      	movs	r1, #38	@ 0x26
 8001b4c:	2045      	movs	r0, #69	@ 0x45
 8001b4e:	f7ff fd67 	bl	8001620 <writeReg>
  writeReg(0x46, 0x05);
 8001b52:	2105      	movs	r1, #5
 8001b54:	2046      	movs	r0, #70	@ 0x46
 8001b56:	f7ff fd63 	bl	8001620 <writeReg>
  writeReg(0x40, 0x40);
 8001b5a:	2140      	movs	r1, #64	@ 0x40
 8001b5c:	2040      	movs	r0, #64	@ 0x40
 8001b5e:	f7ff fd5f 	bl	8001620 <writeReg>
  writeReg(0x0E, 0x06);
 8001b62:	2106      	movs	r1, #6
 8001b64:	200e      	movs	r0, #14
 8001b66:	f7ff fd5b 	bl	8001620 <writeReg>
  writeReg(0x20, 0x1A);
 8001b6a:	211a      	movs	r1, #26
 8001b6c:	2020      	movs	r0, #32
 8001b6e:	f7ff fd57 	bl	8001620 <writeReg>
  writeReg(0x43, 0x40);
 8001b72:	2140      	movs	r1, #64	@ 0x40
 8001b74:	2043      	movs	r0, #67	@ 0x43
 8001b76:	f7ff fd53 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x00);
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	20ff      	movs	r0, #255	@ 0xff
 8001b7e:	f7ff fd4f 	bl	8001620 <writeReg>
  writeReg(0x34, 0x03);
 8001b82:	2103      	movs	r1, #3
 8001b84:	2034      	movs	r0, #52	@ 0x34
 8001b86:	f7ff fd4b 	bl	8001620 <writeReg>
  writeReg(0x35, 0x44);
 8001b8a:	2144      	movs	r1, #68	@ 0x44
 8001b8c:	2035      	movs	r0, #53	@ 0x35
 8001b8e:	f7ff fd47 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x01);
 8001b92:	2101      	movs	r1, #1
 8001b94:	20ff      	movs	r0, #255	@ 0xff
 8001b96:	f7ff fd43 	bl	8001620 <writeReg>
  writeReg(0x31, 0x04);
 8001b9a:	2104      	movs	r1, #4
 8001b9c:	2031      	movs	r0, #49	@ 0x31
 8001b9e:	f7ff fd3f 	bl	8001620 <writeReg>
  writeReg(0x4B, 0x09);
 8001ba2:	2109      	movs	r1, #9
 8001ba4:	204b      	movs	r0, #75	@ 0x4b
 8001ba6:	f7ff fd3b 	bl	8001620 <writeReg>
  writeReg(0x4C, 0x05);
 8001baa:	2105      	movs	r1, #5
 8001bac:	204c      	movs	r0, #76	@ 0x4c
 8001bae:	f7ff fd37 	bl	8001620 <writeReg>
  writeReg(0x4D, 0x04);
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	204d      	movs	r0, #77	@ 0x4d
 8001bb6:	f7ff fd33 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x00);
 8001bba:	2100      	movs	r1, #0
 8001bbc:	20ff      	movs	r0, #255	@ 0xff
 8001bbe:	f7ff fd2f 	bl	8001620 <writeReg>
  writeReg(0x44, 0x00);
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2044      	movs	r0, #68	@ 0x44
 8001bc6:	f7ff fd2b 	bl	8001620 <writeReg>
  writeReg(0x45, 0x20);
 8001bca:	2120      	movs	r1, #32
 8001bcc:	2045      	movs	r0, #69	@ 0x45
 8001bce:	f7ff fd27 	bl	8001620 <writeReg>
  writeReg(0x47, 0x08);
 8001bd2:	2108      	movs	r1, #8
 8001bd4:	2047      	movs	r0, #71	@ 0x47
 8001bd6:	f7ff fd23 	bl	8001620 <writeReg>
  writeReg(0x48, 0x28);
 8001bda:	2128      	movs	r1, #40	@ 0x28
 8001bdc:	2048      	movs	r0, #72	@ 0x48
 8001bde:	f7ff fd1f 	bl	8001620 <writeReg>
  writeReg(0x67, 0x00);
 8001be2:	2100      	movs	r1, #0
 8001be4:	2067      	movs	r0, #103	@ 0x67
 8001be6:	f7ff fd1b 	bl	8001620 <writeReg>
  writeReg(0x70, 0x04);
 8001bea:	2104      	movs	r1, #4
 8001bec:	2070      	movs	r0, #112	@ 0x70
 8001bee:	f7ff fd17 	bl	8001620 <writeReg>
  writeReg(0x71, 0x01);
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	2071      	movs	r0, #113	@ 0x71
 8001bf6:	f7ff fd13 	bl	8001620 <writeReg>
  writeReg(0x72, 0xFE);
 8001bfa:	21fe      	movs	r1, #254	@ 0xfe
 8001bfc:	2072      	movs	r0, #114	@ 0x72
 8001bfe:	f7ff fd0f 	bl	8001620 <writeReg>
  writeReg(0x76, 0x00);
 8001c02:	2100      	movs	r1, #0
 8001c04:	2076      	movs	r0, #118	@ 0x76
 8001c06:	f7ff fd0b 	bl	8001620 <writeReg>
  writeReg(0x77, 0x00);
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	2077      	movs	r0, #119	@ 0x77
 8001c0e:	f7ff fd07 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x01);
 8001c12:	2101      	movs	r1, #1
 8001c14:	20ff      	movs	r0, #255	@ 0xff
 8001c16:	f7ff fd03 	bl	8001620 <writeReg>
  writeReg(0x0D, 0x01);
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	200d      	movs	r0, #13
 8001c1e:	f7ff fcff 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x00);
 8001c22:	2100      	movs	r1, #0
 8001c24:	20ff      	movs	r0, #255	@ 0xff
 8001c26:	f7ff fcfb 	bl	8001620 <writeReg>
  writeReg(0x80, 0x01);
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	2080      	movs	r0, #128	@ 0x80
 8001c2e:	f7ff fcf7 	bl	8001620 <writeReg>
  writeReg(0x01, 0xF8);
 8001c32:	21f8      	movs	r1, #248	@ 0xf8
 8001c34:	2001      	movs	r0, #1
 8001c36:	f7ff fcf3 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x01);
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	20ff      	movs	r0, #255	@ 0xff
 8001c3e:	f7ff fcef 	bl	8001620 <writeReg>
  writeReg(0x8E, 0x01);
 8001c42:	2101      	movs	r1, #1
 8001c44:	208e      	movs	r0, #142	@ 0x8e
 8001c46:	f7ff fceb 	bl	8001620 <writeReg>
  writeReg(0x00, 0x01);
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff fce7 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x00);
 8001c52:	2100      	movs	r1, #0
 8001c54:	20ff      	movs	r0, #255	@ 0xff
 8001c56:	f7ff fce3 	bl	8001620 <writeReg>
  writeReg(0x80, 0x00);
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2080      	movs	r0, #128	@ 0x80
 8001c5e:	f7ff fcdf 	bl	8001620 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8001c62:	2104      	movs	r1, #4
 8001c64:	200a      	movs	r0, #10
 8001c66:	f7ff fcdb 	bl	8001620 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8001c6a:	2084      	movs	r0, #132	@ 0x84
 8001c6c:	f7ff fd2c 	bl	80016c8 <readReg>
 8001c70:	4603      	mov	r3, r0
 8001c72:	f023 0310 	bic.w	r3, r3, #16
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	4619      	mov	r1, r3
 8001c7a:	2084      	movs	r0, #132	@ 0x84
 8001c7c:	f7ff fcd0 	bl	8001620 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001c80:	2101      	movs	r1, #1
 8001c82:	200b      	movs	r0, #11
 8001c84:	f7ff fccc 	bl	8001620 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8001c88:	f000 f902 	bl	8001e90 <getMeasurementTimingBudget>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	4a19      	ldr	r2, [pc, #100]	@ (8001cf4 <initVL53L0X+0x4cc>)
 8001c90:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001c92:	21e8      	movs	r1, #232	@ 0xe8
 8001c94:	2001      	movs	r0, #1
 8001c96:	f7ff fcc3 	bl	8001620 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8001c9a:	4b16      	ldr	r3, [pc, #88]	@ (8001cf4 <initVL53L0X+0x4cc>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 f85e 	bl	8001d60 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	2001      	movs	r0, #1
 8001ca8:	f7ff fcba 	bl	8001620 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8001cac:	2040      	movs	r0, #64	@ 0x40
 8001cae:	f000 fc05 	bl	80024bc <performSingleRefCalibration>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	f083 0301 	eor.w	r3, r3, #1
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <initVL53L0X+0x49a>
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e013      	b.n	8001cea <initVL53L0X+0x4c2>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001cc2:	2102      	movs	r1, #2
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	f7ff fcab 	bl	8001620 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f000 fbf6 	bl	80024bc <performSingleRefCalibration>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	f083 0301 	eor.w	r3, r3, #1
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <initVL53L0X+0x4b8>
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e004      	b.n	8001cea <initVL53L0X+0x4c2>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001ce0:	21e8      	movs	r1, #232	@ 0xe8
 8001ce2:	2001      	movs	r0, #1
 8001ce4:	f7ff fc9c 	bl	8001620 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8001ce8:	2301      	movs	r3, #1
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	2000064c 	.word	0x2000064c

08001cf8 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8001d00:	f04f 0100 	mov.w	r1, #0
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f7ff f9bb 	bl	8001080 <__aeabi_fcmplt>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d10a      	bne.n	8001d26 <setSignalRateLimit+0x2e>
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7fe fb89 	bl	8000428 <__aeabi_f2d>
 8001d16:	a310      	add	r3, pc, #64	@ (adr r3, 8001d58 <setSignalRateLimit+0x60>)
 8001d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1c:	f7fe fe6c 	bl	80009f8 <__aeabi_dcmpgt>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <setSignalRateLimit+0x32>
 8001d26:	2300      	movs	r3, #0
 8001d28:	e00f      	b.n	8001d4a <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001d2a:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7ff f808 	bl	8000d44 <__aeabi_fmul>
 8001d34:	4603      	mov	r3, r0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff f9ca 	bl	80010d0 <__aeabi_f2uiz>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	4619      	mov	r1, r3
 8001d42:	2044      	movs	r0, #68	@ 0x44
 8001d44:	f7ff fc96 	bl	8001674 <writeReg16Bit>
  return true;
 8001d48:	2301      	movs	r3, #1
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	f3af 8000 	nop.w
 8001d58:	0a3d70a4 	.word	0x0a3d70a4
 8001d5c:	407fffd7 	.word	0x407fffd7

08001d60 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b092      	sub	sp, #72	@ 0x48
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8001d68:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8001d6c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8001d70:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001d74:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8001d76:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001d7a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8001d7c:	f240 234e 	movw	r3, #590	@ 0x24e
 8001d80:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8001d82:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8001d86:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8001d88:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001d8c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8001d8e:	f240 2326 	movw	r3, #550	@ 0x226
 8001d92:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8001d94:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001d98:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d201      	bcs.n	8001da6 <setMeasurementTimingBudget+0x46>
 8001da2:	2300      	movs	r3, #0
 8001da4:	e06e      	b.n	8001e84 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8001da6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001daa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001dac:	4413      	add	r3, r2
 8001dae:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8001db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 fa5f 	bl	8002278 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8001dba:	f107 020c 	add.w	r2, r7, #12
 8001dbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f000 fa89 	bl	80022dc <getSequenceStepTimeouts>

  if (enables.tcc)
 8001dca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d005      	beq.n	8001dde <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001dd6:	4413      	add	r3, r2
 8001dd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001dda:	4413      	add	r3, r2
 8001ddc:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 8001dde:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d007      	beq.n	8001df6 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001dea:	4413      	add	r3, r2
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001df0:	4413      	add	r3, r2
 8001df2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001df4:	e009      	b.n	8001e0a <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8001df6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d005      	beq.n	8001e0a <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001e02:	4413      	add	r3, r2
 8001e04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e06:	4413      	add	r3, r2
 8001e08:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8001e0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d005      	beq.n	8001e1e <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8001e12:	69fa      	ldr	r2, [r7, #28]
 8001e14:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001e16:	4413      	add	r3, r2
 8001e18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e1a:	4413      	add	r3, r2
 8001e1c:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8001e1e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d02d      	beq.n	8001e82 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8001e26:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001e28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e2a:	4413      	add	r3, r2
 8001e2c:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8001e2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d901      	bls.n	8001e3a <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8001e36:	2300      	movs	r3, #0
 8001e38:	e024      	b.n	8001e84 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8001e42:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	4619      	mov	r1, r3
 8001e48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001e4a:	f000 fb11 	bl	8002470 <timeoutMicrosecondsToMclks>
 8001e4e:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8001e50:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8001e54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001e5c:	8a7a      	ldrh	r2, [r7, #18]
 8001e5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001e62:	4413      	add	r3, r2
 8001e64:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001e68:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 faad 	bl	80023cc <encodeTimeout>
 8001e72:	4603      	mov	r3, r0
 8001e74:	4619      	mov	r1, r3
 8001e76:	2071      	movs	r0, #113	@ 0x71
 8001e78:	f7ff fbfc 	bl	8001674 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8001e7c:	4a03      	ldr	r2, [pc, #12]	@ (8001e8c <setMeasurementTimingBudget+0x12c>)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6013      	str	r3, [r2, #0]
  }
  return true;
 8001e82:	2301      	movs	r3, #1
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3748      	adds	r7, #72	@ 0x48
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	2000064c 	.word	0x2000064c

08001e90 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08c      	sub	sp, #48	@ 0x30
 8001e94:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8001e96:	f240 7376 	movw	r3, #1910	@ 0x776
 8001e9a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8001e9c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001ea0:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8001ea2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001ea6:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8001ea8:	f240 234e 	movw	r3, #590	@ 0x24e
 8001eac:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 8001eae:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8001eb2:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8001eb4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001eb8:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8001eba:	f240 2326 	movw	r3, #550	@ 0x226
 8001ebe:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8001ec0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001ec2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001ec4:	4413      	add	r3, r2
 8001ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8001ec8:	f107 0318 	add.w	r3, r7, #24
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f000 f9d3 	bl	8002278 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8001ed2:	463a      	mov	r2, r7
 8001ed4:	f107 0318 	add.w	r3, r7, #24
 8001ed8:	4611      	mov	r1, r2
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 f9fe 	bl	80022dc <getSequenceStepTimeouts>

  if (enables.tcc)
 8001ee0:	7e3b      	ldrb	r3, [r7, #24]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001eea:	4413      	add	r3, r2
 8001eec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001eee:	4413      	add	r3, r2
 8001ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 8001ef2:	7ebb      	ldrb	r3, [r7, #26]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001ef8:	68fa      	ldr	r2, [r7, #12]
 8001efa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001efc:	4413      	add	r3, r2
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f02:	4413      	add	r3, r2
 8001f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f06:	e008      	b.n	8001f1a <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8001f08:	7e7b      	ldrb	r3, [r7, #25]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d005      	beq.n	8001f1a <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f12:	4413      	add	r3, r2
 8001f14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f16:	4413      	add	r3, r2
 8001f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8001f1a:	7efb      	ldrb	r3, [r7, #27]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	8c3b      	ldrh	r3, [r7, #32]
 8001f24:	4413      	add	r3, r2
 8001f26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f28:	4413      	add	r3, r2
 8001f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001f2c:	7f3b      	ldrb	r3, [r7, #28]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d005      	beq.n	8001f3e <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	8bfb      	ldrh	r3, [r7, #30]
 8001f36:	4413      	add	r3, r2
 8001f38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f3a:	4413      	add	r3, r2
 8001f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8001f3e:	4a04      	ldr	r2, [pc, #16]	@ (8001f50 <getMeasurementTimingBudget+0xc0>)
 8001f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f42:	6013      	str	r3, [r2, #0]
  return budget_us;
 8001f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3730      	adds	r7, #48	@ 0x30
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000064c 	.word	0x2000064c

08001f54 <getVcselPulsePeriod>:
}

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d108      	bne.n	8001f76 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8001f64:	2050      	movs	r0, #80	@ 0x50
 8001f66:	f7ff fbaf 	bl	80016c8 <readReg>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	e00c      	b.n	8001f90 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d108      	bne.n	8001f8e <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8001f7c:	2070      	movs	r0, #112	@ 0x70
 8001f7e:	f7ff fba3 	bl	80016c8 <readReg>
 8001f82:	4603      	mov	r3, r0
 8001f84:	3301      	adds	r3, #1
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	e000      	b.n	8001f90 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8001f8e:	23ff      	movs	r3, #255	@ 0xff
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001fa0:	f002 fc96 	bl	80048d0 <HAL_GetTick>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	4b35      	ldr	r3, [pc, #212]	@ (8002080 <readRangeContinuousMillimeters+0xe8>)
 8001faa:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001fac:	e015      	b.n	8001fda <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8001fae:	4b35      	ldr	r3, [pc, #212]	@ (8002084 <readRangeContinuousMillimeters+0xec>)
 8001fb0:	881b      	ldrh	r3, [r3, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d011      	beq.n	8001fda <readRangeContinuousMillimeters+0x42>
 8001fb6:	f002 fc8b 	bl	80048d0 <HAL_GetTick>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	4b2f      	ldr	r3, [pc, #188]	@ (8002080 <readRangeContinuousMillimeters+0xe8>)
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	4a2f      	ldr	r2, [pc, #188]	@ (8002084 <readRangeContinuousMillimeters+0xec>)
 8001fc8:	8812      	ldrh	r2, [r2, #0]
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	dd05      	ble.n	8001fda <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 8001fce:	4b2e      	ldr	r3, [pc, #184]	@ (8002088 <readRangeContinuousMillimeters+0xf0>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]
      return 65535;
 8001fd4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fd8:	e04e      	b.n	8002078 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001fda:	2013      	movs	r0, #19
 8001fdc:	f7ff fb74 	bl	80016c8 <readReg>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	f003 0307 	and.w	r3, r3, #7
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d0e1      	beq.n	8001fae <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d105      	bne.n	8001ffc <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8001ff0:	201e      	movs	r0, #30
 8001ff2:	f7ff fb95 	bl	8001720 <readReg16Bit>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	82fb      	strh	r3, [r7, #22]
 8001ffa:	e038      	b.n	800206e <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 8001ffc:	f107 0308 	add.w	r3, r7, #8
 8002000:	220c      	movs	r2, #12
 8002002:	4619      	mov	r1, r3
 8002004:	2014      	movs	r0, #20
 8002006:	f7ff fbe5 	bl	80017d4 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 800200a:	7a3b      	ldrb	r3, [r7, #8]
 800200c:	08db      	lsrs	r3, r3, #3
 800200e:	b2da      	uxtb	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8002014:	7abb      	ldrb	r3, [r7, #10]
 8002016:	b21b      	sxth	r3, r3
 8002018:	021b      	lsls	r3, r3, #8
 800201a:	b21a      	sxth	r2, r3
 800201c:	7afb      	ldrb	r3, [r7, #11]
 800201e:	b21b      	sxth	r3, r3
 8002020:	4313      	orrs	r3, r2
 8002022:	b21b      	sxth	r3, r3
 8002024:	b29a      	uxth	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 800202a:	7bbb      	ldrb	r3, [r7, #14]
 800202c:	b21b      	sxth	r3, r3
 800202e:	021b      	lsls	r3, r3, #8
 8002030:	b21a      	sxth	r2, r3
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	b21b      	sxth	r3, r3
 8002036:	4313      	orrs	r3, r2
 8002038:	b21b      	sxth	r3, r3
 800203a:	b29a      	uxth	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8002040:	7c3b      	ldrb	r3, [r7, #16]
 8002042:	b21b      	sxth	r3, r3
 8002044:	021b      	lsls	r3, r3, #8
 8002046:	b21a      	sxth	r2, r3
 8002048:	7c7b      	ldrb	r3, [r7, #17]
 800204a:	b21b      	sxth	r3, r3
 800204c:	4313      	orrs	r3, r2
 800204e:	b21b      	sxth	r3, r3
 8002050:	b29a      	uxth	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8002056:	7cbb      	ldrb	r3, [r7, #18]
 8002058:	b21b      	sxth	r3, r3
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	b21a      	sxth	r2, r3
 800205e:	7cfb      	ldrb	r3, [r7, #19]
 8002060:	b21b      	sxth	r3, r3
 8002062:	4313      	orrs	r3, r2
 8002064:	b21b      	sxth	r3, r3
 8002066:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	8afa      	ldrh	r2, [r7, #22]
 800206c:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800206e:	2101      	movs	r1, #1
 8002070:	200b      	movs	r0, #11
 8002072:	f7ff fad5 	bl	8001620 <writeReg>
  return temp;
 8002076:	8afb      	ldrh	r3, [r7, #22]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	20000646 	.word	0x20000646
 8002084:	20000002 	.word	0x20000002
 8002088:	20000644 	.word	0x20000644

0800208c <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8002094:	2101      	movs	r1, #1
 8002096:	2080      	movs	r0, #128	@ 0x80
 8002098:	f7ff fac2 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x01);
 800209c:	2101      	movs	r1, #1
 800209e:	20ff      	movs	r0, #255	@ 0xff
 80020a0:	f7ff fabe 	bl	8001620 <writeReg>
  writeReg(0x00, 0x00);
 80020a4:	2100      	movs	r1, #0
 80020a6:	2000      	movs	r0, #0
 80020a8:	f7ff faba 	bl	8001620 <writeReg>
  writeReg(0x91, g_stopVariable);
 80020ac:	4b21      	ldr	r3, [pc, #132]	@ (8002134 <readRangeSingleMillimeters+0xa8>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	4619      	mov	r1, r3
 80020b2:	2091      	movs	r0, #145	@ 0x91
 80020b4:	f7ff fab4 	bl	8001620 <writeReg>
  writeReg(0x00, 0x01);
 80020b8:	2101      	movs	r1, #1
 80020ba:	2000      	movs	r0, #0
 80020bc:	f7ff fab0 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x00);
 80020c0:	2100      	movs	r1, #0
 80020c2:	20ff      	movs	r0, #255	@ 0xff
 80020c4:	f7ff faac 	bl	8001620 <writeReg>
  writeReg(0x80, 0x00);
 80020c8:	2100      	movs	r1, #0
 80020ca:	2080      	movs	r0, #128	@ 0x80
 80020cc:	f7ff faa8 	bl	8001620 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 80020d0:	2101      	movs	r1, #1
 80020d2:	2000      	movs	r0, #0
 80020d4:	f7ff faa4 	bl	8001620 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 80020d8:	f002 fbfa 	bl	80048d0 <HAL_GetTick>
 80020dc:	4603      	mov	r3, r0
 80020de:	b29a      	uxth	r2, r3
 80020e0:	4b15      	ldr	r3, [pc, #84]	@ (8002138 <readRangeSingleMillimeters+0xac>)
 80020e2:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 80020e4:	e015      	b.n	8002112 <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 80020e6:	4b15      	ldr	r3, [pc, #84]	@ (800213c <readRangeSingleMillimeters+0xb0>)
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d011      	beq.n	8002112 <readRangeSingleMillimeters+0x86>
 80020ee:	f002 fbef 	bl	80048d0 <HAL_GetTick>
 80020f2:	4603      	mov	r3, r0
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002138 <readRangeSingleMillimeters+0xac>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	4a0f      	ldr	r2, [pc, #60]	@ (800213c <readRangeSingleMillimeters+0xb0>)
 8002100:	8812      	ldrh	r2, [r2, #0]
 8002102:	4293      	cmp	r3, r2
 8002104:	dd05      	ble.n	8002112 <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 8002106:	4b0e      	ldr	r3, [pc, #56]	@ (8002140 <readRangeSingleMillimeters+0xb4>)
 8002108:	2201      	movs	r2, #1
 800210a:	701a      	strb	r2, [r3, #0]
      return 65535;
 800210c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002110:	e00b      	b.n	800212a <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 8002112:	2000      	movs	r0, #0
 8002114:	f7ff fad8 	bl	80016c8 <readReg>
 8002118:	4603      	mov	r3, r0
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1e1      	bne.n	80020e6 <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7ff ff38 	bl	8001f98 <readRangeContinuousMillimeters>
 8002128:	4603      	mov	r3, r0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000648 	.word	0x20000648
 8002138:	20000646 	.word	0x20000646
 800213c:	20000002 	.word	0x20000002
 8002140:	20000644 	.word	0x20000644

08002144 <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 800214e:	2101      	movs	r1, #1
 8002150:	2080      	movs	r0, #128	@ 0x80
 8002152:	f7ff fa65 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x01);
 8002156:	2101      	movs	r1, #1
 8002158:	20ff      	movs	r0, #255	@ 0xff
 800215a:	f7ff fa61 	bl	8001620 <writeReg>
  writeReg(0x00, 0x00);
 800215e:	2100      	movs	r1, #0
 8002160:	2000      	movs	r0, #0
 8002162:	f7ff fa5d 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x06);
 8002166:	2106      	movs	r1, #6
 8002168:	20ff      	movs	r0, #255	@ 0xff
 800216a:	f7ff fa59 	bl	8001620 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 800216e:	2083      	movs	r0, #131	@ 0x83
 8002170:	f7ff faaa 	bl	80016c8 <readReg>
 8002174:	4603      	mov	r3, r0
 8002176:	f043 0304 	orr.w	r3, r3, #4
 800217a:	b2db      	uxtb	r3, r3
 800217c:	4619      	mov	r1, r3
 800217e:	2083      	movs	r0, #131	@ 0x83
 8002180:	f7ff fa4e 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x07);
 8002184:	2107      	movs	r1, #7
 8002186:	20ff      	movs	r0, #255	@ 0xff
 8002188:	f7ff fa4a 	bl	8001620 <writeReg>
  writeReg(0x81, 0x01);
 800218c:	2101      	movs	r1, #1
 800218e:	2081      	movs	r0, #129	@ 0x81
 8002190:	f7ff fa46 	bl	8001620 <writeReg>

  writeReg(0x80, 0x01);
 8002194:	2101      	movs	r1, #1
 8002196:	2080      	movs	r0, #128	@ 0x80
 8002198:	f7ff fa42 	bl	8001620 <writeReg>

  writeReg(0x94, 0x6b);
 800219c:	216b      	movs	r1, #107	@ 0x6b
 800219e:	2094      	movs	r0, #148	@ 0x94
 80021a0:	f7ff fa3e 	bl	8001620 <writeReg>
  writeReg(0x83, 0x00);
 80021a4:	2100      	movs	r1, #0
 80021a6:	2083      	movs	r0, #131	@ 0x83
 80021a8:	f7ff fa3a 	bl	8001620 <writeReg>
  startTimeout();
 80021ac:	f002 fb90 	bl	80048d0 <HAL_GetTick>
 80021b0:	4603      	mov	r3, r0
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002270 <getSpadInfo+0x12c>)
 80021b6:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 80021b8:	e011      	b.n	80021de <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 80021ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002274 <getSpadInfo+0x130>)
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00d      	beq.n	80021de <getSpadInfo+0x9a>
 80021c2:	f002 fb85 	bl	80048d0 <HAL_GetTick>
 80021c6:	4603      	mov	r3, r0
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b28      	ldr	r3, [pc, #160]	@ (8002270 <getSpadInfo+0x12c>)
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	4a28      	ldr	r2, [pc, #160]	@ (8002274 <getSpadInfo+0x130>)
 80021d4:	8812      	ldrh	r2, [r2, #0]
 80021d6:	4293      	cmp	r3, r2
 80021d8:	dd01      	ble.n	80021de <getSpadInfo+0x9a>
 80021da:	2300      	movs	r3, #0
 80021dc:	e044      	b.n	8002268 <getSpadInfo+0x124>
  while (readReg(0x83) == 0x00)
 80021de:	2083      	movs	r0, #131	@ 0x83
 80021e0:	f7ff fa72 	bl	80016c8 <readReg>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0e7      	beq.n	80021ba <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80021ea:	2101      	movs	r1, #1
 80021ec:	2083      	movs	r0, #131	@ 0x83
 80021ee:	f7ff fa17 	bl	8001620 <writeReg>
  tmp = readReg(0x92);
 80021f2:	2092      	movs	r0, #146	@ 0x92
 80021f4:	f7ff fa68 	bl	80016c8 <readReg>
 80021f8:	4603      	mov	r3, r0
 80021fa:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002202:	b2da      	uxtb	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	09db      	lsrs	r3, r3, #7
 800220c:	b2db      	uxtb	r3, r3
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	2b00      	cmp	r3, #0
 8002214:	bf14      	ite	ne
 8002216:	2301      	movne	r3, #1
 8002218:	2300      	moveq	r3, #0
 800221a:	b2da      	uxtb	r2, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8002220:	2100      	movs	r1, #0
 8002222:	2081      	movs	r0, #129	@ 0x81
 8002224:	f7ff f9fc 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x06);
 8002228:	2106      	movs	r1, #6
 800222a:	20ff      	movs	r0, #255	@ 0xff
 800222c:	f7ff f9f8 	bl	8001620 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8002230:	2083      	movs	r0, #131	@ 0x83
 8002232:	f7ff fa49 	bl	80016c8 <readReg>
 8002236:	4603      	mov	r3, r0
 8002238:	f023 0304 	bic.w	r3, r3, #4
 800223c:	b2db      	uxtb	r3, r3
 800223e:	4619      	mov	r1, r3
 8002240:	2083      	movs	r0, #131	@ 0x83
 8002242:	f7ff f9ed 	bl	8001620 <writeReg>
  writeReg(0xFF, 0x01);
 8002246:	2101      	movs	r1, #1
 8002248:	20ff      	movs	r0, #255	@ 0xff
 800224a:	f7ff f9e9 	bl	8001620 <writeReg>
  writeReg(0x00, 0x01);
 800224e:	2101      	movs	r1, #1
 8002250:	2000      	movs	r0, #0
 8002252:	f7ff f9e5 	bl	8001620 <writeReg>

  writeReg(0xFF, 0x00);
 8002256:	2100      	movs	r1, #0
 8002258:	20ff      	movs	r0, #255	@ 0xff
 800225a:	f7ff f9e1 	bl	8001620 <writeReg>
  writeReg(0x80, 0x00);
 800225e:	2100      	movs	r1, #0
 8002260:	2080      	movs	r0, #128	@ 0x80
 8002262:	f7ff f9dd 	bl	8001620 <writeReg>

  return true;
 8002266:	2301      	movs	r3, #1
}
 8002268:	4618      	mov	r0, r3
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	20000646 	.word	0x20000646
 8002274:	20000002 	.word	0x20000002

08002278 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8002280:	2001      	movs	r0, #1
 8002282:	f7ff fa21 	bl	80016c8 <readReg>
 8002286:	4603      	mov	r3, r0
 8002288:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	091b      	lsrs	r3, r3, #4
 800228e:	b2db      	uxtb	r3, r3
 8002290:	f003 0301 	and.w	r3, r3, #1
 8002294:	b2da      	uxtb	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	08db      	lsrs	r3, r3, #3
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	089b      	lsrs	r3, r3, #2
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	099b      	lsrs	r3, r3, #6
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	09db      	lsrs	r3, r3, #7
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	711a      	strb	r2, [r3, #4]
}
 80022d4:	bf00      	nop
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 80022e6:	2000      	movs	r0, #0
 80022e8:	f7ff fe34 	bl	8001f54 <getVcselPulsePeriod>
 80022ec:	4603      	mov	r3, r0
 80022ee:	461a      	mov	r2, r3
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80022f4:	2046      	movs	r0, #70	@ 0x46
 80022f6:	f7ff f9e7 	bl	80016c8 <readReg>
 80022fa:	4603      	mov	r3, r0
 80022fc:	3301      	adds	r3, #1
 80022fe:	b29a      	uxth	r2, r3
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 800230c:	b2db      	uxtb	r3, r3
 800230e:	4619      	mov	r1, r3
 8002310:	4610      	mov	r0, r2
 8002312:	f000 f885 	bl	8002420 <timeoutMclksToMicroseconds>
 8002316:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 800231c:	2051      	movs	r0, #81	@ 0x51
 800231e:	f7ff f9ff 	bl	8001720 <readReg16Bit>
 8002322:	4603      	mov	r3, r0
 8002324:	4618      	mov	r0, r3
 8002326:	f000 f83e 	bl	80023a6 <decodeTimeout>
 800232a:	4603      	mov	r3, r0
 800232c:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800233a:	b2db      	uxtb	r3, r3
 800233c:	4619      	mov	r1, r3
 800233e:	4610      	mov	r0, r2
 8002340:	f000 f86e 	bl	8002420 <timeoutMclksToMicroseconds>
 8002344:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 800234a:	2001      	movs	r0, #1
 800234c:	f7ff fe02 	bl	8001f54 <getVcselPulsePeriod>
 8002350:	4603      	mov	r3, r0
 8002352:	461a      	mov	r2, r3
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8002358:	2071      	movs	r0, #113	@ 0x71
 800235a:	f7ff f9e1 	bl	8001720 <readReg16Bit>
 800235e:	4603      	mov	r3, r0
 8002360:	4618      	mov	r0, r3
 8002362:	f000 f820 	bl	80023a6 <decodeTimeout>
 8002366:	4603      	mov	r3, r0
 8002368:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	78db      	ldrb	r3, [r3, #3]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d007      	beq.n	8002386 <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	891a      	ldrh	r2, [r3, #8]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	88db      	ldrh	r3, [r3, #6]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	b29a      	uxth	r2, r3
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800238e:	b2db      	uxtb	r3, r3
 8002390:	4619      	mov	r1, r3
 8002392:	4610      	mov	r0, r2
 8002394:	f000 f844 	bl	8002420 <timeoutMclksToMicroseconds>
 8002398:	4602      	mov	r2, r0
  timeouts->final_range_us =
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	615a      	str	r2, [r3, #20]
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	4603      	mov	r3, r0
 80023ae:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 80023b4:	88fa      	ldrh	r2, [r7, #6]
 80023b6:	0a12      	lsrs	r2, r2, #8
 80023b8:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 80023ba:	4093      	lsls	r3, r2
 80023bc:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 80023be:	3301      	adds	r3, #1
 80023c0:	b29b      	uxth	r3, r3
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80023da:	2300      	movs	r3, #0
 80023dc:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80023de:	88fb      	ldrh	r3, [r7, #6]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d016      	beq.n	8002412 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80023e4:	88fb      	ldrh	r3, [r7, #6]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80023ea:	e005      	b.n	80023f8 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	085b      	lsrs	r3, r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80023f2:	897b      	ldrh	r3, [r7, #10]
 80023f4:	3301      	adds	r3, #1
 80023f6:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2bff      	cmp	r3, #255	@ 0xff
 80023fc:	d8f6      	bhi.n	80023ec <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80023fe:	897b      	ldrh	r3, [r7, #10]
 8002400:	021b      	lsls	r3, r3, #8
 8002402:	b29a      	uxth	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	b29b      	uxth	r3, r3
 8002408:	b2db      	uxtb	r3, r3
 800240a:	b29b      	uxth	r3, r3
 800240c:	4313      	orrs	r3, r2
 800240e:	b29b      	uxth	r3, r3
 8002410:	e000      	b.n	8002414 <encodeTimeout+0x48>
  }
  else { return 0; }
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr
	...

08002420 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	460a      	mov	r2, r1
 800242a:	80fb      	strh	r3, [r7, #6]
 800242c:	4613      	mov	r3, r2
 800242e:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8002430:	797b      	ldrb	r3, [r7, #5]
 8002432:	4a0d      	ldr	r2, [pc, #52]	@ (8002468 <timeoutMclksToMicroseconds+0x48>)
 8002434:	fb02 f303 	mul.w	r3, r2, r3
 8002438:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800243c:	4a0b      	ldr	r2, [pc, #44]	@ (800246c <timeoutMclksToMicroseconds+0x4c>)
 800243e:	fba2 2303 	umull	r2, r3, r2, r3
 8002442:	099b      	lsrs	r3, r3, #6
 8002444:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8002446:	88fb      	ldrh	r3, [r7, #6]
 8002448:	68fa      	ldr	r2, [r7, #12]
 800244a:	fb03 f202 	mul.w	r2, r3, r2
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	085b      	lsrs	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	4a05      	ldr	r2, [pc, #20]	@ (800246c <timeoutMclksToMicroseconds+0x4c>)
 8002456:	fba2 2303 	umull	r2, r3, r2, r3
 800245a:	099b      	lsrs	r3, r3, #6
}
 800245c:	4618      	mov	r0, r3
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	003a2f00 	.word	0x003a2f00
 800246c:	10624dd3 	.word	0x10624dd3

08002470 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	460b      	mov	r3, r1
 800247a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 800247c:	78fb      	ldrb	r3, [r7, #3]
 800247e:	4a0d      	ldr	r2, [pc, #52]	@ (80024b4 <timeoutMicrosecondsToMclks+0x44>)
 8002480:	fb02 f303 	mul.w	r3, r2, r3
 8002484:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8002488:	4a0b      	ldr	r2, [pc, #44]	@ (80024b8 <timeoutMicrosecondsToMclks+0x48>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	099b      	lsrs	r3, r3, #6
 8002490:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002498:	fb03 f202 	mul.w	r2, r3, r2
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	085b      	lsrs	r3, r3, #1
 80024a0:	441a      	add	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	003a2f00 	.word	0x003a2f00
 80024b8:	10624dd3 	.word	0x10624dd3

080024bc <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	4619      	mov	r1, r3
 80024d0:	2000      	movs	r0, #0
 80024d2:	f7ff f8a5 	bl	8001620 <writeReg>

  startTimeout();
 80024d6:	f002 f9fb 	bl	80048d0 <HAL_GetTick>
 80024da:	4603      	mov	r3, r0
 80024dc:	b29a      	uxth	r2, r3
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <performSingleRefCalibration+0x78>)
 80024e0:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80024e2:	e011      	b.n	8002508 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 80024e4:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <performSingleRefCalibration+0x7c>)
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00d      	beq.n	8002508 <performSingleRefCalibration+0x4c>
 80024ec:	f002 f9f0 	bl	80048d0 <HAL_GetTick>
 80024f0:	4603      	mov	r3, r0
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002534 <performSingleRefCalibration+0x78>)
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002538 <performSingleRefCalibration+0x7c>)
 80024fe:	8812      	ldrh	r2, [r2, #0]
 8002500:	4293      	cmp	r3, r2
 8002502:	dd01      	ble.n	8002508 <performSingleRefCalibration+0x4c>
 8002504:	2300      	movs	r3, #0
 8002506:	e010      	b.n	800252a <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8002508:	2013      	movs	r0, #19
 800250a:	f7ff f8dd 	bl	80016c8 <readReg>
 800250e:	4603      	mov	r3, r0
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0e5      	beq.n	80024e4 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002518:	2101      	movs	r1, #1
 800251a:	200b      	movs	r0, #11
 800251c:	f7ff f880 	bl	8001620 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8002520:	2100      	movs	r1, #0
 8002522:	2000      	movs	r0, #0
 8002524:	f7ff f87c 	bl	8001620 <writeReg>

  return true;
 8002528:	2301      	movs	r3, #1
}
 800252a:	4618      	mov	r0, r3
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000646 	.word	0x20000646
 8002538:	20000002 	.word	0x20000002
 800253c:	00000000 	.word	0x00000000

08002540 <Read_Voltage>:

extern ADC_HandleTypeDef hadc1;

uint16_t readValue;

float Read_Voltage(void){
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
	 HAL_ADC_PollForConversion(&hadc1,1000);
 8002544:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002548:	4819      	ldr	r0, [pc, #100]	@ (80025b0 <Read_Voltage+0x70>)
 800254a:	f002 fc53 	bl	8004df4 <HAL_ADC_PollForConversion>
	 readValue = HAL_ADC_GetValue(&hadc1);
 800254e:	4818      	ldr	r0, [pc, #96]	@ (80025b0 <Read_Voltage+0x70>)
 8002550:	f002 fd56 	bl	8005000 <HAL_ADC_GetValue>
 8002554:	4603      	mov	r3, r0
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b16      	ldr	r3, [pc, #88]	@ (80025b4 <Read_Voltage+0x74>)
 800255a:	801a      	strh	r2, [r3, #0]
	 return ((float)readValue * (11.67/2065)) + 0.36; //4095*16.5;
 800255c:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <Read_Voltage+0x74>)
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	4618      	mov	r0, r3
 8002562:	f7fe fb97 	bl	8000c94 <__aeabi_ui2f>
 8002566:	4603      	mov	r3, r0
 8002568:	4618      	mov	r0, r3
 800256a:	f7fd ff5d 	bl	8000428 <__aeabi_f2d>
 800256e:	a30c      	add	r3, pc, #48	@ (adr r3, 80025a0 <Read_Voltage+0x60>)
 8002570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002574:	f7fd ffb0 	bl	80004d8 <__aeabi_dmul>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	4610      	mov	r0, r2
 800257e:	4619      	mov	r1, r3
 8002580:	a309      	add	r3, pc, #36	@ (adr r3, 80025a8 <Read_Voltage+0x68>)
 8002582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002586:	f7fd fdf1 	bl	800016c <__adddf3>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4610      	mov	r0, r2
 8002590:	4619      	mov	r1, r3
 8002592:	f7fe fa79 	bl	8000a88 <__aeabi_d2f>
 8002596:	4603      	mov	r3, r0
	 //return readValue;
}
 8002598:	4618      	mov	r0, r3
 800259a:	bd80      	pop	{r7, pc}
 800259c:	f3af 8000 	nop.w
 80025a0:	ce999d69 	.word	0xce999d69
 80025a4:	3f7725d9 	.word	0x3f7725d9
 80025a8:	70a3d70a 	.word	0x70a3d70a
 80025ac:	3fd70a3d 	.word	0x3fd70a3d
 80025b0:	20000bc8 	.word	0x20000bc8
 80025b4:	200006aa 	.word	0x200006aa

080025b8 <WATER_Init>:
                I2C_HandleTypeDef *i2c,
                uint8_t addr_low7,
                uint8_t addr_high7,
                uint8_t default_threshold,
                uint32_t timeout_ms)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	4611      	mov	r1, r2
 80025c4:	461a      	mov	r2, r3
 80025c6:	460b      	mov	r3, r1
 80025c8:	71fb      	strb	r3, [r7, #7]
 80025ca:	4613      	mov	r3, r2
 80025cc:	71bb      	strb	r3, [r7, #6]
    if (!hws) return;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d021      	beq.n	8002618 <WATER_Init+0x60>

    hws->i2c        = i2c;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	601a      	str	r2, [r3, #0]
    hws->addr_low   = addr_low7   ? addr_low7   : WATER_ADDR_LOW_DEF;
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <WATER_Init+0x2c>
 80025e0:	79fa      	ldrb	r2, [r7, #7]
 80025e2:	e000      	b.n	80025e6 <WATER_Init+0x2e>
 80025e4:	2277      	movs	r2, #119	@ 0x77
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	711a      	strb	r2, [r3, #4]
    hws->addr_high  = addr_high7  ? addr_high7  : WATER_ADDR_HIGH_DEF;
 80025ea:	79bb      	ldrb	r3, [r7, #6]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <WATER_Init+0x3c>
 80025f0:	79ba      	ldrb	r2, [r7, #6]
 80025f2:	e000      	b.n	80025f6 <WATER_Init+0x3e>
 80025f4:	2278      	movs	r2, #120	@ 0x78
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	715a      	strb	r2, [r3, #5]
    hws->threshold  = default_threshold;                /* can be 0; Quick calls pass threshold anyway */
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	7e3a      	ldrb	r2, [r7, #24]
 80025fe:	719a      	strb	r2, [r3, #6]
    hws->timeout_ms = timeout_ms  ? timeout_ms  : WATER_TIMEOUT_DEF;
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <WATER_Init+0x52>
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	e000      	b.n	800260c <WATER_Init+0x54>
 800260a:	2332      	movs	r3, #50	@ 0x32
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	6093      	str	r3, [r2, #8]

    /* Register as the active handle by default */
    g_active_hws = hws;
 8002610:	4a04      	ldr	r2, [pc, #16]	@ (8002624 <WATER_Init+0x6c>)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	e000      	b.n	800261a <WATER_Init+0x62>
    if (!hws) return;
 8002618:	bf00      	nop
}
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	200006ac 	.word	0x200006ac

08002628 <WATER_InitDefault>:
}

/* Initialize with built-in defaults and set as active.
 * You still need to provide the I2C handle once from your app. */
void WATER_InitDefault(I2C_HandleTypeDef *i2c)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af02      	add	r7, sp, #8
 800262e:	6078      	str	r0, [r7, #4]
    static WATER_HandleTypeDef s_hws; /* kept internal to this module */
    WATER_Init(&s_hws, i2c, WATER_ADDR_LOW_DEF, WATER_ADDR_HIGH_DEF, 0 /*default thres*/, WATER_TIMEOUT_DEF);
 8002630:	2332      	movs	r3, #50	@ 0x32
 8002632:	9301      	str	r3, [sp, #4]
 8002634:	2300      	movs	r3, #0
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	2378      	movs	r3, #120	@ 0x78
 800263a:	2277      	movs	r2, #119	@ 0x77
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4803      	ldr	r0, [pc, #12]	@ (800264c <WATER_InitDefault+0x24>)
 8002640:	f7ff ffba 	bl	80025b8 <WATER_Init>
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	200006b0 	.word	0x200006b0

08002650 <SIM_FakeFillResponse>:
	// SIM  C     .
	extern uint8_t SIM_data[];

	// url / payload    SIM_data   
	static void SIM_FakeFillResponse(const char *payload, const char *url)
	{
 8002650:	b5b0      	push	{r4, r5, r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
		// 1) identity  / 
		if (strstr(url, "identity")) {
 800265a:	490e      	ldr	r1, [pc, #56]	@ (8002694 <SIM_FakeFillResponse+0x44>)
 800265c:	6838      	ldr	r0, [r7, #0]
 800265e:	f008 f811 	bl	800a684 <strstr>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00b      	beq.n	8002680 <SIM_FakeFillResponse+0x30>
			 *   driver:true,  driver:false
			 *       .
			 *
			 *   : driver:false
			 */
			strcpy((char*)SIM_data, "{\"driver\":false}");
 8002668:	4a0b      	ldr	r2, [pc, #44]	@ (8002698 <SIM_FakeFillResponse+0x48>)
 800266a:	4b0c      	ldr	r3, [pc, #48]	@ (800269c <SIM_FakeFillResponse+0x4c>)
 800266c:	4615      	mov	r5, r2
 800266e:	461c      	mov	r4, r3
 8002670:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002672:	6028      	str	r0, [r5, #0]
 8002674:	6069      	str	r1, [r5, #4]
 8002676:	60aa      	str	r2, [r5, #8]
 8002678:	60eb      	str	r3, [r5, #12]
 800267a:	7823      	ldrb	r3, [r4, #0]
 800267c:	742b      	strb	r3, [r5, #16]
		}
		// 2) postcontainer / postuco    true 
		else {
			strcpy((char*)SIM_data, "true");
		}
	}
 800267e:	e005      	b.n	800268c <SIM_FakeFillResponse+0x3c>
			strcpy((char*)SIM_data, "true");
 8002680:	4b05      	ldr	r3, [pc, #20]	@ (8002698 <SIM_FakeFillResponse+0x48>)
 8002682:	4a07      	ldr	r2, [pc, #28]	@ (80026a0 <SIM_FakeFillResponse+0x50>)
 8002684:	6810      	ldr	r0, [r2, #0]
 8002686:	6018      	str	r0, [r3, #0]
 8002688:	7912      	ldrb	r2, [r2, #4]
 800268a:	711a      	strb	r2, [r3, #4]
	}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bdb0      	pop	{r4, r5, r7, pc}
 8002694:	0800c878 	.word	0x0800c878
 8002698:	20000248 	.word	0x20000248
 800269c:	0800c884 	.word	0x0800c884
 80026a0:	0800c898 	.word	0x0800c898

080026a4 <CheckHeader>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
	void CheckHeader(void){
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
	  //echo response for ack
	  LOG("[ANS]","ACK");
 80026a8:	495f      	ldr	r1, [pc, #380]	@ (8002828 <CheckHeader+0x184>)
 80026aa:	4860      	ldr	r0, [pc, #384]	@ (800282c <CheckHeader+0x188>)
 80026ac:	f000 f8e6 	bl	800287c <LOG>
//	  LOG("[DEBUG]", (char*)LOG_buffer);
	  FUNCTION = SPACE;
 80026b0:	4b5f      	ldr	r3, [pc, #380]	@ (8002830 <CheckHeader+0x18c>)
 80026b2:	2211      	movs	r2, #17
 80026b4:	701a      	strb	r2, [r3, #0]

		if(strstr((char *)LOG_buffer, "[CMD]HANDSHAKE")) {
 80026b6:	495f      	ldr	r1, [pc, #380]	@ (8002834 <CheckHeader+0x190>)
 80026b8:	485f      	ldr	r0, [pc, #380]	@ (8002838 <CheckHeader+0x194>)
 80026ba:	f007 ffe3 	bl	800a684 <strstr>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <CheckHeader+0x28>
			FUNCTION = HANDSHAKE;
 80026c4:	4b5a      	ldr	r3, [pc, #360]	@ (8002830 <CheckHeader+0x18c>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	701a      	strb	r2, [r3, #0]
			FUNCTION = TEST_SDOPEN;
		}
		else if(strstr((char *)LOG_buffer, "[CMD]SETTING")) {
			FUNCTION = SETTING;
		}
	}
 80026ca:	e0aa      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[VALID]") && strstr((char *)LOG_buffer, "ENDSTR")) {
 80026cc:	495b      	ldr	r1, [pc, #364]	@ (800283c <CheckHeader+0x198>)
 80026ce:	485a      	ldr	r0, [pc, #360]	@ (8002838 <CheckHeader+0x194>)
 80026d0:	f007 ffd8 	bl	800a684 <strstr>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00a      	beq.n	80026f0 <CheckHeader+0x4c>
 80026da:	4959      	ldr	r1, [pc, #356]	@ (8002840 <CheckHeader+0x19c>)
 80026dc:	4856      	ldr	r0, [pc, #344]	@ (8002838 <CheckHeader+0x194>)
 80026de:	f007 ffd1 	bl	800a684 <strstr>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d003      	beq.n	80026f0 <CheckHeader+0x4c>
			FUNCTION = VALIDATION;
 80026e8:	4b51      	ldr	r3, [pc, #324]	@ (8002830 <CheckHeader+0x18c>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	701a      	strb	r2, [r3, #0]
	}
 80026ee:	e098      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]OPENS")) {
 80026f0:	4954      	ldr	r1, [pc, #336]	@ (8002844 <CheckHeader+0x1a0>)
 80026f2:	4851      	ldr	r0, [pc, #324]	@ (8002838 <CheckHeader+0x194>)
 80026f4:	f007 ffc6 	bl	800a684 <strstr>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <CheckHeader+0x62>
			FUNCTION = OPEN_INPUT;
 80026fe:	4b4c      	ldr	r3, [pc, #304]	@ (8002830 <CheckHeader+0x18c>)
 8002700:	2204      	movs	r2, #4
 8002702:	701a      	strb	r2, [r3, #0]
	}
 8002704:	e08d      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]CLOSES")) {
 8002706:	4950      	ldr	r1, [pc, #320]	@ (8002848 <CheckHeader+0x1a4>)
 8002708:	484b      	ldr	r0, [pc, #300]	@ (8002838 <CheckHeader+0x194>)
 800270a:	f007 ffbb 	bl	800a684 <strstr>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <CheckHeader+0x78>
			FUNCTION = CLOSE_INPUT;
 8002714:	4b46      	ldr	r3, [pc, #280]	@ (8002830 <CheckHeader+0x18c>)
 8002716:	2205      	movs	r2, #5
 8002718:	701a      	strb	r2, [r3, #0]
	}
 800271a:	e082      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]POSTPER")) {
 800271c:	494b      	ldr	r1, [pc, #300]	@ (800284c <CheckHeader+0x1a8>)
 800271e:	4846      	ldr	r0, [pc, #280]	@ (8002838 <CheckHeader+0x194>)
 8002720:	f007 ffb0 	bl	800a684 <strstr>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <CheckHeader+0x8e>
			FUNCTION = POST_PER;
 800272a:	4b41      	ldr	r3, [pc, #260]	@ (8002830 <CheckHeader+0x18c>)
 800272c:	2203      	movs	r2, #3
 800272e:	701a      	strb	r2, [r3, #0]
	}
 8002730:	e077      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]POSTDATA")){
 8002732:	4947      	ldr	r1, [pc, #284]	@ (8002850 <CheckHeader+0x1ac>)
 8002734:	4840      	ldr	r0, [pc, #256]	@ (8002838 <CheckHeader+0x194>)
 8002736:	f007 ffa5 	bl	800a684 <strstr>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <CheckHeader+0xa4>
			FUNCTION = POST_UCO;
 8002740:	4b3b      	ldr	r3, [pc, #236]	@ (8002830 <CheckHeader+0x18c>)
 8002742:	2202      	movs	r2, #2
 8002744:	701a      	strb	r2, [r3, #0]
	}
 8002746:	e06c      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]OPENB")) {
 8002748:	4942      	ldr	r1, [pc, #264]	@ (8002854 <CheckHeader+0x1b0>)
 800274a:	483b      	ldr	r0, [pc, #236]	@ (8002838 <CheckHeader+0x194>)
 800274c:	f007 ff9a 	bl	800a684 <strstr>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <CheckHeader+0xba>
			FUNCTION = UNLOCK_DOOR;
 8002756:	4b36      	ldr	r3, [pc, #216]	@ (8002830 <CheckHeader+0x18c>)
 8002758:	2206      	movs	r2, #6
 800275a:	701a      	strb	r2, [r3, #0]
	}
 800275c:	e061      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]SLEEP")) {
 800275e:	493e      	ldr	r1, [pc, #248]	@ (8002858 <CheckHeader+0x1b4>)
 8002760:	4835      	ldr	r0, [pc, #212]	@ (8002838 <CheckHeader+0x194>)
 8002762:	f007 ff8f 	bl	800a684 <strstr>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <CheckHeader+0xd0>
			FUNCTION = SLEEP;
 800276c:	4b30      	ldr	r3, [pc, #192]	@ (8002830 <CheckHeader+0x18c>)
 800276e:	2207      	movs	r2, #7
 8002770:	701a      	strb	r2, [r3, #0]
	}
 8002772:	e056      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]CLOSEV")) {
 8002774:	4939      	ldr	r1, [pc, #228]	@ (800285c <CheckHeader+0x1b8>)
 8002776:	4830      	ldr	r0, [pc, #192]	@ (8002838 <CheckHeader+0x194>)
 8002778:	f007 ff84 	bl	800a684 <strstr>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d003      	beq.n	800278a <CheckHeader+0xe6>
			FUNCTION = CLOSE_VALVE;
 8002782:	4b2b      	ldr	r3, [pc, #172]	@ (8002830 <CheckHeader+0x18c>)
 8002784:	220b      	movs	r2, #11
 8002786:	701a      	strb	r2, [r3, #0]
	}
 8002788:	e04b      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]OPENV")) {
 800278a:	4935      	ldr	r1, [pc, #212]	@ (8002860 <CheckHeader+0x1bc>)
 800278c:	482a      	ldr	r0, [pc, #168]	@ (8002838 <CheckHeader+0x194>)
 800278e:	f007 ff79 	bl	800a684 <strstr>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d003      	beq.n	80027a0 <CheckHeader+0xfc>
			FUNCTION = OPEN_VALVE;
 8002798:	4b25      	ldr	r3, [pc, #148]	@ (8002830 <CheckHeader+0x18c>)
 800279a:	220a      	movs	r2, #10
 800279c:	701a      	strb	r2, [r3, #0]
	}
 800279e:	e040      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]OFF")) {
 80027a0:	4930      	ldr	r1, [pc, #192]	@ (8002864 <CheckHeader+0x1c0>)
 80027a2:	4825      	ldr	r0, [pc, #148]	@ (8002838 <CheckHeader+0x194>)
 80027a4:	f007 ff6e 	bl	800a684 <strstr>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <CheckHeader+0x112>
			FUNCTION = TURN_OFF;
 80027ae:	4b20      	ldr	r3, [pc, #128]	@ (8002830 <CheckHeader+0x18c>)
 80027b0:	220c      	movs	r2, #12
 80027b2:	701a      	strb	r2, [r3, #0]
	}
 80027b4:	e035      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[TEST]PERCENT")) {
 80027b6:	492c      	ldr	r1, [pc, #176]	@ (8002868 <CheckHeader+0x1c4>)
 80027b8:	481f      	ldr	r0, [pc, #124]	@ (8002838 <CheckHeader+0x194>)
 80027ba:	f007 ff63 	bl	800a684 <strstr>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <CheckHeader+0x128>
			FUNCTION = TEST_PERCENT;
 80027c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002830 <CheckHeader+0x18c>)
 80027c6:	220d      	movs	r2, #13
 80027c8:	701a      	strb	r2, [r3, #0]
	}
 80027ca:	e02a      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[TEST]MEASURE")) {
 80027cc:	4927      	ldr	r1, [pc, #156]	@ (800286c <CheckHeader+0x1c8>)
 80027ce:	481a      	ldr	r0, [pc, #104]	@ (8002838 <CheckHeader+0x194>)
 80027d0:	f007 ff58 	bl	800a684 <strstr>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <CheckHeader+0x13e>
			FUNCTION = TEST_MEASURE;
 80027da:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <CheckHeader+0x18c>)
 80027dc:	220e      	movs	r2, #14
 80027de:	701a      	strb	r2, [r3, #0]
	}
 80027e0:	e01f      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[TEST]SDCLOSE")) {
 80027e2:	4923      	ldr	r1, [pc, #140]	@ (8002870 <CheckHeader+0x1cc>)
 80027e4:	4814      	ldr	r0, [pc, #80]	@ (8002838 <CheckHeader+0x194>)
 80027e6:	f007 ff4d 	bl	800a684 <strstr>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d003      	beq.n	80027f8 <CheckHeader+0x154>
			FUNCTION = TEST_SDCLOSE;
 80027f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002830 <CheckHeader+0x18c>)
 80027f2:	220f      	movs	r2, #15
 80027f4:	701a      	strb	r2, [r3, #0]
	}
 80027f6:	e014      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[TEST]SDOPEN")) {
 80027f8:	491e      	ldr	r1, [pc, #120]	@ (8002874 <CheckHeader+0x1d0>)
 80027fa:	480f      	ldr	r0, [pc, #60]	@ (8002838 <CheckHeader+0x194>)
 80027fc:	f007 ff42 	bl	800a684 <strstr>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d003      	beq.n	800280e <CheckHeader+0x16a>
			FUNCTION = TEST_SDOPEN;
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <CheckHeader+0x18c>)
 8002808:	2210      	movs	r2, #16
 800280a:	701a      	strb	r2, [r3, #0]
	}
 800280c:	e009      	b.n	8002822 <CheckHeader+0x17e>
		else if(strstr((char *)LOG_buffer, "[CMD]SETTING")) {
 800280e:	491a      	ldr	r1, [pc, #104]	@ (8002878 <CheckHeader+0x1d4>)
 8002810:	4809      	ldr	r0, [pc, #36]	@ (8002838 <CheckHeader+0x194>)
 8002812:	f007 ff37 	bl	800a684 <strstr>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d002      	beq.n	8002822 <CheckHeader+0x17e>
			FUNCTION = SETTING;
 800281c:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <CheckHeader+0x18c>)
 800281e:	2212      	movs	r2, #18
 8002820:	701a      	strb	r2, [r3, #0]
	}
 8002822:	bf00      	nop
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	0800c8c0 	.word	0x0800c8c0
 800282c:	0800c8c4 	.word	0x0800c8c4
 8002830:	20000bc4 	.word	0x20000bc4
 8002834:	0800c8cc 	.word	0x0800c8cc
 8002838:	200006c0 	.word	0x200006c0
 800283c:	0800c8dc 	.word	0x0800c8dc
 8002840:	0800c8e4 	.word	0x0800c8e4
 8002844:	0800c8ec 	.word	0x0800c8ec
 8002848:	0800c8f8 	.word	0x0800c8f8
 800284c:	0800c904 	.word	0x0800c904
 8002850:	0800c914 	.word	0x0800c914
 8002854:	0800c924 	.word	0x0800c924
 8002858:	0800c930 	.word	0x0800c930
 800285c:	0800c93c 	.word	0x0800c93c
 8002860:	0800c948 	.word	0x0800c948
 8002864:	0800c954 	.word	0x0800c954
 8002868:	0800c960 	.word	0x0800c960
 800286c:	0800c970 	.word	0x0800c970
 8002870:	0800c980 	.word	0x0800c980
 8002874:	0800c990 	.word	0x0800c990
 8002878:	0800c9a0 	.word	0x0800c9a0

0800287c <LOG>:

	HAL_StatusTypeDef LOG(const char* header,const char *cmd){
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
		memset(log_msg,'\0',UART_RX_BUFFER_SIZE);
 8002886:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800288a:	2100      	movs	r1, #0
 800288c:	4812      	ldr	r0, [pc, #72]	@ (80028d8 <LOG+0x5c>)
 800288e:	f007 fee2 	bl	800a656 <memset>
		strcpy(log_msg, header);
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	4810      	ldr	r0, [pc, #64]	@ (80028d8 <LOG+0x5c>)
 8002896:	f007 ff82 	bl	800a79e <strcpy>
		strcat(log_msg, cmd);
 800289a:	6839      	ldr	r1, [r7, #0]
 800289c:	480e      	ldr	r0, [pc, #56]	@ (80028d8 <LOG+0x5c>)
 800289e:	f007 fee2 	bl	800a666 <strcat>
		strcat(log_msg, "#");
 80028a2:	480d      	ldr	r0, [pc, #52]	@ (80028d8 <LOG+0x5c>)
 80028a4:	f7fd fc54 	bl	8000150 <strlen>
 80028a8:	4603      	mov	r3, r0
 80028aa:	461a      	mov	r2, r3
 80028ac:	4b0a      	ldr	r3, [pc, #40]	@ (80028d8 <LOG+0x5c>)
 80028ae:	4413      	add	r3, r2
 80028b0:	490a      	ldr	r1, [pc, #40]	@ (80028dc <LOG+0x60>)
 80028b2:	461a      	mov	r2, r3
 80028b4:	460b      	mov	r3, r1
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)log_msg, strlen(log_msg), 50);
 80028ba:	4807      	ldr	r0, [pc, #28]	@ (80028d8 <LOG+0x5c>)
 80028bc:	f7fd fc48 	bl	8000150 <strlen>
 80028c0:	4603      	mov	r3, r0
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	2332      	movs	r3, #50	@ 0x32
 80028c6:	4904      	ldr	r1, [pc, #16]	@ (80028d8 <LOG+0x5c>)
 80028c8:	4805      	ldr	r0, [pc, #20]	@ (80028e0 <LOG+0x64>)
 80028ca:	f006 fab1 	bl	8008e30 <HAL_UART_Transmit>
		// CDC_Transmit_FS((uint8_t *)log_msg, strlen(log_msg));
		return HAL_OK;
 80028ce:	2300      	movs	r3, #0
	}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	200008b4 	.word	0x200008b4
 80028dc:	0800c9b0 	.word	0x0800c9b0
 80028e0:	20000cd8 	.word	0x20000cd8

080028e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028e8:	b0a4      	sub	sp, #144	@ 0x90
 80028ea:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028ec:	f001 ff98 	bl	8004820 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028f0:	f001 f8e0 	bl	8003ab4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028f4:	f001 faf0 	bl	8003ed8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80028f8:	f001 f9b8 	bl	8003c6c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80028fc:	f001 fa98 	bl	8003e30 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002900:	f001 fac0 	bl	8003e84 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002904:	f001 fa44 	bl	8003d90 <MX_TIM1_Init>
  MX_ADC1_Init();
 8002908:	f001 f934 	bl	8003b74 <MX_ADC1_Init>
  MX_ADC2_Init();
 800290c:	f001 f970 	bl	8003bf0 <MX_ADC2_Init>
  MX_RTC_Init();
 8002910:	f001 f9da 	bl	8003cc8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	  HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 8002914:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002918:	49ac      	ldr	r1, [pc, #688]	@ (8002bcc <main+0x2e8>)
 800291a:	48ad      	ldr	r0, [pc, #692]	@ (8002bd0 <main+0x2ec>)
 800291c:	f006 fb13 	bl	8008f46 <HAL_UARTEx_ReceiveToIdle_IT>
	  HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 8002920:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002924:	49ab      	ldr	r1, [pc, #684]	@ (8002bd4 <main+0x2f0>)
 8002926:	48ac      	ldr	r0, [pc, #688]	@ (8002bd8 <main+0x2f4>)
 8002928:	f006 fb0d 	bl	8008f46 <HAL_UARTEx_ReceiveToIdle_IT>
	  WATER_InitDefault(&hi2c1);     // Water sensor driver init
 800292c:	48ab      	ldr	r0, [pc, #684]	@ (8002bdc <main+0x2f8>)
 800292e:	f7ff fe7b 	bl	8002628 <WATER_InitDefault>
	  //TOF SENSOR
	  statInfo_t_VL53L0X distanceStr;
	  initVL53L0X(1, &hi2c1);
 8002932:	49aa      	ldr	r1, [pc, #680]	@ (8002bdc <main+0x2f8>)
 8002934:	2001      	movs	r0, #1
 8002936:	f7fe ff77 	bl	8001828 <initVL53L0X>
	  uint16_t offset_DistanceTof = VL53L0X_OFFSET(&distanceStr);
 800293a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800293e:	4618      	mov	r0, r3
 8002940:	f7fe fe3c 	bl	80015bc <VL53L0X_OFFSET>
 8002944:	4603      	mov	r3, r0
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe fbc2 	bl	80010d0 <__aeabi_f2uiz>
 800294c:	4603      	mov	r3, r0
 800294e:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e

	  //Ultrasonic
	  HAL_TIM_Base_Start(&htim1);
 8002952:	48a3      	ldr	r0, [pc, #652]	@ (8002be0 <main+0x2fc>)
 8002954:	f005 ffa8 	bl	80088a8 <HAL_TIM_Base_Start>

	  srand(HAL_GetTick()); // For random value in WATERSENSOR.c
 8002958:	f001 ffba 	bl	80048d0 <HAL_GetTick>
 800295c:	4603      	mov	r3, r0
 800295e:	4618      	mov	r0, r3
 8002960:	f007 f8b6 	bl	8009ad0 <srand>

	  // Load cellHA
	  HX711_t scale1;
	  HX711_t scale2;
	  float calibration_factor = 200.0f;
 8002964:	4b9f      	ldr	r3, [pc, #636]	@ (8002be4 <main+0x300>)
 8002966:	65bb      	str	r3, [r7, #88]	@ 0x58

	  //Voltage
	  HAL_ADC_Start(&hadc1);
 8002968:	489f      	ldr	r0, [pc, #636]	@ (8002be8 <main+0x304>)
 800296a:	f002 f995 	bl	8004c98 <HAL_ADC_Start>
	  HAL_ADC_Start(&hadc2);
 800296e:	489f      	ldr	r0, [pc, #636]	@ (8002bec <main+0x308>)
 8002970:	f002 f992 	bl	8004c98 <HAL_ADC_Start>

	  //Setup
	  FUNCTION = SPACE;
 8002974:	4b9e      	ldr	r3, [pc, #632]	@ (8002bf0 <main+0x30c>)
 8002976:	2211      	movs	r2, #17
 8002978:	701a      	strb	r2, [r3, #0]
	//  HAL_Delay(3000);
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Turn on led
 800297a:	2201      	movs	r2, #1
 800297c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002980:	489c      	ldr	r0, [pc, #624]	@ (8002bf4 <main+0x310>)
 8002982:	f003 f8f4 	bl	8005b6e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 8002986:	2201      	movs	r2, #1
 8002988:	2102      	movs	r1, #2
 800298a:	489a      	ldr	r0, [pc, #616]	@ (8002bf4 <main+0x310>)
 800298c:	f003 f8ef 	bl	8005b6e <HAL_GPIO_WritePin>
	  LOG("[DEBUG]","STM32 OK!");
 8002990:	4999      	ldr	r1, [pc, #612]	@ (8002bf8 <main+0x314>)
 8002992:	489a      	ldr	r0, [pc, #616]	@ (8002bfc <main+0x318>)
 8002994:	f7ff ff72 	bl	800287c <LOG>
	  SIM_Sleep(3000);
 8002998:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800299c:	f001 ffa2 	bl	80048e4 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while (1)
	  {
    /* USER CODE END WHILE */
		 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80029a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80029a4:	4893      	ldr	r0, [pc, #588]	@ (8002bf4 <main+0x310>)
 80029a6:	f003 f8fa 	bl	8005b9e <HAL_GPIO_TogglePin>
		 HAL_Delay(500); // 0.5 
 80029aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80029ae:	f001 ff99 	bl	80048e4 <HAL_Delay>
    /* USER CODE BEGIN 3 */
		  if(LOG_DataValid)
 80029b2:	4b93      	ldr	r3, [pc, #588]	@ (8002c00 <main+0x31c>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0f1      	beq.n	80029a0 <main+0xbc>
		  {
				if (EXTI_Wakeup) {
 80029bc:	4b91      	ldr	r3, [pc, #580]	@ (8002c04 <main+0x320>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d006      	beq.n	80029d4 <main+0xf0>
					FUNCTION = EXTI_WAKEUP;
 80029c6:	4b8a      	ldr	r3, [pc, #552]	@ (8002bf0 <main+0x30c>)
 80029c8:	2209      	movs	r2, #9
 80029ca:	701a      	strb	r2, [r3, #0]
					EXTI_Wakeup = false;      // Flag clear
 80029cc:	4b8d      	ldr	r3, [pc, #564]	@ (8002c04 <main+0x320>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	701a      	strb	r2, [r3, #0]
 80029d2:	e00d      	b.n	80029f0 <main+0x10c>
				}
				else if (Alarm_Wakeup) {
 80029d4:	4b8c      	ldr	r3, [pc, #560]	@ (8002c08 <main+0x324>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d006      	beq.n	80029ec <main+0x108>
					FUNCTION = ALARM_WAKEUP;
 80029de:	4b84      	ldr	r3, [pc, #528]	@ (8002bf0 <main+0x30c>)
 80029e0:	2208      	movs	r2, #8
 80029e2:	701a      	strb	r2, [r3, #0]
					Alarm_Wakeup = false;     // Flag clear
 80029e4:	4b88      	ldr	r3, [pc, #544]	@ (8002c08 <main+0x324>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
 80029ea:	e001      	b.n	80029f0 <main+0x10c>
				}
				else {
					CheckHeader();            // Configuration FUNCTION as HANDSHAKE, OPENS by the LOG_buffer.
 80029ec:	f7ff fe5a 	bl	80026a4 <CheckHeader>

				}
	//		LOG("[ECHO]",(char*)LOG_buffer);				//Echo message for testing only
			  /* Change the stage when command come in */
			  switch (FUNCTION) {
 80029f0:	4b7f      	ldr	r3, [pc, #508]	@ (8002bf0 <main+0x30c>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b12      	cmp	r3, #18
 80029f6:	f201 803a 	bhi.w	8003a6e <main+0x118a>
 80029fa:	a201      	add	r2, pc, #4	@ (adr r2, 8002a00 <main+0x11c>)
 80029fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a00:	08002a4d 	.word	0x08002a4d
 8002a04:	08002c2d 	.word	0x08002c2d
 8002a08:	08002d4d 	.word	0x08002d4d
 8002a0c:	08002de1 	.word	0x08002de1
 8002a10:	08002f11 	.word	0x08002f11
 8002a14:	08002fbd 	.word	0x08002fbd
 8002a18:	08003215 	.word	0x08003215
 8002a1c:	080032ad 	.word	0x080032ad
 8002a20:	080033a5 	.word	0x080033a5
 8002a24:	0800351f 	.word	0x0800351f
 8002a28:	08003549 	.word	0x08003549
 8002a2c:	0800352f 	.word	0x0800352f
 8002a30:	08003563 	.word	0x08003563
 8002a34:	0800361d 	.word	0x0800361d
 8002a38:	0800366f 	.word	0x0800366f
 8002a3c:	080039a5 	.word	0x080039a5
 8002a40:	080039cd 	.word	0x080039cd
 8002a44:	08003a6f 	.word	0x08003a6f
 8002a48:	080039f5 	.word	0x080039f5
				  case HANDSHAKE:
			//for defbug and fail device checking
			  uint16_t error_code = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
			  char error_code_char[10];
			  	  	  for(int i = 0; i < 10; i++) {
 8002a52:	2300      	movs	r3, #0
 8002a54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a56:	e00a      	b.n	8002a6e <main+0x18a>
						  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002a58:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a5c:	4865      	ldr	r0, [pc, #404]	@ (8002bf4 <main+0x310>)
 8002a5e:	f003 f89e 	bl	8005b9e <HAL_GPIO_TogglePin>
						  HAL_Delay(100); // 0.5 
 8002a62:	2064      	movs	r0, #100	@ 0x64
 8002a64:	f001 ff3e 	bl	80048e4 <HAL_Delay>
			  	  	  for(int i = 0; i < 10; i++) {
 8002a68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a70:	2b09      	cmp	r3, #9
 8002a72:	ddf1      	ble.n	8002a58 <main+0x174>
			  	  	  }
					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); //Turn on sensor
 8002a74:	2200      	movs	r2, #0
 8002a76:	2102      	movs	r1, #2
 8002a78:	485e      	ldr	r0, [pc, #376]	@ (8002bf4 <main+0x310>)
 8002a7a:	f003 f878 	bl	8005b6e <HAL_GPIO_WritePin>
					  initVL53L0X(1, &hi2c1);
 8002a7e:	4957      	ldr	r1, [pc, #348]	@ (8002bdc <main+0x2f8>)
 8002a80:	2001      	movs	r0, #1
 8002a82:	f7fe fed1 	bl	8001828 <initVL53L0X>
					  HX711_Init(&scale1, LC_Data1_GPIO_Port, LC_Data1_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 8002a86:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002a8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a8c:	9301      	str	r3, [sp, #4]
 8002a8e:	2320      	movs	r3, #32
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	4b58      	ldr	r3, [pc, #352]	@ (8002bf4 <main+0x310>)
 8002a94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a98:	4956      	ldr	r1, [pc, #344]	@ (8002bf4 <main+0x310>)
 8002a9a:	f7fe fc05 	bl	80012a8 <HX711_Init>
					  HX711_Init(&scale2, LC_Data2_GPIO_Port, LC_Data2_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 8002a9e:	f107 000c 	add.w	r0, r7, #12
 8002aa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002aa4:	9301      	str	r3, [sp, #4]
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	4b52      	ldr	r3, [pc, #328]	@ (8002bf4 <main+0x310>)
 8002aac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ab0:	4950      	ldr	r1, [pc, #320]	@ (8002bf4 <main+0x310>)
 8002ab2:	f7fe fbf9 	bl	80012a8 <HX711_Init>

					  if (SIM_Wakeup(800) != 0) {
						  error_code += 1;
					  }
					  if (VL53L0X_OFFSET(&distanceStr) == -1.0f) {
 8002ab6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fe fd7e 	bl	80015bc <VL53L0X_OFFSET>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4952      	ldr	r1, [pc, #328]	@ (8002c0c <main+0x328>)
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fe fad1 	bl	800106c <__aeabi_fcmpeq>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d004      	beq.n	8002ada <main+0x1f6>
						  error_code += 10;
 8002ad0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002ad4:	330a      	adds	r3, #10
 8002ad6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
					  }

					  ultra = Ultra_ReadDistance();
 8002ada:	f7fe fcf5 	bl	80014c8 <Ultra_ReadDistance>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	4a4b      	ldr	r2, [pc, #300]	@ (8002c10 <main+0x32c>)
 8002ae2:	6013      	str	r3, [r2, #0]

					  if (ultra == -1.0f) {
 8002ae4:	4b4a      	ldr	r3, [pc, #296]	@ (8002c10 <main+0x32c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4948      	ldr	r1, [pc, #288]	@ (8002c0c <main+0x328>)
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe fabe 	bl	800106c <__aeabi_fcmpeq>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d004      	beq.n	8002b00 <main+0x21c>
						  error_code += 100;
 8002af6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002afa:	3364      	adds	r3, #100	@ 0x64
 8002afc:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
					  }
					  if((ultra <= 20.0) && (ultra >= 0)) {
 8002b00:	4b43      	ldr	r3, [pc, #268]	@ (8002c10 <main+0x32c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4943      	ldr	r1, [pc, #268]	@ (8002c14 <main+0x330>)
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fe fac4 	bl	8001094 <__aeabi_fcmple>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00d      	beq.n	8002b2e <main+0x24a>
 8002b12:	4b3f      	ldr	r3, [pc, #252]	@ (8002c10 <main+0x32c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f04f 0100 	mov.w	r1, #0
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fe fac4 	bl	80010a8 <__aeabi_fcmpge>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <main+0x24a>
						  LOG("[ANS]", "FULL");
 8002b26:	493c      	ldr	r1, [pc, #240]	@ (8002c18 <main+0x334>)
 8002b28:	483c      	ldr	r0, [pc, #240]	@ (8002c1c <main+0x338>)
 8002b2a:	f7ff fea7 	bl	800287c <LOG>
					  }
					  if ((HX711_Tare(&scale1, 10, 500) == -1.0f) || (HX711_Tare(&scale2, 10, 500) == -1.0f)) {
 8002b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b32:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b36:	210a      	movs	r1, #10
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7fe fc57 	bl	80013ec <HX711_Tare>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	4932      	ldr	r1, [pc, #200]	@ (8002c0c <main+0x328>)
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fe fa92 	bl	800106c <__aeabi_fcmpeq>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10f      	bne.n	8002b6e <main+0x28a>
 8002b4e:	f107 030c 	add.w	r3, r7, #12
 8002b52:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b56:	210a      	movs	r1, #10
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7fe fc47 	bl	80013ec <HX711_Tare>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	492a      	ldr	r1, [pc, #168]	@ (8002c0c <main+0x328>)
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7fe fa82 	bl	800106c <__aeabi_fcmpeq>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d005      	beq.n	8002b7a <main+0x296>
						  error_code += 1000;
 8002b6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002b72:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002b76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
					  }
					  if (error_code == 0) {
 8002b7a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d104      	bne.n	8002b8c <main+0x2a8>
						  LOG("[ANS]", "OK");
 8002b82:	4927      	ldr	r1, [pc, #156]	@ (8002c20 <main+0x33c>)
 8002b84:	4825      	ldr	r0, [pc, #148]	@ (8002c1c <main+0x338>)
 8002b86:	f7ff fe79 	bl	800287c <LOG>
 8002b8a:	e012      	b.n	8002bb2 <main+0x2ce>
					  }else{
						  snprintf(error_code_char, sizeof(error_code_char), "%d", error_code);
 8002b8c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002b90:	4638      	mov	r0, r7
 8002b92:	4a24      	ldr	r2, [pc, #144]	@ (8002c24 <main+0x340>)
 8002b94:	210a      	movs	r1, #10
 8002b96:	f007 fce5 	bl	800a564 <sniprintf>

						  LOG("[ANS]", "FAIL");
 8002b9a:	4923      	ldr	r1, [pc, #140]	@ (8002c28 <main+0x344>)
 8002b9c:	481f      	ldr	r0, [pc, #124]	@ (8002c1c <main+0x338>)
 8002b9e:	f7ff fe6d 	bl	800287c <LOG>
						  LOG("[DEBUG]", error_code_char);
 8002ba2:	463b      	mov	r3, r7
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4815      	ldr	r0, [pc, #84]	@ (8002bfc <main+0x318>)
 8002ba8:	f7ff fe68 	bl	800287c <LOG>
						  error_code = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
					  }
					  HAL_Delay(500);
 8002bb2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002bb6:	f001 fe95 	bl	80048e4 <HAL_Delay>

	//		          loadcell_1_handshake = HX711_Get_Value(&scale1, 10, 2000);
	//		          loadcell_2_handshake = HX711_Get_Value(&scale2, 10, 2000);

					  SIM_Sleep(300);
 8002bba:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002bbe:	f001 fe91 	bl	80048e4 <HAL_Delay>
					  FUNCTION = SPACE;
 8002bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <main+0x30c>)
 8002bc4:	2211      	movs	r2, #17
 8002bc6:	701a      	strb	r2, [r3, #0]
					  break;
 8002bc8:	f000 bf51 	b.w	8003a6e <main+0x118a>
 8002bcc:	200006c0 	.word	0x200006c0
 8002bd0:	20000cd8 	.word	0x20000cd8
 8002bd4:	2000043c 	.word	0x2000043c
 8002bd8:	20000d20 	.word	0x20000d20
 8002bdc:	20000c28 	.word	0x20000c28
 8002be0:	20000c90 	.word	0x20000c90
 8002be4:	43480000 	.word	0x43480000
 8002be8:	20000bc8 	.word	0x20000bc8
 8002bec:	20000bf8 	.word	0x20000bf8
 8002bf0:	20000bc4 	.word	0x20000bc4
 8002bf4:	40010c00 	.word	0x40010c00
 8002bf8:	0800c9b4 	.word	0x0800c9b4
 8002bfc:	0800c9c0 	.word	0x0800c9c0
 8002c00:	20000aa8 	.word	0x20000aa8
 8002c04:	20000aa9 	.word	0x20000aa9
 8002c08:	20000aaa 	.word	0x20000aaa
 8002c0c:	bf800000 	.word	0xbf800000
 8002c10:	20000048 	.word	0x20000048
 8002c14:	41a00000 	.word	0x41a00000
 8002c18:	0800c9c8 	.word	0x0800c9c8
 8002c1c:	0800c8c4 	.word	0x0800c8c4
 8002c20:	0800c9d0 	.word	0x0800c9d0
 8002c24:	0800c9d4 	.word	0x0800c9d4
 8002c28:	0800c9d8 	.word	0x0800c9d8

				  case VALIDATION:

					  // 1) Initializing phone number buffer
					  memset(PhoneNum,'\0',sizeof(PhoneNum));
 8002c2c:	2214      	movs	r2, #20
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4893      	ldr	r0, [pc, #588]	@ (8002e80 <main+0x59c>)
 8002c32:	f007 fd10 	bl	800a656 <memset>
					  memset(data_PostSimCom,'\0',sizeof(data_PostSimCom)); // end of 1) Initializing phone number buffer
 8002c36:	2296      	movs	r2, #150	@ 0x96
 8002c38:	2100      	movs	r1, #0
 8002c3a:	4892      	ldr	r0, [pc, #584]	@ (8002e84 <main+0x5a0>)
 8002c3c:	f007 fd0b 	bl	800a656 <memset>

					  // ----- Erase the below dummy data code after dummy data testing is completed. -----
					  // PhoneNum dummy data Declaration
					  int PhoneNumRaw = 1234567890;
 8002c40:	4b91      	ldr	r3, [pc, #580]	@ (8002e88 <main+0x5a4>)
 8002c42:	653b      	str	r3, [r7, #80]	@ 0x50
					  snprintf(PhoneNum, sizeof(PhoneNum), "%d", PhoneNumRaw);
 8002c44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c46:	4a91      	ldr	r2, [pc, #580]	@ (8002e8c <main+0x5a8>)
 8002c48:	2114      	movs	r1, #20
 8002c4a:	488d      	ldr	r0, [pc, #564]	@ (8002e80 <main+0x59c>)
 8002c4c:	f007 fc8a 	bl	800a564 <sniprintf>
					  // ----------------------------------------------------------------------------------

					  // 2) Parsing phone number from among [VALID] to ENDSTR
					  {
						  char* start_PhoneNum = strstr((char *)LOG_buffer, "[VALID]");
 8002c50:	498f      	ldr	r1, [pc, #572]	@ (8002e90 <main+0x5ac>)
 8002c52:	4890      	ldr	r0, [pc, #576]	@ (8002e94 <main+0x5b0>)
 8002c54:	f007 fd16 	bl	800a684 <strstr>
 8002c58:	64f8      	str	r0, [r7, #76]	@ 0x4c
						  char* end_PhoneNum   = strstr((char *)LOG_buffer, "ENDSTR");
 8002c5a:	498f      	ldr	r1, [pc, #572]	@ (8002e98 <main+0x5b4>)
 8002c5c:	488d      	ldr	r0, [pc, #564]	@ (8002e94 <main+0x5b0>)
 8002c5e:	f007 fd11 	bl	800a684 <strstr>
 8002c62:	64b8      	str	r0, [r7, #72]	@ 0x48

						  if (start_PhoneNum != NULL && end_PhoneNum != NULL && end_PhoneNum > start_PhoneNum) {
 8002c64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d021      	beq.n	8002cae <main+0x3ca>
 8002c6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d01e      	beq.n	8002cae <main+0x3ca>
 8002c70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d91a      	bls.n	8002cae <main+0x3ca>
							  start_PhoneNum += 7;  // Jumping interval as "[VALID]"'s length.
 8002c78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c7a:	3307      	adds	r3, #7
 8002c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c

							  size_t len = end_PhoneNum - start_PhoneNum;
 8002c7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	667b      	str	r3, [r7, #100]	@ 0x64
							  if (len >= sizeof(PhoneNum)) {
 8002c86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c88:	2b13      	cmp	r3, #19
 8002c8a:	d901      	bls.n	8002c90 <main+0x3ac>
								  len = sizeof(PhoneNum) - 1;
 8002c8c:	2313      	movs	r3, #19
 8002c8e:	667b      	str	r3, [r7, #100]	@ 0x64
							  }
							  memcpy(PhoneNum, start_PhoneNum, len);
 8002c90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002c92:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002c94:	487a      	ldr	r0, [pc, #488]	@ (8002e80 <main+0x59c>)
 8002c96:	f007 fd98 	bl	800a7ca <memcpy>
							  PhoneNum[len] = '\0';
 8002c9a:	4a79      	ldr	r2, [pc, #484]	@ (8002e80 <main+0x59c>)
 8002c9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c9e:	4413      	add	r3, r2
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]

							  // Print debug log to check the PhoneNum.
							  LOG("[DEBUG]", PhoneNum);
 8002ca4:	4976      	ldr	r1, [pc, #472]	@ (8002e80 <main+0x59c>)
 8002ca6:	487d      	ldr	r0, [pc, #500]	@ (8002e9c <main+0x5b8>)
 8002ca8:	f7ff fde8 	bl	800287c <LOG>
						  if (start_PhoneNum != NULL && end_PhoneNum != NULL && end_PhoneNum > start_PhoneNum) {
 8002cac:	e003      	b.n	8002cb6 <main+0x3d2>
						  } else {
							  LOG("[DEBUG]", "PhoneNum parse error");
 8002cae:	497c      	ldr	r1, [pc, #496]	@ (8002ea0 <main+0x5bc>)
 8002cb0:	487a      	ldr	r0, [pc, #488]	@ (8002e9c <main+0x5b8>)
 8002cb2:	f7ff fde3 	bl	800287c <LOG>
						  }
					  }

					  // 3) Generate the JSON paload that send to server.
					  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8002cb6:	4b7b      	ldr	r3, [pc, #492]	@ (8002ea4 <main+0x5c0>)
 8002cb8:	9301      	str	r3, [sp, #4]
 8002cba:	4b7b      	ldr	r3, [pc, #492]	@ (8002ea8 <main+0x5c4>)
 8002cbc:	9300      	str	r3, [sp, #0]
 8002cbe:	4b70      	ldr	r3, [pc, #448]	@ (8002e80 <main+0x59c>)
 8002cc0:	4a7a      	ldr	r2, [pc, #488]	@ (8002eac <main+0x5c8>)
 8002cc2:	2196      	movs	r1, #150	@ 0x96
 8002cc4:	486f      	ldr	r0, [pc, #444]	@ (8002e84 <main+0x5a0>)
 8002cc6:	f007 fc4d 	bl	800a564 <sniprintf>
					  // 4) SIM Communication (It is FAKE SIM. So it isn't sent to server.)
					  if (SIM_Wakeup(3000)) {
						  LOG("[ANS]", "FAIL");
					  }

					  if (!SIMCom_Post(data_PostSimCom, url_identity, 5000)) {
 8002cca:	4979      	ldr	r1, [pc, #484]	@ (8002eb0 <main+0x5cc>)
 8002ccc:	486d      	ldr	r0, [pc, #436]	@ (8002e84 <main+0x5a0>)
 8002cce:	f7ff fcbf 	bl	8002650 <SIM_FakeFillResponse>
						  // LOG("[DEBUG]", (char*)SIM_data);  //     // If you need it, Uncomment and check the log.

						  /* User case */
						  // Allowing the normal users. (driver:false)
						  if (strstr((char*)SIM_data, "\"driver\":false")) {
 8002cd2:	4978      	ldr	r1, [pc, #480]	@ (8002eb4 <main+0x5d0>)
 8002cd4:	4878      	ldr	r0, [pc, #480]	@ (8002eb8 <main+0x5d4>)
 8002cd6:	f007 fcd5 	bl	800a684 <strstr>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d004      	beq.n	8002cea <main+0x406>
							  LOG("[ANS]","OK");
 8002ce0:	4976      	ldr	r1, [pc, #472]	@ (8002ebc <main+0x5d8>)
 8002ce2:	4877      	ldr	r0, [pc, #476]	@ (8002ec0 <main+0x5dc>)
 8002ce4:	f7ff fdca 	bl	800287c <LOG>
 8002ce8:	e027      	b.n	8002d3a <main+0x456>
						  }
						  // unsign in users
						  else if (strstr((char*)SIM_data, "\"message\":\"no user found\"")) {
 8002cea:	4976      	ldr	r1, [pc, #472]	@ (8002ec4 <main+0x5e0>)
 8002cec:	4872      	ldr	r0, [pc, #456]	@ (8002eb8 <main+0x5d4>)
 8002cee:	f007 fcc9 	bl	800a684 <strstr>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d004      	beq.n	8002d02 <main+0x41e>
							  LOG("[ANS]","REJECT");
 8002cf8:	4973      	ldr	r1, [pc, #460]	@ (8002ec8 <main+0x5e4>)
 8002cfa:	4871      	ldr	r0, [pc, #452]	@ (8002ec0 <main+0x5dc>)
 8002cfc:	f7ff fdbe 	bl	800287c <LOG>
 8002d00:	e01b      	b.n	8002d3a <main+0x456>
						  }
						  /* Driver case */
						  // Driver permission allowed.
						  else if (strstr((char*)SIM_data, "\"driver\":true")) {
 8002d02:	4972      	ldr	r1, [pc, #456]	@ (8002ecc <main+0x5e8>)
 8002d04:	486c      	ldr	r0, [pc, #432]	@ (8002eb8 <main+0x5d4>)
 8002d06:	f007 fcbd 	bl	800a684 <strstr>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d004      	beq.n	8002d1a <main+0x436>
							  LOG("[ANS]", "DRIVER:TRUE");
 8002d10:	496f      	ldr	r1, [pc, #444]	@ (8002ed0 <main+0x5ec>)
 8002d12:	486b      	ldr	r0, [pc, #428]	@ (8002ec0 <main+0x5dc>)
 8002d14:	f7ff fdb2 	bl	800287c <LOG>
 8002d18:	e00f      	b.n	8002d3a <main+0x456>
						  }
						  // Driver permission denied
						  else if (strstr((char*)SIM_data, "\"message\":\"not permitted\"")) {
 8002d1a:	496e      	ldr	r1, [pc, #440]	@ (8002ed4 <main+0x5f0>)
 8002d1c:	4866      	ldr	r0, [pc, #408]	@ (8002eb8 <main+0x5d4>)
 8002d1e:	f007 fcb1 	bl	800a684 <strstr>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d004      	beq.n	8002d32 <main+0x44e>
							  LOG("[ANS]", "DRIVER:FALSE");
 8002d28:	496b      	ldr	r1, [pc, #428]	@ (8002ed8 <main+0x5f4>)
 8002d2a:	4865      	ldr	r0, [pc, #404]	@ (8002ec0 <main+0x5dc>)
 8002d2c:	f7ff fda6 	bl	800287c <LOG>
 8002d30:	e003      	b.n	8002d3a <main+0x456>
						  }
						  // etc...
						  else {
							  LOG("[ANS]", "FAIL");
 8002d32:	496a      	ldr	r1, [pc, #424]	@ (8002edc <main+0x5f8>)
 8002d34:	4862      	ldr	r0, [pc, #392]	@ (8002ec0 <main+0x5dc>)
 8002d36:	f7ff fda1 	bl	800287c <LOG>
						  }
					  } else {
						  LOG("[ANS]", "FAIL");
					  }

					  SIM_Sleep(3000);
 8002d3a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002d3e:	f001 fdd1 	bl	80048e4 <HAL_Delay>
					  FUNCTION = SPACE;
 8002d42:	4b67      	ldr	r3, [pc, #412]	@ (8002ee0 <main+0x5fc>)
 8002d44:	2211      	movs	r2, #17
 8002d46:	701a      	strb	r2, [r3, #0]
					  break;
 8002d48:	f000 be91 	b.w	8003a6e <main+0x118a>

				  case POST_UCO:
					  memset(data_PostSimCom,'\0',sizeof(data_PostSimCom));
 8002d4c:	2296      	movs	r2, #150	@ 0x96
 8002d4e:	2100      	movs	r1, #0
 8002d50:	484c      	ldr	r0, [pc, #304]	@ (8002e84 <main+0x5a0>)
 8002d52:	f007 fc80 	bl	800a656 <memset>
					  //prepare data
					  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8002d56:	4b63      	ldr	r3, [pc, #396]	@ (8002ee4 <main+0x600>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd fb64 	bl	8000428 <__aeabi_f2d>
 8002d60:	4604      	mov	r4, r0
 8002d62:	460d      	mov	r5, r1
 8002d64:	4b60      	ldr	r3, [pc, #384]	@ (8002ee8 <main+0x604>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fb5d 	bl	8000428 <__aeabi_f2d>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002d76:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d7a:	4b4a      	ldr	r3, [pc, #296]	@ (8002ea4 <main+0x5c0>)
 8002d7c:	9301      	str	r3, [sp, #4]
 8002d7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ea8 <main+0x5c4>)
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	4b3f      	ldr	r3, [pc, #252]	@ (8002e80 <main+0x59c>)
 8002d84:	4a59      	ldr	r2, [pc, #356]	@ (8002eec <main+0x608>)
 8002d86:	2196      	movs	r1, #150	@ 0x96
 8002d88:	483e      	ldr	r0, [pc, #248]	@ (8002e84 <main+0x5a0>)
 8002d8a:	f007 fbeb 	bl	800a564 <sniprintf>
					  // LOG("DEBUG", data_PostSimCom);
					  //SIM_post
					  if (SIM_Wakeup(3000)){
						  LOG("[ANS]", "FAIL");
					  }
					  if(!SIMCom_Post(data_PostSimCom, url_postuco, 5000)) {
 8002d8e:	4958      	ldr	r1, [pc, #352]	@ (8002ef0 <main+0x60c>)
 8002d90:	483c      	ldr	r0, [pc, #240]	@ (8002e84 <main+0x5a0>)
 8002d92:	f7ff fc5d 	bl	8002650 <SIM_FakeFillResponse>
						  if (strstr((char *)SIM_data, "true")) {
 8002d96:	4957      	ldr	r1, [pc, #348]	@ (8002ef4 <main+0x610>)
 8002d98:	4847      	ldr	r0, [pc, #284]	@ (8002eb8 <main+0x5d4>)
 8002d9a:	f007 fc73 	bl	800a684 <strstr>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d004      	beq.n	8002dae <main+0x4ca>
							  LOG("[ANS]", "OK");
 8002da4:	4945      	ldr	r1, [pc, #276]	@ (8002ebc <main+0x5d8>)
 8002da6:	4846      	ldr	r0, [pc, #280]	@ (8002ec0 <main+0x5dc>)
 8002da8:	f7ff fd68 	bl	800287c <LOG>
 8002dac:	e00f      	b.n	8002dce <main+0x4ea>
						  }
						  else if (strstr((char *)SIM_data, "false")) {
 8002dae:	4952      	ldr	r1, [pc, #328]	@ (8002ef8 <main+0x614>)
 8002db0:	4841      	ldr	r0, [pc, #260]	@ (8002eb8 <main+0x5d4>)
 8002db2:	f007 fc67 	bl	800a684 <strstr>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d004      	beq.n	8002dc6 <main+0x4e2>
							  LOG("[ANS]", "REJECT");
 8002dbc:	4942      	ldr	r1, [pc, #264]	@ (8002ec8 <main+0x5e4>)
 8002dbe:	4840      	ldr	r0, [pc, #256]	@ (8002ec0 <main+0x5dc>)
 8002dc0:	f7ff fd5c 	bl	800287c <LOG>
 8002dc4:	e003      	b.n	8002dce <main+0x4ea>
						  }
						  else {
							  LOG("[ANS]", "UNDEFINE");
 8002dc6:	494d      	ldr	r1, [pc, #308]	@ (8002efc <main+0x618>)
 8002dc8:	483d      	ldr	r0, [pc, #244]	@ (8002ec0 <main+0x5dc>)
 8002dca:	f7ff fd57 	bl	800287c <LOG>
						  }
					  }
					  else {
						  LOG("[ANS]", "FAIL");
					  }
					  SIM_Sleep(3000);
 8002dce:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002dd2:	f001 fd87 	bl	80048e4 <HAL_Delay>
					  FUNCTION = SPACE;
 8002dd6:	4b42      	ldr	r3, [pc, #264]	@ (8002ee0 <main+0x5fc>)
 8002dd8:	2211      	movs	r2, #17
 8002dda:	701a      	strb	r2, [r3, #0]
					  break;
 8002ddc:	f000 be47 	b.w	8003a6e <main+0x118a>
				  case POST_PER:
					  memset(data_PostSimCom,'\0',sizeof(data_PostSimCom));
 8002de0:	2296      	movs	r2, #150	@ 0x96
 8002de2:	2100      	movs	r1, #0
 8002de4:	4827      	ldr	r0, [pc, #156]	@ (8002e84 <main+0x5a0>)
 8002de6:	f007 fc36 	bl	800a656 <memset>
					  //Prepare data
					  value_VolContainer = Ultra_ReadDistance();
 8002dea:	f7fe fb6d 	bl	80014c8 <Ultra_ReadDistance>
 8002dee:	4603      	mov	r3, r0
 8002df0:	4a43      	ldr	r2, [pc, #268]	@ (8002f00 <main+0x61c>)
 8002df2:	6013      	str	r3, [r2, #0]
					  value_Voltage = Read_Voltage();
 8002df4:	f7ff fba4 	bl	8002540 <Read_Voltage>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	4a42      	ldr	r2, [pc, #264]	@ (8002f04 <main+0x620>)
 8002dfc:	6013      	str	r3, [r2, #0]
					  //Prepare data
					  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8002dfe:	4b40      	ldr	r3, [pc, #256]	@ (8002f00 <main+0x61c>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd fb10 	bl	8000428 <__aeabi_f2d>
 8002e08:	4604      	mov	r4, r0
 8002e0a:	460d      	mov	r5, r1
 8002e0c:	4b3d      	ldr	r3, [pc, #244]	@ (8002f04 <main+0x620>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fd fb09 	bl	8000428 <__aeabi_f2d>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002e1e:	e9cd 4500 	strd	r4, r5, [sp]
 8002e22:	4b20      	ldr	r3, [pc, #128]	@ (8002ea4 <main+0x5c0>)
 8002e24:	4a38      	ldr	r2, [pc, #224]	@ (8002f08 <main+0x624>)
 8002e26:	2196      	movs	r1, #150	@ 0x96
 8002e28:	4816      	ldr	r0, [pc, #88]	@ (8002e84 <main+0x5a0>)
 8002e2a:	f007 fb9b 	bl	800a564 <sniprintf>
					  // LOG("DEBUG", data_PostSimCom);
					  //SIM_post
					  if (SIM_Wakeup(3000)){
						  LOG("[ANS]", "FAIL");
					  }
					  if (!SIMCom_Post(data_PostSimCom, url_postper, 5000)) {
 8002e2e:	4937      	ldr	r1, [pc, #220]	@ (8002f0c <main+0x628>)
 8002e30:	4814      	ldr	r0, [pc, #80]	@ (8002e84 <main+0x5a0>)
 8002e32:	f7ff fc0d 	bl	8002650 <SIM_FakeFillResponse>
						  if (strstr((char *)SIM_data, "true")) {
 8002e36:	492f      	ldr	r1, [pc, #188]	@ (8002ef4 <main+0x610>)
 8002e38:	481f      	ldr	r0, [pc, #124]	@ (8002eb8 <main+0x5d4>)
 8002e3a:	f007 fc23 	bl	800a684 <strstr>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d004      	beq.n	8002e4e <main+0x56a>
							  LOG("[ANS]", "OK");
 8002e44:	491d      	ldr	r1, [pc, #116]	@ (8002ebc <main+0x5d8>)
 8002e46:	481e      	ldr	r0, [pc, #120]	@ (8002ec0 <main+0x5dc>)
 8002e48:	f7ff fd18 	bl	800287c <LOG>
 8002e4c:	e00f      	b.n	8002e6e <main+0x58a>
						  }
						  else if (strstr((char *)SIM_data, "false")) {
 8002e4e:	492a      	ldr	r1, [pc, #168]	@ (8002ef8 <main+0x614>)
 8002e50:	4819      	ldr	r0, [pc, #100]	@ (8002eb8 <main+0x5d4>)
 8002e52:	f007 fc17 	bl	800a684 <strstr>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d004      	beq.n	8002e66 <main+0x582>
							  LOG("[ANS]", "REJECT");
 8002e5c:	491a      	ldr	r1, [pc, #104]	@ (8002ec8 <main+0x5e4>)
 8002e5e:	4818      	ldr	r0, [pc, #96]	@ (8002ec0 <main+0x5dc>)
 8002e60:	f7ff fd0c 	bl	800287c <LOG>
 8002e64:	e003      	b.n	8002e6e <main+0x58a>
						  }
						  else {
							  LOG("[ANS]", "UNDEFINE");
 8002e66:	4925      	ldr	r1, [pc, #148]	@ (8002efc <main+0x618>)
 8002e68:	4815      	ldr	r0, [pc, #84]	@ (8002ec0 <main+0x5dc>)
 8002e6a:	f7ff fd07 	bl	800287c <LOG>
						  }
					  } else {
						  LOG("[ANS]", "FAIL");
					  }
					  SIM_Sleep(3000);
 8002e6e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002e72:	f001 fd37 	bl	80048e4 <HAL_Delay>
					  FUNCTION = SPACE;
 8002e76:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee0 <main+0x5fc>)
 8002e78:	2211      	movs	r2, #17
 8002e7a:	701a      	strb	r2, [r3, #0]
					  break;
 8002e7c:	f000 bdf7 	b.w	8003a6e <main+0x118a>
 8002e80:	20000aac 	.word	0x20000aac
 8002e84:	20000ac0 	.word	0x20000ac0
 8002e88:	499602d2 	.word	0x499602d2
 8002e8c:	0800c9d4 	.word	0x0800c9d4
 8002e90:	0800c8dc 	.word	0x0800c8dc
 8002e94:	200006c0 	.word	0x200006c0
 8002e98:	0800c8e4 	.word	0x0800c8e4
 8002e9c:	0800c9c0 	.word	0x0800c9c0
 8002ea0:	0800c9e0 	.word	0x0800c9e0
 8002ea4:	0800ce10 	.word	0x0800ce10
 8002ea8:	0800ce1c 	.word	0x0800ce1c
 8002eac:	0800c9f8 	.word	0x0800c9f8
 8002eb0:	0800ce4c 	.word	0x0800ce4c
 8002eb4:	0800ca38 	.word	0x0800ca38
 8002eb8:	20000248 	.word	0x20000248
 8002ebc:	0800c9d0 	.word	0x0800c9d0
 8002ec0:	0800c8c4 	.word	0x0800c8c4
 8002ec4:	0800ca48 	.word	0x0800ca48
 8002ec8:	0800ca64 	.word	0x0800ca64
 8002ecc:	0800ca6c 	.word	0x0800ca6c
 8002ed0:	0800ca7c 	.word	0x0800ca7c
 8002ed4:	0800ca88 	.word	0x0800ca88
 8002ed8:	0800caa4 	.word	0x0800caa4
 8002edc:	0800c9d8 	.word	0x0800c9d8
 8002ee0:	20000bc4 	.word	0x20000bc4
 8002ee4:	20000010 	.word	0x20000010
 8002ee8:	20000008 	.word	0x20000008
 8002eec:	0800cab4 	.word	0x0800cab4
 8002ef0:	0800ce74 	.word	0x0800ce74
 8002ef4:	0800c898 	.word	0x0800c898
 8002ef8:	0800cb14 	.word	0x0800cb14
 8002efc:	0800cb1c 	.word	0x0800cb1c
 8002f00:	20000bbc 	.word	0x20000bbc
 8002f04:	20000bc0 	.word	0x20000bc0
 8002f08:	0800cb28 	.word	0x0800cb28
 8002f0c:	0800ce20 	.word	0x0800ce20

				  case OPEN_INPUT:
					  /*Control motor*/
					  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_SET);
 8002f10:	2201      	movs	r2, #1
 8002f12:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002f16:	481e      	ldr	r0, [pc, #120]	@ (8002f90 <main+0x6ac>)
 8002f18:	f002 fe29 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f22:	481b      	ldr	r0, [pc, #108]	@ (8002f90 <main+0x6ac>)
 8002f24:	f002 fe23 	bl	8005b6e <HAL_GPIO_WritePin>
					  /*Close valve*/
					  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 8002f28:	2201      	movs	r2, #1
 8002f2a:	2180      	movs	r1, #128	@ 0x80
 8002f2c:	4819      	ldr	r0, [pc, #100]	@ (8002f94 <main+0x6b0>)
 8002f2e:	f002 fe1e 	bl	8005b6e <HAL_GPIO_WritePin>
					  /*Transmit to header*/

					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); // sensor ON
 8002f32:	2200      	movs	r2, #0
 8002f34:	2102      	movs	r1, #2
 8002f36:	4816      	ldr	r0, [pc, #88]	@ (8002f90 <main+0x6ac>)
 8002f38:	f002 fe19 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_Delay(1500);  // HX711  (200~500ms )
 8002f3c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8002f40:	f001 fcd0 	bl	80048e4 <HAL_Delay>

					  // ----- Erase and use the original code after testing the dummy data -----
					  // loadcell_1,2_open dummy data declaration
//					  loadcell_1_open = HX711_Get_Value_Dummy(&scale1, 30, 2000);
//					  loadcell_2_open = HX711_Get_Value_Dummy(&scale2, 30, 2000); // end of loadcell_1,2 open dummy data declaration
					  loadcell_1_open = 12.34f;
 8002f44:	4b14      	ldr	r3, [pc, #80]	@ (8002f98 <main+0x6b4>)
 8002f46:	4a15      	ldr	r2, [pc, #84]	@ (8002f9c <main+0x6b8>)
 8002f48:	601a      	str	r2, [r3, #0]
					  loadcell_2_open = 12.45;
 8002f4a:	4b15      	ldr	r3, [pc, #84]	@ (8002fa0 <main+0x6bc>)
 8002f4c:	4a15      	ldr	r2, [pc, #84]	@ (8002fa4 <main+0x6c0>)
 8002f4e:	601a      	str	r2, [r3, #0]
					  // ----------------------------------

					  LOG("[ANS]", "OK");
 8002f50:	4915      	ldr	r1, [pc, #84]	@ (8002fa8 <main+0x6c4>)
 8002f52:	4816      	ldr	r0, [pc, #88]	@ (8002fac <main+0x6c8>)
 8002f54:	f7ff fc92 	bl	800287c <LOG>
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader), "loadcell_1_open = %f, loadcell_2_open = %f", loadcell_1_open, loadcell_2_open);
 8002f58:	4b0f      	ldr	r3, [pc, #60]	@ (8002f98 <main+0x6b4>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7fd fa63 	bl	8000428 <__aeabi_f2d>
 8002f62:	4604      	mov	r4, r0
 8002f64:	460d      	mov	r5, r1
 8002f66:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa0 <main+0x6bc>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fd fa5c 	bl	8000428 <__aeabi_f2d>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002f78:	e9cd 4500 	strd	r4, r5, [sp]
 8002f7c:	4a0c      	ldr	r2, [pc, #48]	@ (8002fb0 <main+0x6cc>)
 8002f7e:	2164      	movs	r1, #100	@ 0x64
 8002f80:	480c      	ldr	r0, [pc, #48]	@ (8002fb4 <main+0x6d0>)
 8002f82:	f007 faef 	bl	800a564 <sniprintf>
					  FUNCTION = SPACE;
 8002f86:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb8 <main+0x6d4>)
 8002f88:	2211      	movs	r2, #17
 8002f8a:	701a      	strb	r2, [r3, #0]
					  break;
 8002f8c:	f000 bd6f 	b.w	8003a6e <main+0x118a>
 8002f90:	40010c00 	.word	0x40010c00
 8002f94:	40010800 	.word	0x40010800
 8002f98:	20000034 	.word	0x20000034
 8002f9c:	414570a4 	.word	0x414570a4
 8002fa0:	20000040 	.word	0x20000040
 8002fa4:	41473333 	.word	0x41473333
 8002fa8:	0800c9d0 	.word	0x0800c9d0
 8002fac:	0800c8c4 	.word	0x0800c8c4
 8002fb0:	0800cb60 	.word	0x0800cb60
 8002fb4:	20000b58 	.word	0x20000b58
 8002fb8:	20000bc4 	.word	0x20000bc4
				  case CLOSE_INPUT:
					  /*Control motor*/
					  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_RESET);
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002fc2:	48a0      	ldr	r0, [pc, #640]	@ (8003244 <main+0x960>)
 8002fc4:	f002 fdd3 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_SET);
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002fce:	489d      	ldr	r0, [pc, #628]	@ (8003244 <main+0x960>)
 8002fd0:	f002 fdcd 	bl	8005b6e <HAL_GPIO_WritePin>

					  //
					  HAL_Delay(30000);
 8002fd4:	f247 5030 	movw	r0, #30000	@ 0x7530
 8002fd8:	f001 fc84 	bl	80048e4 <HAL_Delay>
					  // --------------------------------------------------------------------------

					  // ----- Erase and use the original code after testing the dummy data -----
					  // Declaration distance_Tof dummy data declaration
//					  distance_Tof = Ultra_ReadDistance_Dummy(); // end of distance_Tof dummy data declaration
					  HAL_Delay(1500);
 8002fdc:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8002fe0:	f001 fc80 	bl	80048e4 <HAL_Delay>
					  distance_Tof = 123.4f; // end of distance_Tof dummy data declaration
 8002fe4:	4b98      	ldr	r3, [pc, #608]	@ (8003248 <main+0x964>)
 8002fe6:	4a99      	ldr	r2, [pc, #612]	@ (800324c <main+0x968>)
 8002fe8:	601a      	str	r2, [r3, #0]
					  // Declaration loadcell_1,2_close dummy data declaration
//					  loadcell_1_close = HX711_Get_Value_Dummy(&scale1, 30, 2000);
//					  loadcell_2_close = HX711_Get_Value_Dummy(&scale2, 30, 2000); // end of loadcell_1,2_close dummy data declaration
					  loadcell_1_close = 123.4f;
 8002fea:	4b99      	ldr	r3, [pc, #612]	@ (8003250 <main+0x96c>)
 8002fec:	4a97      	ldr	r2, [pc, #604]	@ (800324c <main+0x968>)
 8002fee:	601a      	str	r2, [r3, #0]
					  loadcell_2_close = 123.4f;
 8002ff0:	4b98      	ldr	r3, [pc, #608]	@ (8003254 <main+0x970>)
 8002ff2:	4a96      	ldr	r2, [pc, #600]	@ (800324c <main+0x968>)
 8002ff4:	601a      	str	r2, [r3, #0]
					  // Declaration loadcell_1,2_open dummy data declaration
//					  loadcell_1_open = HX711_Get_Value_Dummy(&scale1, 30, 2000);
//					  loadcell_2_open = HX711_Get_Value_Dummy(&scale2, 30, 2000); // end of loadcell_1,2_open dummy data declaration
					  loadcell_1_open = 123.4f;
 8002ff6:	4b98      	ldr	r3, [pc, #608]	@ (8003258 <main+0x974>)
 8002ff8:	4a94      	ldr	r2, [pc, #592]	@ (800324c <main+0x968>)
 8002ffa:	601a      	str	r2, [r3, #0]
					  loadcell_2_open = 123.4f;
 8002ffc:	4b97      	ldr	r3, [pc, #604]	@ (800325c <main+0x978>)
 8002ffe:	4a93      	ldr	r2, [pc, #588]	@ (800324c <main+0x968>)
 8003000:	601a      	str	r2, [r3, #0]
					  // -------------------------------------------------------------------------

					  loadcell_1_door = loadcell_1_close - loadcell_1_open;
 8003002:	4b93      	ldr	r3, [pc, #588]	@ (8003250 <main+0x96c>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a94      	ldr	r2, [pc, #592]	@ (8003258 <main+0x974>)
 8003008:	6812      	ldr	r2, [r2, #0]
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f7fd fd8f 	bl	8000b30 <__aeabi_fsub>
 8003012:	4603      	mov	r3, r0
 8003014:	461a      	mov	r2, r3
 8003016:	4b92      	ldr	r3, [pc, #584]	@ (8003260 <main+0x97c>)
 8003018:	601a      	str	r2, [r3, #0]
					  loadcell_2_door = loadcell_2_close - loadcell_2_open;
 800301a:	4b8e      	ldr	r3, [pc, #568]	@ (8003254 <main+0x970>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a8f      	ldr	r2, [pc, #572]	@ (800325c <main+0x978>)
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	4611      	mov	r1, r2
 8003024:	4618      	mov	r0, r3
 8003026:	f7fd fd83 	bl	8000b30 <__aeabi_fsub>
 800302a:	4603      	mov	r3, r0
 800302c:	461a      	mov	r2, r3
 800302e:	4b8d      	ldr	r3, [pc, #564]	@ (8003264 <main+0x980>)
 8003030:	601a      	str	r2, [r3, #0]

					  if (fabsf(loadcell_1_door) < 5.0f) loadcell_1_door = 0.0f;
 8003032:	4b8b      	ldr	r3, [pc, #556]	@ (8003260 <main+0x97c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800303a:	498b      	ldr	r1, [pc, #556]	@ (8003268 <main+0x984>)
 800303c:	4618      	mov	r0, r3
 800303e:	f7fe f81f 	bl	8001080 <__aeabi_fcmplt>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d003      	beq.n	8003050 <main+0x76c>
 8003048:	4b85      	ldr	r3, [pc, #532]	@ (8003260 <main+0x97c>)
 800304a:	f04f 0200 	mov.w	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
					  if (fabsf(loadcell_2_door) < 5.0f) loadcell_2_door = 0.0f;
 8003050:	4b84      	ldr	r3, [pc, #528]	@ (8003264 <main+0x980>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003058:	4983      	ldr	r1, [pc, #524]	@ (8003268 <main+0x984>)
 800305a:	4618      	mov	r0, r3
 800305c:	f7fe f810 	bl	8001080 <__aeabi_fcmplt>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <main+0x78a>
 8003066:	4b7f      	ldr	r3, [pc, #508]	@ (8003264 <main+0x980>)
 8003068:	f04f 0200 	mov.w	r2, #0
 800306c:	601a      	str	r2, [r3, #0]

					  loadcell_sum = loadcell_1_door+loadcell_2_door;
 800306e:	4b7c      	ldr	r3, [pc, #496]	@ (8003260 <main+0x97c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a7c      	ldr	r2, [pc, #496]	@ (8003264 <main+0x980>)
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	4611      	mov	r1, r2
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd fd5b 	bl	8000b34 <__addsf3>
 800307e:	4603      	mov	r3, r0
 8003080:	461a      	mov	r2, r3
 8003082:	4b7a      	ldr	r3, [pc, #488]	@ (800326c <main+0x988>)
 8003084:	601a      	str	r2, [r3, #0]

					  // HX711      (LC1 + LC2)
					  lc_mass = HX711_InterpFromTable(loadcell_sum);   // g 
 8003086:	4b79      	ldr	r3, [pc, #484]	@ (800326c <main+0x988>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f7fe f840 	bl	8001110 <HX711_InterpFromTable>
 8003090:	4603      	mov	r3, r0
 8003092:	4a77      	ldr	r2, [pc, #476]	@ (8003270 <main+0x98c>)
 8003094:	6013      	str	r3, [r2, #0]

					  // ----- Erase and use the original code after testing the dummy data -----
					  // watersensor_value, water_weight dummy data declaration
//					  watersensor_value = WATER_ReadHeightMM_Dummy(220); // end of watersensor_value dummy data declaration
//					  water_weight = WATER_ReadLastOn_Quick_Dummy(220); // end of water_weight dummy data declaration
					  watersensor_value = 56.78f;
 8003096:	4b77      	ldr	r3, [pc, #476]	@ (8003274 <main+0x990>)
 8003098:	4a77      	ldr	r2, [pc, #476]	@ (8003278 <main+0x994>)
 800309a:	601a      	str	r2, [r3, #0]
					  water_weight = 78.91f;
 800309c:	4b77      	ldr	r3, [pc, #476]	@ (800327c <main+0x998>)
 800309e:	4a78      	ldr	r2, [pc, #480]	@ (8003280 <main+0x99c>)
 80030a0:	601a      	str	r2, [r3, #0]
					  // ------------------------------------------------------------------------

					  /*Turn off the sensor*/
					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 80030a2:	2201      	movs	r2, #1
 80030a4:	2102      	movs	r1, #2
 80030a6:	4867      	ldr	r0, [pc, #412]	@ (8003244 <main+0x960>)
 80030a8:	f002 fd61 	bl	8005b6e <HAL_GPIO_WritePin>

					  //Transmit to header
					  oil_weight = lc_mass - water_weight;
 80030ac:	4b70      	ldr	r3, [pc, #448]	@ (8003270 <main+0x98c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a72      	ldr	r2, [pc, #456]	@ (800327c <main+0x998>)
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	4611      	mov	r1, r2
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fd fd3a 	bl	8000b30 <__aeabi_fsub>
 80030bc:	4603      	mov	r3, r0
 80030be:	461a      	mov	r2, r3
 80030c0:	4b70      	ldr	r3, [pc, #448]	@ (8003284 <main+0x9a0>)
 80030c2:	601a      	str	r2, [r3, #0]
					  if (oil_weight < 0.0f) oil_weight = 0.0f;
 80030c4:	4b6f      	ldr	r3, [pc, #444]	@ (8003284 <main+0x9a0>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f04f 0100 	mov.w	r1, #0
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fd ffd7 	bl	8001080 <__aeabi_fcmplt>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <main+0x7fc>
 80030d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003284 <main+0x9a0>)
 80030da:	f04f 0200 	mov.w	r2, #0
 80030de:	601a      	str	r2, [r3, #0]

					  memset(data_TransmitHeader,'\0',sizeof(data_TransmitHeader));
 80030e0:	2264      	movs	r2, #100	@ 0x64
 80030e2:	2100      	movs	r1, #0
 80030e4:	4868      	ldr	r0, [pc, #416]	@ (8003288 <main+0x9a4>)
 80030e6:	f007 fab6 	bl	800a656 <memset>
					  snprintf(data_TransmitHeader, 40, "O%.2fW%.2fE", oil_weight, water_weight);
 80030ea:	4b66      	ldr	r3, [pc, #408]	@ (8003284 <main+0x9a0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd f99a 	bl	8000428 <__aeabi_f2d>
 80030f4:	4604      	mov	r4, r0
 80030f6:	460d      	mov	r5, r1
 80030f8:	4b60      	ldr	r3, [pc, #384]	@ (800327c <main+0x998>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fd f993 	bl	8000428 <__aeabi_f2d>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800310a:	e9cd 4500 	strd	r4, r5, [sp]
 800310e:	4a5f      	ldr	r2, [pc, #380]	@ (800328c <main+0x9a8>)
 8003110:	2128      	movs	r1, #40	@ 0x28
 8003112:	485d      	ldr	r0, [pc, #372]	@ (8003288 <main+0x9a4>)
 8003114:	f007 fa26 	bl	800a564 <sniprintf>
					  LOG("[ANS]", data_TransmitHeader);
 8003118:	495b      	ldr	r1, [pc, #364]	@ (8003288 <main+0x9a4>)
 800311a:	485d      	ldr	r0, [pc, #372]	@ (8003290 <main+0x9ac>)
 800311c:	f7ff fbae 	bl	800287c <LOG>

					  // (1) HX711  
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003120:	4b49      	ldr	r3, [pc, #292]	@ (8003248 <main+0x964>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4618      	mov	r0, r3
 8003126:	f7fd f97f 	bl	8000428 <__aeabi_f2d>
 800312a:	4604      	mov	r4, r0
 800312c:	460d      	mov	r5, r1
 800312e:	4b4c      	ldr	r3, [pc, #304]	@ (8003260 <main+0x97c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f7fd f978 	bl	8000428 <__aeabi_f2d>
 8003138:	4680      	mov	r8, r0
 800313a:	4689      	mov	r9, r1
 800313c:	4b49      	ldr	r3, [pc, #292]	@ (8003264 <main+0x980>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f7fd f971 	bl	8000428 <__aeabi_f2d>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800314e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003152:	e9cd 4500 	strd	r4, r5, [sp]
 8003156:	4a4f      	ldr	r2, [pc, #316]	@ (8003294 <main+0x9b0>)
 8003158:	2164      	movs	r1, #100	@ 0x64
 800315a:	484b      	ldr	r0, [pc, #300]	@ (8003288 <main+0x9a4>)
 800315c:	f007 fa02 	bl	800a564 <sniprintf>
							   "Distance=%.2f mm, LC1_raw=%.2f, LC2_raw=%.2f;",
							   distance_Tof, loadcell_1_door, loadcell_2_door);
					  LOG("[ANS]", data_TransmitHeader);
 8003160:	4949      	ldr	r1, [pc, #292]	@ (8003288 <main+0x9a4>)
 8003162:	484b      	ldr	r0, [pc, #300]	@ (8003290 <main+0x9ac>)
 8003164:	f7ff fb8a 	bl	800287c <LOG>
					  // (1) HX711  
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003168:	4b3b      	ldr	r3, [pc, #236]	@ (8003258 <main+0x974>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f7fd f95b 	bl	8000428 <__aeabi_f2d>
 8003172:	4604      	mov	r4, r0
 8003174:	460d      	mov	r5, r1
 8003176:	4b39      	ldr	r3, [pc, #228]	@ (800325c <main+0x978>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4618      	mov	r0, r3
 800317c:	f7fd f954 	bl	8000428 <__aeabi_f2d>
 8003180:	4680      	mov	r8, r0
 8003182:	4689      	mov	r9, r1
 8003184:	4b32      	ldr	r3, [pc, #200]	@ (8003250 <main+0x96c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f7fd f94d 	bl	8000428 <__aeabi_f2d>
 800318e:	4682      	mov	sl, r0
 8003190:	468b      	mov	fp, r1
 8003192:	4b30      	ldr	r3, [pc, #192]	@ (8003254 <main+0x970>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f7fd f946 	bl	8000428 <__aeabi_f2d>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80031a4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80031a8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80031ac:	e9cd 4500 	strd	r4, r5, [sp]
 80031b0:	4a39      	ldr	r2, [pc, #228]	@ (8003298 <main+0x9b4>)
 80031b2:	2164      	movs	r1, #100	@ 0x64
 80031b4:	4834      	ldr	r0, [pc, #208]	@ (8003288 <main+0x9a4>)
 80031b6:	f007 f9d5 	bl	800a564 <sniprintf>
							   "lc1_open=%.2f g, lc2_open=%.2f g, lc1_close=%.2f g, lc2_close=%.2f g;",
							   loadcell_1_open, loadcell_2_open,
							   loadcell_1_close,  loadcell_2_close);
					  LOG("[ANS]", data_TransmitHeader);
 80031ba:	4933      	ldr	r1, [pc, #204]	@ (8003288 <main+0x9a4>)
 80031bc:	4834      	ldr	r0, [pc, #208]	@ (8003290 <main+0x9ac>)
 80031be:	f7ff fb5d 	bl	800287c <LOG>
					  // (2)      vs WATERSENSOR  
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80031c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003270 <main+0x98c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fd f92e 	bl	8000428 <__aeabi_f2d>
 80031cc:	4604      	mov	r4, r0
 80031ce:	460d      	mov	r5, r1
 80031d0:	4b2a      	ldr	r3, [pc, #168]	@ (800327c <main+0x998>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fd f927 	bl	8000428 <__aeabi_f2d>
 80031da:	4680      	mov	r8, r0
 80031dc:	4689      	mov	r9, r1
 80031de:	4b29      	ldr	r3, [pc, #164]	@ (8003284 <main+0x9a0>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fd f920 	bl	8000428 <__aeabi_f2d>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80031f0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80031f4:	e9cd 4500 	strd	r4, r5, [sp]
 80031f8:	4a28      	ldr	r2, [pc, #160]	@ (800329c <main+0x9b8>)
 80031fa:	2164      	movs	r1, #100	@ 0x64
 80031fc:	4822      	ldr	r0, [pc, #136]	@ (8003288 <main+0x9a4>)
 80031fe:	f007 f9b1 	bl	800a564 <sniprintf>
							   "LC_mass=%.1f g, WS_mass=%.1f g, Oil_mass=%.1f g;",
							   lc_mass, water_weight, oil_weight);
					  LOG("[ANS]", data_TransmitHeader);
 8003202:	4921      	ldr	r1, [pc, #132]	@ (8003288 <main+0x9a4>)
 8003204:	4822      	ldr	r0, [pc, #136]	@ (8003290 <main+0x9ac>)
 8003206:	f7ff fb39 	bl	800287c <LOG>

					  FUNCTION = SPACE;
 800320a:	4b25      	ldr	r3, [pc, #148]	@ (80032a0 <main+0x9bc>)
 800320c:	2211      	movs	r2, #17
 800320e:	701a      	strb	r2, [r3, #0]
					  break;
 8003210:	f000 bc2d 	b.w	8003a6e <main+0x118a>
				  case UNLOCK_DOOR:
			  /* unlock big door for driver */
					  HAL_GPIO_WritePin(LOCK_GPIO_Port, LOCK_Pin, GPIO_PIN_SET);
 8003214:	2201      	movs	r2, #1
 8003216:	2140      	movs	r1, #64	@ 0x40
 8003218:	4822      	ldr	r0, [pc, #136]	@ (80032a4 <main+0x9c0>)
 800321a:	f002 fca8 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_Delay(500);
 800321e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003222:	f001 fb5f 	bl	80048e4 <HAL_Delay>
					  HAL_GPIO_WritePin(LOCK_GPIO_Port, LOCK_Pin, GPIO_PIN_RESET);
 8003226:	2200      	movs	r2, #0
 8003228:	2140      	movs	r1, #64	@ 0x40
 800322a:	481e      	ldr	r0, [pc, #120]	@ (80032a4 <main+0x9c0>)
 800322c:	f002 fc9f 	bl	8005b6e <HAL_GPIO_WritePin>
					  /*Transmit to header*/
					  LOG("[ANS]", "OK");
 8003230:	491d      	ldr	r1, [pc, #116]	@ (80032a8 <main+0x9c4>)
 8003232:	4817      	ldr	r0, [pc, #92]	@ (8003290 <main+0x9ac>)
 8003234:	f7ff fb22 	bl	800287c <LOG>
					  FUNCTION = SPACE;
 8003238:	4b19      	ldr	r3, [pc, #100]	@ (80032a0 <main+0x9bc>)
 800323a:	2211      	movs	r2, #17
 800323c:	701a      	strb	r2, [r3, #0]
					  break;
 800323e:	f000 bc16 	b.w	8003a6e <main+0x118a>
 8003242:	bf00      	nop
 8003244:	40010c00 	.word	0x40010c00
 8003248:	20000004 	.word	0x20000004
 800324c:	42f6cccd 	.word	0x42f6cccd
 8003250:	20000038 	.word	0x20000038
 8003254:	20000044 	.word	0x20000044
 8003258:	20000034 	.word	0x20000034
 800325c:	20000040 	.word	0x20000040
 8003260:	20000030 	.word	0x20000030
 8003264:	2000003c 	.word	0x2000003c
 8003268:	40a00000 	.word	0x40a00000
 800326c:	2000002c 	.word	0x2000002c
 8003270:	20000018 	.word	0x20000018
 8003274:	20000014 	.word	0x20000014
 8003278:	42631eb8 	.word	0x42631eb8
 800327c:	20000008 	.word	0x20000008
 8003280:	429dd1ec 	.word	0x429dd1ec
 8003284:	20000010 	.word	0x20000010
 8003288:	20000b58 	.word	0x20000b58
 800328c:	0800cb8c 	.word	0x0800cb8c
 8003290:	0800c8c4 	.word	0x0800c8c4
 8003294:	0800cb98 	.word	0x0800cb98
 8003298:	0800cbc8 	.word	0x0800cbc8
 800329c:	0800cc10 	.word	0x0800cc10
 80032a0:	20000bc4 	.word	0x20000bc4
 80032a4:	40010800 	.word	0x40010800
 80032a8:	0800c9d0 	.word	0x0800c9d0
				  case SLEEP:
					  //Turn off device
					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);      //Turn off sensor source
 80032ac:	2201      	movs	r2, #1
 80032ae:	2102      	movs	r1, #2
 80032b0:	48b8      	ldr	r0, [pc, #736]	@ (8003594 <main+0xcb0>)
 80032b2:	f002 fc5c 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);          //Turn off the led
 80032b6:	2200      	movs	r2, #0
 80032b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032bc:	48b5      	ldr	r0, [pc, #724]	@ (8003594 <main+0xcb0>)
 80032be:	f002 fc56 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_ADC_DeInit(&hadc1);
 80032c2:	48b5      	ldr	r0, [pc, #724]	@ (8003598 <main+0xcb4>)
 80032c4:	f001 fc26 	bl	8004b14 <HAL_ADC_DeInit>
					  HAL_ADC_DeInit(&hadc2);
 80032c8:	48b4      	ldr	r0, [pc, #720]	@ (800359c <main+0xcb8>)
 80032ca:	f001 fc23 	bl	8004b14 <HAL_ADC_DeInit>

					  HAL_GPIO_DeInit(LOCK_GPIO_Port, LOCK_Pin);
 80032ce:	2140      	movs	r1, #64	@ 0x40
 80032d0:	48b3      	ldr	r0, [pc, #716]	@ (80035a0 <main+0xcbc>)
 80032d2:	f002 fb79 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(VALVE_GPIO_Port, VALVE_Pin);
 80032d6:	2180      	movs	r1, #128	@ 0x80
 80032d8:	48b1      	ldr	r0, [pc, #708]	@ (80035a0 <main+0xcbc>)
 80032da:	f002 fb75 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(DAEGUN_LOAD_GPIO_Port, DAEGUN_LOAD_Pin);
 80032de:	2101      	movs	r1, #1
 80032e0:	48ac      	ldr	r0, [pc, #688]	@ (8003594 <main+0xcb0>)
 80032e2:	f002 fb71 	bl	80059c8 <HAL_GPIO_DeInit>
					  //HAL_GPIO_DeInit(DEVICE_GPIO_Port, DEVICE_Pin);
					  HAL_GPIO_DeInit(LED_GPIO_Port, LED_Pin);
 80032e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032ea:	48aa      	ldr	r0, [pc, #680]	@ (8003594 <main+0xcb0>)
 80032ec:	f002 fb6c 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(Door_IN1_GPIO_Port, Door_IN1_Pin);
 80032f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80032f4:	48a7      	ldr	r0, [pc, #668]	@ (8003594 <main+0xcb0>)
 80032f6:	f002 fb67 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(Door_IN2_GPIO_Port, Door_IN2_Pin);
 80032fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032fe:	48a5      	ldr	r0, [pc, #660]	@ (8003594 <main+0xcb0>)
 8003300:	f002 fb62 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(U_Trig_GPIO_Port, U_Trig_Pin);
 8003304:	2108      	movs	r1, #8
 8003306:	48a3      	ldr	r0, [pc, #652]	@ (8003594 <main+0xcb0>)
 8003308:	f002 fb5e 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(U_Echo_GPIO_Port, U_Echo_Pin);
 800330c:	2110      	movs	r1, #16
 800330e:	48a1      	ldr	r0, [pc, #644]	@ (8003594 <main+0xcb0>)
 8003310:	f002 fb5a 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(LC_SCK_GPIO_Port, LC_SCK_Pin);
 8003314:	2120      	movs	r1, #32
 8003316:	489f      	ldr	r0, [pc, #636]	@ (8003594 <main+0xcb0>)
 8003318:	f002 fb56 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(LC_Data1_GPIO_Port, LC_Data1_Pin);
 800331c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003320:	489c      	ldr	r0, [pc, #624]	@ (8003594 <main+0xcb0>)
 8003322:	f002 fb51 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_GPIO_DeInit(LC_Data2_GPIO_Port, LC_Data2_Pin);
 8003326:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800332a:	489a      	ldr	r0, [pc, #616]	@ (8003594 <main+0xcb0>)
 800332c:	f002 fb4c 	bl	80059c8 <HAL_GPIO_DeInit>
					  HAL_I2C_DeInit(&hi2c1);
 8003330:	489c      	ldr	r0, [pc, #624]	@ (80035a4 <main+0xcc0>)
 8003332:	f002 fda9 	bl	8005e88 <HAL_I2C_DeInit>
					  //Transmit to header
					  flag_EXTI = true;
 8003336:	4b9c      	ldr	r3, [pc, #624]	@ (80035a8 <main+0xcc4>)
 8003338:	2201      	movs	r2, #1
 800333a:	701a      	strb	r2, [r3, #0]
					  LOG("[ANS]", "STM_SLEEP");
 800333c:	499b      	ldr	r1, [pc, #620]	@ (80035ac <main+0xcc8>)
 800333e:	489c      	ldr	r0, [pc, #624]	@ (80035b0 <main+0xccc>)
 8003340:	f7ff fa9c 	bl	800287c <LOG>
					  //Sleep
					  HAL_SuspendTick();
 8003344:	f001 faf2 	bl	800492c <HAL_SuspendTick>
					  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8003348:	2101      	movs	r1, #1
 800334a:	2001      	movs	r0, #1
 800334c:	f003 fe30 	bl	8006fb0 <HAL_PWR_EnterSTOPMode>
					  /* NEXT WAKEUP START HERE */
					  HAL_ResumeTick();
 8003350:	f001 fafa 	bl	8004948 <HAL_ResumeTick>
					  /* Start up peripheral device */
					  SystemClock_Config();
 8003354:	f000 fbae 	bl	8003ab4 <SystemClock_Config>
					  MX_USART1_UART_Init();
 8003358:	f000 fd6a 	bl	8003e30 <MX_USART1_UART_Init>
					  MX_USART2_UART_Init();
 800335c:	f000 fd92 	bl	8003e84 <MX_USART2_UART_Init>
					  /* Start uart receive end */
					  HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 8003360:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003364:	4993      	ldr	r1, [pc, #588]	@ (80035b4 <main+0xcd0>)
 8003366:	4894      	ldr	r0, [pc, #592]	@ (80035b8 <main+0xcd4>)
 8003368:	f005 fded 	bl	8008f46 <HAL_UARTEx_ReceiveToIdle_IT>
					  HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 800336c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003370:	4992      	ldr	r1, [pc, #584]	@ (80035bc <main+0xcd8>)
 8003372:	4893      	ldr	r0, [pc, #588]	@ (80035c0 <main+0xcdc>)
 8003374:	f005 fde7 	bl	8008f46 <HAL_UARTEx_ReceiveToIdle_IT>
					  /* Start up communication protocol */
					  MX_ADC1_Init();
 8003378:	f000 fbfc 	bl	8003b74 <MX_ADC1_Init>
					  MX_ADC2_Init();
 800337c:	f000 fc38 	bl	8003bf0 <MX_ADC2_Init>
					  MX_GPIO_Init();
 8003380:	f000 fdaa 	bl	8003ed8 <MX_GPIO_Init>
					  MX_I2C1_Init();
 8003384:	f000 fc72 	bl	8003c6c <MX_I2C1_Init>
					  /* Disable wake up flag */
					  flag_EXTI = false;
 8003388:	4b87      	ldr	r3, [pc, #540]	@ (80035a8 <main+0xcc4>)
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]
					  LOG("[ANS]", "STM_WAKE_UP");
 800338e:	498d      	ldr	r1, [pc, #564]	@ (80035c4 <main+0xce0>)
 8003390:	4887      	ldr	r0, [pc, #540]	@ (80035b0 <main+0xccc>)
 8003392:	f7ff fa73 	bl	800287c <LOG>
					  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Turn on the led
 8003396:	2201      	movs	r2, #1
 8003398:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800339c:	487d      	ldr	r0, [pc, #500]	@ (8003594 <main+0xcb0>)
 800339e:	f002 fbe6 	bl	8005b6e <HAL_GPIO_WritePin>
					  break;
 80033a2:	e364      	b.n	8003a6e <main+0x118a>
				  case ALARM_WAKEUP:
					  uint16_t error_code1 = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
					  LOG("[CMD]", "UPDATE");
 80033aa:	4987      	ldr	r1, [pc, #540]	@ (80035c8 <main+0xce4>)
 80033ac:	4887      	ldr	r0, [pc, #540]	@ (80035cc <main+0xce8>)
 80033ae:	f7ff fa65 	bl	800287c <LOG>
					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); //Turn on sensor
 80033b2:	2200      	movs	r2, #0
 80033b4:	2102      	movs	r1, #2
 80033b6:	4877      	ldr	r0, [pc, #476]	@ (8003594 <main+0xcb0>)
 80033b8:	f002 fbd9 	bl	8005b6e <HAL_GPIO_WritePin>

					  initVL53L0X(1, &hi2c1);
 80033bc:	4979      	ldr	r1, [pc, #484]	@ (80035a4 <main+0xcc0>)
 80033be:	2001      	movs	r0, #1
 80033c0:	f7fe fa32 	bl	8001828 <initVL53L0X>
					  HX711_Init(&scale1, LC_Data1_GPIO_Port, LC_Data1_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 80033c4:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80033c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033ca:	9301      	str	r3, [sp, #4]
 80033cc:	2320      	movs	r3, #32
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	4b70      	ldr	r3, [pc, #448]	@ (8003594 <main+0xcb0>)
 80033d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033d6:	496f      	ldr	r1, [pc, #444]	@ (8003594 <main+0xcb0>)
 80033d8:	f7fd ff66 	bl	80012a8 <HX711_Init>
					  HX711_Init(&scale2, LC_Data2_GPIO_Port, LC_Data2_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 80033dc:	f107 000c 	add.w	r0, r7, #12
 80033e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033e2:	9301      	str	r3, [sp, #4]
 80033e4:	2320      	movs	r3, #32
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003594 <main+0xcb0>)
 80033ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033ee:	4969      	ldr	r1, [pc, #420]	@ (8003594 <main+0xcb0>)
 80033f0:	f7fd ff5a 	bl	80012a8 <HX711_Init>

					  if (SIM_Wakeup(3000) != 0) {
						  error_code1 += 1;
					  }
					  if (VL53L0X_OFFSET(&distanceStr) == -1.0f) {
 80033f4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fe f8df 	bl	80015bc <VL53L0X_OFFSET>
 80033fe:	4603      	mov	r3, r0
 8003400:	4973      	ldr	r1, [pc, #460]	@ (80035d0 <main+0xcec>)
 8003402:	4618      	mov	r0, r3
 8003404:	f7fd fe32 	bl	800106c <__aeabi_fcmpeq>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d004      	beq.n	8003418 <main+0xb34>
						  error_code1 += 10;
 800340e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8003412:	330a      	adds	r3, #10
 8003414:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
					  }
					  if (Ultra_ReadDistance() == -1.0f) {
 8003418:	f7fe f856 	bl	80014c8 <Ultra_ReadDistance>
 800341c:	4603      	mov	r3, r0
 800341e:	496c      	ldr	r1, [pc, #432]	@ (80035d0 <main+0xcec>)
 8003420:	4618      	mov	r0, r3
 8003422:	f7fd fe23 	bl	800106c <__aeabi_fcmpeq>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d004      	beq.n	8003436 <main+0xb52>
						  error_code1 += 100;
 800342c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8003430:	3364      	adds	r3, #100	@ 0x64
 8003432:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
					  }
					  if ((HX711_Tare(&scale1, 10, 2000) == -1.0f) || (HX711_Tare(&scale2, 10, 2000) == -1.0f)) {
 8003436:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800343a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800343e:	210a      	movs	r1, #10
 8003440:	4618      	mov	r0, r3
 8003442:	f7fd ffd3 	bl	80013ec <HX711_Tare>
 8003446:	4603      	mov	r3, r0
 8003448:	4961      	ldr	r1, [pc, #388]	@ (80035d0 <main+0xcec>)
 800344a:	4618      	mov	r0, r3
 800344c:	f7fd fe0e 	bl	800106c <__aeabi_fcmpeq>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10f      	bne.n	8003476 <main+0xb92>
 8003456:	f107 030c 	add.w	r3, r7, #12
 800345a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800345e:	210a      	movs	r1, #10
 8003460:	4618      	mov	r0, r3
 8003462:	f7fd ffc3 	bl	80013ec <HX711_Tare>
 8003466:	4603      	mov	r3, r0
 8003468:	4959      	ldr	r1, [pc, #356]	@ (80035d0 <main+0xcec>)
 800346a:	4618      	mov	r0, r3
 800346c:	f7fd fdfe 	bl	800106c <__aeabi_fcmpeq>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d005      	beq.n	8003482 <main+0xb9e>
						  error_code1 += 1000;
 8003476:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800347a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800347e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
					  }
					  //Prepare data
					  value_VolContainer = Ultra_ReadDistance();
 8003482:	f7fe f821 	bl	80014c8 <Ultra_ReadDistance>
 8003486:	4603      	mov	r3, r0
 8003488:	4a52      	ldr	r2, [pc, #328]	@ (80035d4 <main+0xcf0>)
 800348a:	6013      	str	r3, [r2, #0]
					  value_Voltage = Read_Voltage();
 800348c:	f7ff f858 	bl	8002540 <Read_Voltage>
 8003490:	4603      	mov	r3, r0
 8003492:	4a51      	ldr	r2, [pc, #324]	@ (80035d8 <main+0xcf4>)
 8003494:	6013      	str	r3, [r2, #0]
					  //Prepare data
					  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8003496:	4b4f      	ldr	r3, [pc, #316]	@ (80035d4 <main+0xcf0>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f7fc ffc4 	bl	8000428 <__aeabi_f2d>
 80034a0:	4604      	mov	r4, r0
 80034a2:	460d      	mov	r5, r1
 80034a4:	4b4c      	ldr	r3, [pc, #304]	@ (80035d8 <main+0xcf4>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fc ffbd 	bl	8000428 <__aeabi_f2d>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80034b6:	e9cd 4500 	strd	r4, r5, [sp]
 80034ba:	4b48      	ldr	r3, [pc, #288]	@ (80035dc <main+0xcf8>)
 80034bc:	4a48      	ldr	r2, [pc, #288]	@ (80035e0 <main+0xcfc>)
 80034be:	2196      	movs	r1, #150	@ 0x96
 80034c0:	4848      	ldr	r0, [pc, #288]	@ (80035e4 <main+0xd00>)
 80034c2:	f007 f84f 	bl	800a564 <sniprintf>
					  // LOG("DEBUG", data_PostSimCom);
					  //SIM_post
					  if (SIM_Wakeup(3000)){
						  LOG("[ANS]", "FAIL");
					  }
					  if (!SIMCom_Post(data_PostSimCom, url_postper, 5000)) {
 80034c6:	4948      	ldr	r1, [pc, #288]	@ (80035e8 <main+0xd04>)
 80034c8:	4846      	ldr	r0, [pc, #280]	@ (80035e4 <main+0xd00>)
 80034ca:	f7ff f8c1 	bl	8002650 <SIM_FakeFillResponse>
						  if (strstr((char *)SIM_data, "true")) {
 80034ce:	4947      	ldr	r1, [pc, #284]	@ (80035ec <main+0xd08>)
 80034d0:	4847      	ldr	r0, [pc, #284]	@ (80035f0 <main+0xd0c>)
 80034d2:	f007 f8d7 	bl	800a684 <strstr>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d004      	beq.n	80034e6 <main+0xc02>
							  LOG("[ANS]", "OK");
 80034dc:	4945      	ldr	r1, [pc, #276]	@ (80035f4 <main+0xd10>)
 80034de:	4834      	ldr	r0, [pc, #208]	@ (80035b0 <main+0xccc>)
 80034e0:	f7ff f9cc 	bl	800287c <LOG>
 80034e4:	e00f      	b.n	8003506 <main+0xc22>
						  }
						  else if (strstr((char *)SIM_data, "false")) {
 80034e6:	4944      	ldr	r1, [pc, #272]	@ (80035f8 <main+0xd14>)
 80034e8:	4841      	ldr	r0, [pc, #260]	@ (80035f0 <main+0xd0c>)
 80034ea:	f007 f8cb 	bl	800a684 <strstr>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d004      	beq.n	80034fe <main+0xc1a>
							  LOG("[ANS]", "REJECT");
 80034f4:	4941      	ldr	r1, [pc, #260]	@ (80035fc <main+0xd18>)
 80034f6:	482e      	ldr	r0, [pc, #184]	@ (80035b0 <main+0xccc>)
 80034f8:	f7ff f9c0 	bl	800287c <LOG>
 80034fc:	e003      	b.n	8003506 <main+0xc22>
						  }
						  else {
							  LOG("[ANS]", "UNDEFINE");
 80034fe:	4940      	ldr	r1, [pc, #256]	@ (8003600 <main+0xd1c>)
 8003500:	482b      	ldr	r0, [pc, #172]	@ (80035b0 <main+0xccc>)
 8003502:	f7ff f9bb 	bl	800287c <LOG>
						  }
					  } else {
						  LOG("[ANS]", "FAIL");
					  }
					  SIM_Sleep(3000);
 8003506:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800350a:	f001 f9eb 	bl	80048e4 <HAL_Delay>
					  LOG("[ANS]", "DONE");
 800350e:	493d      	ldr	r1, [pc, #244]	@ (8003604 <main+0xd20>)
 8003510:	4827      	ldr	r0, [pc, #156]	@ (80035b0 <main+0xccc>)
 8003512:	f7ff f9b3 	bl	800287c <LOG>
					  FUNCTION = SLEEP;
 8003516:	4b3c      	ldr	r3, [pc, #240]	@ (8003608 <main+0xd24>)
 8003518:	2207      	movs	r2, #7
 800351a:	701a      	strb	r2, [r3, #0]
					  break;
 800351c:	e2a7      	b.n	8003a6e <main+0x118a>
				  case EXTI_WAKEUP:
					  LOG("[ANS]", "EXTI_WAKEUP");
 800351e:	493b      	ldr	r1, [pc, #236]	@ (800360c <main+0xd28>)
 8003520:	4823      	ldr	r0, [pc, #140]	@ (80035b0 <main+0xccc>)
 8003522:	f7ff f9ab 	bl	800287c <LOG>
					  FUNCTION = SPACE;
 8003526:	4b38      	ldr	r3, [pc, #224]	@ (8003608 <main+0xd24>)
 8003528:	2211      	movs	r2, #17
 800352a:	701a      	strb	r2, [r3, #0]
					  break;
 800352c:	e29f      	b.n	8003a6e <main+0x118a>
				  case CLOSE_VALVE:
					  LOG("[ANS]", "CLOSE_VALVE");
 800352e:	4938      	ldr	r1, [pc, #224]	@ (8003610 <main+0xd2c>)
 8003530:	481f      	ldr	r0, [pc, #124]	@ (80035b0 <main+0xccc>)
 8003532:	f7ff f9a3 	bl	800287c <LOG>
					  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 8003536:	2201      	movs	r2, #1
 8003538:	2180      	movs	r1, #128	@ 0x80
 800353a:	4819      	ldr	r0, [pc, #100]	@ (80035a0 <main+0xcbc>)
 800353c:	f002 fb17 	bl	8005b6e <HAL_GPIO_WritePin>
					  FUNCTION = SPACE;
 8003540:	4b31      	ldr	r3, [pc, #196]	@ (8003608 <main+0xd24>)
 8003542:	2211      	movs	r2, #17
 8003544:	701a      	strb	r2, [r3, #0]
					  break;
 8003546:	e292      	b.n	8003a6e <main+0x118a>
				  case OPEN_VALVE:
					  LOG("[ANS]", "OPEN_VALVE");
 8003548:	4932      	ldr	r1, [pc, #200]	@ (8003614 <main+0xd30>)
 800354a:	4819      	ldr	r0, [pc, #100]	@ (80035b0 <main+0xccc>)
 800354c:	f7ff f996 	bl	800287c <LOG>
					  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_RESET);
 8003550:	2200      	movs	r2, #0
 8003552:	2180      	movs	r1, #128	@ 0x80
 8003554:	4812      	ldr	r0, [pc, #72]	@ (80035a0 <main+0xcbc>)
 8003556:	f002 fb0a 	bl	8005b6e <HAL_GPIO_WritePin>
					  FUNCTION = SPACE;
 800355a:	4b2b      	ldr	r3, [pc, #172]	@ (8003608 <main+0xd24>)
 800355c:	2211      	movs	r2, #17
 800355e:	701a      	strb	r2, [r3, #0]
					  break;
 8003560:	e285      	b.n	8003a6e <main+0x118a>
				  case TURN_OFF:
					  LOG("[ANS]", "TURN_OFF_MOTOR_DOOR");
 8003562:	492d      	ldr	r1, [pc, #180]	@ (8003618 <main+0xd34>)
 8003564:	4812      	ldr	r0, [pc, #72]	@ (80035b0 <main+0xccc>)
 8003566:	f7ff f989 	bl	800287c <LOG>
					  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_RESET);
 800356a:	2200      	movs	r2, #0
 800356c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003570:	4808      	ldr	r0, [pc, #32]	@ (8003594 <main+0xcb0>)
 8003572:	f002 fafc 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 8003576:	2200      	movs	r2, #0
 8003578:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800357c:	4805      	ldr	r0, [pc, #20]	@ (8003594 <main+0xcb0>)
 800357e:	f002 faf6 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET); //Turn off sensor source
 8003582:	2201      	movs	r2, #1
 8003584:	2102      	movs	r1, #2
 8003586:	4803      	ldr	r0, [pc, #12]	@ (8003594 <main+0xcb0>)
 8003588:	f002 faf1 	bl	8005b6e <HAL_GPIO_WritePin>
					  FUNCTION = SPACE;
 800358c:	4b1e      	ldr	r3, [pc, #120]	@ (8003608 <main+0xd24>)
 800358e:	2211      	movs	r2, #17
 8003590:	701a      	strb	r2, [r3, #0]
					  break;
 8003592:	e26c      	b.n	8003a6e <main+0x118a>
 8003594:	40010c00 	.word	0x40010c00
 8003598:	20000bc8 	.word	0x20000bc8
 800359c:	20000bf8 	.word	0x20000bf8
 80035a0:	40010800 	.word	0x40010800
 80035a4:	20000c28 	.word	0x20000c28
 80035a8:	20000aab 	.word	0x20000aab
 80035ac:	0800cc44 	.word	0x0800cc44
 80035b0:	0800c8c4 	.word	0x0800c8c4
 80035b4:	200006c0 	.word	0x200006c0
 80035b8:	20000cd8 	.word	0x20000cd8
 80035bc:	2000043c 	.word	0x2000043c
 80035c0:	20000d20 	.word	0x20000d20
 80035c4:	0800cc50 	.word	0x0800cc50
 80035c8:	0800cc5c 	.word	0x0800cc5c
 80035cc:	0800cc64 	.word	0x0800cc64
 80035d0:	bf800000 	.word	0xbf800000
 80035d4:	20000bbc 	.word	0x20000bbc
 80035d8:	20000bc0 	.word	0x20000bc0
 80035dc:	0800ce10 	.word	0x0800ce10
 80035e0:	0800cb28 	.word	0x0800cb28
 80035e4:	20000ac0 	.word	0x20000ac0
 80035e8:	0800ce20 	.word	0x0800ce20
 80035ec:	0800c898 	.word	0x0800c898
 80035f0:	20000248 	.word	0x20000248
 80035f4:	0800c9d0 	.word	0x0800c9d0
 80035f8:	0800cb14 	.word	0x0800cb14
 80035fc:	0800ca64 	.word	0x0800ca64
 8003600:	0800cb1c 	.word	0x0800cb1c
 8003604:	0800cc6c 	.word	0x0800cc6c
 8003608:	20000bc4 	.word	0x20000bc4
 800360c:	0800cc74 	.word	0x0800cc74
 8003610:	0800cc80 	.word	0x0800cc80
 8003614:	0800cc8c 	.word	0x0800cc8c
 8003618:	0800cc98 	.word	0x0800cc98
				  case TEST_PERCENT:
					  value_VolContainer = Ultra_ReadDistance();
 800361c:	f7fd ff54 	bl	80014c8 <Ultra_ReadDistance>
 8003620:	4603      	mov	r3, r0
 8003622:	4a19      	ldr	r2, [pc, #100]	@ (8003688 <main+0xda4>)
 8003624:	6013      	str	r3, [r2, #0]
					  value_Voltage = Read_Voltage();
 8003626:	f7fe ff8b 	bl	8002540 <Read_Voltage>
 800362a:	4603      	mov	r3, r0
 800362c:	4a17      	ldr	r2, [pc, #92]	@ (800368c <main+0xda8>)
 800362e:	6013      	str	r3, [r2, #0]
					  //Prepare data
					  snprintf(data_PostSimCom, sizeof(data_PostSimCom), "{\"volume\": %.2f,\"battery\": %.2f}", value_VolContainer, value_Voltage);
 8003630:	4b15      	ldr	r3, [pc, #84]	@ (8003688 <main+0xda4>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f7fc fef7 	bl	8000428 <__aeabi_f2d>
 800363a:	4604      	mov	r4, r0
 800363c:	460d      	mov	r5, r1
 800363e:	4b13      	ldr	r3, [pc, #76]	@ (800368c <main+0xda8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fc fef0 	bl	8000428 <__aeabi_f2d>
 8003648:	4602      	mov	r2, r0
 800364a:	460b      	mov	r3, r1
 800364c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003650:	e9cd 4500 	strd	r4, r5, [sp]
 8003654:	4a0e      	ldr	r2, [pc, #56]	@ (8003690 <main+0xdac>)
 8003656:	2196      	movs	r1, #150	@ 0x96
 8003658:	480e      	ldr	r0, [pc, #56]	@ (8003694 <main+0xdb0>)
 800365a:	f006 ff83 	bl	800a564 <sniprintf>
					  //SIM_post
					  LOG("TEST", data_PostSimCom);
 800365e:	490d      	ldr	r1, [pc, #52]	@ (8003694 <main+0xdb0>)
 8003660:	480d      	ldr	r0, [pc, #52]	@ (8003698 <main+0xdb4>)
 8003662:	f7ff f90b 	bl	800287c <LOG>

					  FUNCTION = SPACE;
 8003666:	4b0d      	ldr	r3, [pc, #52]	@ (800369c <main+0xdb8>)
 8003668:	2211      	movs	r2, #17
 800366a:	701a      	strb	r2, [r3, #0]
					  break;
 800366c:	e1ff      	b.n	8003a6e <main+0x118a>
				  case TEST_MEASURE:
					  //Turn on the sensor
					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET);
 800366e:	2200      	movs	r2, #0
 8003670:	2102      	movs	r1, #2
 8003672:	480b      	ldr	r0, [pc, #44]	@ (80036a0 <main+0xdbc>)
 8003674:	f002 fa7b 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_Delay(1500);
 8003678:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800367c:	f001 f932 	bl	80048e4 <HAL_Delay>

					  /* ===========================
					   *  I2C Bus Scan (hi2c1)
					   * ===========================*/
					  for (uint8_t addr7 = 1; addr7 < 128; addr7++) {
 8003680:	2301      	movs	r3, #1
 8003682:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
 8003686:	e02e      	b.n	80036e6 <main+0xe02>
 8003688:	20000bbc 	.word	0x20000bbc
 800368c:	20000bc0 	.word	0x20000bc0
 8003690:	0800ccac 	.word	0x0800ccac
 8003694:	20000ac0 	.word	0x20000ac0
 8003698:	0800ccd0 	.word	0x0800ccd0
 800369c:	20000bc4 	.word	0x20000bc4
 80036a0:	40010c00 	.word	0x40010c00
						  // HAL  8-bit (7 << 1) 
						  HAL_StatusTypeDef st = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(addr7 << 1), 1, 5);
 80036a4:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	b299      	uxth	r1, r3
 80036ae:	2305      	movs	r3, #5
 80036b0:	2201      	movs	r2, #1
 80036b2:	489d      	ldr	r0, [pc, #628]	@ (8003928 <main+0x1044>)
 80036b4:	f002 ff86 	bl	80065c4 <HAL_I2C_IsDeviceReady>
 80036b8:	4603      	mov	r3, r0
 80036ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						  if (st == HAL_OK) {
 80036be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10a      	bne.n	80036dc <main+0xdf8>
							  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80036c6:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 80036ca:	4a98      	ldr	r2, [pc, #608]	@ (800392c <main+0x1048>)
 80036cc:	2164      	movs	r1, #100	@ 0x64
 80036ce:	4898      	ldr	r0, [pc, #608]	@ (8003930 <main+0x104c>)
 80036d0:	f006 ff48 	bl	800a564 <sniprintf>
									   "I2C FOUND: 0x%02X", addr7);
							  LOG("[DEBUG]", data_TransmitHeader);
 80036d4:	4996      	ldr	r1, [pc, #600]	@ (8003930 <main+0x104c>)
 80036d6:	4897      	ldr	r0, [pc, #604]	@ (8003934 <main+0x1050>)
 80036d8:	f7ff f8d0 	bl	800287c <LOG>
					  for (uint8_t addr7 = 1; addr7 < 128; addr7++) {
 80036dc:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 80036e0:	3301      	adds	r3, #1
 80036e2:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
 80036e6:	f997 3061 	ldrsb.w	r3, [r7, #97]	@ 0x61
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	dada      	bge.n	80036a4 <main+0xdc0>
					  // --------------------------------------------------------------------------

					  // ----- Erase and use the original code after testing the dummy data. -----
					  // Ultra_ReadDistance() dummy data declaration
//					  ultra = Ultra_ReadDistance_Dummy(); // end of Ultra_ReadDistance() dummy data declaration.
					  ultra = 123.4f;
 80036ee:	4b92      	ldr	r3, [pc, #584]	@ (8003938 <main+0x1054>)
 80036f0:	4a92      	ldr	r2, [pc, #584]	@ (800393c <main+0x1058>)
 80036f2:	601a      	str	r2, [r3, #0]
					  // ---------------------------------------------------------------------------

					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80036f4:	4b90      	ldr	r3, [pc, #576]	@ (8003938 <main+0x1054>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7fc fe95 	bl	8000428 <__aeabi_f2d>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	e9cd 2300 	strd	r2, r3, [sp]
 8003706:	4a8e      	ldr	r2, [pc, #568]	@ (8003940 <main+0x105c>)
 8003708:	2164      	movs	r1, #100	@ 0x64
 800370a:	4889      	ldr	r0, [pc, #548]	@ (8003930 <main+0x104c>)
 800370c:	f006 ff2a 	bl	800a564 <sniprintf>
							   "Ultra=%.2f cm", ultra);   //  cm  cm,  mm 
					  LOG("[ANS]", data_TransmitHeader);
 8003710:	4987      	ldr	r1, [pc, #540]	@ (8003930 <main+0x104c>)
 8003712:	488c      	ldr	r0, [pc, #560]	@ (8003944 <main+0x1060>)
 8003714:	f7ff f8b2 	bl	800287c <LOG>
					  // --------------------------------------------------------------------------

					  // ----- Erase and use the original code after testing the dummy data -----
					  // Declaration distance_Tof dummy data declaration
//					  distance_Tof = VL53L0X_ReadDistance_Dummy(&distanceStr, offset_DistanceTof); // end of distance_Tof dummy data declaration
					  distance_Tof = 123.4;
 8003718:	4b8b      	ldr	r3, [pc, #556]	@ (8003948 <main+0x1064>)
 800371a:	4a88      	ldr	r2, [pc, #544]	@ (800393c <main+0x1058>)
 800371c:	601a      	str	r2, [r3, #0]
					  // --------------------------------------------------------------------------

					  // ----- Erase and use the original code after testing the dummy data -----
//					  loadcell_1_testmeasure = HX711_Get_Value_Dummy(&scale1, 30, 2000);
//					  loadcell_2_testmeasure = HX711_Get_Value_Dummy(&scale2, 30, 2000);
					  loadcell_1_testmeasure = 12.34f;
 800371e:	4b8b      	ldr	r3, [pc, #556]	@ (800394c <main+0x1068>)
 8003720:	4a8b      	ldr	r2, [pc, #556]	@ (8003950 <main+0x106c>)
 8003722:	601a      	str	r2, [r3, #0]
					  loadcell_2_testmeasure = 12.45f;
 8003724:	4b8b      	ldr	r3, [pc, #556]	@ (8003954 <main+0x1070>)
 8003726:	4a8c      	ldr	r2, [pc, #560]	@ (8003958 <main+0x1074>)
 8003728:	601a      	str	r2, [r3, #0]
					  // ------------------------------------------------------------------------

					  loadcell_1 = loadcell_1_testmeasure-loadcell_1_open;
 800372a:	4b88      	ldr	r3, [pc, #544]	@ (800394c <main+0x1068>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a8b      	ldr	r2, [pc, #556]	@ (800395c <main+0x1078>)
 8003730:	6812      	ldr	r2, [r2, #0]
 8003732:	4611      	mov	r1, r2
 8003734:	4618      	mov	r0, r3
 8003736:	f7fd f9fb 	bl	8000b30 <__aeabi_fsub>
 800373a:	4603      	mov	r3, r0
 800373c:	461a      	mov	r2, r3
 800373e:	4b88      	ldr	r3, [pc, #544]	@ (8003960 <main+0x107c>)
 8003740:	601a      	str	r2, [r3, #0]
					  loadcell_2 = loadcell_2_testmeasure-loadcell_2_open;
 8003742:	4b84      	ldr	r3, [pc, #528]	@ (8003954 <main+0x1070>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a87      	ldr	r2, [pc, #540]	@ (8003964 <main+0x1080>)
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	4611      	mov	r1, r2
 800374c:	4618      	mov	r0, r3
 800374e:	f7fd f9ef 	bl	8000b30 <__aeabi_fsub>
 8003752:	4603      	mov	r3, r0
 8003754:	461a      	mov	r2, r3
 8003756:	4b84      	ldr	r3, [pc, #528]	@ (8003968 <main+0x1084>)
 8003758:	601a      	str	r2, [r3, #0]

					  // remove the noise around 0.
					  if (fabsf(loadcell_1) < 5.0f) loadcell_1 = 0.0f;
 800375a:	4b81      	ldr	r3, [pc, #516]	@ (8003960 <main+0x107c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003762:	4982      	ldr	r1, [pc, #520]	@ (800396c <main+0x1088>)
 8003764:	4618      	mov	r0, r3
 8003766:	f7fd fc8b 	bl	8001080 <__aeabi_fcmplt>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d003      	beq.n	8003778 <main+0xe94>
 8003770:	4b7b      	ldr	r3, [pc, #492]	@ (8003960 <main+0x107c>)
 8003772:	f04f 0200 	mov.w	r2, #0
 8003776:	601a      	str	r2, [r3, #0]
					  if (fabsf(loadcell_2) < 5.0f) loadcell_2 = 0.0f;
 8003778:	4b7b      	ldr	r3, [pc, #492]	@ (8003968 <main+0x1084>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003780:	497a      	ldr	r1, [pc, #488]	@ (800396c <main+0x1088>)
 8003782:	4618      	mov	r0, r3
 8003784:	f7fd fc7c 	bl	8001080 <__aeabi_fcmplt>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d003      	beq.n	8003796 <main+0xeb2>
 800378e:	4b76      	ldr	r3, [pc, #472]	@ (8003968 <main+0x1084>)
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	601a      	str	r2, [r3, #0]

					  loadcell_sum = loadcell_1+loadcell_2;
 8003796:	4b72      	ldr	r3, [pc, #456]	@ (8003960 <main+0x107c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a73      	ldr	r2, [pc, #460]	@ (8003968 <main+0x1084>)
 800379c:	6812      	ldr	r2, [r2, #0]
 800379e:	4611      	mov	r1, r2
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7fd f9c7 	bl	8000b34 <__addsf3>
 80037a6:	4603      	mov	r3, r0
 80037a8:	461a      	mov	r2, r3
 80037aa:	4b71      	ldr	r3, [pc, #452]	@ (8003970 <main+0x108c>)
 80037ac:	601a      	str	r2, [r3, #0]

					  // HX711      (LC1 + LC2)
					  lc_mass = HX711_InterpFromTable(loadcell_sum);   // g 
 80037ae:	4b70      	ldr	r3, [pc, #448]	@ (8003970 <main+0x108c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fd fcac 	bl	8001110 <HX711_InterpFromTable>
 80037b8:	4603      	mov	r3, r0
 80037ba:	4a6e      	ldr	r2, [pc, #440]	@ (8003974 <main+0x1090>)
 80037bc:	6013      	str	r3, [r2, #0]
//					  float ws_height = WATER_ReadHeightMM_Quick(220);    // mm
//					  water_weight   = WATER_ReadLastOn_Quick(220);      // g
					  // --------------------------------------------------------------------------

					  // ----- Erase and use the original code after dummy data testing is completed. -----
					  HAL_Delay(500);
 80037be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80037c2:	f001 f88f 	bl	80048e4 <HAL_Delay>
//					  ws_height = WATER_ReadHeightMM_Quick_Dummy(220);
//					  water_weight = WATER_ReadLastOn_Quick_Dummy(220);
					  ws_height = 56.78f;
 80037c6:	4b6c      	ldr	r3, [pc, #432]	@ (8003978 <main+0x1094>)
 80037c8:	4a6c      	ldr	r2, [pc, #432]	@ (800397c <main+0x1098>)
 80037ca:	601a      	str	r2, [r3, #0]
					  water_weight = 78.91f;
 80037cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003980 <main+0x109c>)
 80037ce:	4a6d      	ldr	r2, [pc, #436]	@ (8003984 <main+0x10a0>)
 80037d0:	601a      	str	r2, [r3, #0]
					  // ----------------------------------------------------------------------------------

					  //   -   =   
					  oil_weight = lc_mass - water_weight;
 80037d2:	4b68      	ldr	r3, [pc, #416]	@ (8003974 <main+0x1090>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a6a      	ldr	r2, [pc, #424]	@ (8003980 <main+0x109c>)
 80037d8:	6812      	ldr	r2, [r2, #0]
 80037da:	4611      	mov	r1, r2
 80037dc:	4618      	mov	r0, r3
 80037de:	f7fd f9a7 	bl	8000b30 <__aeabi_fsub>
 80037e2:	4603      	mov	r3, r0
 80037e4:	461a      	mov	r2, r3
 80037e6:	4b68      	ldr	r3, [pc, #416]	@ (8003988 <main+0x10a4>)
 80037e8:	601a      	str	r2, [r3, #0]
					  if (oil_weight < 0.0f) {
 80037ea:	4b67      	ldr	r3, [pc, #412]	@ (8003988 <main+0x10a4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f04f 0100 	mov.w	r1, #0
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fd fc44 	bl	8001080 <__aeabi_fcmplt>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <main+0xf22>
						  oil_weight = 0.0f;   //  0   
 80037fe:	4b62      	ldr	r3, [pc, #392]	@ (8003988 <main+0x10a4>)
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
					  }

					  //Turn off the sensor
					  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 8003806:	2201      	movs	r2, #1
 8003808:	2102      	movs	r1, #2
 800380a:	4860      	ldr	r0, [pc, #384]	@ (800398c <main+0x10a8>)
 800380c:	f002 f9af 	bl	8005b6e <HAL_GPIO_WritePin>

					  // 2) UART  

					  // (1) HX711  
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003810:	4b4d      	ldr	r3, [pc, #308]	@ (8003948 <main+0x1064>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4618      	mov	r0, r3
 8003816:	f7fc fe07 	bl	8000428 <__aeabi_f2d>
 800381a:	4604      	mov	r4, r0
 800381c:	460d      	mov	r5, r1
 800381e:	4b50      	ldr	r3, [pc, #320]	@ (8003960 <main+0x107c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f7fc fe00 	bl	8000428 <__aeabi_f2d>
 8003828:	4680      	mov	r8, r0
 800382a:	4689      	mov	r9, r1
 800382c:	4b4e      	ldr	r3, [pc, #312]	@ (8003968 <main+0x1084>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4618      	mov	r0, r3
 8003832:	f7fc fdf9 	bl	8000428 <__aeabi_f2d>
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800383e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003842:	e9cd 4500 	strd	r4, r5, [sp]
 8003846:	4a52      	ldr	r2, [pc, #328]	@ (8003990 <main+0x10ac>)
 8003848:	2164      	movs	r1, #100	@ 0x64
 800384a:	4839      	ldr	r0, [pc, #228]	@ (8003930 <main+0x104c>)
 800384c:	f006 fe8a 	bl	800a564 <sniprintf>
							   "Distance=%.2f mm, LC1_raw=%.2f, LC2_raw=%.2f;",
							   distance_Tof, loadcell_1, loadcell_2);
					  LOG("[ANS]", data_TransmitHeader);
 8003850:	4937      	ldr	r1, [pc, #220]	@ (8003930 <main+0x104c>)
 8003852:	483c      	ldr	r0, [pc, #240]	@ (8003944 <main+0x1060>)
 8003854:	f7ff f812 	bl	800287c <LOG>
					  // (1) HX711  
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003858:	4b3c      	ldr	r3, [pc, #240]	@ (800394c <main+0x1068>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4618      	mov	r0, r3
 800385e:	f7fc fde3 	bl	8000428 <__aeabi_f2d>
 8003862:	4604      	mov	r4, r0
 8003864:	460d      	mov	r5, r1
 8003866:	4b3b      	ldr	r3, [pc, #236]	@ (8003954 <main+0x1070>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4618      	mov	r0, r3
 800386c:	f7fc fddc 	bl	8000428 <__aeabi_f2d>
 8003870:	4680      	mov	r8, r0
 8003872:	4689      	mov	r9, r1
 8003874:	4b39      	ldr	r3, [pc, #228]	@ (800395c <main+0x1078>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f7fc fdd5 	bl	8000428 <__aeabi_f2d>
 800387e:	4682      	mov	sl, r0
 8003880:	468b      	mov	fp, r1
 8003882:	4b38      	ldr	r3, [pc, #224]	@ (8003964 <main+0x1080>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f7fc fdce 	bl	8000428 <__aeabi_f2d>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003894:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003898:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800389c:	e9cd 4500 	strd	r4, r5, [sp]
 80038a0:	4a3c      	ldr	r2, [pc, #240]	@ (8003994 <main+0x10b0>)
 80038a2:	2164      	movs	r1, #100	@ 0x64
 80038a4:	4822      	ldr	r0, [pc, #136]	@ (8003930 <main+0x104c>)
 80038a6:	f006 fe5d 	bl	800a564 <sniprintf>
							   "lc1_test=%.2f g, lc2_test=%.2f g, lc1_open=%.2f g, lc2_open=%.2f g;",
							   loadcell_1_testmeasure, loadcell_2_testmeasure,
							   loadcell_1_open,  loadcell_2_open);
					  LOG("[ANS]", data_TransmitHeader);
 80038aa:	4921      	ldr	r1, [pc, #132]	@ (8003930 <main+0x104c>)
 80038ac:	4825      	ldr	r0, [pc, #148]	@ (8003944 <main+0x1060>)
 80038ae:	f7fe ffe5 	bl	800287c <LOG>
					  // (2)      vs WATERSENSOR  
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80038b2:	4b30      	ldr	r3, [pc, #192]	@ (8003974 <main+0x1090>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fc fdb6 	bl	8000428 <__aeabi_f2d>
 80038bc:	4604      	mov	r4, r0
 80038be:	460d      	mov	r5, r1
 80038c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003980 <main+0x109c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fc fdaf 	bl	8000428 <__aeabi_f2d>
 80038ca:	4680      	mov	r8, r0
 80038cc:	4689      	mov	r9, r1
 80038ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003988 <main+0x10a4>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7fc fda8 	bl	8000428 <__aeabi_f2d>
 80038d8:	4602      	mov	r2, r0
 80038da:	460b      	mov	r3, r1
 80038dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80038e0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80038e4:	e9cd 4500 	strd	r4, r5, [sp]
 80038e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003998 <main+0x10b4>)
 80038ea:	2164      	movs	r1, #100	@ 0x64
 80038ec:	4810      	ldr	r0, [pc, #64]	@ (8003930 <main+0x104c>)
 80038ee:	f006 fe39 	bl	800a564 <sniprintf>
							   "LC_mass=%.1f g, WS_mass=%.1f g, Oil_mass=%.1f g;",
							   lc_mass, water_weight, oil_weight);
					  LOG("[ANS]", data_TransmitHeader);
 80038f2:	490f      	ldr	r1, [pc, #60]	@ (8003930 <main+0x104c>)
 80038f4:	4813      	ldr	r0, [pc, #76]	@ (8003944 <main+0x1060>)
 80038f6:	f7fe ffc1 	bl	800287c <LOG>

					  // (3) WATERSENSOR  
					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80038fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003978 <main+0x1094>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fc fd92 	bl	8000428 <__aeabi_f2d>
 8003904:	4602      	mov	r2, r0
 8003906:	460b      	mov	r3, r1
 8003908:	e9cd 2300 	strd	r2, r3, [sp]
 800390c:	4a23      	ldr	r2, [pc, #140]	@ (800399c <main+0x10b8>)
 800390e:	2164      	movs	r1, #100	@ 0x64
 8003910:	4807      	ldr	r0, [pc, #28]	@ (8003930 <main+0x104c>)
 8003912:	f006 fe27 	bl	800a564 <sniprintf>
							   "WS_height=%.1f mm", ws_height);
					  LOG("[DEBUG]", data_TransmitHeader);
 8003916:	4906      	ldr	r1, [pc, #24]	@ (8003930 <main+0x104c>)
 8003918:	4806      	ldr	r0, [pc, #24]	@ (8003934 <main+0x1050>)
 800391a:	f7fe ffaf 	bl	800287c <LOG>

					  FUNCTION = SPACE;
 800391e:	4b20      	ldr	r3, [pc, #128]	@ (80039a0 <main+0x10bc>)
 8003920:	2211      	movs	r2, #17
 8003922:	701a      	strb	r2, [r3, #0]
					  break;
 8003924:	e0a3      	b.n	8003a6e <main+0x118a>
 8003926:	bf00      	nop
 8003928:	20000c28 	.word	0x20000c28
 800392c:	0800ccd8 	.word	0x0800ccd8
 8003930:	20000b58 	.word	0x20000b58
 8003934:	0800c9c0 	.word	0x0800c9c0
 8003938:	20000048 	.word	0x20000048
 800393c:	42f6cccd 	.word	0x42f6cccd
 8003940:	0800ccec 	.word	0x0800ccec
 8003944:	0800c8c4 	.word	0x0800c8c4
 8003948:	20000004 	.word	0x20000004
 800394c:	20000020 	.word	0x20000020
 8003950:	414570a4 	.word	0x414570a4
 8003954:	20000028 	.word	0x20000028
 8003958:	41473333 	.word	0x41473333
 800395c:	20000034 	.word	0x20000034
 8003960:	2000001c 	.word	0x2000001c
 8003964:	20000040 	.word	0x20000040
 8003968:	20000024 	.word	0x20000024
 800396c:	40a00000 	.word	0x40a00000
 8003970:	2000002c 	.word	0x2000002c
 8003974:	20000018 	.word	0x20000018
 8003978:	2000000c 	.word	0x2000000c
 800397c:	42631eb8 	.word	0x42631eb8
 8003980:	20000008 	.word	0x20000008
 8003984:	429dd1ec 	.word	0x429dd1ec
 8003988:	20000010 	.word	0x20000010
 800398c:	40010c00 	.word	0x40010c00
 8003990:	0800cb98 	.word	0x0800cb98
 8003994:	0800ccfc 	.word	0x0800ccfc
 8003998:	0800cc10 	.word	0x0800cc10
 800399c:	0800cd40 	.word	0x0800cd40
 80039a0:	20000bc4 	.word	0x20000bc4
				  case TEST_SDCLOSE:
					  //Control motor
					  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_RESET);
 80039a4:	2200      	movs	r2, #0
 80039a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80039aa:	4836      	ldr	r0, [pc, #216]	@ (8003a84 <main+0x11a0>)
 80039ac:	f002 f8df 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_SET);
 80039b0:	2201      	movs	r2, #1
 80039b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039b6:	4833      	ldr	r0, [pc, #204]	@ (8003a84 <main+0x11a0>)
 80039b8:	f002 f8d9 	bl	8005b6e <HAL_GPIO_WritePin>
					  //Transmit to header
					  LOG("[ANS]", "OK");
 80039bc:	4932      	ldr	r1, [pc, #200]	@ (8003a88 <main+0x11a4>)
 80039be:	4833      	ldr	r0, [pc, #204]	@ (8003a8c <main+0x11a8>)
 80039c0:	f7fe ff5c 	bl	800287c <LOG>
					  FUNCTION = SPACE;
 80039c4:	4b32      	ldr	r3, [pc, #200]	@ (8003a90 <main+0x11ac>)
 80039c6:	2211      	movs	r2, #17
 80039c8:	701a      	strb	r2, [r3, #0]
					  break;
 80039ca:	e050      	b.n	8003a6e <main+0x118a>
				  case TEST_SDOPEN:
					  //Control motor
					  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_SET);
 80039cc:	2201      	movs	r2, #1
 80039ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80039d2:	482c      	ldr	r0, [pc, #176]	@ (8003a84 <main+0x11a0>)
 80039d4:	f002 f8cb 	bl	8005b6e <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 80039d8:	2200      	movs	r2, #0
 80039da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039de:	4829      	ldr	r0, [pc, #164]	@ (8003a84 <main+0x11a0>)
 80039e0:	f002 f8c5 	bl	8005b6e <HAL_GPIO_WritePin>
					  //Transmit to header
					  LOG("[ANS]", "OK");
 80039e4:	4928      	ldr	r1, [pc, #160]	@ (8003a88 <main+0x11a4>)
 80039e6:	4829      	ldr	r0, [pc, #164]	@ (8003a8c <main+0x11a8>)
 80039e8:	f7fe ff48 	bl	800287c <LOG>
					  FUNCTION = SPACE;
 80039ec:	4b28      	ldr	r3, [pc, #160]	@ (8003a90 <main+0x11ac>)
 80039ee:	2211      	movs	r2, #17
 80039f0:	701a      	strb	r2, [r3, #0]
					  break;
 80039f2:	e03c      	b.n	8003a6e <main+0x118a>
				  case SETTING:
					  ultra = Ultra_ReadDistance();
 80039f4:	f7fd fd68 	bl	80014c8 <Ultra_ReadDistance>
 80039f8:	4603      	mov	r3, r0
 80039fa:	4a26      	ldr	r2, [pc, #152]	@ (8003a94 <main+0x11b0>)
 80039fc:	6013      	str	r3, [r2, #0]
					  value_VolContainer = (525-ultra)/525*80;
 80039fe:	4b25      	ldr	r3, [pc, #148]	@ (8003a94 <main+0x11b0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4619      	mov	r1, r3
 8003a04:	4824      	ldr	r0, [pc, #144]	@ (8003a98 <main+0x11b4>)
 8003a06:	f7fd f893 	bl	8000b30 <__aeabi_fsub>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	4922      	ldr	r1, [pc, #136]	@ (8003a98 <main+0x11b4>)
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7fd fa4c 	bl	8000eac <__aeabi_fdiv>
 8003a14:	4603      	mov	r3, r0
 8003a16:	4921      	ldr	r1, [pc, #132]	@ (8003a9c <main+0x11b8>)
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7fd f993 	bl	8000d44 <__aeabi_fmul>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	461a      	mov	r2, r3
 8003a22:	4b1f      	ldr	r3, [pc, #124]	@ (8003aa0 <main+0x11bc>)
 8003a24:	601a      	str	r2, [r3, #0]

					    if (value_VolContainer < 0.0f) {
 8003a26:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa0 <main+0x11bc>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f04f 0100 	mov.w	r1, #0
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fd fb26 	bl	8001080 <__aeabi_fcmplt>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <main+0x115e>
					        value_VolContainer = 0.0f;
 8003a3a:	4b19      	ldr	r3, [pc, #100]	@ (8003aa0 <main+0x11bc>)
 8003a3c:	f04f 0200 	mov.w	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]
					    }

					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003a42:	4b17      	ldr	r3, [pc, #92]	@ (8003aa0 <main+0x11bc>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fc fcee 	bl	8000428 <__aeabi_f2d>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	e9cd 2300 	strd	r2, r3, [sp]
 8003a54:	4a13      	ldr	r2, [pc, #76]	@ (8003aa4 <main+0x11c0>)
 8003a56:	2164      	movs	r1, #100	@ 0x64
 8003a58:	4813      	ldr	r0, [pc, #76]	@ (8003aa8 <main+0x11c4>)
 8003a5a:	f006 fd83 	bl	800a564 <sniprintf>
							   "Container=%.2f L", value_VolContainer);   //  cm  cm,  mm 
					  LOG("[ANS]", data_TransmitHeader);
 8003a5e:	4912      	ldr	r1, [pc, #72]	@ (8003aa8 <main+0x11c4>)
 8003a60:	480a      	ldr	r0, [pc, #40]	@ (8003a8c <main+0x11a8>)
 8003a62:	f7fe ff0b 	bl	800287c <LOG>
					  FUNCTION = SPACE;
 8003a66:	4b0a      	ldr	r3, [pc, #40]	@ (8003a90 <main+0x11ac>)
 8003a68:	2211      	movs	r2, #17
 8003a6a:	701a      	strb	r2, [r3, #0]
					  break;
 8003a6c:	bf00      	nop
				  case SPACE:
					  break;
			  }
			  LOG_DataValid = false;
 8003a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003aac <main+0x11c8>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
			  memset(LOG_buffer,'\0',UART_RX_BUFFER_SIZE);		//reset receive buffer
 8003a74:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003a78:	2100      	movs	r1, #0
 8003a7a:	480d      	ldr	r0, [pc, #52]	@ (8003ab0 <main+0x11cc>)
 8003a7c:	f006 fdeb 	bl	800a656 <memset>
		 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003a80:	f7fe bf8e 	b.w	80029a0 <main+0xbc>
 8003a84:	40010c00 	.word	0x40010c00
 8003a88:	0800c9d0 	.word	0x0800c9d0
 8003a8c:	0800c8c4 	.word	0x0800c8c4
 8003a90:	20000bc4 	.word	0x20000bc4
 8003a94:	20000048 	.word	0x20000048
 8003a98:	44034000 	.word	0x44034000
 8003a9c:	42a00000 	.word	0x42a00000
 8003aa0:	20000bbc 	.word	0x20000bbc
 8003aa4:	0800cd54 	.word	0x0800cd54
 8003aa8:	20000b58 	.word	0x20000b58
 8003aac:	20000aa8 	.word	0x20000aa8
 8003ab0:	200006c0 	.word	0x200006c0

08003ab4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b094      	sub	sp, #80	@ 0x50
 8003ab8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003aba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003abe:	2228      	movs	r2, #40	@ 0x28
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f006 fdc7 	bl	800a656 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ac8:	f107 0314 	add.w	r3, r7, #20
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	605a      	str	r2, [r3, #4]
 8003ad2:	609a      	str	r2, [r3, #8]
 8003ad4:	60da      	str	r2, [r3, #12]
 8003ad6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ad8:	1d3b      	adds	r3, r7, #4
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	605a      	str	r2, [r3, #4]
 8003ae0:	609a      	str	r2, [r3, #8]
 8003ae2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8003ae4:	2305      	movs	r3, #5
 8003ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003ae8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003aee:	2300      	movs	r3, #0
 8003af0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003af2:	2301      	movs	r3, #1
 8003af4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003af6:	2301      	movs	r3, #1
 8003af8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003afa:	2302      	movs	r3, #2
 8003afc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003afe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003b04:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8003b08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f003 fa80 	bl	8007014 <HAL_RCC_OscConfig>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8003b1a:	f000 fb23 	bl	8004164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b1e:	230f      	movs	r3, #15
 8003b20:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b22:	2302      	movs	r3, #2
 8003b24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b26:	2300      	movs	r3, #0
 8003b28:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003b2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b2e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b30:	2300      	movs	r3, #0
 8003b32:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003b34:	f107 0314 	add.w	r3, r7, #20
 8003b38:	2102      	movs	r1, #2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f003 fcec 	bl	8007518 <HAL_RCC_ClockConfig>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003b46:	f000 fb0d 	bl	8004164 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003b4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b52:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003b54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b58:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b5a:	1d3b      	adds	r3, r7, #4
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f003 fe69 	bl	8007834 <HAL_RCCEx_PeriphCLKConfig>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8003b68:	f000 fafc 	bl	8004164 <Error_Handler>
  }
}
 8003b6c:	bf00      	nop
 8003b6e:	3750      	adds	r7, #80	@ 0x50
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003b7a:	1d3b      	adds	r3, r7, #4
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	605a      	str	r2, [r3, #4]
 8003b82:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003b84:	4b18      	ldr	r3, [pc, #96]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003b86:	4a19      	ldr	r2, [pc, #100]	@ (8003bec <MX_ADC1_Init+0x78>)
 8003b88:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003b8a:	4b17      	ldr	r3, [pc, #92]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003b90:	4b15      	ldr	r3, [pc, #84]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b96:	4b14      	ldr	r3, [pc, #80]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b9c:	4b12      	ldr	r3, [pc, #72]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003b9e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8003ba2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ba4:	4b10      	ldr	r3, [pc, #64]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003baa:	4b0f      	ldr	r3, [pc, #60]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003bb0:	480d      	ldr	r0, [pc, #52]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003bb2:	f000 fed7 	bl	8004964 <HAL_ADC_Init>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8003bbc:	f000 fad2 	bl	8004164 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003bcc:	1d3b      	adds	r3, r7, #4
 8003bce:	4619      	mov	r1, r3
 8003bd0:	4805      	ldr	r0, [pc, #20]	@ (8003be8 <MX_ADC1_Init+0x74>)
 8003bd2:	f001 fa21 	bl	8005018 <HAL_ADC_ConfigChannel>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8003bdc:	f000 fac2 	bl	8004164 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003be0:	bf00      	nop
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	20000bc8 	.word	0x20000bc8
 8003bec:	40012400 	.word	0x40012400

08003bf0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003bf6:	1d3b      	adds	r3, r7, #4
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	605a      	str	r2, [r3, #4]
 8003bfe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8003c00:	4b18      	ldr	r3, [pc, #96]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c02:	4a19      	ldr	r2, [pc, #100]	@ (8003c68 <MX_ADC2_Init+0x78>)
 8003c04:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003c06:	4b17      	ldr	r3, [pc, #92]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003c0c:	4b15      	ldr	r3, [pc, #84]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003c12:	4b14      	ldr	r3, [pc, #80]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c18:	4b12      	ldr	r3, [pc, #72]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c1a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8003c1e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c20:	4b10      	ldr	r3, [pc, #64]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8003c26:	4b0f      	ldr	r3, [pc, #60]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c28:	2201      	movs	r2, #1
 8003c2a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003c2c:	480d      	ldr	r0, [pc, #52]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c2e:	f000 fe99 	bl	8004964 <HAL_ADC_Init>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8003c38:	f000 fa94 	bl	8004164 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003c40:	2301      	movs	r3, #1
 8003c42:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003c48:	1d3b      	adds	r3, r7, #4
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	4805      	ldr	r0, [pc, #20]	@ (8003c64 <MX_ADC2_Init+0x74>)
 8003c4e:	f001 f9e3 	bl	8005018 <HAL_ADC_ConfigChannel>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8003c58:	f000 fa84 	bl	8004164 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003c5c:	bf00      	nop
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20000bf8 	.word	0x20000bf8
 8003c68:	40012800 	.word	0x40012800

08003c6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c70:	4b12      	ldr	r3, [pc, #72]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c72:	4a13      	ldr	r2, [pc, #76]	@ (8003cc0 <MX_I2C1_Init+0x54>)
 8003c74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003c76:	4b11      	ldr	r3, [pc, #68]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c78:	4a12      	ldr	r2, [pc, #72]	@ (8003cc4 <MX_I2C1_Init+0x58>)
 8003c7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003c82:	4b0e      	ldr	r3, [pc, #56]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c88:	4b0c      	ldr	r3, [pc, #48]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c8a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003c8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c90:	4b0a      	ldr	r3, [pc, #40]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003c96:	4b09      	ldr	r3, [pc, #36]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c9c:	4b07      	ldr	r3, [pc, #28]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ca2:	4b06      	ldr	r3, [pc, #24]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ca8:	4804      	ldr	r0, [pc, #16]	@ (8003cbc <MX_I2C1_Init+0x50>)
 8003caa:	f001 ffa9 	bl	8005c00 <HAL_I2C_Init>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003cb4:	f000 fa56 	bl	8004164 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003cb8:	bf00      	nop
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	20000c28 	.word	0x20000c28
 8003cc0:	40005400 	.word	0x40005400
 8003cc4:	00061a80 	.word	0x00061a80

08003cc8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003cce:	f107 030c 	add.w	r3, r7, #12
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	460a      	mov	r2, r1
 8003cd6:	801a      	strh	r2, [r3, #0]
 8003cd8:	460a      	mov	r2, r1
 8003cda:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8003cdc:	2300      	movs	r3, #0
 8003cde:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8003ce0:	463b      	mov	r3, r7
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003ce8:	4b27      	ldr	r3, [pc, #156]	@ (8003d88 <MX_RTC_Init+0xc0>)
 8003cea:	4a28      	ldr	r2, [pc, #160]	@ (8003d8c <MX_RTC_Init+0xc4>)
 8003cec:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003cee:	4b26      	ldr	r3, [pc, #152]	@ (8003d88 <MX_RTC_Init+0xc0>)
 8003cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf4:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8003cf6:	4b24      	ldr	r3, [pc, #144]	@ (8003d88 <MX_RTC_Init+0xc0>)
 8003cf8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cfc:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003cfe:	4822      	ldr	r0, [pc, #136]	@ (8003d88 <MX_RTC_Init+0xc0>)
 8003d00:	f003 ff04 	bl	8007b0c <HAL_RTC_Init>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8003d0a:	f000 fa2b 	bl	8004164 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0;
 8003d12:	2300      	movs	r3, #0
 8003d14:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0;
 8003d16:	2300      	movs	r3, #0
 8003d18:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003d1a:	f107 030c 	add.w	r3, r7, #12
 8003d1e:	2200      	movs	r2, #0
 8003d20:	4619      	mov	r1, r3
 8003d22:	4819      	ldr	r0, [pc, #100]	@ (8003d88 <MX_RTC_Init+0xc0>)
 8003d24:	f003 ff7e 	bl	8007c24 <HAL_RTC_SetTime>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 8003d2e:	f000 fa19 	bl	8004164 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003d32:	2301      	movs	r3, #1
 8003d34:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003d36:	2301      	movs	r3, #1
 8003d38:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 1;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 8003d42:	f107 0308 	add.w	r3, r7, #8
 8003d46:	2200      	movs	r2, #0
 8003d48:	4619      	mov	r1, r3
 8003d4a:	480f      	ldr	r0, [pc, #60]	@ (8003d88 <MX_RTC_Init+0xc0>)
 8003d4c:	f004 f8da 	bl	8007f04 <HAL_RTC_SetDate>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8003d56:	f000 fa05 	bl	8004164 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 12;
 8003d5a:	230c      	movs	r3, #12
 8003d5c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8003d62:	2300      	movs	r3, #0
 8003d64:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8003d66:	2300      	movs	r3, #0
 8003d68:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003d6a:	463b      	mov	r3, r7
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	4619      	mov	r1, r3
 8003d70:	4805      	ldr	r0, [pc, #20]	@ (8003d88 <MX_RTC_Init+0xc0>)
 8003d72:	f004 f97d 	bl	8008070 <HAL_RTC_SetAlarm_IT>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8003d7c:	f000 f9f2 	bl	8004164 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003d80:	bf00      	nop
 8003d82:	3710      	adds	r7, #16
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	20000c7c 	.word	0x20000c7c
 8003d8c:	40002800 	.word	0x40002800

08003d90 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d96:	f107 0308 	add.w	r3, r7, #8
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	605a      	str	r2, [r3, #4]
 8003da0:	609a      	str	r2, [r3, #8]
 8003da2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003da4:	463b      	mov	r3, r7
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003dac:	4b1e      	ldr	r3, [pc, #120]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003dae:	4a1f      	ldr	r2, [pc, #124]	@ (8003e2c <MX_TIM1_Init+0x9c>)
 8003db0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8003db2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003db4:	2247      	movs	r2, #71	@ 0x47
 8003db6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003db8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 8003dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003dc0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003dc4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003dc6:	4b18      	ldr	r3, [pc, #96]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003dcc:	4b16      	ldr	r3, [pc, #88]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dd2:	4b15      	ldr	r3, [pc, #84]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003dd8:	4813      	ldr	r0, [pc, #76]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003dda:	f004 fd16 	bl	800880a <HAL_TIM_Base_Init>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003de4:	f000 f9be 	bl	8004164 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003de8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003dee:	f107 0308 	add.w	r3, r7, #8
 8003df2:	4619      	mov	r1, r3
 8003df4:	480c      	ldr	r0, [pc, #48]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003df6:	f004 fda1 	bl	800893c <HAL_TIM_ConfigClockSource>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d001      	beq.n	8003e04 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003e00:	f000 f9b0 	bl	8004164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e04:	2300      	movs	r3, #0
 8003e06:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003e0c:	463b      	mov	r3, r7
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4805      	ldr	r0, [pc, #20]	@ (8003e28 <MX_TIM1_Init+0x98>)
 8003e12:	f004 ff5f 	bl	8008cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d001      	beq.n	8003e20 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003e1c:	f000 f9a2 	bl	8004164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003e20:	bf00      	nop
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	20000c90 	.word	0x20000c90
 8003e2c:	40012c00 	.word	0x40012c00

08003e30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003e34:	4b11      	ldr	r3, [pc, #68]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e36:	4a12      	ldr	r2, [pc, #72]	@ (8003e80 <MX_USART1_UART_Init+0x50>)
 8003e38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003e3a:	4b10      	ldr	r3, [pc, #64]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003e42:	4b0e      	ldr	r3, [pc, #56]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003e48:	4b0c      	ldr	r3, [pc, #48]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003e54:	4b09      	ldr	r3, [pc, #36]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e56:	220c      	movs	r2, #12
 8003e58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e5a:	4b08      	ldr	r3, [pc, #32]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e60:	4b06      	ldr	r3, [pc, #24]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003e66:	4805      	ldr	r0, [pc, #20]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e68:	f004 ff92 	bl	8008d90 <HAL_UART_Init>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003e72:	f000 f977 	bl	8004164 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000cd8 	.word	0x20000cd8
 8003e80:	40013800 	.word	0x40013800

08003e84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003e88:	4b11      	ldr	r3, [pc, #68]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003e8a:	4a12      	ldr	r2, [pc, #72]	@ (8003ed4 <MX_USART2_UART_Init+0x50>)
 8003e8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003e8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003e90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ea8:	4b09      	ldr	r3, [pc, #36]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003eaa:	220c      	movs	r2, #12
 8003eac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003eae:	4b08      	ldr	r3, [pc, #32]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003eb4:	4b06      	ldr	r3, [pc, #24]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003eba:	4805      	ldr	r0, [pc, #20]	@ (8003ed0 <MX_USART2_UART_Init+0x4c>)
 8003ebc:	f004 ff68 	bl	8008d90 <HAL_UART_Init>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d001      	beq.n	8003eca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003ec6:	f000 f94d 	bl	8004164 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003eca:	bf00      	nop
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	20000d20 	.word	0x20000d20
 8003ed4:	40004400 	.word	0x40004400

08003ed8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b088      	sub	sp, #32
 8003edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ede:	f107 0310 	add.w	r3, r7, #16
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	605a      	str	r2, [r3, #4]
 8003ee8:	609a      	str	r2, [r3, #8]
 8003eea:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eec:	4b55      	ldr	r3, [pc, #340]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	4a54      	ldr	r2, [pc, #336]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003ef2:	f043 0310 	orr.w	r3, r3, #16
 8003ef6:	6193      	str	r3, [r2, #24]
 8003ef8:	4b52      	ldr	r3, [pc, #328]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	f003 0310 	and.w	r3, r3, #16
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f04:	4b4f      	ldr	r3, [pc, #316]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	4a4e      	ldr	r2, [pc, #312]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f0a:	f043 0320 	orr.w	r3, r3, #32
 8003f0e:	6193      	str	r3, [r2, #24]
 8003f10:	4b4c      	ldr	r3, [pc, #304]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	f003 0320 	and.w	r3, r3, #32
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f1c:	4b49      	ldr	r3, [pc, #292]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	4a48      	ldr	r2, [pc, #288]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f22:	f043 0304 	orr.w	r3, r3, #4
 8003f26:	6193      	str	r3, [r2, #24]
 8003f28:	4b46      	ldr	r3, [pc, #280]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	f003 0304 	and.w	r3, r3, #4
 8003f30:	607b      	str	r3, [r7, #4]
 8003f32:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f34:	4b43      	ldr	r3, [pc, #268]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	4a42      	ldr	r2, [pc, #264]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f3a:	f043 0308 	orr.w	r3, r3, #8
 8003f3e:	6193      	str	r3, [r2, #24]
 8003f40:	4b40      	ldr	r3, [pc, #256]	@ (8004044 <MX_GPIO_Init+0x16c>)
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	f003 0308 	and.w	r3, r3, #8
 8003f48:	603b      	str	r3, [r7, #0]
 8003f4a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LOCK_Pin|VALVE_Pin, GPIO_PIN_RESET);
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	21c0      	movs	r1, #192	@ 0xc0
 8003f50:	483d      	ldr	r0, [pc, #244]	@ (8004048 <MX_GPIO_Init+0x170>)
 8003f52:	f001 fe0c 	bl	8005b6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAEGUN_LOAD_GPIO_Port, DAEGUN_LOAD_Pin, GPIO_PIN_SET);
 8003f56:	2201      	movs	r2, #1
 8003f58:	2101      	movs	r1, #1
 8003f5a:	483c      	ldr	r0, [pc, #240]	@ (800404c <MX_GPIO_Init+0x174>)
 8003f5c:	f001 fe07 	bl	8005b6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEVICE_Pin|LED_Pin|Door_IN1_Pin|Door_IN2_Pin
 8003f60:	2200      	movs	r2, #0
 8003f62:	f24d 012a 	movw	r1, #53290	@ 0xd02a
 8003f66:	4839      	ldr	r0, [pc, #228]	@ (800404c <MX_GPIO_Init+0x174>)
 8003f68:	f001 fe01 	bl	8005b6e <HAL_GPIO_WritePin>
                          |U_Trig_Pin|LC_SCK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LOCK_Pin VALVE_Pin */
  GPIO_InitStruct.Pin = LOCK_Pin|VALVE_Pin;
 8003f6c:	23c0      	movs	r3, #192	@ 0xc0
 8003f6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f70:	2301      	movs	r3, #1
 8003f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f74:	2300      	movs	r3, #0
 8003f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f78:	2302      	movs	r3, #2
 8003f7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f7c:	f107 0310 	add.w	r3, r7, #16
 8003f80:	4619      	mov	r1, r3
 8003f82:	4831      	ldr	r0, [pc, #196]	@ (8004048 <MX_GPIO_Init+0x170>)
 8003f84:	f001 fb9c 	bl	80056c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAEGUN_LOAD_Pin */
  GPIO_InitStruct.Pin = DAEGUN_LOAD_Pin;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003f8c:	2311      	movs	r3, #17
 8003f8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f90:	2300      	movs	r3, #0
 8003f92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f94:	2302      	movs	r3, #2
 8003f96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAEGUN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8003f98:	f107 0310 	add.w	r3, r7, #16
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	482b      	ldr	r0, [pc, #172]	@ (800404c <MX_GPIO_Init+0x174>)
 8003fa0:	f001 fb8e 	bl	80056c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEVICE_Pin */
  GPIO_InitStruct.Pin = DEVICE_Pin;
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003fa8:	2311      	movs	r3, #17
 8003faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fac:	2301      	movs	r3, #1
 8003fae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DEVICE_GPIO_Port, &GPIO_InitStruct);
 8003fb4:	f107 0310 	add.w	r3, r7, #16
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4824      	ldr	r0, [pc, #144]	@ (800404c <MX_GPIO_Init+0x174>)
 8003fbc:	f001 fb80 	bl	80056c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin Door_IN1_Pin Door_IN2_Pin U_Trig_Pin
                           LC_SCK_Pin */
  GPIO_InitStruct.Pin = LED_Pin|Door_IN1_Pin|Door_IN2_Pin|U_Trig_Pin
 8003fc0:	f24d 0328 	movw	r3, #53288	@ 0xd028
 8003fc4:	613b      	str	r3, [r7, #16]
                          |LC_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fce:	2302      	movs	r3, #2
 8003fd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fd2:	f107 0310 	add.w	r3, r7, #16
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	481c      	ldr	r0, [pc, #112]	@ (800404c <MX_GPIO_Init+0x174>)
 8003fda:	f001 fb71 	bl	80056c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXTI_Wakeup_Pin */
  GPIO_InitStruct.Pin = EXTI_Wakeup_Pin;
 8003fde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fe2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8004050 <MX_GPIO_Init+0x178>)
 8003fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EXTI_Wakeup_GPIO_Port, &GPIO_InitStruct);
 8003fec:	f107 0310 	add.w	r3, r7, #16
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4815      	ldr	r0, [pc, #84]	@ (8004048 <MX_GPIO_Init+0x170>)
 8003ff4:	f001 fb64 	bl	80056c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : U_Echo_Pin */
  GPIO_InitStruct.Pin = U_Echo_Pin;
 8003ff8:	2310      	movs	r3, #16
 8003ffa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004000:	2302      	movs	r3, #2
 8004002:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(U_Echo_GPIO_Port, &GPIO_InitStruct);
 8004004:	f107 0310 	add.w	r3, r7, #16
 8004008:	4619      	mov	r1, r3
 800400a:	4810      	ldr	r0, [pc, #64]	@ (800404c <MX_GPIO_Init+0x174>)
 800400c:	f001 fb58 	bl	80056c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LC_Data1_Pin LC_Data2_Pin */
  GPIO_InitStruct.Pin = LC_Data1_Pin|LC_Data2_Pin;
 8004010:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004014:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004016:	2300      	movs	r3, #0
 8004018:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800401a:	2301      	movs	r3, #1
 800401c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800401e:	f107 0310 	add.w	r3, r7, #16
 8004022:	4619      	mov	r1, r3
 8004024:	4809      	ldr	r0, [pc, #36]	@ (800404c <MX_GPIO_Init+0x174>)
 8004026:	f001 fb4b 	bl	80056c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800402a:	2200      	movs	r2, #0
 800402c:	2100      	movs	r1, #0
 800402e:	2017      	movs	r0, #23
 8004030:	f001 fa5d 	bl	80054ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004034:	2017      	movs	r0, #23
 8004036:	f001 fa76 	bl	8005526 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800403a:	bf00      	nop
 800403c:	3720      	adds	r7, #32
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40021000 	.word	0x40021000
 8004048:	40010800 	.word	0x40010800
 800404c:	40010c00 	.word	0x40010c00
 8004050:	10110000 	.word	0x10110000

08004054 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
	void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	807b      	strh	r3, [r7, #2]
		// LOG UART Handle
		if (huart->Instance == USART1) {
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a1b      	ldr	r2, [pc, #108]	@ (80040d4 <HAL_UARTEx_RxEventCallback+0x80>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d115      	bne.n	8004096 <HAL_UARTEx_RxEventCallback+0x42>
			if (Size < UART_RX_BUFFER_SIZE) {
 800406a:	887b      	ldrh	r3, [r7, #2]
 800406c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004070:	d204      	bcs.n	800407c <HAL_UARTEx_RxEventCallback+0x28>
				LOG_buffer[Size] = '\0';   //    
 8004072:	887b      	ldrh	r3, [r7, #2]
 8004074:	4a18      	ldr	r2, [pc, #96]	@ (80040d8 <HAL_UARTEx_RxEventCallback+0x84>)
 8004076:	2100      	movs	r1, #0
 8004078:	54d1      	strb	r1, [r2, r3]
 800407a:	e003      	b.n	8004084 <HAL_UARTEx_RxEventCallback+0x30>
			} else {
				LOG_buffer[UART_RX_BUFFER_SIZE - 1] = '\0';
 800407c:	4b16      	ldr	r3, [pc, #88]	@ (80040d8 <HAL_UARTEx_RxEventCallback+0x84>)
 800407e:	2200      	movs	r2, #0
 8004080:	f883 21f3 	strb.w	r2, [r3, #499]	@ 0x1f3
			}

			LOG_DataValid = true;
 8004084:	4b15      	ldr	r3, [pc, #84]	@ (80040dc <HAL_UARTEx_RxEventCallback+0x88>)
 8004086:	2201      	movs	r2, #1
 8004088:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 800408a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800408e:	4912      	ldr	r1, [pc, #72]	@ (80040d8 <HAL_UARTEx_RxEventCallback+0x84>)
 8004090:	4813      	ldr	r0, [pc, #76]	@ (80040e0 <HAL_UARTEx_RxEventCallback+0x8c>)
 8004092:	f004 ff58 	bl	8008f46 <HAL_UARTEx_ReceiveToIdle_IT>
		}

		// SIMCom UART Handle
		if (huart->Instance == USART2) {
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a12      	ldr	r2, [pc, #72]	@ (80040e4 <HAL_UARTEx_RxEventCallback+0x90>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d115      	bne.n	80040cc <HAL_UARTEx_RxEventCallback+0x78>
			if (Size < UART_RX_BUFFER_SIZE) {
 80040a0:	887b      	ldrh	r3, [r7, #2]
 80040a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80040a6:	d204      	bcs.n	80040b2 <HAL_UARTEx_RxEventCallback+0x5e>
				SIM_buffer[Size] = '\0';
 80040a8:	887b      	ldrh	r3, [r7, #2]
 80040aa:	4a0f      	ldr	r2, [pc, #60]	@ (80040e8 <HAL_UARTEx_RxEventCallback+0x94>)
 80040ac:	2100      	movs	r1, #0
 80040ae:	54d1      	strb	r1, [r2, r3]
 80040b0:	e003      	b.n	80040ba <HAL_UARTEx_RxEventCallback+0x66>
			} else {
				SIM_buffer[UART_RX_BUFFER_SIZE - 1] = '\0';
 80040b2:	4b0d      	ldr	r3, [pc, #52]	@ (80040e8 <HAL_UARTEx_RxEventCallback+0x94>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 21f3 	strb.w	r2, [r3, #499]	@ 0x1f3
			}

			SIM_DataValid = true;
 80040ba:	4b0c      	ldr	r3, [pc, #48]	@ (80040ec <HAL_UARTEx_RxEventCallback+0x98>)
 80040bc:	2201      	movs	r2, #1
 80040be:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 80040c0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80040c4:	4908      	ldr	r1, [pc, #32]	@ (80040e8 <HAL_UARTEx_RxEventCallback+0x94>)
 80040c6:	480a      	ldr	r0, [pc, #40]	@ (80040f0 <HAL_UARTEx_RxEventCallback+0x9c>)
 80040c8:	f004 ff3d 	bl	8008f46 <HAL_UARTEx_ReceiveToIdle_IT>
		}
	}
 80040cc:	bf00      	nop
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	40013800 	.word	0x40013800
 80040d8:	200006c0 	.word	0x200006c0
 80040dc:	20000aa8 	.word	0x20000aa8
 80040e0:	20000cd8 	.word	0x20000cd8
 80040e4:	40004400 	.word	0x40004400
 80040e8:	2000043c 	.word	0x2000043c
 80040ec:	20000244 	.word	0x20000244
 80040f0:	20000d20 	.word	0x20000d20

080040f4 <HAL_GPIO_EXTI_Callback>:
	// 	LOG_DataValid = true;
	// 	memcpy(LOG_buffer, Buf, Len);
	// }

	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	80fb      	strh	r3, [r7, #6]
		if ((GPIO_Pin == GPIO_PIN_8) && flag_EXTI)
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004104:	d10a      	bne.n	800411c <HAL_GPIO_EXTI_Callback+0x28>
 8004106:	4b08      	ldr	r3, [pc, #32]	@ (8004128 <HAL_GPIO_EXTI_Callback+0x34>)
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_GPIO_EXTI_Callback+0x28>
		{
			EXTI_Wakeup = true;      //   
 8004110:	4b06      	ldr	r3, [pc, #24]	@ (800412c <HAL_GPIO_EXTI_Callback+0x38>)
 8004112:	2201      	movs	r2, #1
 8004114:	701a      	strb	r2, [r3, #0]
			LOG_DataValid = true;    //    
 8004116:	4b06      	ldr	r3, [pc, #24]	@ (8004130 <HAL_GPIO_EXTI_Callback+0x3c>)
 8004118:	2201      	movs	r2, #1
 800411a:	701a      	strb	r2, [r3, #0]
		}
	}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	bc80      	pop	{r7}
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	20000aab 	.word	0x20000aab
 800412c:	20000aa9 	.word	0x20000aa9
 8004130:	20000aa8 	.word	0x20000aa8

08004134 <HAL_RTC_AlarmAEventCallback>:

	void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
	{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
		Alarm_Wakeup = true;         //    
 800413c:	4b07      	ldr	r3, [pc, #28]	@ (800415c <HAL_RTC_AlarmAEventCallback+0x28>)
 800413e:	2201      	movs	r2, #1
 8004140:	701a      	strb	r2, [r3, #0]
		LOG_DataValid = true;        //    
 8004142:	4b07      	ldr	r3, [pc, #28]	@ (8004160 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8004144:	2201      	movs	r2, #1
 8004146:	701a      	strb	r2, [r3, #0]
		Set_RTC(0, 0, 0);
 8004148:	2200      	movs	r2, #0
 800414a:	2100      	movs	r1, #0
 800414c:	2000      	movs	r0, #0
 800414e:	f7fd f983 	bl	8001458 <Set_RTC>
	}
 8004152:	bf00      	nop
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	20000aaa 	.word	0x20000aaa
 8004160:	20000aa8 	.word	0x20000aa8

08004164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004168:	b672      	cpsid	i
}
 800416a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 800416c:	bf00      	nop
 800416e:	e7fd      	b.n	800416c <Error_Handler+0x8>

08004170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004176:	4b15      	ldr	r3, [pc, #84]	@ (80041cc <HAL_MspInit+0x5c>)
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	4a14      	ldr	r2, [pc, #80]	@ (80041cc <HAL_MspInit+0x5c>)
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	6193      	str	r3, [r2, #24]
 8004182:	4b12      	ldr	r3, [pc, #72]	@ (80041cc <HAL_MspInit+0x5c>)
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	60bb      	str	r3, [r7, #8]
 800418c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800418e:	4b0f      	ldr	r3, [pc, #60]	@ (80041cc <HAL_MspInit+0x5c>)
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	4a0e      	ldr	r2, [pc, #56]	@ (80041cc <HAL_MspInit+0x5c>)
 8004194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004198:	61d3      	str	r3, [r2, #28]
 800419a:	4b0c      	ldr	r3, [pc, #48]	@ (80041cc <HAL_MspInit+0x5c>)
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a2:	607b      	str	r3, [r7, #4]
 80041a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80041a6:	4b0a      	ldr	r3, [pc, #40]	@ (80041d0 <HAL_MspInit+0x60>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80041b2:	60fb      	str	r3, [r7, #12]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041ba:	60fb      	str	r3, [r7, #12]
 80041bc:	4a04      	ldr	r2, [pc, #16]	@ (80041d0 <HAL_MspInit+0x60>)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041c2:	bf00      	nop
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bc80      	pop	{r7}
 80041ca:	4770      	bx	lr
 80041cc:	40021000 	.word	0x40021000
 80041d0:	40010000 	.word	0x40010000

080041d4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b08a      	sub	sp, #40	@ 0x28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041dc:	f107 0318 	add.w	r3, r7, #24
 80041e0:	2200      	movs	r2, #0
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	605a      	str	r2, [r3, #4]
 80041e6:	609a      	str	r2, [r3, #8]
 80041e8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a28      	ldr	r2, [pc, #160]	@ (8004290 <HAL_ADC_MspInit+0xbc>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d122      	bne.n	800423a <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80041f4:	4b27      	ldr	r3, [pc, #156]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	4a26      	ldr	r2, [pc, #152]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 80041fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041fe:	6193      	str	r3, [r2, #24]
 8004200:	4b24      	ldr	r3, [pc, #144]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800420c:	4b21      	ldr	r3, [pc, #132]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	4a20      	ldr	r2, [pc, #128]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 8004212:	f043 0304 	orr.w	r3, r3, #4
 8004216:	6193      	str	r3, [r2, #24]
 8004218:	4b1e      	ldr	r3, [pc, #120]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	613b      	str	r3, [r7, #16]
 8004222:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004224:	2301      	movs	r3, #1
 8004226:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004228:	2303      	movs	r3, #3
 800422a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800422c:	f107 0318 	add.w	r3, r7, #24
 8004230:	4619      	mov	r1, r3
 8004232:	4819      	ldr	r0, [pc, #100]	@ (8004298 <HAL_ADC_MspInit+0xc4>)
 8004234:	f001 fa44 	bl	80056c0 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004238:	e026      	b.n	8004288 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a17      	ldr	r2, [pc, #92]	@ (800429c <HAL_ADC_MspInit+0xc8>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d121      	bne.n	8004288 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004244:	4b13      	ldr	r3, [pc, #76]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	4a12      	ldr	r2, [pc, #72]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 800424a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800424e:	6193      	str	r3, [r2, #24]
 8004250:	4b10      	ldr	r3, [pc, #64]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004258:	60fb      	str	r3, [r7, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800425c:	4b0d      	ldr	r3, [pc, #52]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	4a0c      	ldr	r2, [pc, #48]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 8004262:	f043 0304 	orr.w	r3, r3, #4
 8004266:	6193      	str	r3, [r2, #24]
 8004268:	4b0a      	ldr	r3, [pc, #40]	@ (8004294 <HAL_ADC_MspInit+0xc0>)
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f003 0304 	and.w	r3, r3, #4
 8004270:	60bb      	str	r3, [r7, #8]
 8004272:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004274:	2302      	movs	r3, #2
 8004276:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004278:	2303      	movs	r3, #3
 800427a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800427c:	f107 0318 	add.w	r3, r7, #24
 8004280:	4619      	mov	r1, r3
 8004282:	4805      	ldr	r0, [pc, #20]	@ (8004298 <HAL_ADC_MspInit+0xc4>)
 8004284:	f001 fa1c 	bl	80056c0 <HAL_GPIO_Init>
}
 8004288:	bf00      	nop
 800428a:	3728      	adds	r7, #40	@ 0x28
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40012400 	.word	0x40012400
 8004294:	40021000 	.word	0x40021000
 8004298:	40010800 	.word	0x40010800
 800429c:	40012800 	.word	0x40012800

080042a0 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a10      	ldr	r2, [pc, #64]	@ (80042f0 <HAL_ADC_MspDeInit+0x50>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d10a      	bne.n	80042c8 <HAL_ADC_MspDeInit+0x28>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 80042b2:	4b10      	ldr	r3, [pc, #64]	@ (80042f4 <HAL_ADC_MspDeInit+0x54>)
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	4a0f      	ldr	r2, [pc, #60]	@ (80042f4 <HAL_ADC_MspDeInit+0x54>)
 80042b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042bc:	6193      	str	r3, [r2, #24]

    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 80042be:	2101      	movs	r1, #1
 80042c0:	480d      	ldr	r0, [pc, #52]	@ (80042f8 <HAL_ADC_MspDeInit+0x58>)
 80042c2:	f001 fb81 	bl	80059c8 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC2_MspDeInit 1 */

    /* USER CODE END ADC2_MspDeInit 1 */
  }

}
 80042c6:	e00e      	b.n	80042e6 <HAL_ADC_MspDeInit+0x46>
  else if(hadc->Instance==ADC2)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a0b      	ldr	r2, [pc, #44]	@ (80042fc <HAL_ADC_MspDeInit+0x5c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d109      	bne.n	80042e6 <HAL_ADC_MspDeInit+0x46>
    __HAL_RCC_ADC2_CLK_DISABLE();
 80042d2:	4b08      	ldr	r3, [pc, #32]	@ (80042f4 <HAL_ADC_MspDeInit+0x54>)
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	4a07      	ldr	r2, [pc, #28]	@ (80042f4 <HAL_ADC_MspDeInit+0x54>)
 80042d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042dc:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 80042de:	2102      	movs	r1, #2
 80042e0:	4805      	ldr	r0, [pc, #20]	@ (80042f8 <HAL_ADC_MspDeInit+0x58>)
 80042e2:	f001 fb71 	bl	80059c8 <HAL_GPIO_DeInit>
}
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40012400 	.word	0x40012400
 80042f4:	40021000 	.word	0x40021000
 80042f8:	40010800 	.word	0x40010800
 80042fc:	40012800 	.word	0x40012800

08004300 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b088      	sub	sp, #32
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004308:	f107 0310 	add.w	r3, r7, #16
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	605a      	str	r2, [r3, #4]
 8004312:	609a      	str	r2, [r3, #8]
 8004314:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a15      	ldr	r2, [pc, #84]	@ (8004370 <HAL_I2C_MspInit+0x70>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d123      	bne.n	8004368 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004320:	4b14      	ldr	r3, [pc, #80]	@ (8004374 <HAL_I2C_MspInit+0x74>)
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	4a13      	ldr	r2, [pc, #76]	@ (8004374 <HAL_I2C_MspInit+0x74>)
 8004326:	f043 0308 	orr.w	r3, r3, #8
 800432a:	6193      	str	r3, [r2, #24]
 800432c:	4b11      	ldr	r3, [pc, #68]	@ (8004374 <HAL_I2C_MspInit+0x74>)
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	f003 0308 	and.w	r3, r3, #8
 8004334:	60fb      	str	r3, [r7, #12]
 8004336:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004338:	23c0      	movs	r3, #192	@ 0xc0
 800433a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800433c:	2312      	movs	r3, #18
 800433e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004340:	2303      	movs	r3, #3
 8004342:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004344:	f107 0310 	add.w	r3, r7, #16
 8004348:	4619      	mov	r1, r3
 800434a:	480b      	ldr	r0, [pc, #44]	@ (8004378 <HAL_I2C_MspInit+0x78>)
 800434c:	f001 f9b8 	bl	80056c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004350:	4b08      	ldr	r3, [pc, #32]	@ (8004374 <HAL_I2C_MspInit+0x74>)
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	4a07      	ldr	r2, [pc, #28]	@ (8004374 <HAL_I2C_MspInit+0x74>)
 8004356:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800435a:	61d3      	str	r3, [r2, #28]
 800435c:	4b05      	ldr	r3, [pc, #20]	@ (8004374 <HAL_I2C_MspInit+0x74>)
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004368:	bf00      	nop
 800436a:	3720      	adds	r7, #32
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40005400 	.word	0x40005400
 8004374:	40021000 	.word	0x40021000
 8004378:	40010c00 	.word	0x40010c00

0800437c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a0a      	ldr	r2, [pc, #40]	@ (80043b4 <HAL_I2C_MspDeInit+0x38>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d10d      	bne.n	80043aa <HAL_I2C_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800438e:	4b0a      	ldr	r3, [pc, #40]	@ (80043b8 <HAL_I2C_MspDeInit+0x3c>)
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	4a09      	ldr	r2, [pc, #36]	@ (80043b8 <HAL_I2C_MspDeInit+0x3c>)
 8004394:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004398:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800439a:	2140      	movs	r1, #64	@ 0x40
 800439c:	4807      	ldr	r0, [pc, #28]	@ (80043bc <HAL_I2C_MspDeInit+0x40>)
 800439e:	f001 fb13 	bl	80059c8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80043a2:	2180      	movs	r1, #128	@ 0x80
 80043a4:	4805      	ldr	r0, [pc, #20]	@ (80043bc <HAL_I2C_MspDeInit+0x40>)
 80043a6:	f001 fb0f 	bl	80059c8 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80043aa:	bf00      	nop
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40005400 	.word	0x40005400
 80043b8:	40021000 	.word	0x40021000
 80043bc:	40010c00 	.word	0x40010c00

080043c0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a13      	ldr	r2, [pc, #76]	@ (800441c <HAL_RTC_MspInit+0x5c>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d120      	bne.n	8004414 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80043d2:	f002 fde1 	bl	8006f98 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80043d6:	4b12      	ldr	r3, [pc, #72]	@ (8004420 <HAL_RTC_MspInit+0x60>)
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	4a11      	ldr	r2, [pc, #68]	@ (8004420 <HAL_RTC_MspInit+0x60>)
 80043dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80043e0:	61d3      	str	r3, [r2, #28]
 80043e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004420 <HAL_RTC_MspInit+0x60>)
 80043e4:	69db      	ldr	r3, [r3, #28]
 80043e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80043ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004424 <HAL_RTC_MspInit+0x64>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80043f4:	2200      	movs	r2, #0
 80043f6:	2100      	movs	r1, #0
 80043f8:	2003      	movs	r0, #3
 80043fa:	f001 f878 	bl	80054ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80043fe:	2003      	movs	r0, #3
 8004400:	f001 f891 	bl	8005526 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004404:	2200      	movs	r2, #0
 8004406:	2100      	movs	r1, #0
 8004408:	2029      	movs	r0, #41	@ 0x29
 800440a:	f001 f870 	bl	80054ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800440e:	2029      	movs	r0, #41	@ 0x29
 8004410:	f001 f889 	bl	8005526 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004414:	bf00      	nop
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40002800 	.word	0x40002800
 8004420:	40021000 	.word	0x40021000
 8004424:	4242043c 	.word	0x4242043c

08004428 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a09      	ldr	r2, [pc, #36]	@ (800445c <HAL_TIM_Base_MspInit+0x34>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d10b      	bne.n	8004452 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800443a:	4b09      	ldr	r3, [pc, #36]	@ (8004460 <HAL_TIM_Base_MspInit+0x38>)
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	4a08      	ldr	r2, [pc, #32]	@ (8004460 <HAL_TIM_Base_MspInit+0x38>)
 8004440:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004444:	6193      	str	r3, [r2, #24]
 8004446:	4b06      	ldr	r3, [pc, #24]	@ (8004460 <HAL_TIM_Base_MspInit+0x38>)
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8004452:	bf00      	nop
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr
 800445c:	40012c00 	.word	0x40012c00
 8004460:	40021000 	.word	0x40021000

08004464 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b08a      	sub	sp, #40	@ 0x28
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800446c:	f107 0318 	add.w	r3, r7, #24
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]
 8004474:	605a      	str	r2, [r3, #4]
 8004476:	609a      	str	r2, [r3, #8]
 8004478:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a3f      	ldr	r2, [pc, #252]	@ (800457c <HAL_UART_MspInit+0x118>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d13a      	bne.n	80044fa <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004484:	4b3e      	ldr	r3, [pc, #248]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	4a3d      	ldr	r2, [pc, #244]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 800448a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800448e:	6193      	str	r3, [r2, #24]
 8004490:	4b3b      	ldr	r3, [pc, #236]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004498:	617b      	str	r3, [r7, #20]
 800449a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800449c:	4b38      	ldr	r3, [pc, #224]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	4a37      	ldr	r2, [pc, #220]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 80044a2:	f043 0304 	orr.w	r3, r3, #4
 80044a6:	6193      	str	r3, [r2, #24]
 80044a8:	4b35      	ldr	r3, [pc, #212]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	613b      	str	r3, [r7, #16]
 80044b2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80044b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ba:	2302      	movs	r3, #2
 80044bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044be:	2303      	movs	r3, #3
 80044c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044c2:	f107 0318 	add.w	r3, r7, #24
 80044c6:	4619      	mov	r1, r3
 80044c8:	482e      	ldr	r0, [pc, #184]	@ (8004584 <HAL_UART_MspInit+0x120>)
 80044ca:	f001 f8f9 	bl	80056c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80044ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044d4:	2300      	movs	r3, #0
 80044d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d8:	2300      	movs	r3, #0
 80044da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044dc:	f107 0318 	add.w	r3, r7, #24
 80044e0:	4619      	mov	r1, r3
 80044e2:	4828      	ldr	r0, [pc, #160]	@ (8004584 <HAL_UART_MspInit+0x120>)
 80044e4:	f001 f8ec 	bl	80056c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80044e8:	2200      	movs	r2, #0
 80044ea:	2100      	movs	r1, #0
 80044ec:	2025      	movs	r0, #37	@ 0x25
 80044ee:	f000 fffe 	bl	80054ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80044f2:	2025      	movs	r0, #37	@ 0x25
 80044f4:	f001 f817 	bl	8005526 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80044f8:	e03c      	b.n	8004574 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a22      	ldr	r2, [pc, #136]	@ (8004588 <HAL_UART_MspInit+0x124>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d137      	bne.n	8004574 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004504:	4b1e      	ldr	r3, [pc, #120]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 8004506:	69db      	ldr	r3, [r3, #28]
 8004508:	4a1d      	ldr	r2, [pc, #116]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 800450a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800450e:	61d3      	str	r3, [r2, #28]
 8004510:	4b1b      	ldr	r3, [pc, #108]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 8004512:	69db      	ldr	r3, [r3, #28]
 8004514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004518:	60fb      	str	r3, [r7, #12]
 800451a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800451c:	4b18      	ldr	r3, [pc, #96]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	4a17      	ldr	r2, [pc, #92]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 8004522:	f043 0304 	orr.w	r3, r3, #4
 8004526:	6193      	str	r3, [r2, #24]
 8004528:	4b15      	ldr	r3, [pc, #84]	@ (8004580 <HAL_UART_MspInit+0x11c>)
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	f003 0304 	and.w	r3, r3, #4
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004534:	2304      	movs	r3, #4
 8004536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004538:	2302      	movs	r3, #2
 800453a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800453c:	2303      	movs	r3, #3
 800453e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004540:	f107 0318 	add.w	r3, r7, #24
 8004544:	4619      	mov	r1, r3
 8004546:	480f      	ldr	r0, [pc, #60]	@ (8004584 <HAL_UART_MspInit+0x120>)
 8004548:	f001 f8ba 	bl	80056c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800454c:	2308      	movs	r3, #8
 800454e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004550:	2300      	movs	r3, #0
 8004552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004554:	2300      	movs	r3, #0
 8004556:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004558:	f107 0318 	add.w	r3, r7, #24
 800455c:	4619      	mov	r1, r3
 800455e:	4809      	ldr	r0, [pc, #36]	@ (8004584 <HAL_UART_MspInit+0x120>)
 8004560:	f001 f8ae 	bl	80056c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004564:	2200      	movs	r2, #0
 8004566:	2100      	movs	r1, #0
 8004568:	2026      	movs	r0, #38	@ 0x26
 800456a:	f000 ffc0 	bl	80054ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800456e:	2026      	movs	r0, #38	@ 0x26
 8004570:	f000 ffd9 	bl	8005526 <HAL_NVIC_EnableIRQ>
}
 8004574:	bf00      	nop
 8004576:	3728      	adds	r7, #40	@ 0x28
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	40013800 	.word	0x40013800
 8004580:	40021000 	.word	0x40021000
 8004584:	40010800 	.word	0x40010800
 8004588:	40004400 	.word	0x40004400

0800458c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004590:	bf00      	nop
 8004592:	e7fd      	b.n	8004590 <NMI_Handler+0x4>

08004594 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004598:	bf00      	nop
 800459a:	e7fd      	b.n	8004598 <HardFault_Handler+0x4>

0800459c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80045a0:	bf00      	nop
 80045a2:	e7fd      	b.n	80045a0 <MemManage_Handler+0x4>

080045a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80045a8:	bf00      	nop
 80045aa:	e7fd      	b.n	80045a8 <BusFault_Handler+0x4>

080045ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80045b0:	bf00      	nop
 80045b2:	e7fd      	b.n	80045b0 <UsageFault_Handler+0x4>

080045b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80045b8:	bf00      	nop
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bc80      	pop	{r7}
 80045be:	4770      	bx	lr

080045c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045c4:	bf00      	nop
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr

080045cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045d0:	bf00      	nop
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bc80      	pop	{r7}
 80045d6:	4770      	bx	lr

080045d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045dc:	f000 f966 	bl	80048ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045e0:	bf00      	nop
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 80045e8:	4802      	ldr	r0, [pc, #8]	@ (80045f4 <RTC_IRQHandler+0x10>)
 80045ea:	f004 f8c5 	bl	8008778 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80045ee:	bf00      	nop
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	20000c7c 	.word	0x20000c7c

080045f8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI_Wakeup_Pin);
 80045fc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004600:	f001 fae6 	bl	8005bd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004604:	bf00      	nop
 8004606:	bd80      	pop	{r7, pc}

08004608 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800460c:	4802      	ldr	r0, [pc, #8]	@ (8004618 <USART1_IRQHandler+0x10>)
 800460e:	f004 fcf7 	bl	8009000 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004612:	bf00      	nop
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000cd8 	.word	0x20000cd8

0800461c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004620:	4802      	ldr	r0, [pc, #8]	@ (800462c <USART2_IRQHandler+0x10>)
 8004622:	f004 fced 	bl	8009000 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004626:	bf00      	nop
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	20000d20 	.word	0x20000d20

08004630 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004634:	4802      	ldr	r0, [pc, #8]	@ (8004640 <RTC_Alarm_IRQHandler+0x10>)
 8004636:	f003 fdd3 	bl	80081e0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800463a:	bf00      	nop
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20000c7c 	.word	0x20000c7c

08004644 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0
  return 1;
 8004648:	2301      	movs	r3, #1
}
 800464a:	4618      	mov	r0, r3
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <_kill>:

int _kill(int pid, int sig)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b082      	sub	sp, #8
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800465c:	f006 f872 	bl	800a744 <__errno>
 8004660:	4603      	mov	r3, r0
 8004662:	2216      	movs	r2, #22
 8004664:	601a      	str	r2, [r3, #0]
  return -1;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
}
 800466a:	4618      	mov	r0, r3
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <_exit>:

void _exit (int status)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b082      	sub	sp, #8
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800467a:	f04f 31ff 	mov.w	r1, #4294967295
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff ffe7 	bl	8004652 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004684:	bf00      	nop
 8004686:	e7fd      	b.n	8004684 <_exit+0x12>

08004688 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004694:	2300      	movs	r3, #0
 8004696:	617b      	str	r3, [r7, #20]
 8004698:	e00a      	b.n	80046b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800469a:	f3af 8000 	nop.w
 800469e:	4601      	mov	r1, r0
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	1c5a      	adds	r2, r3, #1
 80046a4:	60ba      	str	r2, [r7, #8]
 80046a6:	b2ca      	uxtb	r2, r1
 80046a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	3301      	adds	r3, #1
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	dbf0      	blt.n	800469a <_read+0x12>
  }

  return len;
 80046b8:	687b      	ldr	r3, [r7, #4]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b086      	sub	sp, #24
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	60f8      	str	r0, [r7, #12]
 80046ca:	60b9      	str	r1, [r7, #8]
 80046cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	e009      	b.n	80046e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	60ba      	str	r2, [r7, #8]
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	4618      	mov	r0, r3
 80046de:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	3301      	adds	r3, #1
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	dbf1      	blt.n	80046d4 <_write+0x12>
  }
  return len;
 80046f0:	687b      	ldr	r3, [r7, #4]
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3718      	adds	r7, #24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <_close>:

int _close(int file)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004702:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004706:	4618      	mov	r0, r3
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	bc80      	pop	{r7}
 800470e:	4770      	bx	lr

08004710 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004720:	605a      	str	r2, [r3, #4]
  return 0;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr

0800472e <_isatty>:

int _isatty(int file)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004736:	2301      	movs	r3, #1
}
 8004738:	4618      	mov	r0, r3
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr

08004742 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004742:	b480      	push	{r7}
 8004744:	b085      	sub	sp, #20
 8004746:	af00      	add	r7, sp, #0
 8004748:	60f8      	str	r0, [r7, #12]
 800474a:	60b9      	str	r1, [r7, #8]
 800474c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	bc80      	pop	{r7}
 8004758:	4770      	bx	lr
	...

0800475c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004764:	4a14      	ldr	r2, [pc, #80]	@ (80047b8 <_sbrk+0x5c>)
 8004766:	4b15      	ldr	r3, [pc, #84]	@ (80047bc <_sbrk+0x60>)
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004770:	4b13      	ldr	r3, [pc, #76]	@ (80047c0 <_sbrk+0x64>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d102      	bne.n	800477e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004778:	4b11      	ldr	r3, [pc, #68]	@ (80047c0 <_sbrk+0x64>)
 800477a:	4a12      	ldr	r2, [pc, #72]	@ (80047c4 <_sbrk+0x68>)
 800477c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800477e:	4b10      	ldr	r3, [pc, #64]	@ (80047c0 <_sbrk+0x64>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4413      	add	r3, r2
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	429a      	cmp	r2, r3
 800478a:	d207      	bcs.n	800479c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800478c:	f005 ffda 	bl	800a744 <__errno>
 8004790:	4603      	mov	r3, r0
 8004792:	220c      	movs	r2, #12
 8004794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004796:	f04f 33ff 	mov.w	r3, #4294967295
 800479a:	e009      	b.n	80047b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800479c:	4b08      	ldr	r3, [pc, #32]	@ (80047c0 <_sbrk+0x64>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80047a2:	4b07      	ldr	r3, [pc, #28]	@ (80047c0 <_sbrk+0x64>)
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4413      	add	r3, r2
 80047aa:	4a05      	ldr	r2, [pc, #20]	@ (80047c0 <_sbrk+0x64>)
 80047ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80047ae:	68fb      	ldr	r3, [r7, #12]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3718      	adds	r7, #24
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	20005000 	.word	0x20005000
 80047bc:	00000400 	.word	0x00000400
 80047c0:	20000d68 	.word	0x20000d68
 80047c4:	20000ec0 	.word	0x20000ec0

080047c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80047cc:	bf00      	nop
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bc80      	pop	{r7}
 80047d2:	4770      	bx	lr

080047d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80047d4:	f7ff fff8 	bl	80047c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80047d8:	480b      	ldr	r0, [pc, #44]	@ (8004808 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80047da:	490c      	ldr	r1, [pc, #48]	@ (800480c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80047dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004810 <LoopFillZerobss+0x16>)
  movs r3, #0
 80047de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80047e0:	e002      	b.n	80047e8 <LoopCopyDataInit>

080047e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80047e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80047e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80047e6:	3304      	adds	r3, #4

080047e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80047e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80047ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80047ec:	d3f9      	bcc.n	80047e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80047ee:	4a09      	ldr	r2, [pc, #36]	@ (8004814 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80047f0:	4c09      	ldr	r4, [pc, #36]	@ (8004818 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80047f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80047f4:	e001      	b.n	80047fa <LoopFillZerobss>

080047f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80047f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80047f8:	3204      	adds	r2, #4

080047fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80047fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80047fc:	d3fb      	bcc.n	80047f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80047fe:	f005 ffa7 	bl	800a750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004802:	f7fe f86f 	bl	80028e4 <main>
  bx lr
 8004806:	4770      	bx	lr
  ldr r0, =_sdata
 8004808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800480c:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8004810:	0800d2b4 	.word	0x0800d2b4
  ldr r2, =_sbss
 8004814:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8004818:	20000ebc 	.word	0x20000ebc

0800481c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800481c:	e7fe      	b.n	800481c <ADC1_2_IRQHandler>
	...

08004820 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004824:	4b08      	ldr	r3, [pc, #32]	@ (8004848 <HAL_Init+0x28>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a07      	ldr	r2, [pc, #28]	@ (8004848 <HAL_Init+0x28>)
 800482a:	f043 0310 	orr.w	r3, r3, #16
 800482e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004830:	2003      	movs	r0, #3
 8004832:	f000 fe51 	bl	80054d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004836:	200f      	movs	r0, #15
 8004838:	f000 f808 	bl	800484c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800483c:	f7ff fc98 	bl	8004170 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	40022000 	.word	0x40022000

0800484c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004854:	4b12      	ldr	r3, [pc, #72]	@ (80048a0 <HAL_InitTick+0x54>)
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	4b12      	ldr	r3, [pc, #72]	@ (80048a4 <HAL_InitTick+0x58>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	4619      	mov	r1, r3
 800485e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004862:	fbb3 f3f1 	udiv	r3, r3, r1
 8004866:	fbb2 f3f3 	udiv	r3, r2, r3
 800486a:	4618      	mov	r0, r3
 800486c:	f000 fe69 	bl	8005542 <HAL_SYSTICK_Config>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e00e      	b.n	8004898 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b0f      	cmp	r3, #15
 800487e:	d80a      	bhi.n	8004896 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004880:	2200      	movs	r2, #0
 8004882:	6879      	ldr	r1, [r7, #4]
 8004884:	f04f 30ff 	mov.w	r0, #4294967295
 8004888:	f000 fe31 	bl	80054ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800488c:	4a06      	ldr	r2, [pc, #24]	@ (80048a8 <HAL_InitTick+0x5c>)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
 8004894:	e000      	b.n	8004898 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
}
 8004898:	4618      	mov	r0, r3
 800489a:	3708      	adds	r7, #8
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	2000004c 	.word	0x2000004c
 80048a4:	20000054 	.word	0x20000054
 80048a8:	20000050 	.word	0x20000050

080048ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80048ac:	b480      	push	{r7}
 80048ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80048b0:	4b05      	ldr	r3, [pc, #20]	@ (80048c8 <HAL_IncTick+0x1c>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	461a      	mov	r2, r3
 80048b6:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <HAL_IncTick+0x20>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4413      	add	r3, r2
 80048bc:	4a03      	ldr	r2, [pc, #12]	@ (80048cc <HAL_IncTick+0x20>)
 80048be:	6013      	str	r3, [r2, #0]
}
 80048c0:	bf00      	nop
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bc80      	pop	{r7}
 80048c6:	4770      	bx	lr
 80048c8:	20000054 	.word	0x20000054
 80048cc:	20000d6c 	.word	0x20000d6c

080048d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  return uwTick;
 80048d4:	4b02      	ldr	r3, [pc, #8]	@ (80048e0 <HAL_GetTick+0x10>)
 80048d6:	681b      	ldr	r3, [r3, #0]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	46bd      	mov	sp, r7
 80048dc:	bc80      	pop	{r7}
 80048de:	4770      	bx	lr
 80048e0:	20000d6c 	.word	0x20000d6c

080048e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80048ec:	f7ff fff0 	bl	80048d0 <HAL_GetTick>
 80048f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fc:	d005      	beq.n	800490a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80048fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004928 <HAL_Delay+0x44>)
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	461a      	mov	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4413      	add	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800490a:	bf00      	nop
 800490c:	f7ff ffe0 	bl	80048d0 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	429a      	cmp	r2, r3
 800491a:	d8f7      	bhi.n	800490c <HAL_Delay+0x28>
  {
  }
}
 800491c:	bf00      	nop
 800491e:	bf00      	nop
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20000054 	.word	0x20000054

0800492c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800492c:	b480      	push	{r7}
 800492e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004930:	4b04      	ldr	r3, [pc, #16]	@ (8004944 <HAL_SuspendTick+0x18>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a03      	ldr	r2, [pc, #12]	@ (8004944 <HAL_SuspendTick+0x18>)
 8004936:	f023 0302 	bic.w	r3, r3, #2
 800493a:	6013      	str	r3, [r2, #0]
}
 800493c:	bf00      	nop
 800493e:	46bd      	mov	sp, r7
 8004940:	bc80      	pop	{r7}
 8004942:	4770      	bx	lr
 8004944:	e000e010 	.word	0xe000e010

08004948 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800494c:	4b04      	ldr	r3, [pc, #16]	@ (8004960 <HAL_ResumeTick+0x18>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a03      	ldr	r2, [pc, #12]	@ (8004960 <HAL_ResumeTick+0x18>)
 8004952:	f043 0302 	orr.w	r3, r3, #2
 8004956:	6013      	str	r3, [r2, #0]
}
 8004958:	bf00      	nop
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr
 8004960:	e000e010 	.word	0xe000e010

08004964 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800496c:	2300      	movs	r3, #0
 800496e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004974:	2300      	movs	r3, #0
 8004976:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e0be      	b.n	8004b04 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004990:	2b00      	cmp	r3, #0
 8004992:	d109      	bne.n	80049a8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f7ff fc16 	bl	80041d4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fc87 	bl	80052bc <ADC_ConversionStop_Disable>
 80049ae:	4603      	mov	r3, r0
 80049b0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f040 8099 	bne.w	8004af2 <HAL_ADC_Init+0x18e>
 80049c0:	7dfb      	ldrb	r3, [r7, #23]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f040 8095 	bne.w	8004af2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80049d0:	f023 0302 	bic.w	r3, r3, #2
 80049d4:	f043 0202 	orr.w	r2, r3, #2
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80049e4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	7b1b      	ldrb	r3, [r3, #12]
 80049ea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80049ec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80049ee:	68ba      	ldr	r2, [r7, #8]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049fc:	d003      	beq.n	8004a06 <HAL_ADC_Init+0xa2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d102      	bne.n	8004a0c <HAL_ADC_Init+0xa8>
 8004a06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a0a:	e000      	b.n	8004a0e <HAL_ADC_Init+0xaa>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	7d1b      	ldrb	r3, [r3, #20]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d119      	bne.n	8004a50 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	7b1b      	ldrb	r3, [r3, #12]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d109      	bne.n	8004a38 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	035a      	lsls	r2, r3, #13
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a34:	613b      	str	r3, [r7, #16]
 8004a36:	e00b      	b.n	8004a50 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3c:	f043 0220 	orr.w	r2, r3, #32
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a48:	f043 0201 	orr.w	r2, r3, #1
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689a      	ldr	r2, [r3, #8]
 8004a6a:	4b28      	ldr	r3, [pc, #160]	@ (8004b0c <HAL_ADC_Init+0x1a8>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	6812      	ldr	r2, [r2, #0]
 8004a72:	68b9      	ldr	r1, [r7, #8]
 8004a74:	430b      	orrs	r3, r1
 8004a76:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a80:	d003      	beq.n	8004a8a <HAL_ADC_Init+0x126>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d104      	bne.n	8004a94 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	051b      	lsls	r3, r3, #20
 8004a92:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689a      	ldr	r2, [r3, #8]
 8004aae:	4b18      	ldr	r3, [pc, #96]	@ (8004b10 <HAL_ADC_Init+0x1ac>)
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d10b      	bne.n	8004ad0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac2:	f023 0303 	bic.w	r3, r3, #3
 8004ac6:	f043 0201 	orr.w	r2, r3, #1
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004ace:	e018      	b.n	8004b02 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	f023 0312 	bic.w	r3, r3, #18
 8004ad8:	f043 0210 	orr.w	r2, r3, #16
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae4:	f043 0201 	orr.w	r2, r3, #1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004af0:	e007      	b.n	8004b02 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af6:	f043 0210 	orr.w	r2, r3, #16
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	ffe1f7fd 	.word	0xffe1f7fd
 8004b10:	ff1f0efe 	.word	0xff1f0efe

08004b14 <HAL_ADC_DeInit>:
  *         function HAL_ADC_MspDeInit().
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_ADC_DeInit+0x16>
  {
     return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e0ad      	b.n	8004c86 <HAL_ADC_DeInit+0x172>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2e:	f043 0202 	orr.w	r2, r3, #2
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 fbc0 	bl	80052bc <ADC_ConversionStop_Disable>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	73fb      	strb	r3, [r7, #15]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status == HAL_OK)
 8004b40:	7bfb      	ldrb	r3, [r7, #15]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f040 809a 	bne.w	8004c7c <HAL_ADC_DeInit+0x168>




    /* Reset register SR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f06f 021f 	mvn.w	r2, #31
 8004b50:	601a      	str	r2, [r3, #0]
                                ADC_FLAG_JSTRT | ADC_FLAG_STRT));
                         
    /* Reset register CR1 */
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_AWDEN   | ADC_CR1_JAWDEN | ADC_CR1_DISCNUM | 
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6859      	ldr	r1, [r3, #4]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	4b4c      	ldr	r3, [pc, #304]	@ (8004c90 <HAL_ADC_DeInit+0x17c>)
 8004b5e:	400b      	ands	r3, r1
 8004b60:	6053      	str	r3, [r2, #4]
                                    ADC_CR1_JDISCEN | ADC_CR1_DISCEN | ADC_CR1_JAUTO   | 
                                    ADC_CR1_AWDSGL  | ADC_CR1_SCAN   | ADC_CR1_JEOCIE  |   
                                    ADC_CR1_AWDIE   | ADC_CR1_EOCIE  | ADC_CR1_AWDCH    ));
    
    /* Reset register CR2 */
    CLEAR_BIT(hadc->Instance->CR2, (ADC_CR2_TSVREFE | ADC_CR2_SWSTART | ADC_CR2_JSWSTART | 
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6899      	ldr	r1, [r3, #8]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	4b49      	ldr	r3, [pc, #292]	@ (8004c94 <HAL_ADC_DeInit+0x180>)
 8004b6e:	400b      	ands	r3, r1
 8004b70:	6093      	str	r3, [r2, #8]
                                    ADC_CR2_JEXTSEL | ADC_CR2_ALIGN   | ADC_CR2_DMA      |        
                                    ADC_CR2_RSTCAL  | ADC_CR2_CAL     | ADC_CR2_CONT     |          
                                    ADC_CR2_ADON                                          ));
    
    /* Reset register SMPR1 */
    CLEAR_BIT(hadc->Instance->SMPR1, (ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16 | ADC_SMPR1_SMP15 | 
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68da      	ldr	r2, [r3, #12]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004b80:	60da      	str	r2, [r3, #12]
                                      ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13 | ADC_SMPR1_SMP12 | 
                                      ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10                    ));
    
    /* Reset register SMPR2 */
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP9 | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | 
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	691a      	ldr	r2, [r3, #16]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8004b90:	611a      	str	r2, [r3, #16]
                                      ADC_SMPR2_SMP6 | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | 
                                      ADC_SMPR2_SMP3 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | 
                                      ADC_SMPR2_SMP0                                    ));

    /* Reset register JOFR1 */
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004ba0:	f023 030f 	bic.w	r3, r3, #15
 8004ba4:	6153      	str	r3, [r2, #20]
    /* Reset register JOFR2 */
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6812      	ldr	r2, [r2, #0]
 8004bb0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004bb4:	f023 030f 	bic.w	r3, r3, #15
 8004bb8:	6193      	str	r3, [r2, #24]
    /* Reset register JOFR3 */
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6812      	ldr	r2, [r2, #0]
 8004bc4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004bc8:	f023 030f 	bic.w	r3, r3, #15
 8004bcc:	61d3      	str	r3, [r2, #28]
    /* Reset register JOFR4 */
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004bdc:	f023 030f 	bic.w	r3, r3, #15
 8004be0:	6213      	str	r3, [r2, #32]
    
    /* Reset register HTR */
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6812      	ldr	r2, [r2, #0]
 8004bec:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004bf0:	f023 030f 	bic.w	r3, r3, #15
 8004bf4:	6253      	str	r3, [r2, #36]	@ 0x24
    /* Reset register LTR */
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	6812      	ldr	r2, [r2, #0]
 8004c00:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004c04:	f023 030f 	bic.w	r3, r3, #15
 8004c08:	6293      	str	r3, [r2, #40]	@ 0x28
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004c18:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004c28:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR2 */
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10 | 
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8004c38:	631a      	str	r2, [r3, #48]	@ 0x30
                                    ADC_SQR2_SQ9  | ADC_SQR2_SQ8  | ADC_SQR2_SQ7   );
    
    /* Reset register SQR3 */
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ6 | ADC_SQR3_SQ5 | ADC_SQR3_SQ4 | 
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8004c48:	635a      	str	r2, [r3, #52]	@ 0x34
                                    ADC_SQR3_SQ3 | ADC_SQR3_SQ2 | ADC_SQR3_SQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	6812      	ldr	r2, [r2, #0]
 8004c54:	0d9b      	lsrs	r3, r3, #22
 8004c56:	059b      	lsls	r3, r3, #22
 8004c58:	6393      	str	r3, [r2, #56]	@ 0x38
                                    ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 | 
                                    ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	0d9b      	lsrs	r3, r3, #22
 8004c66:	059b      	lsls	r3, r3, #22
 8004c68:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7ff fb18 	bl	80042a0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET; 
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	ff3f0000 	.word	0xff3f0000
 8004c94:	ff0106f0 	.word	0xff0106f0

08004c98 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d101      	bne.n	8004cb2 <HAL_ADC_Start+0x1a>
 8004cae:	2302      	movs	r3, #2
 8004cb0:	e098      	b.n	8004de4 <HAL_ADC_Start+0x14c>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 faa4 	bl	8005208 <ADC_Enable>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f040 8087 	bne.w	8004dda <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cd4:	f023 0301 	bic.w	r3, r3, #1
 8004cd8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a41      	ldr	r2, [pc, #260]	@ (8004dec <HAL_ADC_Start+0x154>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d105      	bne.n	8004cf6 <HAL_ADC_Start+0x5e>
 8004cea:	4b41      	ldr	r3, [pc, #260]	@ (8004df0 <HAL_ADC_Start+0x158>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d115      	bne.n	8004d22 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d026      	beq.n	8004d5e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d14:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d18:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004d20:	e01d      	b.n	8004d5e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d26:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a2f      	ldr	r2, [pc, #188]	@ (8004df0 <HAL_ADC_Start+0x158>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d004      	beq.n	8004d42 <HAL_ADC_Start+0xaa>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a2b      	ldr	r2, [pc, #172]	@ (8004dec <HAL_ADC_Start+0x154>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d10d      	bne.n	8004d5e <HAL_ADC_Start+0xc6>
 8004d42:	4b2b      	ldr	r3, [pc, #172]	@ (8004df0 <HAL_ADC_Start+0x158>)
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d007      	beq.n	8004d5e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d52:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d56:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d006      	beq.n	8004d78 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6e:	f023 0206 	bic.w	r2, r3, #6
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004d76:	e002      	b.n	8004d7e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f06f 0202 	mvn.w	r2, #2
 8004d8e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8004d9a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8004d9e:	d113      	bne.n	8004dc8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004da4:	4a11      	ldr	r2, [pc, #68]	@ (8004dec <HAL_ADC_Start+0x154>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d105      	bne.n	8004db6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004daa:	4b11      	ldr	r3, [pc, #68]	@ (8004df0 <HAL_ADC_Start+0x158>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d108      	bne.n	8004dc8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	689a      	ldr	r2, [r3, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8004dc4:	609a      	str	r2, [r3, #8]
 8004dc6:	e00c      	b.n	8004de2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689a      	ldr	r2, [r3, #8]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004dd6:	609a      	str	r2, [r3, #8]
 8004dd8:	e003      	b.n	8004de2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8004de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	40012800 	.word	0x40012800
 8004df0:	40012400 	.word	0x40012400

08004df4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004df4:	b590      	push	{r4, r7, lr}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8004e0a:	f7ff fd61 	bl	80048d0 <HAL_GetTick>
 8004e0e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00b      	beq.n	8004e36 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e22:	f043 0220 	orr.w	r2, r3, #32
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e0d3      	b.n	8004fde <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d131      	bne.n	8004ea8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d12a      	bne.n	8004ea8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004e52:	e021      	b.n	8004e98 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5a:	d01d      	beq.n	8004e98 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d007      	beq.n	8004e72 <HAL_ADC_PollForConversion+0x7e>
 8004e62:	f7ff fd35 	bl	80048d0 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d212      	bcs.n	8004e98 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10b      	bne.n	8004e98 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e84:	f043 0204 	orr.w	r2, r3, #4
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e0a2      	b.n	8004fde <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0d6      	beq.n	8004e54 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004ea6:	e070      	b.n	8004f8a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004ea8:	4b4f      	ldr	r3, [pc, #316]	@ (8004fe8 <HAL_ADC_PollForConversion+0x1f4>)
 8004eaa:	681c      	ldr	r4, [r3, #0]
 8004eac:	2002      	movs	r0, #2
 8004eae:	f002 fd77 	bl	80079a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6919      	ldr	r1, [r3, #16]
 8004ebe:	4b4b      	ldr	r3, [pc, #300]	@ (8004fec <HAL_ADC_PollForConversion+0x1f8>)
 8004ec0:	400b      	ands	r3, r1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d118      	bne.n	8004ef8 <HAL_ADC_PollForConversion+0x104>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68d9      	ldr	r1, [r3, #12]
 8004ecc:	4b48      	ldr	r3, [pc, #288]	@ (8004ff0 <HAL_ADC_PollForConversion+0x1fc>)
 8004ece:	400b      	ands	r3, r1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d111      	bne.n	8004ef8 <HAL_ADC_PollForConversion+0x104>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6919      	ldr	r1, [r3, #16]
 8004eda:	4b46      	ldr	r3, [pc, #280]	@ (8004ff4 <HAL_ADC_PollForConversion+0x200>)
 8004edc:	400b      	ands	r3, r1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d108      	bne.n	8004ef4 <HAL_ADC_PollForConversion+0x100>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68d9      	ldr	r1, [r3, #12]
 8004ee8:	4b43      	ldr	r3, [pc, #268]	@ (8004ff8 <HAL_ADC_PollForConversion+0x204>)
 8004eea:	400b      	ands	r3, r1
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d101      	bne.n	8004ef4 <HAL_ADC_PollForConversion+0x100>
 8004ef0:	2314      	movs	r3, #20
 8004ef2:	e020      	b.n	8004f36 <HAL_ADC_PollForConversion+0x142>
 8004ef4:	2329      	movs	r3, #41	@ 0x29
 8004ef6:	e01e      	b.n	8004f36 <HAL_ADC_PollForConversion+0x142>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6919      	ldr	r1, [r3, #16]
 8004efe:	4b3d      	ldr	r3, [pc, #244]	@ (8004ff4 <HAL_ADC_PollForConversion+0x200>)
 8004f00:	400b      	ands	r3, r1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d106      	bne.n	8004f14 <HAL_ADC_PollForConversion+0x120>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68d9      	ldr	r1, [r3, #12]
 8004f0c:	4b3a      	ldr	r3, [pc, #232]	@ (8004ff8 <HAL_ADC_PollForConversion+0x204>)
 8004f0e:	400b      	ands	r3, r1
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00d      	beq.n	8004f30 <HAL_ADC_PollForConversion+0x13c>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6919      	ldr	r1, [r3, #16]
 8004f1a:	4b38      	ldr	r3, [pc, #224]	@ (8004ffc <HAL_ADC_PollForConversion+0x208>)
 8004f1c:	400b      	ands	r3, r1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d108      	bne.n	8004f34 <HAL_ADC_PollForConversion+0x140>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68d9      	ldr	r1, [r3, #12]
 8004f28:	4b34      	ldr	r3, [pc, #208]	@ (8004ffc <HAL_ADC_PollForConversion+0x208>)
 8004f2a:	400b      	ands	r3, r1
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d101      	bne.n	8004f34 <HAL_ADC_PollForConversion+0x140>
 8004f30:	2354      	movs	r3, #84	@ 0x54
 8004f32:	e000      	b.n	8004f36 <HAL_ADC_PollForConversion+0x142>
 8004f34:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8004f36:	fb02 f303 	mul.w	r3, r2, r3
 8004f3a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004f3c:	e021      	b.n	8004f82 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f44:	d01a      	beq.n	8004f7c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <HAL_ADC_PollForConversion+0x168>
 8004f4c:	f7ff fcc0 	bl	80048d0 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	683a      	ldr	r2, [r7, #0]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d20f      	bcs.n	8004f7c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d90b      	bls.n	8004f7c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	f043 0204 	orr.w	r2, r3, #4
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e030      	b.n	8004fde <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	3301      	adds	r3, #1
 8004f80:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d8d9      	bhi.n	8004f3e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f06f 0212 	mvn.w	r2, #18
 8004f92:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f98:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8004faa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8004fae:	d115      	bne.n	8004fdc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d111      	bne.n	8004fdc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d105      	bne.n	8004fdc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd4:	f043 0201 	orr.w	r2, r3, #1
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	371c      	adds	r7, #28
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd90      	pop	{r4, r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	2000004c 	.word	0x2000004c
 8004fec:	24924924 	.word	0x24924924
 8004ff0:	00924924 	.word	0x00924924
 8004ff4:	12492492 	.word	0x12492492
 8004ff8:	00492492 	.word	0x00492492
 8004ffc:	00249249 	.word	0x00249249

08005000 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800500e:	4618      	mov	r0, r3
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	bc80      	pop	{r7}
 8005016:	4770      	bx	lr

08005018 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005022:	2300      	movs	r3, #0
 8005024:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005026:	2300      	movs	r3, #0
 8005028:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_ADC_ConfigChannel+0x20>
 8005034:	2302      	movs	r3, #2
 8005036:	e0dc      	b.n	80051f2 <HAL_ADC_ConfigChannel+0x1da>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	2b06      	cmp	r3, #6
 8005046:	d81c      	bhi.n	8005082 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685a      	ldr	r2, [r3, #4]
 8005052:	4613      	mov	r3, r2
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	4413      	add	r3, r2
 8005058:	3b05      	subs	r3, #5
 800505a:	221f      	movs	r2, #31
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	43db      	mvns	r3, r3
 8005062:	4019      	ands	r1, r3
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	6818      	ldr	r0, [r3, #0]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	4613      	mov	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	3b05      	subs	r3, #5
 8005074:	fa00 f203 	lsl.w	r2, r0, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005080:	e03c      	b.n	80050fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2b0c      	cmp	r3, #12
 8005088:	d81c      	bhi.n	80050c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	685a      	ldr	r2, [r3, #4]
 8005094:	4613      	mov	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	3b23      	subs	r3, #35	@ 0x23
 800509c:	221f      	movs	r2, #31
 800509e:	fa02 f303 	lsl.w	r3, r2, r3
 80050a2:	43db      	mvns	r3, r3
 80050a4:	4019      	ands	r1, r3
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	4613      	mov	r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	3b23      	subs	r3, #35	@ 0x23
 80050b6:	fa00 f203 	lsl.w	r2, r0, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80050c2:	e01b      	b.n	80050fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	4613      	mov	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	3b41      	subs	r3, #65	@ 0x41
 80050d6:	221f      	movs	r2, #31
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	43db      	mvns	r3, r3
 80050de:	4019      	ands	r1, r3
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	6818      	ldr	r0, [r3, #0]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	4613      	mov	r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	3b41      	subs	r3, #65	@ 0x41
 80050f0:	fa00 f203 	lsl.w	r2, r0, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	430a      	orrs	r2, r1
 80050fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b09      	cmp	r3, #9
 8005102:	d91c      	bls.n	800513e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68d9      	ldr	r1, [r3, #12]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	4613      	mov	r3, r2
 8005110:	005b      	lsls	r3, r3, #1
 8005112:	4413      	add	r3, r2
 8005114:	3b1e      	subs	r3, #30
 8005116:	2207      	movs	r2, #7
 8005118:	fa02 f303 	lsl.w	r3, r2, r3
 800511c:	43db      	mvns	r3, r3
 800511e:	4019      	ands	r1, r3
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	6898      	ldr	r0, [r3, #8]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	4613      	mov	r3, r2
 800512a:	005b      	lsls	r3, r3, #1
 800512c:	4413      	add	r3, r2
 800512e:	3b1e      	subs	r3, #30
 8005130:	fa00 f203 	lsl.w	r2, r0, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	60da      	str	r2, [r3, #12]
 800513c:	e019      	b.n	8005172 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	6919      	ldr	r1, [r3, #16]
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	4613      	mov	r3, r2
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	4413      	add	r3, r2
 800514e:	2207      	movs	r2, #7
 8005150:	fa02 f303 	lsl.w	r3, r2, r3
 8005154:	43db      	mvns	r3, r3
 8005156:	4019      	ands	r1, r3
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	6898      	ldr	r0, [r3, #8]
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	4613      	mov	r3, r2
 8005162:	005b      	lsls	r3, r3, #1
 8005164:	4413      	add	r3, r2
 8005166:	fa00 f203 	lsl.w	r2, r0, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2b10      	cmp	r3, #16
 8005178:	d003      	beq.n	8005182 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800517e:	2b11      	cmp	r3, #17
 8005180:	d132      	bne.n	80051e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a1d      	ldr	r2, [pc, #116]	@ (80051fc <HAL_ADC_ConfigChannel+0x1e4>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d125      	bne.n	80051d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d126      	bne.n	80051e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689a      	ldr	r2, [r3, #8]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80051a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b10      	cmp	r3, #16
 80051b0:	d11a      	bne.n	80051e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80051b2:	4b13      	ldr	r3, [pc, #76]	@ (8005200 <HAL_ADC_ConfigChannel+0x1e8>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a13      	ldr	r2, [pc, #76]	@ (8005204 <HAL_ADC_ConfigChannel+0x1ec>)
 80051b8:	fba2 2303 	umull	r2, r3, r2, r3
 80051bc:	0c9a      	lsrs	r2, r3, #18
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	005b      	lsls	r3, r3, #1
 80051c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80051c8:	e002      	b.n	80051d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	3b01      	subs	r3, #1
 80051ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1f9      	bne.n	80051ca <HAL_ADC_ConfigChannel+0x1b2>
 80051d6:	e007      	b.n	80051e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051dc:	f043 0220 	orr.w	r2, r3, #32
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bc80      	pop	{r7}
 80051fa:	4770      	bx	lr
 80051fc:	40012400 	.word	0x40012400
 8005200:	2000004c 	.word	0x2000004c
 8005204:	431bde83 	.word	0x431bde83

08005208 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 0301 	and.w	r3, r3, #1
 8005222:	2b01      	cmp	r3, #1
 8005224:	d040      	beq.n	80052a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0201 	orr.w	r2, r2, #1
 8005234:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005236:	4b1f      	ldr	r3, [pc, #124]	@ (80052b4 <ADC_Enable+0xac>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a1f      	ldr	r2, [pc, #124]	@ (80052b8 <ADC_Enable+0xb0>)
 800523c:	fba2 2303 	umull	r2, r3, r2, r3
 8005240:	0c9b      	lsrs	r3, r3, #18
 8005242:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005244:	e002      	b.n	800524c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	3b01      	subs	r3, #1
 800524a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1f9      	bne.n	8005246 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005252:	f7ff fb3d 	bl	80048d0 <HAL_GetTick>
 8005256:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005258:	e01f      	b.n	800529a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800525a:	f7ff fb39 	bl	80048d0 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d918      	bls.n	800529a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b01      	cmp	r3, #1
 8005274:	d011      	beq.n	800529a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800527a:	f043 0210 	orr.w	r2, r3, #16
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005286:	f043 0201 	orr.w	r2, r3, #1
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e007      	b.n	80052aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d1d8      	bne.n	800525a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	2000004c 	.word	0x2000004c
 80052b8:	431bde83 	.word	0x431bde83

080052bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052c4:	2300      	movs	r3, #0
 80052c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d12e      	bne.n	8005334 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0201 	bic.w	r2, r2, #1
 80052e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80052e6:	f7ff faf3 	bl	80048d0 <HAL_GetTick>
 80052ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80052ec:	e01b      	b.n	8005326 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80052ee:	f7ff faef 	bl	80048d0 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d914      	bls.n	8005326 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b01      	cmp	r3, #1
 8005308:	d10d      	bne.n	8005326 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530e:	f043 0210 	orr.w	r2, r3, #16
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531a:	f043 0201 	orr.w	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e007      	b.n	8005336 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	2b01      	cmp	r3, #1
 8005332:	d0dc      	beq.n	80052ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
	...

08005340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005350:	4b0c      	ldr	r3, [pc, #48]	@ (8005384 <__NVIC_SetPriorityGrouping+0x44>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800535c:	4013      	ands	r3, r2
 800535e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005368:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800536c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005370:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005372:	4a04      	ldr	r2, [pc, #16]	@ (8005384 <__NVIC_SetPriorityGrouping+0x44>)
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	60d3      	str	r3, [r2, #12]
}
 8005378:	bf00      	nop
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	bc80      	pop	{r7}
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	e000ed00 	.word	0xe000ed00

08005388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005388:	b480      	push	{r7}
 800538a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800538c:	4b04      	ldr	r3, [pc, #16]	@ (80053a0 <__NVIC_GetPriorityGrouping+0x18>)
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	0a1b      	lsrs	r3, r3, #8
 8005392:	f003 0307 	and.w	r3, r3, #7
}
 8005396:	4618      	mov	r0, r3
 8005398:	46bd      	mov	sp, r7
 800539a:	bc80      	pop	{r7}
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	e000ed00 	.word	0xe000ed00

080053a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	4603      	mov	r3, r0
 80053ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	db0b      	blt.n	80053ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053b6:	79fb      	ldrb	r3, [r7, #7]
 80053b8:	f003 021f 	and.w	r2, r3, #31
 80053bc:	4906      	ldr	r1, [pc, #24]	@ (80053d8 <__NVIC_EnableIRQ+0x34>)
 80053be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053c2:	095b      	lsrs	r3, r3, #5
 80053c4:	2001      	movs	r0, #1
 80053c6:	fa00 f202 	lsl.w	r2, r0, r2
 80053ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80053ce:	bf00      	nop
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr
 80053d8:	e000e100 	.word	0xe000e100

080053dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	4603      	mov	r3, r0
 80053e4:	6039      	str	r1, [r7, #0]
 80053e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	db0a      	blt.n	8005406 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	490c      	ldr	r1, [pc, #48]	@ (8005428 <__NVIC_SetPriority+0x4c>)
 80053f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053fa:	0112      	lsls	r2, r2, #4
 80053fc:	b2d2      	uxtb	r2, r2
 80053fe:	440b      	add	r3, r1
 8005400:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005404:	e00a      	b.n	800541c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	b2da      	uxtb	r2, r3
 800540a:	4908      	ldr	r1, [pc, #32]	@ (800542c <__NVIC_SetPriority+0x50>)
 800540c:	79fb      	ldrb	r3, [r7, #7]
 800540e:	f003 030f 	and.w	r3, r3, #15
 8005412:	3b04      	subs	r3, #4
 8005414:	0112      	lsls	r2, r2, #4
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	440b      	add	r3, r1
 800541a:	761a      	strb	r2, [r3, #24]
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	bc80      	pop	{r7}
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	e000e100 	.word	0xe000e100
 800542c:	e000ed00 	.word	0xe000ed00

08005430 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005430:	b480      	push	{r7}
 8005432:	b089      	sub	sp, #36	@ 0x24
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	f1c3 0307 	rsb	r3, r3, #7
 800544a:	2b04      	cmp	r3, #4
 800544c:	bf28      	it	cs
 800544e:	2304      	movcs	r3, #4
 8005450:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	3304      	adds	r3, #4
 8005456:	2b06      	cmp	r3, #6
 8005458:	d902      	bls.n	8005460 <NVIC_EncodePriority+0x30>
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	3b03      	subs	r3, #3
 800545e:	e000      	b.n	8005462 <NVIC_EncodePriority+0x32>
 8005460:	2300      	movs	r3, #0
 8005462:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005464:	f04f 32ff 	mov.w	r2, #4294967295
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	fa02 f303 	lsl.w	r3, r2, r3
 800546e:	43da      	mvns	r2, r3
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	401a      	ands	r2, r3
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005478:	f04f 31ff 	mov.w	r1, #4294967295
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	fa01 f303 	lsl.w	r3, r1, r3
 8005482:	43d9      	mvns	r1, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005488:	4313      	orrs	r3, r2
         );
}
 800548a:	4618      	mov	r0, r3
 800548c:	3724      	adds	r7, #36	@ 0x24
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr

08005494 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	3b01      	subs	r3, #1
 80054a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054a4:	d301      	bcc.n	80054aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80054a6:	2301      	movs	r3, #1
 80054a8:	e00f      	b.n	80054ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80054aa:	4a0a      	ldr	r2, [pc, #40]	@ (80054d4 <SysTick_Config+0x40>)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3b01      	subs	r3, #1
 80054b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80054b2:	210f      	movs	r1, #15
 80054b4:	f04f 30ff 	mov.w	r0, #4294967295
 80054b8:	f7ff ff90 	bl	80053dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054bc:	4b05      	ldr	r3, [pc, #20]	@ (80054d4 <SysTick_Config+0x40>)
 80054be:	2200      	movs	r2, #0
 80054c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054c2:	4b04      	ldr	r3, [pc, #16]	@ (80054d4 <SysTick_Config+0x40>)
 80054c4:	2207      	movs	r2, #7
 80054c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	e000e010 	.word	0xe000e010

080054d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f7ff ff2d 	bl	8005340 <__NVIC_SetPriorityGrouping>
}
 80054e6:	bf00      	nop
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b086      	sub	sp, #24
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	4603      	mov	r3, r0
 80054f6:	60b9      	str	r1, [r7, #8]
 80054f8:	607a      	str	r2, [r7, #4]
 80054fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005500:	f7ff ff42 	bl	8005388 <__NVIC_GetPriorityGrouping>
 8005504:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	68b9      	ldr	r1, [r7, #8]
 800550a:	6978      	ldr	r0, [r7, #20]
 800550c:	f7ff ff90 	bl	8005430 <NVIC_EncodePriority>
 8005510:	4602      	mov	r2, r0
 8005512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005516:	4611      	mov	r1, r2
 8005518:	4618      	mov	r0, r3
 800551a:	f7ff ff5f 	bl	80053dc <__NVIC_SetPriority>
}
 800551e:	bf00      	nop
 8005520:	3718      	adds	r7, #24
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b082      	sub	sp, #8
 800552a:	af00      	add	r7, sp, #0
 800552c:	4603      	mov	r3, r0
 800552e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005534:	4618      	mov	r0, r3
 8005536:	f7ff ff35 	bl	80053a4 <__NVIC_EnableIRQ>
}
 800553a:	bf00      	nop
 800553c:	3708      	adds	r7, #8
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b082      	sub	sp, #8
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7ff ffa2 	bl	8005494 <SysTick_Config>
 8005550:	4603      	mov	r3, r0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800555a:	b480      	push	{r7}
 800555c:	b085      	sub	sp, #20
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d008      	beq.n	8005584 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2204      	movs	r2, #4
 8005576:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e020      	b.n	80055c6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 020e 	bic.w	r2, r2, #14
 8005592:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0201 	bic.w	r2, r2, #1
 80055a2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ac:	2101      	movs	r1, #1
 80055ae:	fa01 f202 	lsl.w	r2, r1, r2
 80055b2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80055c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr

080055d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055d8:	2300      	movs	r3, #0
 80055da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d005      	beq.n	80055f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2204      	movs	r2, #4
 80055ec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	73fb      	strb	r3, [r7, #15]
 80055f2:	e051      	b.n	8005698 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f022 020e 	bic.w	r2, r2, #14
 8005602:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f022 0201 	bic.w	r2, r2, #1
 8005612:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a22      	ldr	r2, [pc, #136]	@ (80056a4 <HAL_DMA_Abort_IT+0xd4>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d029      	beq.n	8005672 <HAL_DMA_Abort_IT+0xa2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a21      	ldr	r2, [pc, #132]	@ (80056a8 <HAL_DMA_Abort_IT+0xd8>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d022      	beq.n	800566e <HAL_DMA_Abort_IT+0x9e>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a1f      	ldr	r2, [pc, #124]	@ (80056ac <HAL_DMA_Abort_IT+0xdc>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d01a      	beq.n	8005668 <HAL_DMA_Abort_IT+0x98>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a1e      	ldr	r2, [pc, #120]	@ (80056b0 <HAL_DMA_Abort_IT+0xe0>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d012      	beq.n	8005662 <HAL_DMA_Abort_IT+0x92>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a1c      	ldr	r2, [pc, #112]	@ (80056b4 <HAL_DMA_Abort_IT+0xe4>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d00a      	beq.n	800565c <HAL_DMA_Abort_IT+0x8c>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a1b      	ldr	r2, [pc, #108]	@ (80056b8 <HAL_DMA_Abort_IT+0xe8>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d102      	bne.n	8005656 <HAL_DMA_Abort_IT+0x86>
 8005650:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005654:	e00e      	b.n	8005674 <HAL_DMA_Abort_IT+0xa4>
 8005656:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800565a:	e00b      	b.n	8005674 <HAL_DMA_Abort_IT+0xa4>
 800565c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005660:	e008      	b.n	8005674 <HAL_DMA_Abort_IT+0xa4>
 8005662:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005666:	e005      	b.n	8005674 <HAL_DMA_Abort_IT+0xa4>
 8005668:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800566c:	e002      	b.n	8005674 <HAL_DMA_Abort_IT+0xa4>
 800566e:	2310      	movs	r3, #16
 8005670:	e000      	b.n	8005674 <HAL_DMA_Abort_IT+0xa4>
 8005672:	2301      	movs	r3, #1
 8005674:	4a11      	ldr	r2, [pc, #68]	@ (80056bc <HAL_DMA_Abort_IT+0xec>)
 8005676:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800568c:	2b00      	cmp	r3, #0
 800568e:	d003      	beq.n	8005698 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	4798      	blx	r3
    } 
  }
  return status;
 8005698:	7bfb      	ldrb	r3, [r7, #15]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40020008 	.word	0x40020008
 80056a8:	4002001c 	.word	0x4002001c
 80056ac:	40020030 	.word	0x40020030
 80056b0:	40020044 	.word	0x40020044
 80056b4:	40020058 	.word	0x40020058
 80056b8:	4002006c 	.word	0x4002006c
 80056bc:	40020000 	.word	0x40020000

080056c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b08b      	sub	sp, #44	@ 0x2c
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80056ca:	2300      	movs	r3, #0
 80056cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80056ce:	2300      	movs	r3, #0
 80056d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056d2:	e169      	b.n	80059a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80056d4:	2201      	movs	r2, #1
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69fa      	ldr	r2, [r7, #28]
 80056e4:	4013      	ands	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	f040 8158 	bne.w	80059a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	4a9a      	ldr	r2, [pc, #616]	@ (8005960 <HAL_GPIO_Init+0x2a0>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d05e      	beq.n	80057ba <HAL_GPIO_Init+0xfa>
 80056fc:	4a98      	ldr	r2, [pc, #608]	@ (8005960 <HAL_GPIO_Init+0x2a0>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d875      	bhi.n	80057ee <HAL_GPIO_Init+0x12e>
 8005702:	4a98      	ldr	r2, [pc, #608]	@ (8005964 <HAL_GPIO_Init+0x2a4>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d058      	beq.n	80057ba <HAL_GPIO_Init+0xfa>
 8005708:	4a96      	ldr	r2, [pc, #600]	@ (8005964 <HAL_GPIO_Init+0x2a4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d86f      	bhi.n	80057ee <HAL_GPIO_Init+0x12e>
 800570e:	4a96      	ldr	r2, [pc, #600]	@ (8005968 <HAL_GPIO_Init+0x2a8>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d052      	beq.n	80057ba <HAL_GPIO_Init+0xfa>
 8005714:	4a94      	ldr	r2, [pc, #592]	@ (8005968 <HAL_GPIO_Init+0x2a8>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d869      	bhi.n	80057ee <HAL_GPIO_Init+0x12e>
 800571a:	4a94      	ldr	r2, [pc, #592]	@ (800596c <HAL_GPIO_Init+0x2ac>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d04c      	beq.n	80057ba <HAL_GPIO_Init+0xfa>
 8005720:	4a92      	ldr	r2, [pc, #584]	@ (800596c <HAL_GPIO_Init+0x2ac>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d863      	bhi.n	80057ee <HAL_GPIO_Init+0x12e>
 8005726:	4a92      	ldr	r2, [pc, #584]	@ (8005970 <HAL_GPIO_Init+0x2b0>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d046      	beq.n	80057ba <HAL_GPIO_Init+0xfa>
 800572c:	4a90      	ldr	r2, [pc, #576]	@ (8005970 <HAL_GPIO_Init+0x2b0>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d85d      	bhi.n	80057ee <HAL_GPIO_Init+0x12e>
 8005732:	2b12      	cmp	r3, #18
 8005734:	d82a      	bhi.n	800578c <HAL_GPIO_Init+0xcc>
 8005736:	2b12      	cmp	r3, #18
 8005738:	d859      	bhi.n	80057ee <HAL_GPIO_Init+0x12e>
 800573a:	a201      	add	r2, pc, #4	@ (adr r2, 8005740 <HAL_GPIO_Init+0x80>)
 800573c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005740:	080057bb 	.word	0x080057bb
 8005744:	08005795 	.word	0x08005795
 8005748:	080057a7 	.word	0x080057a7
 800574c:	080057e9 	.word	0x080057e9
 8005750:	080057ef 	.word	0x080057ef
 8005754:	080057ef 	.word	0x080057ef
 8005758:	080057ef 	.word	0x080057ef
 800575c:	080057ef 	.word	0x080057ef
 8005760:	080057ef 	.word	0x080057ef
 8005764:	080057ef 	.word	0x080057ef
 8005768:	080057ef 	.word	0x080057ef
 800576c:	080057ef 	.word	0x080057ef
 8005770:	080057ef 	.word	0x080057ef
 8005774:	080057ef 	.word	0x080057ef
 8005778:	080057ef 	.word	0x080057ef
 800577c:	080057ef 	.word	0x080057ef
 8005780:	080057ef 	.word	0x080057ef
 8005784:	0800579d 	.word	0x0800579d
 8005788:	080057b1 	.word	0x080057b1
 800578c:	4a79      	ldr	r2, [pc, #484]	@ (8005974 <HAL_GPIO_Init+0x2b4>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d013      	beq.n	80057ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005792:	e02c      	b.n	80057ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	623b      	str	r3, [r7, #32]
          break;
 800579a:	e029      	b.n	80057f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	3304      	adds	r3, #4
 80057a2:	623b      	str	r3, [r7, #32]
          break;
 80057a4:	e024      	b.n	80057f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	3308      	adds	r3, #8
 80057ac:	623b      	str	r3, [r7, #32]
          break;
 80057ae:	e01f      	b.n	80057f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	330c      	adds	r3, #12
 80057b6:	623b      	str	r3, [r7, #32]
          break;
 80057b8:	e01a      	b.n	80057f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d102      	bne.n	80057c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80057c2:	2304      	movs	r3, #4
 80057c4:	623b      	str	r3, [r7, #32]
          break;
 80057c6:	e013      	b.n	80057f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d105      	bne.n	80057dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80057d0:	2308      	movs	r3, #8
 80057d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	69fa      	ldr	r2, [r7, #28]
 80057d8:	611a      	str	r2, [r3, #16]
          break;
 80057da:	e009      	b.n	80057f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80057dc:	2308      	movs	r3, #8
 80057de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	69fa      	ldr	r2, [r7, #28]
 80057e4:	615a      	str	r2, [r3, #20]
          break;
 80057e6:	e003      	b.n	80057f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80057e8:	2300      	movs	r3, #0
 80057ea:	623b      	str	r3, [r7, #32]
          break;
 80057ec:	e000      	b.n	80057f0 <HAL_GPIO_Init+0x130>
          break;
 80057ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	2bff      	cmp	r3, #255	@ 0xff
 80057f4:	d801      	bhi.n	80057fa <HAL_GPIO_Init+0x13a>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	e001      	b.n	80057fe <HAL_GPIO_Init+0x13e>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	3304      	adds	r3, #4
 80057fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	2bff      	cmp	r3, #255	@ 0xff
 8005804:	d802      	bhi.n	800580c <HAL_GPIO_Init+0x14c>
 8005806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	e002      	b.n	8005812 <HAL_GPIO_Init+0x152>
 800580c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580e:	3b08      	subs	r3, #8
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	210f      	movs	r1, #15
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	fa01 f303 	lsl.w	r3, r1, r3
 8005820:	43db      	mvns	r3, r3
 8005822:	401a      	ands	r2, r3
 8005824:	6a39      	ldr	r1, [r7, #32]
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	fa01 f303 	lsl.w	r3, r1, r3
 800582c:	431a      	orrs	r2, r3
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800583a:	2b00      	cmp	r3, #0
 800583c:	f000 80b1 	beq.w	80059a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005840:	4b4d      	ldr	r3, [pc, #308]	@ (8005978 <HAL_GPIO_Init+0x2b8>)
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	4a4c      	ldr	r2, [pc, #304]	@ (8005978 <HAL_GPIO_Init+0x2b8>)
 8005846:	f043 0301 	orr.w	r3, r3, #1
 800584a:	6193      	str	r3, [r2, #24]
 800584c:	4b4a      	ldr	r3, [pc, #296]	@ (8005978 <HAL_GPIO_Init+0x2b8>)
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	60bb      	str	r3, [r7, #8]
 8005856:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005858:	4a48      	ldr	r2, [pc, #288]	@ (800597c <HAL_GPIO_Init+0x2bc>)
 800585a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585c:	089b      	lsrs	r3, r3, #2
 800585e:	3302      	adds	r3, #2
 8005860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005864:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005868:	f003 0303 	and.w	r3, r3, #3
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	220f      	movs	r2, #15
 8005870:	fa02 f303 	lsl.w	r3, r2, r3
 8005874:	43db      	mvns	r3, r3
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	4013      	ands	r3, r2
 800587a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a40      	ldr	r2, [pc, #256]	@ (8005980 <HAL_GPIO_Init+0x2c0>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d013      	beq.n	80058ac <HAL_GPIO_Init+0x1ec>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a3f      	ldr	r2, [pc, #252]	@ (8005984 <HAL_GPIO_Init+0x2c4>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d00d      	beq.n	80058a8 <HAL_GPIO_Init+0x1e8>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a3e      	ldr	r2, [pc, #248]	@ (8005988 <HAL_GPIO_Init+0x2c8>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d007      	beq.n	80058a4 <HAL_GPIO_Init+0x1e4>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a3d      	ldr	r2, [pc, #244]	@ (800598c <HAL_GPIO_Init+0x2cc>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d101      	bne.n	80058a0 <HAL_GPIO_Init+0x1e0>
 800589c:	2303      	movs	r3, #3
 800589e:	e006      	b.n	80058ae <HAL_GPIO_Init+0x1ee>
 80058a0:	2304      	movs	r3, #4
 80058a2:	e004      	b.n	80058ae <HAL_GPIO_Init+0x1ee>
 80058a4:	2302      	movs	r3, #2
 80058a6:	e002      	b.n	80058ae <HAL_GPIO_Init+0x1ee>
 80058a8:	2301      	movs	r3, #1
 80058aa:	e000      	b.n	80058ae <HAL_GPIO_Init+0x1ee>
 80058ac:	2300      	movs	r3, #0
 80058ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058b0:	f002 0203 	and.w	r2, r2, #3
 80058b4:	0092      	lsls	r2, r2, #2
 80058b6:	4093      	lsls	r3, r2
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80058be:	492f      	ldr	r1, [pc, #188]	@ (800597c <HAL_GPIO_Init+0x2bc>)
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	089b      	lsrs	r3, r3, #2
 80058c4:	3302      	adds	r3, #2
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d006      	beq.n	80058e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80058d8:	4b2d      	ldr	r3, [pc, #180]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	492c      	ldr	r1, [pc, #176]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	608b      	str	r3, [r1, #8]
 80058e4:	e006      	b.n	80058f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80058e6:	4b2a      	ldr	r3, [pc, #168]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	43db      	mvns	r3, r3
 80058ee:	4928      	ldr	r1, [pc, #160]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 80058f0:	4013      	ands	r3, r2
 80058f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d006      	beq.n	800590e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005900:	4b23      	ldr	r3, [pc, #140]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005902:	68da      	ldr	r2, [r3, #12]
 8005904:	4922      	ldr	r1, [pc, #136]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	4313      	orrs	r3, r2
 800590a:	60cb      	str	r3, [r1, #12]
 800590c:	e006      	b.n	800591c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800590e:	4b20      	ldr	r3, [pc, #128]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	43db      	mvns	r3, r3
 8005916:	491e      	ldr	r1, [pc, #120]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005918:	4013      	ands	r3, r2
 800591a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d006      	beq.n	8005936 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005928:	4b19      	ldr	r3, [pc, #100]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	4918      	ldr	r1, [pc, #96]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	4313      	orrs	r3, r2
 8005932:	604b      	str	r3, [r1, #4]
 8005934:	e006      	b.n	8005944 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005936:	4b16      	ldr	r3, [pc, #88]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005938:	685a      	ldr	r2, [r3, #4]
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	43db      	mvns	r3, r3
 800593e:	4914      	ldr	r1, [pc, #80]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005940:	4013      	ands	r3, r2
 8005942:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d021      	beq.n	8005994 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005950:	4b0f      	ldr	r3, [pc, #60]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	490e      	ldr	r1, [pc, #56]	@ (8005990 <HAL_GPIO_Init+0x2d0>)
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	4313      	orrs	r3, r2
 800595a:	600b      	str	r3, [r1, #0]
 800595c:	e021      	b.n	80059a2 <HAL_GPIO_Init+0x2e2>
 800595e:	bf00      	nop
 8005960:	10320000 	.word	0x10320000
 8005964:	10310000 	.word	0x10310000
 8005968:	10220000 	.word	0x10220000
 800596c:	10210000 	.word	0x10210000
 8005970:	10120000 	.word	0x10120000
 8005974:	10110000 	.word	0x10110000
 8005978:	40021000 	.word	0x40021000
 800597c:	40010000 	.word	0x40010000
 8005980:	40010800 	.word	0x40010800
 8005984:	40010c00 	.word	0x40010c00
 8005988:	40011000 	.word	0x40011000
 800598c:	40011400 	.word	0x40011400
 8005990:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005994:	4b0b      	ldr	r3, [pc, #44]	@ (80059c4 <HAL_GPIO_Init+0x304>)
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	43db      	mvns	r3, r3
 800599c:	4909      	ldr	r1, [pc, #36]	@ (80059c4 <HAL_GPIO_Init+0x304>)
 800599e:	4013      	ands	r3, r2
 80059a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	3301      	adds	r3, #1
 80059a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	fa22 f303 	lsr.w	r3, r2, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f47f ae8e 	bne.w	80056d4 <HAL_GPIO_Init+0x14>
  }
}
 80059b8:	bf00      	nop
 80059ba:	bf00      	nop
 80059bc:	372c      	adds	r7, #44	@ 0x2c
 80059be:	46bd      	mov	sp, r7
 80059c0:	bc80      	pop	{r7}
 80059c2:	4770      	bx	lr
 80059c4:	40010400 	.word	0x40010400

080059c8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b089      	sub	sp, #36	@ 0x24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80059d2:	2300      	movs	r3, #0
 80059d4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80059d6:	e09a      	b.n	8005b0e <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80059d8:	2201      	movs	r2, #1
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	fa02 f303 	lsl.w	r3, r2, r3
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	4013      	ands	r3, r2
 80059e4:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	f000 808d 	beq.w	8005b08 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80059ee:	4a4e      	ldr	r2, [pc, #312]	@ (8005b28 <HAL_GPIO_DeInit+0x160>)
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	089b      	lsrs	r3, r3, #2
 80059f4:	3302      	adds	r3, #2
 80059f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059fa:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f003 0303 	and.w	r3, r3, #3
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	220f      	movs	r2, #15
 8005a06:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a46      	ldr	r2, [pc, #280]	@ (8005b2c <HAL_GPIO_DeInit+0x164>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d013      	beq.n	8005a40 <HAL_GPIO_DeInit+0x78>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a45      	ldr	r2, [pc, #276]	@ (8005b30 <HAL_GPIO_DeInit+0x168>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d00d      	beq.n	8005a3c <HAL_GPIO_DeInit+0x74>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a44      	ldr	r2, [pc, #272]	@ (8005b34 <HAL_GPIO_DeInit+0x16c>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d007      	beq.n	8005a38 <HAL_GPIO_DeInit+0x70>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a43      	ldr	r2, [pc, #268]	@ (8005b38 <HAL_GPIO_DeInit+0x170>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d101      	bne.n	8005a34 <HAL_GPIO_DeInit+0x6c>
 8005a30:	2303      	movs	r3, #3
 8005a32:	e006      	b.n	8005a42 <HAL_GPIO_DeInit+0x7a>
 8005a34:	2304      	movs	r3, #4
 8005a36:	e004      	b.n	8005a42 <HAL_GPIO_DeInit+0x7a>
 8005a38:	2302      	movs	r3, #2
 8005a3a:	e002      	b.n	8005a42 <HAL_GPIO_DeInit+0x7a>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e000      	b.n	8005a42 <HAL_GPIO_DeInit+0x7a>
 8005a40:	2300      	movs	r3, #0
 8005a42:	69fa      	ldr	r2, [r7, #28]
 8005a44:	f002 0203 	and.w	r2, r2, #3
 8005a48:	0092      	lsls	r2, r2, #2
 8005a4a:	4093      	lsls	r3, r2
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d132      	bne.n	8005ab8 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005a52:	4b3a      	ldr	r3, [pc, #232]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	43db      	mvns	r3, r3
 8005a5a:	4938      	ldr	r1, [pc, #224]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8005a60:	4b36      	ldr	r3, [pc, #216]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	43db      	mvns	r3, r3
 8005a68:	4934      	ldr	r1, [pc, #208]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005a6e:	4b33      	ldr	r3, [pc, #204]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	43db      	mvns	r3, r3
 8005a76:	4931      	ldr	r1, [pc, #196]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a78:	4013      	ands	r3, r2
 8005a7a:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005a7c:	4b2f      	ldr	r3, [pc, #188]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	43db      	mvns	r3, r3
 8005a84:	492d      	ldr	r1, [pc, #180]	@ (8005b3c <HAL_GPIO_DeInit+0x174>)
 8005a86:	4013      	ands	r3, r2
 8005a88:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	f003 0303 	and.w	r3, r3, #3
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	220f      	movs	r2, #15
 8005a94:	fa02 f303 	lsl.w	r3, r2, r3
 8005a98:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8005a9a:	4a23      	ldr	r2, [pc, #140]	@ (8005b28 <HAL_GPIO_DeInit+0x160>)
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	089b      	lsrs	r3, r3, #2
 8005aa0:	3302      	adds	r3, #2
 8005aa2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	43da      	mvns	r2, r3
 8005aaa:	481f      	ldr	r0, [pc, #124]	@ (8005b28 <HAL_GPIO_DeInit+0x160>)
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	089b      	lsrs	r3, r3, #2
 8005ab0:	400a      	ands	r2, r1
 8005ab2:	3302      	adds	r3, #2
 8005ab4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	2bff      	cmp	r3, #255	@ 0xff
 8005abc:	d801      	bhi.n	8005ac2 <HAL_GPIO_DeInit+0xfa>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	e001      	b.n	8005ac6 <HAL_GPIO_DeInit+0xfe>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	2bff      	cmp	r3, #255	@ 0xff
 8005acc:	d802      	bhi.n	8005ad4 <HAL_GPIO_DeInit+0x10c>
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	e002      	b.n	8005ada <HAL_GPIO_DeInit+0x112>
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	3b08      	subs	r3, #8
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	210f      	movs	r1, #15
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae8:	43db      	mvns	r3, r3
 8005aea:	401a      	ands	r2, r3
 8005aec:	2104      	movs	r1, #4
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	fa01 f303 	lsl.w	r3, r1, r3
 8005af4:	431a      	orrs	r2, r3
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	43db      	mvns	r3, r3
 8005b02:	401a      	ands	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	fa22 f303 	lsr.w	r3, r2, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f47f af5e 	bne.w	80059d8 <HAL_GPIO_DeInit+0x10>
  }
}
 8005b1c:	bf00      	nop
 8005b1e:	bf00      	nop
 8005b20:	3724      	adds	r7, #36	@ 0x24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bc80      	pop	{r7}
 8005b26:	4770      	bx	lr
 8005b28:	40010000 	.word	0x40010000
 8005b2c:	40010800 	.word	0x40010800
 8005b30:	40010c00 	.word	0x40010c00
 8005b34:	40011000 	.word	0x40011000
 8005b38:	40011400 	.word	0x40011400
 8005b3c:	40010400 	.word	0x40010400

08005b40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689a      	ldr	r2, [r3, #8]
 8005b50:	887b      	ldrh	r3, [r7, #2]
 8005b52:	4013      	ands	r3, r2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d002      	beq.n	8005b5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	73fb      	strb	r3, [r7, #15]
 8005b5c:	e001      	b.n	8005b62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3714      	adds	r7, #20
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bc80      	pop	{r7}
 8005b6c:	4770      	bx	lr

08005b6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b083      	sub	sp, #12
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
 8005b76:	460b      	mov	r3, r1
 8005b78:	807b      	strh	r3, [r7, #2]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b7e:	787b      	ldrb	r3, [r7, #1]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d003      	beq.n	8005b8c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b84:	887a      	ldrh	r2, [r7, #2]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005b8a:	e003      	b.n	8005b94 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005b8c:	887b      	ldrh	r3, [r7, #2]
 8005b8e:	041a      	lsls	r2, r3, #16
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	611a      	str	r2, [r3, #16]
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bc80      	pop	{r7}
 8005b9c:	4770      	bx	lr

08005b9e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b085      	sub	sp, #20
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005bb0:	887a      	ldrh	r2, [r7, #2]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	041a      	lsls	r2, r3, #16
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	43d9      	mvns	r1, r3
 8005bbc:	887b      	ldrh	r3, [r7, #2]
 8005bbe:	400b      	ands	r3, r1
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	611a      	str	r2, [r3, #16]
}
 8005bc6:	bf00      	nop
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc80      	pop	{r7}
 8005bce:	4770      	bx	lr

08005bd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005bda:	4b08      	ldr	r3, [pc, #32]	@ (8005bfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bdc:	695a      	ldr	r2, [r3, #20]
 8005bde:	88fb      	ldrh	r3, [r7, #6]
 8005be0:	4013      	ands	r3, r2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d006      	beq.n	8005bf4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005be6:	4a05      	ldr	r2, [pc, #20]	@ (8005bfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005be8:	88fb      	ldrh	r3, [r7, #6]
 8005bea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005bec:	88fb      	ldrh	r3, [r7, #6]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fe fa80 	bl	80040f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8005bf4:	bf00      	nop
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	40010400 	.word	0x40010400

08005c00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e12b      	b.n	8005e6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7fe fb6a 	bl	8004300 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2224      	movs	r2, #36	@ 0x24
 8005c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0201 	bic.w	r2, r2, #1
 8005c42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c64:	f001 fda0 	bl	80077a8 <HAL_RCC_GetPCLK1Freq>
 8005c68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	4a81      	ldr	r2, [pc, #516]	@ (8005e74 <HAL_I2C_Init+0x274>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d807      	bhi.n	8005c84 <HAL_I2C_Init+0x84>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4a80      	ldr	r2, [pc, #512]	@ (8005e78 <HAL_I2C_Init+0x278>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	bf94      	ite	ls
 8005c7c:	2301      	movls	r3, #1
 8005c7e:	2300      	movhi	r3, #0
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	e006      	b.n	8005c92 <HAL_I2C_Init+0x92>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	4a7d      	ldr	r2, [pc, #500]	@ (8005e7c <HAL_I2C_Init+0x27c>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	bf94      	ite	ls
 8005c8c:	2301      	movls	r3, #1
 8005c8e:	2300      	movhi	r3, #0
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e0e7      	b.n	8005e6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4a78      	ldr	r2, [pc, #480]	@ (8005e80 <HAL_I2C_Init+0x280>)
 8005c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca2:	0c9b      	lsrs	r3, r3, #18
 8005ca4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	4a6a      	ldr	r2, [pc, #424]	@ (8005e74 <HAL_I2C_Init+0x274>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d802      	bhi.n	8005cd4 <HAL_I2C_Init+0xd4>
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	e009      	b.n	8005ce8 <HAL_I2C_Init+0xe8>
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005cda:	fb02 f303 	mul.w	r3, r2, r3
 8005cde:	4a69      	ldr	r2, [pc, #420]	@ (8005e84 <HAL_I2C_Init+0x284>)
 8005ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce4:	099b      	lsrs	r3, r3, #6
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6812      	ldr	r2, [r2, #0]
 8005cec:	430b      	orrs	r3, r1
 8005cee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005cfa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	495c      	ldr	r1, [pc, #368]	@ (8005e74 <HAL_I2C_Init+0x274>)
 8005d04:	428b      	cmp	r3, r1
 8005d06:	d819      	bhi.n	8005d3c <HAL_I2C_Init+0x13c>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	1e59      	subs	r1, r3, #1
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	005b      	lsls	r3, r3, #1
 8005d12:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d16:	1c59      	adds	r1, r3, #1
 8005d18:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005d1c:	400b      	ands	r3, r1
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <HAL_I2C_Init+0x138>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	1e59      	subs	r1, r3, #1
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	005b      	lsls	r3, r3, #1
 8005d2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d30:	3301      	adds	r3, #1
 8005d32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d36:	e051      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005d38:	2304      	movs	r3, #4
 8005d3a:	e04f      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d111      	bne.n	8005d68 <HAL_I2C_Init+0x168>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	1e58      	subs	r0, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6859      	ldr	r1, [r3, #4]
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	005b      	lsls	r3, r3, #1
 8005d50:	440b      	add	r3, r1
 8005d52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d56:	3301      	adds	r3, #1
 8005d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bf0c      	ite	eq
 8005d60:	2301      	moveq	r3, #1
 8005d62:	2300      	movne	r3, #0
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	e012      	b.n	8005d8e <HAL_I2C_Init+0x18e>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	1e58      	subs	r0, r3, #1
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6859      	ldr	r1, [r3, #4]
 8005d70:	460b      	mov	r3, r1
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	0099      	lsls	r1, r3, #2
 8005d78:	440b      	add	r3, r1
 8005d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	bf0c      	ite	eq
 8005d88:	2301      	moveq	r3, #1
 8005d8a:	2300      	movne	r3, #0
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d001      	beq.n	8005d96 <HAL_I2C_Init+0x196>
 8005d92:	2301      	movs	r3, #1
 8005d94:	e022      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10e      	bne.n	8005dbc <HAL_I2C_Init+0x1bc>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	1e58      	subs	r0, r3, #1
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6859      	ldr	r1, [r3, #4]
 8005da6:	460b      	mov	r3, r1
 8005da8:	005b      	lsls	r3, r3, #1
 8005daa:	440b      	add	r3, r1
 8005dac:	fbb0 f3f3 	udiv	r3, r0, r3
 8005db0:	3301      	adds	r3, #1
 8005db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005db6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dba:	e00f      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	1e58      	subs	r0, r3, #1
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6859      	ldr	r1, [r3, #4]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	440b      	add	r3, r1
 8005dca:	0099      	lsls	r1, r3, #2
 8005dcc:	440b      	add	r3, r1
 8005dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ddc:	6879      	ldr	r1, [r7, #4]
 8005dde:	6809      	ldr	r1, [r1, #0]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69da      	ldr	r2, [r3, #28]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	431a      	orrs	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005e0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	6911      	ldr	r1, [r2, #16]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	68d2      	ldr	r2, [r2, #12]
 8005e16:	4311      	orrs	r1, r2
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	430b      	orrs	r3, r1
 8005e1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	695a      	ldr	r2, [r3, #20]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0201 	orr.w	r2, r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2220      	movs	r2, #32
 8005e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	000186a0 	.word	0x000186a0
 8005e78:	001e847f 	.word	0x001e847f
 8005e7c:	003d08ff 	.word	0x003d08ff
 8005e80:	431bde83 	.word	0x431bde83
 8005e84:	10624dd3 	.word	0x10624dd3

08005e88 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e021      	b.n	8005ede <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2224      	movs	r2, #36	@ 0x24
 8005e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0201 	bic.w	r2, r2, #1
 8005eb0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7fe fa62 	bl	800437c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3708      	adds	r7, #8
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
	...

08005ee8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b088      	sub	sp, #32
 8005eec:	af02      	add	r7, sp, #8
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	4608      	mov	r0, r1
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	817b      	strh	r3, [r7, #10]
 8005efa:	460b      	mov	r3, r1
 8005efc:	813b      	strh	r3, [r7, #8]
 8005efe:	4613      	mov	r3, r2
 8005f00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f02:	f7fe fce5 	bl	80048d0 <HAL_GetTick>
 8005f06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b20      	cmp	r3, #32
 8005f12:	f040 80d9 	bne.w	80060c8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	9300      	str	r3, [sp, #0]
 8005f1a:	2319      	movs	r3, #25
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	496d      	ldr	r1, [pc, #436]	@ (80060d4 <HAL_I2C_Mem_Write+0x1ec>)
 8005f20:	68f8      	ldr	r0, [r7, #12]
 8005f22:	f000 fdfb 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d001      	beq.n	8005f30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	e0cc      	b.n	80060ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d101      	bne.n	8005f3e <HAL_I2C_Mem_Write+0x56>
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	e0c5      	b.n	80060ca <HAL_I2C_Mem_Write+0x1e2>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d007      	beq.n	8005f64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f042 0201 	orr.w	r2, r2, #1
 8005f62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2221      	movs	r2, #33	@ 0x21
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2240      	movs	r2, #64	@ 0x40
 8005f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6a3a      	ldr	r2, [r7, #32]
 8005f8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005f94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4a4d      	ldr	r2, [pc, #308]	@ (80060d8 <HAL_I2C_Mem_Write+0x1f0>)
 8005fa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fa6:	88f8      	ldrh	r0, [r7, #6]
 8005fa8:	893a      	ldrh	r2, [r7, #8]
 8005faa:	8979      	ldrh	r1, [r7, #10]
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	9301      	str	r3, [sp, #4]
 8005fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f000 fc32 	bl	8006820 <I2C_RequestMemoryWrite>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d052      	beq.n	8006068 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e081      	b.n	80060ca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f000 fec0 	bl	8006d50 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00d      	beq.n	8005ff2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d107      	bne.n	8005fee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e06b      	b.n	80060ca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	781a      	ldrb	r2, [r3, #0]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006002:	1c5a      	adds	r2, r3, #1
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800600c:	3b01      	subs	r3, #1
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006018:	b29b      	uxth	r3, r3
 800601a:	3b01      	subs	r3, #1
 800601c:	b29a      	uxth	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	f003 0304 	and.w	r3, r3, #4
 800602c:	2b04      	cmp	r3, #4
 800602e:	d11b      	bne.n	8006068 <HAL_I2C_Mem_Write+0x180>
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006034:	2b00      	cmp	r3, #0
 8006036:	d017      	beq.n	8006068 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603c:	781a      	ldrb	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006048:	1c5a      	adds	r2, r3, #1
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006052:	3b01      	subs	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1aa      	bne.n	8005fc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006070:	697a      	ldr	r2, [r7, #20]
 8006072:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f000 feb3 	bl	8006de0 <I2C_WaitOnBTFFlagUntilTimeout>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d00d      	beq.n	800609c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006084:	2b04      	cmp	r3, #4
 8006086:	d107      	bne.n	8006098 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006096:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e016      	b.n	80060ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2220      	movs	r2, #32
 80060b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	e000      	b.n	80060ca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80060c8:	2302      	movs	r3, #2
  }
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	00100002 	.word	0x00100002
 80060d8:	ffff0000 	.word	0xffff0000

080060dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08c      	sub	sp, #48	@ 0x30
 80060e0:	af02      	add	r7, sp, #8
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	4608      	mov	r0, r1
 80060e6:	4611      	mov	r1, r2
 80060e8:	461a      	mov	r2, r3
 80060ea:	4603      	mov	r3, r0
 80060ec:	817b      	strh	r3, [r7, #10]
 80060ee:	460b      	mov	r3, r1
 80060f0:	813b      	strh	r3, [r7, #8]
 80060f2:	4613      	mov	r3, r2
 80060f4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80060f6:	2300      	movs	r3, #0
 80060f8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80060fa:	f7fe fbe9 	bl	80048d0 <HAL_GetTick>
 80060fe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b20      	cmp	r3, #32
 800610a:	f040 8250 	bne.w	80065ae <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800610e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	2319      	movs	r3, #25
 8006114:	2201      	movs	r2, #1
 8006116:	4982      	ldr	r1, [pc, #520]	@ (8006320 <HAL_I2C_Mem_Read+0x244>)
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f000 fcff 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006124:	2302      	movs	r3, #2
 8006126:	e243      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800612e:	2b01      	cmp	r3, #1
 8006130:	d101      	bne.n	8006136 <HAL_I2C_Mem_Read+0x5a>
 8006132:	2302      	movs	r3, #2
 8006134:	e23c      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2201      	movs	r2, #1
 800613a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	2b01      	cmp	r3, #1
 800614a:	d007      	beq.n	800615c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f042 0201 	orr.w	r2, r2, #1
 800615a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800616a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2222      	movs	r2, #34	@ 0x22
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2240      	movs	r2, #64	@ 0x40
 8006178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006186:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800618c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006192:	b29a      	uxth	r2, r3
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	4a62      	ldr	r2, [pc, #392]	@ (8006324 <HAL_I2C_Mem_Read+0x248>)
 800619c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800619e:	88f8      	ldrh	r0, [r7, #6]
 80061a0:	893a      	ldrh	r2, [r7, #8]
 80061a2:	8979      	ldrh	r1, [r7, #10]
 80061a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a6:	9301      	str	r3, [sp, #4]
 80061a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061aa:	9300      	str	r3, [sp, #0]
 80061ac:	4603      	mov	r3, r0
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 fbcc 	bl	800694c <I2C_RequestMemoryRead>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e1f8      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d113      	bne.n	80061ee <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061c6:	2300      	movs	r3, #0
 80061c8:	61fb      	str	r3, [r7, #28]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	61fb      	str	r3, [r7, #28]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	61fb      	str	r3, [r7, #28]
 80061da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061ea:	601a      	str	r2, [r3, #0]
 80061ec:	e1cc      	b.n	8006588 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d11e      	bne.n	8006234 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006204:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006206:	b672      	cpsid	i
}
 8006208:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800620a:	2300      	movs	r3, #0
 800620c:	61bb      	str	r3, [r7, #24]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	695b      	ldr	r3, [r3, #20]
 8006214:	61bb      	str	r3, [r7, #24]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	61bb      	str	r3, [r7, #24]
 800621e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800622e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006230:	b662      	cpsie	i
}
 8006232:	e035      	b.n	80062a0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006238:	2b02      	cmp	r3, #2
 800623a:	d11e      	bne.n	800627a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800624a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800624c:	b672      	cpsid	i
}
 800624e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006250:	2300      	movs	r3, #0
 8006252:	617b      	str	r3, [r7, #20]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	617b      	str	r3, [r7, #20]
 8006264:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006274:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006276:	b662      	cpsie	i
}
 8006278:	e012      	b.n	80062a0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006288:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800628a:	2300      	movs	r3, #0
 800628c:	613b      	str	r3, [r7, #16]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	695b      	ldr	r3, [r3, #20]
 8006294:	613b      	str	r3, [r7, #16]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	613b      	str	r3, [r7, #16]
 800629e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80062a0:	e172      	b.n	8006588 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a6:	2b03      	cmp	r3, #3
 80062a8:	f200 811f 	bhi.w	80064ea <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d123      	bne.n	80062fc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f000 fdd9 	bl	8006e70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e173      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d2:	b2d2      	uxtb	r2, r2
 80062d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062e4:	3b01      	subs	r3, #1
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	3b01      	subs	r3, #1
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062fa:	e145      	b.n	8006588 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006300:	2b02      	cmp	r3, #2
 8006302:	d152      	bne.n	80063aa <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630a:	2200      	movs	r2, #0
 800630c:	4906      	ldr	r1, [pc, #24]	@ (8006328 <HAL_I2C_Mem_Read+0x24c>)
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 fc04 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d008      	beq.n	800632c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e148      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
 800631e:	bf00      	nop
 8006320:	00100002 	.word	0x00100002
 8006324:	ffff0000 	.word	0xffff0000
 8006328:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800632c:	b672      	cpsid	i
}
 800632e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800633e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	691a      	ldr	r2, [r3, #16]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634a:	b2d2      	uxtb	r2, r2
 800634c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006352:	1c5a      	adds	r2, r3, #1
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800635c:	3b01      	subs	r3, #1
 800635e:	b29a      	uxth	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006368:	b29b      	uxth	r3, r3
 800636a:	3b01      	subs	r3, #1
 800636c:	b29a      	uxth	r2, r3
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006372:	b662      	cpsie	i
}
 8006374:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006380:	b2d2      	uxtb	r2, r2
 8006382:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006388:	1c5a      	adds	r2, r3, #1
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006392:	3b01      	subs	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800639e:	b29b      	uxth	r3, r3
 80063a0:	3b01      	subs	r3, #1
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80063a8:	e0ee      	b.n	8006588 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b0:	2200      	movs	r2, #0
 80063b2:	4981      	ldr	r1, [pc, #516]	@ (80065b8 <HAL_I2C_Mem_Read+0x4dc>)
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f000 fbb1 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e0f5      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80063d4:	b672      	cpsid	i
}
 80063d6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	691a      	ldr	r2, [r3, #16]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e2:	b2d2      	uxtb	r2, r2
 80063e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ea:	1c5a      	adds	r2, r3, #1
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063f4:	3b01      	subs	r3, #1
 80063f6:	b29a      	uxth	r2, r3
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006400:	b29b      	uxth	r3, r3
 8006402:	3b01      	subs	r3, #1
 8006404:	b29a      	uxth	r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800640a:	4b6c      	ldr	r3, [pc, #432]	@ (80065bc <HAL_I2C_Mem_Read+0x4e0>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	08db      	lsrs	r3, r3, #3
 8006410:	4a6b      	ldr	r2, [pc, #428]	@ (80065c0 <HAL_I2C_Mem_Read+0x4e4>)
 8006412:	fba2 2303 	umull	r2, r3, r2, r3
 8006416:	0a1a      	lsrs	r2, r3, #8
 8006418:	4613      	mov	r3, r2
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	4413      	add	r3, r2
 800641e:	00da      	lsls	r2, r3, #3
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006424:	6a3b      	ldr	r3, [r7, #32]
 8006426:	3b01      	subs	r3, #1
 8006428:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d118      	bne.n	8006462 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2220      	movs	r2, #32
 800643a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644a:	f043 0220 	orr.w	r2, r3, #32
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006452:	b662      	cpsie	i
}
 8006454:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e0a6      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	695b      	ldr	r3, [r3, #20]
 8006468:	f003 0304 	and.w	r3, r3, #4
 800646c:	2b04      	cmp	r3, #4
 800646e:	d1d9      	bne.n	8006424 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800647e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	691a      	ldr	r2, [r3, #16]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800648a:	b2d2      	uxtb	r2, r2
 800648c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006492:	1c5a      	adds	r2, r3, #1
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800649c:	3b01      	subs	r3, #1
 800649e:	b29a      	uxth	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80064b2:	b662      	cpsie	i
}
 80064b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	691a      	ldr	r2, [r3, #16]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c0:	b2d2      	uxtb	r2, r2
 80064c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	1c5a      	adds	r2, r3, #1
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064d2:	3b01      	subs	r3, #1
 80064d4:	b29a      	uxth	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064de:	b29b      	uxth	r3, r3
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80064e8:	e04e      	b.n	8006588 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	f000 fcbe 	bl	8006e70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d001      	beq.n	80064fe <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e058      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	691a      	ldr	r2, [r3, #16]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006510:	1c5a      	adds	r2, r3, #1
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651a:	3b01      	subs	r3, #1
 800651c:	b29a      	uxth	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006526:	b29b      	uxth	r3, r3
 8006528:	3b01      	subs	r3, #1
 800652a:	b29a      	uxth	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	f003 0304 	and.w	r3, r3, #4
 800653a:	2b04      	cmp	r3, #4
 800653c:	d124      	bne.n	8006588 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006542:	2b03      	cmp	r3, #3
 8006544:	d107      	bne.n	8006556 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006554:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	691a      	ldr	r2, [r3, #16]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006560:	b2d2      	uxtb	r2, r2
 8006562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006568:	1c5a      	adds	r2, r3, #1
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006572:	3b01      	subs	r3, #1
 8006574:	b29a      	uxth	r2, r3
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800657e:	b29b      	uxth	r3, r3
 8006580:	3b01      	subs	r3, #1
 8006582:	b29a      	uxth	r2, r3
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800658c:	2b00      	cmp	r3, #0
 800658e:	f47f ae88 	bne.w	80062a2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2220      	movs	r2, #32
 8006596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80065aa:	2300      	movs	r3, #0
 80065ac:	e000      	b.n	80065b0 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80065ae:	2302      	movs	r3, #2
  }
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3728      	adds	r7, #40	@ 0x28
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	00010004 	.word	0x00010004
 80065bc:	2000004c 	.word	0x2000004c
 80065c0:	14f8b589 	.word	0x14f8b589

080065c4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b08a      	sub	sp, #40	@ 0x28
 80065c8:	af02      	add	r7, sp, #8
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	607a      	str	r2, [r7, #4]
 80065ce:	603b      	str	r3, [r7, #0]
 80065d0:	460b      	mov	r3, r1
 80065d2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80065d4:	f7fe f97c 	bl	80048d0 <HAL_GetTick>
 80065d8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	f040 8111 	bne.w	800680e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	9300      	str	r3, [sp, #0]
 80065f0:	2319      	movs	r3, #25
 80065f2:	2201      	movs	r2, #1
 80065f4:	4988      	ldr	r1, [pc, #544]	@ (8006818 <HAL_I2C_IsDeviceReady+0x254>)
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f000 fa90 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d001      	beq.n	8006606 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006602:	2302      	movs	r3, #2
 8006604:	e104      	b.n	8006810 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800660c:	2b01      	cmp	r3, #1
 800660e:	d101      	bne.n	8006614 <HAL_I2C_IsDeviceReady+0x50>
 8006610:	2302      	movs	r3, #2
 8006612:	e0fd      	b.n	8006810 <HAL_I2C_IsDeviceReady+0x24c>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b01      	cmp	r3, #1
 8006628:	d007      	beq.n	800663a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f042 0201 	orr.w	r2, r2, #1
 8006638:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006648:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2224      	movs	r2, #36	@ 0x24
 800664e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	4a70      	ldr	r2, [pc, #448]	@ (800681c <HAL_I2C_IsDeviceReady+0x258>)
 800665c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800666c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2200      	movs	r2, #0
 8006676:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	f000 fa4e 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00d      	beq.n	80066a2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006690:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006694:	d103      	bne.n	800669e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800669c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e0b6      	b.n	8006810 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066a2:	897b      	ldrh	r3, [r7, #10]
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	461a      	mov	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80066b0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80066b2:	f7fe f90d 	bl	80048d0 <HAL_GetTick>
 80066b6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	bf0c      	ite	eq
 80066c6:	2301      	moveq	r3, #1
 80066c8:	2300      	movne	r3, #0
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066dc:	bf0c      	ite	eq
 80066de:	2301      	moveq	r3, #1
 80066e0:	2300      	movne	r3, #0
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80066e6:	e025      	b.n	8006734 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80066e8:	f7fe f8f2 	bl	80048d0 <HAL_GetTick>
 80066ec:	4602      	mov	r2, r0
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	683a      	ldr	r2, [r7, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d302      	bcc.n	80066fe <HAL_I2C_IsDeviceReady+0x13a>
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d103      	bne.n	8006706 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	22a0      	movs	r2, #160	@ 0xa0
 8006702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	f003 0302 	and.w	r3, r3, #2
 8006710:	2b02      	cmp	r3, #2
 8006712:	bf0c      	ite	eq
 8006714:	2301      	moveq	r3, #1
 8006716:	2300      	movne	r3, #0
 8006718:	b2db      	uxtb	r3, r3
 800671a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800672a:	bf0c      	ite	eq
 800672c:	2301      	moveq	r3, #1
 800672e:	2300      	movne	r3, #0
 8006730:	b2db      	uxtb	r3, r3
 8006732:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2ba0      	cmp	r3, #160	@ 0xa0
 800673e:	d005      	beq.n	800674c <HAL_I2C_IsDeviceReady+0x188>
 8006740:	7dfb      	ldrb	r3, [r7, #23]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d102      	bne.n	800674c <HAL_I2C_IsDeviceReady+0x188>
 8006746:	7dbb      	ldrb	r3, [r7, #22]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d0cd      	beq.n	80066e8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2220      	movs	r2, #32
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b02      	cmp	r3, #2
 8006760:	d129      	bne.n	80067b6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006770:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006772:	2300      	movs	r3, #0
 8006774:	613b      	str	r3, [r7, #16]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	613b      	str	r3, [r7, #16]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	613b      	str	r3, [r7, #16]
 8006786:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	9300      	str	r3, [sp, #0]
 800678c:	2319      	movs	r3, #25
 800678e:	2201      	movs	r2, #1
 8006790:	4921      	ldr	r1, [pc, #132]	@ (8006818 <HAL_I2C_IsDeviceReady+0x254>)
 8006792:	68f8      	ldr	r0, [r7, #12]
 8006794:	f000 f9c2 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d001      	beq.n	80067a2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e036      	b.n	8006810 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80067b2:	2300      	movs	r3, #0
 80067b4:	e02c      	b.n	8006810 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067c4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067ce:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	9300      	str	r3, [sp, #0]
 80067d4:	2319      	movs	r3, #25
 80067d6:	2201      	movs	r2, #1
 80067d8:	490f      	ldr	r1, [pc, #60]	@ (8006818 <HAL_I2C_IsDeviceReady+0x254>)
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f000 f99e 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e012      	b.n	8006810 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	3301      	adds	r3, #1
 80067ee:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	f4ff af32 	bcc.w	800665e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2220      	movs	r2, #32
 80067fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e000      	b.n	8006810 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800680e:	2302      	movs	r3, #2
  }
}
 8006810:	4618      	mov	r0, r3
 8006812:	3720      	adds	r7, #32
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}
 8006818:	00100002 	.word	0x00100002
 800681c:	ffff0000 	.word	0xffff0000

08006820 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b088      	sub	sp, #32
 8006824:	af02      	add	r7, sp, #8
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	4608      	mov	r0, r1
 800682a:	4611      	mov	r1, r2
 800682c:	461a      	mov	r2, r3
 800682e:	4603      	mov	r3, r0
 8006830:	817b      	strh	r3, [r7, #10]
 8006832:	460b      	mov	r3, r1
 8006834:	813b      	strh	r3, [r7, #8]
 8006836:	4613      	mov	r3, r2
 8006838:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006848:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	6a3b      	ldr	r3, [r7, #32]
 8006850:	2200      	movs	r2, #0
 8006852:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f000 f960 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00d      	beq.n	800687e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800686c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006870:	d103      	bne.n	800687a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006878:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e05f      	b.n	800693e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800687e:	897b      	ldrh	r3, [r7, #10]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	461a      	mov	r2, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800688c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800688e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006890:	6a3a      	ldr	r2, [r7, #32]
 8006892:	492d      	ldr	r1, [pc, #180]	@ (8006948 <I2C_RequestMemoryWrite+0x128>)
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f000 f9bb 	bl	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800689a:	4603      	mov	r3, r0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d001      	beq.n	80068a4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e04c      	b.n	800693e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068a4:	2300      	movs	r3, #0
 80068a6:	617b      	str	r3, [r7, #20]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	617b      	str	r3, [r7, #20]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	699b      	ldr	r3, [r3, #24]
 80068b6:	617b      	str	r3, [r7, #20]
 80068b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068bc:	6a39      	ldr	r1, [r7, #32]
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 fa46 	bl	8006d50 <I2C_WaitOnTXEFlagUntilTimeout>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00d      	beq.n	80068e6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ce:	2b04      	cmp	r3, #4
 80068d0:	d107      	bne.n	80068e2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e02b      	b.n	800693e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80068e6:	88fb      	ldrh	r3, [r7, #6]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d105      	bne.n	80068f8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068ec:	893b      	ldrh	r3, [r7, #8]
 80068ee:	b2da      	uxtb	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	611a      	str	r2, [r3, #16]
 80068f6:	e021      	b.n	800693c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80068f8:	893b      	ldrh	r3, [r7, #8]
 80068fa:	0a1b      	lsrs	r3, r3, #8
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006908:	6a39      	ldr	r1, [r7, #32]
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 fa20 	bl	8006d50 <I2C_WaitOnTXEFlagUntilTimeout>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00d      	beq.n	8006932 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	2b04      	cmp	r3, #4
 800691c:	d107      	bne.n	800692e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800692c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e005      	b.n	800693e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006932:	893b      	ldrh	r3, [r7, #8]
 8006934:	b2da      	uxtb	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3718      	adds	r7, #24
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	00010002 	.word	0x00010002

0800694c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b088      	sub	sp, #32
 8006950:	af02      	add	r7, sp, #8
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	4608      	mov	r0, r1
 8006956:	4611      	mov	r1, r2
 8006958:	461a      	mov	r2, r3
 800695a:	4603      	mov	r3, r0
 800695c:	817b      	strh	r3, [r7, #10]
 800695e:	460b      	mov	r3, r1
 8006960:	813b      	strh	r3, [r7, #8]
 8006962:	4613      	mov	r3, r2
 8006964:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006974:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006984:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	2200      	movs	r2, #0
 800698e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f000 f8c2 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00d      	beq.n	80069ba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ac:	d103      	bne.n	80069b6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e0aa      	b.n	8006b10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80069ba:	897b      	ldrh	r3, [r7, #10]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	461a      	mov	r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80069c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	6a3a      	ldr	r2, [r7, #32]
 80069ce:	4952      	ldr	r1, [pc, #328]	@ (8006b18 <I2C_RequestMemoryRead+0x1cc>)
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f000 f91d 	bl	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d001      	beq.n	80069e0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e097      	b.n	8006b10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069e0:	2300      	movs	r3, #0
 80069e2:	617b      	str	r3, [r7, #20]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	617b      	str	r3, [r7, #20]
 80069f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f8:	6a39      	ldr	r1, [r7, #32]
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f000 f9a8 	bl	8006d50 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00d      	beq.n	8006a22 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0a:	2b04      	cmp	r3, #4
 8006a0c:	d107      	bne.n	8006a1e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e076      	b.n	8006b10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a22:	88fb      	ldrh	r3, [r7, #6]
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d105      	bne.n	8006a34 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a28:	893b      	ldrh	r3, [r7, #8]
 8006a2a:	b2da      	uxtb	r2, r3
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	611a      	str	r2, [r3, #16]
 8006a32:	e021      	b.n	8006a78 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a34:	893b      	ldrh	r3, [r7, #8]
 8006a36:	0a1b      	lsrs	r3, r3, #8
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a44:	6a39      	ldr	r1, [r7, #32]
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f000 f982 	bl	8006d50 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00d      	beq.n	8006a6e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a56:	2b04      	cmp	r3, #4
 8006a58:	d107      	bne.n	8006a6a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e050      	b.n	8006b10 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a6e:	893b      	ldrh	r3, [r7, #8]
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a7a:	6a39      	ldr	r1, [r7, #32]
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 f967 	bl	8006d50 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00d      	beq.n	8006aa4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a8c:	2b04      	cmp	r3, #4
 8006a8e:	d107      	bne.n	8006aa0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a9e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	e035      	b.n	8006b10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ab2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	6a3b      	ldr	r3, [r7, #32]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f000 f82b 	bl	8006b1c <I2C_WaitOnFlagUntilTimeout>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00d      	beq.n	8006ae8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ada:	d103      	bne.n	8006ae4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ae2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	e013      	b.n	8006b10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006ae8:	897b      	ldrh	r3, [r7, #10]
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	f043 0301 	orr.w	r3, r3, #1
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afa:	6a3a      	ldr	r2, [r7, #32]
 8006afc:	4906      	ldr	r1, [pc, #24]	@ (8006b18 <I2C_RequestMemoryRead+0x1cc>)
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f000 f886 	bl	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d001      	beq.n	8006b0e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e000      	b.n	8006b10 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3718      	adds	r7, #24
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	00010002 	.word	0x00010002

08006b1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	603b      	str	r3, [r7, #0]
 8006b28:	4613      	mov	r3, r2
 8006b2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b2c:	e048      	b.n	8006bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b34:	d044      	beq.n	8006bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b36:	f7fd fecb 	bl	80048d0 <HAL_GetTick>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d302      	bcc.n	8006b4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d139      	bne.n	8006bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	0c1b      	lsrs	r3, r3, #16
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d10d      	bne.n	8006b72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	43da      	mvns	r2, r3
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	4013      	ands	r3, r2
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	bf0c      	ite	eq
 8006b68:	2301      	moveq	r3, #1
 8006b6a:	2300      	movne	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	461a      	mov	r2, r3
 8006b70:	e00c      	b.n	8006b8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	43da      	mvns	r2, r3
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	bf0c      	ite	eq
 8006b84:	2301      	moveq	r3, #1
 8006b86:	2300      	movne	r3, #0
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	79fb      	ldrb	r3, [r7, #7]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d116      	bne.n	8006bc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bac:	f043 0220 	orr.w	r2, r3, #32
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e023      	b.n	8006c08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	0c1b      	lsrs	r3, r3, #16
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d10d      	bne.n	8006be6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	43da      	mvns	r2, r3
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	bf0c      	ite	eq
 8006bdc:	2301      	moveq	r3, #1
 8006bde:	2300      	movne	r3, #0
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	461a      	mov	r2, r3
 8006be4:	e00c      	b.n	8006c00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	43da      	mvns	r2, r3
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	bf0c      	ite	eq
 8006bf8:	2301      	moveq	r3, #1
 8006bfa:	2300      	movne	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	461a      	mov	r2, r3
 8006c00:	79fb      	ldrb	r3, [r7, #7]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d093      	beq.n	8006b2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c1e:	e071      	b.n	8006d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c2e:	d123      	bne.n	8006c78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006c48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2220      	movs	r2, #32
 8006c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c64:	f043 0204 	orr.w	r2, r3, #4
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e067      	b.n	8006d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c7e:	d041      	beq.n	8006d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c80:	f7fd fe26 	bl	80048d0 <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d302      	bcc.n	8006c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d136      	bne.n	8006d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	0c1b      	lsrs	r3, r3, #16
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d10c      	bne.n	8006cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	43da      	mvns	r2, r3
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	4013      	ands	r3, r2
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	bf14      	ite	ne
 8006cb2:	2301      	movne	r3, #1
 8006cb4:	2300      	moveq	r3, #0
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	e00b      	b.n	8006cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	43da      	mvns	r2, r3
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	bf14      	ite	ne
 8006ccc:	2301      	movne	r3, #1
 8006cce:	2300      	moveq	r3, #0
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d016      	beq.n	8006d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf0:	f043 0220 	orr.w	r2, r3, #32
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e021      	b.n	8006d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	0c1b      	lsrs	r3, r3, #16
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d10c      	bne.n	8006d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	695b      	ldr	r3, [r3, #20]
 8006d14:	43da      	mvns	r2, r3
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	4013      	ands	r3, r2
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	bf14      	ite	ne
 8006d20:	2301      	movne	r3, #1
 8006d22:	2300      	moveq	r3, #0
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	e00b      	b.n	8006d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	43da      	mvns	r2, r3
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	4013      	ands	r3, r2
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	bf14      	ite	ne
 8006d3a:	2301      	movne	r3, #1
 8006d3c:	2300      	moveq	r3, #0
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f47f af6d 	bne.w	8006c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b084      	sub	sp, #16
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d5c:	e034      	b.n	8006dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 f8e3 	bl	8006f2a <I2C_IsAcknowledgeFailed>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d001      	beq.n	8006d6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e034      	b.n	8006dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d74:	d028      	beq.n	8006dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d76:	f7fd fdab 	bl	80048d0 <HAL_GetTick>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d302      	bcc.n	8006d8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d11d      	bne.n	8006dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d96:	2b80      	cmp	r3, #128	@ 0x80
 8006d98:	d016      	beq.n	8006dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db4:	f043 0220 	orr.w	r2, r3, #32
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e007      	b.n	8006dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dd2:	2b80      	cmp	r3, #128	@ 0x80
 8006dd4:	d1c3      	bne.n	8006d5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006dd6:	2300      	movs	r3, #0
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3710      	adds	r7, #16
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006dec:	e034      	b.n	8006e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f000 f89b 	bl	8006f2a <I2C_IsAcknowledgeFailed>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d001      	beq.n	8006dfe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e034      	b.n	8006e68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e04:	d028      	beq.n	8006e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e06:	f7fd fd63 	bl	80048d0 <HAL_GetTick>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d302      	bcc.n	8006e1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d11d      	bne.n	8006e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	f003 0304 	and.w	r3, r3, #4
 8006e26:	2b04      	cmp	r3, #4
 8006e28:	d016      	beq.n	8006e58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2220      	movs	r2, #32
 8006e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e44:	f043 0220 	orr.w	r2, r3, #32
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e007      	b.n	8006e68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	f003 0304 	and.w	r3, r3, #4
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d1c3      	bne.n	8006dee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e7c:	e049      	b.n	8006f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	695b      	ldr	r3, [r3, #20]
 8006e84:	f003 0310 	and.w	r3, r3, #16
 8006e88:	2b10      	cmp	r3, #16
 8006e8a:	d119      	bne.n	8006ec0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f06f 0210 	mvn.w	r2, #16
 8006e94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2220      	movs	r2, #32
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e030      	b.n	8006f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ec0:	f7fd fd06 	bl	80048d0 <HAL_GetTick>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	68ba      	ldr	r2, [r7, #8]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d302      	bcc.n	8006ed6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d11d      	bne.n	8006f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ee0:	2b40      	cmp	r3, #64	@ 0x40
 8006ee2:	d016      	beq.n	8006f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2220      	movs	r2, #32
 8006eee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efe:	f043 0220 	orr.w	r2, r3, #32
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e007      	b.n	8006f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f1c:	2b40      	cmp	r3, #64	@ 0x40
 8006f1e:	d1ae      	bne.n	8006e7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	b083      	sub	sp, #12
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	695b      	ldr	r3, [r3, #20]
 8006f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f40:	d11b      	bne.n	8006f7a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f4a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f66:	f043 0204 	orr.w	r2, r3, #4
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e000      	b.n	8006f7c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bc80      	pop	{r7}
 8006f84:	4770      	bx	lr

08006f86 <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 8006f86:	b480      	push	{r7}
 8006f88:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 8006f8a:	bf20      	wfe
  __asm volatile( "nop" );
 8006f8c:	bf00      	nop
}
 8006f8e:	bf00      	nop
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bc80      	pop	{r7}
 8006f94:	4770      	bx	lr
	...

08006f98 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006f9c:	4b03      	ldr	r3, [pc, #12]	@ (8006fac <HAL_PWR_EnableBkUpAccess+0x14>)
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	601a      	str	r2, [r3, #0]
}
 8006fa2:	bf00      	nop
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bc80      	pop	{r7}
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	420e0020 	.word	0x420e0020

08006fb0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b082      	sub	sp, #8
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	460b      	mov	r3, r1
 8006fba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 8006fbc:	4b13      	ldr	r3, [pc, #76]	@ (800700c <HAL_PWR_EnterSTOPMode+0x5c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a12      	ldr	r2, [pc, #72]	@ (800700c <HAL_PWR_EnterSTOPMode+0x5c>)
 8006fc2:	f023 0302 	bic.w	r3, r3, #2
 8006fc6:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 8006fc8:	4b10      	ldr	r3, [pc, #64]	@ (800700c <HAL_PWR_EnterSTOPMode+0x5c>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f023 0201 	bic.w	r2, r3, #1
 8006fd0:	490e      	ldr	r1, [pc, #56]	@ (800700c <HAL_PWR_EnterSTOPMode+0x5c>)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8007010 <HAL_PWR_EnterSTOPMode+0x60>)
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	4a0c      	ldr	r2, [pc, #48]	@ (8007010 <HAL_PWR_EnterSTOPMode+0x60>)
 8006fde:	f043 0304 	orr.w	r3, r3, #4
 8006fe2:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8006fe4:	78fb      	ldrb	r3, [r7, #3]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d101      	bne.n	8006fee <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006fea:	bf30      	wfi
 8006fec:	e004      	b.n	8006ff8 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006fee:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 8006ff0:	f7ff ffc9 	bl	8006f86 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 8006ff4:	f7ff ffc7 	bl	8006f86 <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006ff8:	4b05      	ldr	r3, [pc, #20]	@ (8007010 <HAL_PWR_EnterSTOPMode+0x60>)
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	4a04      	ldr	r2, [pc, #16]	@ (8007010 <HAL_PWR_EnterSTOPMode+0x60>)
 8006ffe:	f023 0304 	bic.w	r3, r3, #4
 8007002:	6113      	str	r3, [r2, #16]
}
 8007004:	bf00      	nop
 8007006:	3708      	adds	r7, #8
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}
 800700c:	40007000 	.word	0x40007000
 8007010:	e000ed00 	.word	0xe000ed00

08007014 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b086      	sub	sp, #24
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d101      	bne.n	8007026 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	e272      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0301 	and.w	r3, r3, #1
 800702e:	2b00      	cmp	r3, #0
 8007030:	f000 8087 	beq.w	8007142 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007034:	4b92      	ldr	r3, [pc, #584]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	f003 030c 	and.w	r3, r3, #12
 800703c:	2b04      	cmp	r3, #4
 800703e:	d00c      	beq.n	800705a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007040:	4b8f      	ldr	r3, [pc, #572]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f003 030c 	and.w	r3, r3, #12
 8007048:	2b08      	cmp	r3, #8
 800704a:	d112      	bne.n	8007072 <HAL_RCC_OscConfig+0x5e>
 800704c:	4b8c      	ldr	r3, [pc, #560]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007058:	d10b      	bne.n	8007072 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800705a:	4b89      	ldr	r3, [pc, #548]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d06c      	beq.n	8007140 <HAL_RCC_OscConfig+0x12c>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d168      	bne.n	8007140 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e24c      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800707a:	d106      	bne.n	800708a <HAL_RCC_OscConfig+0x76>
 800707c:	4b80      	ldr	r3, [pc, #512]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a7f      	ldr	r2, [pc, #508]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007086:	6013      	str	r3, [r2, #0]
 8007088:	e02e      	b.n	80070e8 <HAL_RCC_OscConfig+0xd4>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10c      	bne.n	80070ac <HAL_RCC_OscConfig+0x98>
 8007092:	4b7b      	ldr	r3, [pc, #492]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a7a      	ldr	r2, [pc, #488]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007098:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800709c:	6013      	str	r3, [r2, #0]
 800709e:	4b78      	ldr	r3, [pc, #480]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a77      	ldr	r2, [pc, #476]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070a8:	6013      	str	r3, [r2, #0]
 80070aa:	e01d      	b.n	80070e8 <HAL_RCC_OscConfig+0xd4>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070b4:	d10c      	bne.n	80070d0 <HAL_RCC_OscConfig+0xbc>
 80070b6:	4b72      	ldr	r3, [pc, #456]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a71      	ldr	r2, [pc, #452]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070c0:	6013      	str	r3, [r2, #0]
 80070c2:	4b6f      	ldr	r3, [pc, #444]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a6e      	ldr	r2, [pc, #440]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070cc:	6013      	str	r3, [r2, #0]
 80070ce:	e00b      	b.n	80070e8 <HAL_RCC_OscConfig+0xd4>
 80070d0:	4b6b      	ldr	r3, [pc, #428]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a6a      	ldr	r2, [pc, #424]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070da:	6013      	str	r3, [r2, #0]
 80070dc:	4b68      	ldr	r3, [pc, #416]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a67      	ldr	r2, [pc, #412]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80070e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d013      	beq.n	8007118 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070f0:	f7fd fbee 	bl	80048d0 <HAL_GetTick>
 80070f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070f6:	e008      	b.n	800710a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070f8:	f7fd fbea 	bl	80048d0 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b64      	cmp	r3, #100	@ 0x64
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e200      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800710a:	4b5d      	ldr	r3, [pc, #372]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0f0      	beq.n	80070f8 <HAL_RCC_OscConfig+0xe4>
 8007116:	e014      	b.n	8007142 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007118:	f7fd fbda 	bl	80048d0 <HAL_GetTick>
 800711c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800711e:	e008      	b.n	8007132 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007120:	f7fd fbd6 	bl	80048d0 <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	2b64      	cmp	r3, #100	@ 0x64
 800712c:	d901      	bls.n	8007132 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e1ec      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007132:	4b53      	ldr	r3, [pc, #332]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1f0      	bne.n	8007120 <HAL_RCC_OscConfig+0x10c>
 800713e:	e000      	b.n	8007142 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d063      	beq.n	8007216 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800714e:	4b4c      	ldr	r3, [pc, #304]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	f003 030c 	and.w	r3, r3, #12
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00b      	beq.n	8007172 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800715a:	4b49      	ldr	r3, [pc, #292]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	f003 030c 	and.w	r3, r3, #12
 8007162:	2b08      	cmp	r3, #8
 8007164:	d11c      	bne.n	80071a0 <HAL_RCC_OscConfig+0x18c>
 8007166:	4b46      	ldr	r3, [pc, #280]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800716e:	2b00      	cmp	r3, #0
 8007170:	d116      	bne.n	80071a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007172:	4b43      	ldr	r3, [pc, #268]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f003 0302 	and.w	r3, r3, #2
 800717a:	2b00      	cmp	r3, #0
 800717c:	d005      	beq.n	800718a <HAL_RCC_OscConfig+0x176>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	691b      	ldr	r3, [r3, #16]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d001      	beq.n	800718a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e1c0      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800718a:	4b3d      	ldr	r3, [pc, #244]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	695b      	ldr	r3, [r3, #20]
 8007196:	00db      	lsls	r3, r3, #3
 8007198:	4939      	ldr	r1, [pc, #228]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800719a:	4313      	orrs	r3, r2
 800719c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800719e:	e03a      	b.n	8007216 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	691b      	ldr	r3, [r3, #16]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d020      	beq.n	80071ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071a8:	4b36      	ldr	r3, [pc, #216]	@ (8007284 <HAL_RCC_OscConfig+0x270>)
 80071aa:	2201      	movs	r2, #1
 80071ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071ae:	f7fd fb8f 	bl	80048d0 <HAL_GetTick>
 80071b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071b4:	e008      	b.n	80071c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071b6:	f7fd fb8b 	bl	80048d0 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d901      	bls.n	80071c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e1a1      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071c8:	4b2d      	ldr	r3, [pc, #180]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0f0      	beq.n	80071b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071d4:	4b2a      	ldr	r3, [pc, #168]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	695b      	ldr	r3, [r3, #20]
 80071e0:	00db      	lsls	r3, r3, #3
 80071e2:	4927      	ldr	r1, [pc, #156]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 80071e4:	4313      	orrs	r3, r2
 80071e6:	600b      	str	r3, [r1, #0]
 80071e8:	e015      	b.n	8007216 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071ea:	4b26      	ldr	r3, [pc, #152]	@ (8007284 <HAL_RCC_OscConfig+0x270>)
 80071ec:	2200      	movs	r2, #0
 80071ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071f0:	f7fd fb6e 	bl	80048d0 <HAL_GetTick>
 80071f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071f6:	e008      	b.n	800720a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071f8:	f7fd fb6a 	bl	80048d0 <HAL_GetTick>
 80071fc:	4602      	mov	r2, r0
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	2b02      	cmp	r3, #2
 8007204:	d901      	bls.n	800720a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007206:	2303      	movs	r3, #3
 8007208:	e180      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800720a:	4b1d      	ldr	r3, [pc, #116]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1f0      	bne.n	80071f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0308 	and.w	r3, r3, #8
 800721e:	2b00      	cmp	r3, #0
 8007220:	d03a      	beq.n	8007298 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d019      	beq.n	800725e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800722a:	4b17      	ldr	r3, [pc, #92]	@ (8007288 <HAL_RCC_OscConfig+0x274>)
 800722c:	2201      	movs	r2, #1
 800722e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007230:	f7fd fb4e 	bl	80048d0 <HAL_GetTick>
 8007234:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007236:	e008      	b.n	800724a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007238:	f7fd fb4a 	bl	80048d0 <HAL_GetTick>
 800723c:	4602      	mov	r2, r0
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	2b02      	cmp	r3, #2
 8007244:	d901      	bls.n	800724a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e160      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800724a:	4b0d      	ldr	r3, [pc, #52]	@ (8007280 <HAL_RCC_OscConfig+0x26c>)
 800724c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724e:	f003 0302 	and.w	r3, r3, #2
 8007252:	2b00      	cmp	r3, #0
 8007254:	d0f0      	beq.n	8007238 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007256:	2001      	movs	r0, #1
 8007258:	f000 face 	bl	80077f8 <RCC_Delay>
 800725c:	e01c      	b.n	8007298 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800725e:	4b0a      	ldr	r3, [pc, #40]	@ (8007288 <HAL_RCC_OscConfig+0x274>)
 8007260:	2200      	movs	r2, #0
 8007262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007264:	f7fd fb34 	bl	80048d0 <HAL_GetTick>
 8007268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800726a:	e00f      	b.n	800728c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800726c:	f7fd fb30 	bl	80048d0 <HAL_GetTick>
 8007270:	4602      	mov	r2, r0
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	2b02      	cmp	r3, #2
 8007278:	d908      	bls.n	800728c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e146      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
 800727e:	bf00      	nop
 8007280:	40021000 	.word	0x40021000
 8007284:	42420000 	.word	0x42420000
 8007288:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800728c:	4b92      	ldr	r3, [pc, #584]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800728e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e9      	bne.n	800726c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0304 	and.w	r3, r3, #4
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 80a6 	beq.w	80073f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072a6:	2300      	movs	r3, #0
 80072a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072aa:	4b8b      	ldr	r3, [pc, #556]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80072ac:	69db      	ldr	r3, [r3, #28]
 80072ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10d      	bne.n	80072d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072b6:	4b88      	ldr	r3, [pc, #544]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	4a87      	ldr	r2, [pc, #540]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80072bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072c0:	61d3      	str	r3, [r2, #28]
 80072c2:	4b85      	ldr	r3, [pc, #532]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80072c4:	69db      	ldr	r3, [r3, #28]
 80072c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072ca:	60bb      	str	r3, [r7, #8]
 80072cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072ce:	2301      	movs	r3, #1
 80072d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072d2:	4b82      	ldr	r3, [pc, #520]	@ (80074dc <HAL_RCC_OscConfig+0x4c8>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d118      	bne.n	8007310 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072de:	4b7f      	ldr	r3, [pc, #508]	@ (80074dc <HAL_RCC_OscConfig+0x4c8>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a7e      	ldr	r2, [pc, #504]	@ (80074dc <HAL_RCC_OscConfig+0x4c8>)
 80072e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072ea:	f7fd faf1 	bl	80048d0 <HAL_GetTick>
 80072ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072f0:	e008      	b.n	8007304 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072f2:	f7fd faed 	bl	80048d0 <HAL_GetTick>
 80072f6:	4602      	mov	r2, r0
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	1ad3      	subs	r3, r2, r3
 80072fc:	2b64      	cmp	r3, #100	@ 0x64
 80072fe:	d901      	bls.n	8007304 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007300:	2303      	movs	r3, #3
 8007302:	e103      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007304:	4b75      	ldr	r3, [pc, #468]	@ (80074dc <HAL_RCC_OscConfig+0x4c8>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800730c:	2b00      	cmp	r3, #0
 800730e:	d0f0      	beq.n	80072f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	2b01      	cmp	r3, #1
 8007316:	d106      	bne.n	8007326 <HAL_RCC_OscConfig+0x312>
 8007318:	4b6f      	ldr	r3, [pc, #444]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800731a:	6a1b      	ldr	r3, [r3, #32]
 800731c:	4a6e      	ldr	r2, [pc, #440]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800731e:	f043 0301 	orr.w	r3, r3, #1
 8007322:	6213      	str	r3, [r2, #32]
 8007324:	e02d      	b.n	8007382 <HAL_RCC_OscConfig+0x36e>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10c      	bne.n	8007348 <HAL_RCC_OscConfig+0x334>
 800732e:	4b6a      	ldr	r3, [pc, #424]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007330:	6a1b      	ldr	r3, [r3, #32]
 8007332:	4a69      	ldr	r2, [pc, #420]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007334:	f023 0301 	bic.w	r3, r3, #1
 8007338:	6213      	str	r3, [r2, #32]
 800733a:	4b67      	ldr	r3, [pc, #412]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	4a66      	ldr	r2, [pc, #408]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007340:	f023 0304 	bic.w	r3, r3, #4
 8007344:	6213      	str	r3, [r2, #32]
 8007346:	e01c      	b.n	8007382 <HAL_RCC_OscConfig+0x36e>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	2b05      	cmp	r3, #5
 800734e:	d10c      	bne.n	800736a <HAL_RCC_OscConfig+0x356>
 8007350:	4b61      	ldr	r3, [pc, #388]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	4a60      	ldr	r2, [pc, #384]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007356:	f043 0304 	orr.w	r3, r3, #4
 800735a:	6213      	str	r3, [r2, #32]
 800735c:	4b5e      	ldr	r3, [pc, #376]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800735e:	6a1b      	ldr	r3, [r3, #32]
 8007360:	4a5d      	ldr	r2, [pc, #372]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007362:	f043 0301 	orr.w	r3, r3, #1
 8007366:	6213      	str	r3, [r2, #32]
 8007368:	e00b      	b.n	8007382 <HAL_RCC_OscConfig+0x36e>
 800736a:	4b5b      	ldr	r3, [pc, #364]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800736c:	6a1b      	ldr	r3, [r3, #32]
 800736e:	4a5a      	ldr	r2, [pc, #360]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007370:	f023 0301 	bic.w	r3, r3, #1
 8007374:	6213      	str	r3, [r2, #32]
 8007376:	4b58      	ldr	r3, [pc, #352]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	4a57      	ldr	r2, [pc, #348]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800737c:	f023 0304 	bic.w	r3, r3, #4
 8007380:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d015      	beq.n	80073b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800738a:	f7fd faa1 	bl	80048d0 <HAL_GetTick>
 800738e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007390:	e00a      	b.n	80073a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007392:	f7fd fa9d 	bl	80048d0 <HAL_GetTick>
 8007396:	4602      	mov	r2, r0
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d901      	bls.n	80073a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e0b1      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073a8:	4b4b      	ldr	r3, [pc, #300]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80073aa:	6a1b      	ldr	r3, [r3, #32]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0ee      	beq.n	8007392 <HAL_RCC_OscConfig+0x37e>
 80073b4:	e014      	b.n	80073e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073b6:	f7fd fa8b 	bl	80048d0 <HAL_GetTick>
 80073ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073bc:	e00a      	b.n	80073d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073be:	f7fd fa87 	bl	80048d0 <HAL_GetTick>
 80073c2:	4602      	mov	r2, r0
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d901      	bls.n	80073d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e09b      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073d4:	4b40      	ldr	r3, [pc, #256]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80073d6:	6a1b      	ldr	r3, [r3, #32]
 80073d8:	f003 0302 	and.w	r3, r3, #2
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1ee      	bne.n	80073be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80073e0:	7dfb      	ldrb	r3, [r7, #23]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d105      	bne.n	80073f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073e6:	4b3c      	ldr	r3, [pc, #240]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80073e8:	69db      	ldr	r3, [r3, #28]
 80073ea:	4a3b      	ldr	r2, [pc, #236]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80073ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	69db      	ldr	r3, [r3, #28]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f000 8087 	beq.w	800750a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073fc:	4b36      	ldr	r3, [pc, #216]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f003 030c 	and.w	r3, r3, #12
 8007404:	2b08      	cmp	r3, #8
 8007406:	d061      	beq.n	80074cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	69db      	ldr	r3, [r3, #28]
 800740c:	2b02      	cmp	r3, #2
 800740e:	d146      	bne.n	800749e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007410:	4b33      	ldr	r3, [pc, #204]	@ (80074e0 <HAL_RCC_OscConfig+0x4cc>)
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007416:	f7fd fa5b 	bl	80048d0 <HAL_GetTick>
 800741a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800741c:	e008      	b.n	8007430 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800741e:	f7fd fa57 	bl	80048d0 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	2b02      	cmp	r3, #2
 800742a:	d901      	bls.n	8007430 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	e06d      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007430:	4b29      	ldr	r3, [pc, #164]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1f0      	bne.n	800741e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007444:	d108      	bne.n	8007458 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007446:	4b24      	ldr	r3, [pc, #144]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	4921      	ldr	r1, [pc, #132]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007454:	4313      	orrs	r3, r2
 8007456:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007458:	4b1f      	ldr	r3, [pc, #124]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6a19      	ldr	r1, [r3, #32]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007468:	430b      	orrs	r3, r1
 800746a:	491b      	ldr	r1, [pc, #108]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 800746c:	4313      	orrs	r3, r2
 800746e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007470:	4b1b      	ldr	r3, [pc, #108]	@ (80074e0 <HAL_RCC_OscConfig+0x4cc>)
 8007472:	2201      	movs	r2, #1
 8007474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007476:	f7fd fa2b 	bl	80048d0 <HAL_GetTick>
 800747a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800747c:	e008      	b.n	8007490 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800747e:	f7fd fa27 	bl	80048d0 <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	2b02      	cmp	r3, #2
 800748a:	d901      	bls.n	8007490 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e03d      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007490:	4b11      	ldr	r3, [pc, #68]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d0f0      	beq.n	800747e <HAL_RCC_OscConfig+0x46a>
 800749c:	e035      	b.n	800750a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800749e:	4b10      	ldr	r3, [pc, #64]	@ (80074e0 <HAL_RCC_OscConfig+0x4cc>)
 80074a0:	2200      	movs	r2, #0
 80074a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074a4:	f7fd fa14 	bl	80048d0 <HAL_GetTick>
 80074a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074aa:	e008      	b.n	80074be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074ac:	f7fd fa10 	bl	80048d0 <HAL_GetTick>
 80074b0:	4602      	mov	r2, r0
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d901      	bls.n	80074be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e026      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074be:	4b06      	ldr	r3, [pc, #24]	@ (80074d8 <HAL_RCC_OscConfig+0x4c4>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d1f0      	bne.n	80074ac <HAL_RCC_OscConfig+0x498>
 80074ca:	e01e      	b.n	800750a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d107      	bne.n	80074e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e019      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
 80074d8:	40021000 	.word	0x40021000
 80074dc:	40007000 	.word	0x40007000
 80074e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80074e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007514 <HAL_RCC_OscConfig+0x500>)
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a1b      	ldr	r3, [r3, #32]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d106      	bne.n	8007506 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007502:	429a      	cmp	r2, r3
 8007504:	d001      	beq.n	800750a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3718      	adds	r7, #24
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	40021000 	.word	0x40021000

08007518 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d101      	bne.n	800752c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e0d0      	b.n	80076ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800752c:	4b6a      	ldr	r3, [pc, #424]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 0307 	and.w	r3, r3, #7
 8007534:	683a      	ldr	r2, [r7, #0]
 8007536:	429a      	cmp	r2, r3
 8007538:	d910      	bls.n	800755c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800753a:	4b67      	ldr	r3, [pc, #412]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f023 0207 	bic.w	r2, r3, #7
 8007542:	4965      	ldr	r1, [pc, #404]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	4313      	orrs	r3, r2
 8007548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800754a:	4b63      	ldr	r3, [pc, #396]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0307 	and.w	r3, r3, #7
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	429a      	cmp	r2, r3
 8007556:	d001      	beq.n	800755c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e0b8      	b.n	80076ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 0302 	and.w	r3, r3, #2
 8007564:	2b00      	cmp	r3, #0
 8007566:	d020      	beq.n	80075aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f003 0304 	and.w	r3, r3, #4
 8007570:	2b00      	cmp	r3, #0
 8007572:	d005      	beq.n	8007580 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007574:	4b59      	ldr	r3, [pc, #356]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	4a58      	ldr	r2, [pc, #352]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 800757a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800757e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 0308 	and.w	r3, r3, #8
 8007588:	2b00      	cmp	r3, #0
 800758a:	d005      	beq.n	8007598 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800758c:	4b53      	ldr	r3, [pc, #332]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	4a52      	ldr	r2, [pc, #328]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 8007592:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8007596:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007598:	4b50      	ldr	r3, [pc, #320]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	494d      	ldr	r1, [pc, #308]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 80075a6:	4313      	orrs	r3, r2
 80075a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d040      	beq.n	8007638 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d107      	bne.n	80075ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075be:	4b47      	ldr	r3, [pc, #284]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d115      	bne.n	80075f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e07f      	b.n	80076ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	d107      	bne.n	80075e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075d6:	4b41      	ldr	r3, [pc, #260]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d109      	bne.n	80075f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e073      	b.n	80076ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075e6:	4b3d      	ldr	r3, [pc, #244]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d101      	bne.n	80075f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	e06b      	b.n	80076ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80075f6:	4b39      	ldr	r3, [pc, #228]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	f023 0203 	bic.w	r2, r3, #3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	4936      	ldr	r1, [pc, #216]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 8007604:	4313      	orrs	r3, r2
 8007606:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007608:	f7fd f962 	bl	80048d0 <HAL_GetTick>
 800760c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800760e:	e00a      	b.n	8007626 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007610:	f7fd f95e 	bl	80048d0 <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800761e:	4293      	cmp	r3, r2
 8007620:	d901      	bls.n	8007626 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e053      	b.n	80076ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007626:	4b2d      	ldr	r3, [pc, #180]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f003 020c 	and.w	r2, r3, #12
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	429a      	cmp	r2, r3
 8007636:	d1eb      	bne.n	8007610 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007638:	4b27      	ldr	r3, [pc, #156]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f003 0307 	and.w	r3, r3, #7
 8007640:	683a      	ldr	r2, [r7, #0]
 8007642:	429a      	cmp	r2, r3
 8007644:	d210      	bcs.n	8007668 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007646:	4b24      	ldr	r3, [pc, #144]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f023 0207 	bic.w	r2, r3, #7
 800764e:	4922      	ldr	r1, [pc, #136]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	4313      	orrs	r3, r2
 8007654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007656:	4b20      	ldr	r3, [pc, #128]	@ (80076d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f003 0307 	and.w	r3, r3, #7
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	429a      	cmp	r2, r3
 8007662:	d001      	beq.n	8007668 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e032      	b.n	80076ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 0304 	and.w	r3, r3, #4
 8007670:	2b00      	cmp	r3, #0
 8007672:	d008      	beq.n	8007686 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007674:	4b19      	ldr	r3, [pc, #100]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	4916      	ldr	r1, [pc, #88]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 8007682:	4313      	orrs	r3, r2
 8007684:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0308 	and.w	r3, r3, #8
 800768e:	2b00      	cmp	r3, #0
 8007690:	d009      	beq.n	80076a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007692:	4b12      	ldr	r3, [pc, #72]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	00db      	lsls	r3, r3, #3
 80076a0:	490e      	ldr	r1, [pc, #56]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80076a6:	f000 f821 	bl	80076ec <HAL_RCC_GetSysClockFreq>
 80076aa:	4602      	mov	r2, r0
 80076ac:	4b0b      	ldr	r3, [pc, #44]	@ (80076dc <HAL_RCC_ClockConfig+0x1c4>)
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	091b      	lsrs	r3, r3, #4
 80076b2:	f003 030f 	and.w	r3, r3, #15
 80076b6:	490a      	ldr	r1, [pc, #40]	@ (80076e0 <HAL_RCC_ClockConfig+0x1c8>)
 80076b8:	5ccb      	ldrb	r3, [r1, r3]
 80076ba:	fa22 f303 	lsr.w	r3, r2, r3
 80076be:	4a09      	ldr	r2, [pc, #36]	@ (80076e4 <HAL_RCC_ClockConfig+0x1cc>)
 80076c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80076c2:	4b09      	ldr	r3, [pc, #36]	@ (80076e8 <HAL_RCC_ClockConfig+0x1d0>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f7fd f8c0 	bl	800484c <HAL_InitTick>

  return HAL_OK;
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	40022000 	.word	0x40022000
 80076dc:	40021000 	.word	0x40021000
 80076e0:	0800ce9c 	.word	0x0800ce9c
 80076e4:	2000004c 	.word	0x2000004c
 80076e8:	20000050 	.word	0x20000050

080076ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b087      	sub	sp, #28
 80076f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80076f2:	2300      	movs	r3, #0
 80076f4:	60fb      	str	r3, [r7, #12]
 80076f6:	2300      	movs	r3, #0
 80076f8:	60bb      	str	r3, [r7, #8]
 80076fa:	2300      	movs	r3, #0
 80076fc:	617b      	str	r3, [r7, #20]
 80076fe:	2300      	movs	r3, #0
 8007700:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007706:	4b1e      	ldr	r3, [pc, #120]	@ (8007780 <HAL_RCC_GetSysClockFreq+0x94>)
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f003 030c 	and.w	r3, r3, #12
 8007712:	2b04      	cmp	r3, #4
 8007714:	d002      	beq.n	800771c <HAL_RCC_GetSysClockFreq+0x30>
 8007716:	2b08      	cmp	r3, #8
 8007718:	d003      	beq.n	8007722 <HAL_RCC_GetSysClockFreq+0x36>
 800771a:	e027      	b.n	800776c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800771c:	4b19      	ldr	r3, [pc, #100]	@ (8007784 <HAL_RCC_GetSysClockFreq+0x98>)
 800771e:	613b      	str	r3, [r7, #16]
      break;
 8007720:	e027      	b.n	8007772 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	0c9b      	lsrs	r3, r3, #18
 8007726:	f003 030f 	and.w	r3, r3, #15
 800772a:	4a17      	ldr	r2, [pc, #92]	@ (8007788 <HAL_RCC_GetSysClockFreq+0x9c>)
 800772c:	5cd3      	ldrb	r3, [r2, r3]
 800772e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d010      	beq.n	800775c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800773a:	4b11      	ldr	r3, [pc, #68]	@ (8007780 <HAL_RCC_GetSysClockFreq+0x94>)
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	0c5b      	lsrs	r3, r3, #17
 8007740:	f003 0301 	and.w	r3, r3, #1
 8007744:	4a11      	ldr	r2, [pc, #68]	@ (800778c <HAL_RCC_GetSysClockFreq+0xa0>)
 8007746:	5cd3      	ldrb	r3, [r2, r3]
 8007748:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a0d      	ldr	r2, [pc, #52]	@ (8007784 <HAL_RCC_GetSysClockFreq+0x98>)
 800774e:	fb03 f202 	mul.w	r2, r3, r2
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	fbb2 f3f3 	udiv	r3, r2, r3
 8007758:	617b      	str	r3, [r7, #20]
 800775a:	e004      	b.n	8007766 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a0c      	ldr	r2, [pc, #48]	@ (8007790 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007760:	fb02 f303 	mul.w	r3, r2, r3
 8007764:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	613b      	str	r3, [r7, #16]
      break;
 800776a:	e002      	b.n	8007772 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800776c:	4b05      	ldr	r3, [pc, #20]	@ (8007784 <HAL_RCC_GetSysClockFreq+0x98>)
 800776e:	613b      	str	r3, [r7, #16]
      break;
 8007770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007772:	693b      	ldr	r3, [r7, #16]
}
 8007774:	4618      	mov	r0, r3
 8007776:	371c      	adds	r7, #28
 8007778:	46bd      	mov	sp, r7
 800777a:	bc80      	pop	{r7}
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	40021000 	.word	0x40021000
 8007784:	007a1200 	.word	0x007a1200
 8007788:	0800ceb4 	.word	0x0800ceb4
 800778c:	0800cec4 	.word	0x0800cec4
 8007790:	003d0900 	.word	0x003d0900

08007794 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007794:	b480      	push	{r7}
 8007796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007798:	4b02      	ldr	r3, [pc, #8]	@ (80077a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800779a:	681b      	ldr	r3, [r3, #0]
}
 800779c:	4618      	mov	r0, r3
 800779e:	46bd      	mov	sp, r7
 80077a0:	bc80      	pop	{r7}
 80077a2:	4770      	bx	lr
 80077a4:	2000004c 	.word	0x2000004c

080077a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80077ac:	f7ff fff2 	bl	8007794 <HAL_RCC_GetHCLKFreq>
 80077b0:	4602      	mov	r2, r0
 80077b2:	4b05      	ldr	r3, [pc, #20]	@ (80077c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	0a1b      	lsrs	r3, r3, #8
 80077b8:	f003 0307 	and.w	r3, r3, #7
 80077bc:	4903      	ldr	r1, [pc, #12]	@ (80077cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80077be:	5ccb      	ldrb	r3, [r1, r3]
 80077c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	40021000 	.word	0x40021000
 80077cc:	0800ceac 	.word	0x0800ceac

080077d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80077d4:	f7ff ffde 	bl	8007794 <HAL_RCC_GetHCLKFreq>
 80077d8:	4602      	mov	r2, r0
 80077da:	4b05      	ldr	r3, [pc, #20]	@ (80077f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	0adb      	lsrs	r3, r3, #11
 80077e0:	f003 0307 	and.w	r3, r3, #7
 80077e4:	4903      	ldr	r1, [pc, #12]	@ (80077f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077e6:	5ccb      	ldrb	r3, [r1, r3]
 80077e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	40021000 	.word	0x40021000
 80077f4:	0800ceac 	.word	0x0800ceac

080077f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b085      	sub	sp, #20
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007800:	4b0a      	ldr	r3, [pc, #40]	@ (800782c <RCC_Delay+0x34>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a0a      	ldr	r2, [pc, #40]	@ (8007830 <RCC_Delay+0x38>)
 8007806:	fba2 2303 	umull	r2, r3, r2, r3
 800780a:	0a5b      	lsrs	r3, r3, #9
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	fb02 f303 	mul.w	r3, r2, r3
 8007812:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007814:	bf00      	nop
  }
  while (Delay --);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	1e5a      	subs	r2, r3, #1
 800781a:	60fa      	str	r2, [r7, #12]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1f9      	bne.n	8007814 <RCC_Delay+0x1c>
}
 8007820:	bf00      	nop
 8007822:	bf00      	nop
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	bc80      	pop	{r7}
 800782a:	4770      	bx	lr
 800782c:	2000004c 	.word	0x2000004c
 8007830:	10624dd3 	.word	0x10624dd3

08007834 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	613b      	str	r3, [r7, #16]
 8007840:	2300      	movs	r3, #0
 8007842:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 0301 	and.w	r3, r3, #1
 800784c:	2b00      	cmp	r3, #0
 800784e:	d07d      	beq.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007850:	2300      	movs	r3, #0
 8007852:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007854:	4b4f      	ldr	r3, [pc, #316]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10d      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007860:	4b4c      	ldr	r3, [pc, #304]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007862:	69db      	ldr	r3, [r3, #28]
 8007864:	4a4b      	ldr	r2, [pc, #300]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800786a:	61d3      	str	r3, [r2, #28]
 800786c:	4b49      	ldr	r3, [pc, #292]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800786e:	69db      	ldr	r3, [r3, #28]
 8007870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007874:	60bb      	str	r3, [r7, #8]
 8007876:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007878:	2301      	movs	r3, #1
 800787a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800787c:	4b46      	ldr	r3, [pc, #280]	@ (8007998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007884:	2b00      	cmp	r3, #0
 8007886:	d118      	bne.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007888:	4b43      	ldr	r3, [pc, #268]	@ (8007998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a42      	ldr	r2, [pc, #264]	@ (8007998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800788e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007892:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007894:	f7fd f81c 	bl	80048d0 <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800789a:	e008      	b.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800789c:	f7fd f818 	bl	80048d0 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b64      	cmp	r3, #100	@ 0x64
 80078a8:	d901      	bls.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e06d      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ae:	4b3a      	ldr	r3, [pc, #232]	@ (8007998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d0f0      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80078ba:	4b36      	ldr	r3, [pc, #216]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078bc:	6a1b      	ldr	r3, [r3, #32]
 80078be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078c2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d02e      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d027      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078d8:	4b2e      	ldr	r3, [pc, #184]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078e0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80078e2:	4b2e      	ldr	r3, [pc, #184]	@ (800799c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80078e4:	2201      	movs	r2, #1
 80078e6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80078e8:	4b2c      	ldr	r3, [pc, #176]	@ (800799c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80078ee:	4a29      	ldr	r2, [pc, #164]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d014      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078fe:	f7fc ffe7 	bl	80048d0 <HAL_GetTick>
 8007902:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007904:	e00a      	b.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007906:	f7fc ffe3 	bl	80048d0 <HAL_GetTick>
 800790a:	4602      	mov	r2, r0
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007914:	4293      	cmp	r3, r2
 8007916:	d901      	bls.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007918:	2303      	movs	r3, #3
 800791a:	e036      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800791c:	4b1d      	ldr	r3, [pc, #116]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	f003 0302 	and.w	r3, r3, #2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d0ee      	beq.n	8007906 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007928:	4b1a      	ldr	r3, [pc, #104]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800792a:	6a1b      	ldr	r3, [r3, #32]
 800792c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	4917      	ldr	r1, [pc, #92]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007936:	4313      	orrs	r3, r2
 8007938:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800793a:	7dfb      	ldrb	r3, [r7, #23]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d105      	bne.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007940:	4b14      	ldr	r3, [pc, #80]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007942:	69db      	ldr	r3, [r3, #28]
 8007944:	4a13      	ldr	r2, [pc, #76]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007946:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800794a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0302 	and.w	r3, r3, #2
 8007954:	2b00      	cmp	r3, #0
 8007956:	d008      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007958:	4b0e      	ldr	r3, [pc, #56]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	490b      	ldr	r1, [pc, #44]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007966:	4313      	orrs	r3, r2
 8007968:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0310 	and.w	r3, r3, #16
 8007972:	2b00      	cmp	r3, #0
 8007974:	d008      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007976:	4b07      	ldr	r3, [pc, #28]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	4904      	ldr	r1, [pc, #16]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007984:	4313      	orrs	r3, r2
 8007986:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3718      	adds	r7, #24
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	40021000 	.word	0x40021000
 8007998:	40007000 	.word	0x40007000
 800799c:	42420440 	.word	0x42420440

080079a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b088      	sub	sp, #32
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	617b      	str	r3, [r7, #20]
 80079ac:	2300      	movs	r3, #0
 80079ae:	61fb      	str	r3, [r7, #28]
 80079b0:	2300      	movs	r3, #0
 80079b2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80079b4:	2300      	movs	r3, #0
 80079b6:	60fb      	str	r3, [r7, #12]
 80079b8:	2300      	movs	r3, #0
 80079ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2b10      	cmp	r3, #16
 80079c0:	d00a      	beq.n	80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2b10      	cmp	r3, #16
 80079c6:	f200 808a 	bhi.w	8007ade <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d045      	beq.n	8007a5c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2b02      	cmp	r3, #2
 80079d4:	d075      	beq.n	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80079d6:	e082      	b.n	8007ade <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80079d8:	4b46      	ldr	r3, [pc, #280]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80079de:	4b45      	ldr	r3, [pc, #276]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d07b      	beq.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	0c9b      	lsrs	r3, r3, #18
 80079ee:	f003 030f 	and.w	r3, r3, #15
 80079f2:	4a41      	ldr	r2, [pc, #260]	@ (8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80079f4:	5cd3      	ldrb	r3, [r2, r3]
 80079f6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d015      	beq.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007a02:	4b3c      	ldr	r3, [pc, #240]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	0c5b      	lsrs	r3, r3, #17
 8007a08:	f003 0301 	and.w	r3, r3, #1
 8007a0c:	4a3b      	ldr	r2, [pc, #236]	@ (8007afc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8007a0e:	5cd3      	ldrb	r3, [r2, r3]
 8007a10:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00d      	beq.n	8007a38 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007a1c:	4a38      	ldr	r2, [pc, #224]	@ (8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	fb02 f303 	mul.w	r3, r2, r3
 8007a2a:	61fb      	str	r3, [r7, #28]
 8007a2c:	e004      	b.n	8007a38 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	4a34      	ldr	r2, [pc, #208]	@ (8007b04 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8007a32:	fb02 f303 	mul.w	r3, r2, r3
 8007a36:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007a38:	4b2e      	ldr	r3, [pc, #184]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a44:	d102      	bne.n	8007a4c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	61bb      	str	r3, [r7, #24]
      break;
 8007a4a:	e04a      	b.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	005b      	lsls	r3, r3, #1
 8007a50:	4a2d      	ldr	r2, [pc, #180]	@ (8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007a52:	fba2 2303 	umull	r2, r3, r2, r3
 8007a56:	085b      	lsrs	r3, r3, #1
 8007a58:	61bb      	str	r3, [r7, #24]
      break;
 8007a5a:	e042      	b.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8007a5c:	4b25      	ldr	r3, [pc, #148]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a5e:	6a1b      	ldr	r3, [r3, #32]
 8007a60:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a6c:	d108      	bne.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f003 0302 	and.w	r3, r3, #2
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8007a78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a7c:	61bb      	str	r3, [r7, #24]
 8007a7e:	e01f      	b.n	8007ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a8a:	d109      	bne.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8007a8c:	4b19      	ldr	r3, [pc, #100]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a90:	f003 0302 	and.w	r3, r3, #2
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d003      	beq.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8007a98:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8007a9c:	61bb      	str	r3, [r7, #24]
 8007a9e:	e00f      	b.n	8007ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007aa6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007aaa:	d11c      	bne.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007aac:	4b11      	ldr	r3, [pc, #68]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d016      	beq.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8007ab8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007abc:	61bb      	str	r3, [r7, #24]
      break;
 8007abe:	e012      	b.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007ac0:	e011      	b.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007ac2:	f7ff fe85 	bl	80077d0 <HAL_RCC_GetPCLK2Freq>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	0b9b      	lsrs	r3, r3, #14
 8007ace:	f003 0303 	and.w	r3, r3, #3
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	005b      	lsls	r3, r3, #1
 8007ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ada:	61bb      	str	r3, [r7, #24]
      break;
 8007adc:	e004      	b.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8007ade:	bf00      	nop
 8007ae0:	e002      	b.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8007ae2:	bf00      	nop
 8007ae4:	e000      	b.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8007ae6:	bf00      	nop
    }
  }
  return (frequency);
 8007ae8:	69bb      	ldr	r3, [r7, #24]
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3720      	adds	r7, #32
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	40021000 	.word	0x40021000
 8007af8:	0800cec8 	.word	0x0800cec8
 8007afc:	0800ced8 	.word	0x0800ced8
 8007b00:	007a1200 	.word	0x007a1200
 8007b04:	003d0900 	.word	0x003d0900
 8007b08:	aaaaaaab 	.word	0xaaaaaaab

08007b0c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b084      	sub	sp, #16
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d101      	bne.n	8007b22 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e07a      	b.n	8007c18 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	7c5b      	ldrb	r3, [r3, #17]
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d105      	bne.n	8007b38 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7fc fc44 	bl	80043c0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 fb78 	bl	8008234 <HAL_RTC_WaitForSynchro>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d004      	beq.n	8007b54 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2204      	movs	r2, #4
 8007b4e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e061      	b.n	8007c18 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f000 fc31 	bl	80083bc <RTC_EnterInitMode>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2204      	movs	r2, #4
 8007b64:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e056      	b.n	8007c18 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	685a      	ldr	r2, [r3, #4]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f022 0207 	bic.w	r2, r2, #7
 8007b78:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d005      	beq.n	8007b8e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8007b82:	4b27      	ldr	r3, [pc, #156]	@ (8007c20 <HAL_RTC_Init+0x114>)
 8007b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b86:	4a26      	ldr	r2, [pc, #152]	@ (8007c20 <HAL_RTC_Init+0x114>)
 8007b88:	f023 0301 	bic.w	r3, r3, #1
 8007b8c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8007b8e:	4b24      	ldr	r3, [pc, #144]	@ (8007c20 <HAL_RTC_Init+0x114>)
 8007b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b92:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	4921      	ldr	r1, [pc, #132]	@ (8007c20 <HAL_RTC_Init+0x114>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba8:	d003      	beq.n	8007bb2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	60fb      	str	r3, [r7, #12]
 8007bb0:	e00e      	b.n	8007bd0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8007bb2:	2001      	movs	r0, #1
 8007bb4:	f7ff fef4 	bl	80079a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007bb8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d104      	bne.n	8007bca <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2204      	movs	r2, #4
 8007bc4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e026      	b.n	8007c18 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	0c1a      	lsrs	r2, r3, #16
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f002 020f 	and.w	r2, r2, #15
 8007bdc:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	b292      	uxth	r2, r2
 8007be6:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 fc0f 	bl	800840c <RTC_ExitInitMode>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d004      	beq.n	8007bfe <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e00c      	b.n	8007c18 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8007c16:	2300      	movs	r3, #0
  }
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3710      	adds	r7, #16
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	40006c00 	.word	0x40006c00

08007c24 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007c24:	b590      	push	{r4, r7, lr}
 8007c26:	b087      	sub	sp, #28
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8007c30:	2300      	movs	r3, #0
 8007c32:	617b      	str	r3, [r7, #20]
 8007c34:	2300      	movs	r3, #0
 8007c36:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d002      	beq.n	8007c44 <HAL_RTC_SetTime+0x20>
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d101      	bne.n	8007c48 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e080      	b.n	8007d4a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	7c1b      	ldrb	r3, [r3, #16]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d101      	bne.n	8007c54 <HAL_RTC_SetTime+0x30>
 8007c50:	2302      	movs	r3, #2
 8007c52:	e07a      	b.n	8007d4a <HAL_RTC_SetTime+0x126>
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2201      	movs	r2, #1
 8007c58:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2202      	movs	r2, #2
 8007c5e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d113      	bne.n	8007c8e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007c70:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	785b      	ldrb	r3, [r3, #1]
 8007c78:	4619      	mov	r1, r3
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	011b      	lsls	r3, r3, #4
 8007c7e:	1a5b      	subs	r3, r3, r1
 8007c80:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007c82:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007c88:	4413      	add	r3, r2
 8007c8a:	617b      	str	r3, [r7, #20]
 8007c8c:	e01e      	b.n	8007ccc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 fbff 	bl	8008496 <RTC_Bcd2ToByte>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007ca0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	785b      	ldrb	r3, [r3, #1]
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f000 fbf4 	bl	8008496 <RTC_Bcd2ToByte>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	4613      	mov	r3, r2
 8007cb4:	011b      	lsls	r3, r3, #4
 8007cb6:	1a9b      	subs	r3, r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007cba:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	789b      	ldrb	r3, [r3, #2]
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 fbe8 	bl	8008496 <RTC_Bcd2ToByte>
 8007cc6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007cc8:	4423      	add	r3, r4
 8007cca:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8007ccc:	6979      	ldr	r1, [r7, #20]
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	f000 fb0d 	bl	80082ee <RTC_WriteTimeCounter>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d007      	beq.n	8007cea <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2204      	movs	r2, #4
 8007cde:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e02f      	b.n	8007d4a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 0205 	bic.w	r2, r2, #5
 8007cf8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 fb1e 	bl	800833c <RTC_ReadAlarmCounter>
 8007d00:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d08:	d018      	beq.n	8007d3c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d214      	bcs.n	8007d3c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8007d18:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8007d1c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007d1e:	6939      	ldr	r1, [r7, #16]
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f000 fb24 	bl	800836e <RTC_WriteAlarmCounter>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d007      	beq.n	8007d3c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2204      	movs	r2, #4
 8007d30:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e006      	b.n	8007d4a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8007d48:	2300      	movs	r3, #0
  }
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	371c      	adds	r7, #28
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd90      	pop	{r4, r7, pc}
	...

08007d54 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b088      	sub	sp, #32
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	61bb      	str	r3, [r7, #24]
 8007d64:	2300      	movs	r3, #0
 8007d66:	61fb      	str	r3, [r7, #28]
 8007d68:	2300      	movs	r3, #0
 8007d6a:	617b      	str	r3, [r7, #20]
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d002      	beq.n	8007d7c <HAL_RTC_GetTime+0x28>
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d101      	bne.n	8007d80 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e0b5      	b.n	8007eec <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	f003 0304 	and.w	r3, r3, #4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d001      	beq.n	8007d92 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e0ac      	b.n	8007eec <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	f000 fa7b 	bl	800828e <RTC_ReadTimeCounter>
 8007d98:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	4a55      	ldr	r2, [pc, #340]	@ (8007ef4 <HAL_RTC_GetTime+0x1a0>)
 8007d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007da2:	0adb      	lsrs	r3, r3, #11
 8007da4:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8007da6:	69ba      	ldr	r2, [r7, #24]
 8007da8:	4b52      	ldr	r3, [pc, #328]	@ (8007ef4 <HAL_RTC_GetTime+0x1a0>)
 8007daa:	fba3 1302 	umull	r1, r3, r3, r2
 8007dae:	0adb      	lsrs	r3, r3, #11
 8007db0:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8007db4:	fb01 f303 	mul.w	r3, r1, r3
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	4a4f      	ldr	r2, [pc, #316]	@ (8007ef8 <HAL_RTC_GetTime+0x1a4>)
 8007dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8007dc0:	095b      	lsrs	r3, r3, #5
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	4a4a      	ldr	r2, [pc, #296]	@ (8007ef4 <HAL_RTC_GetTime+0x1a0>)
 8007dcc:	fba2 1203 	umull	r1, r2, r2, r3
 8007dd0:	0ad2      	lsrs	r2, r2, #11
 8007dd2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8007dd6:	fb01 f202 	mul.w	r2, r1, r2
 8007dda:	1a9a      	subs	r2, r3, r2
 8007ddc:	4b46      	ldr	r3, [pc, #280]	@ (8007ef8 <HAL_RTC_GetTime+0x1a4>)
 8007dde:	fba3 1302 	umull	r1, r3, r3, r2
 8007de2:	0959      	lsrs	r1, r3, #5
 8007de4:	460b      	mov	r3, r1
 8007de6:	011b      	lsls	r3, r3, #4
 8007de8:	1a5b      	subs	r3, r3, r1
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	1ad1      	subs	r1, r2, r3
 8007dee:	b2ca      	uxtb	r2, r1
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	2b17      	cmp	r3, #23
 8007df8:	d955      	bls.n	8007ea6 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	4a3f      	ldr	r2, [pc, #252]	@ (8007efc <HAL_RTC_GetTime+0x1a8>)
 8007dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8007e02:	091b      	lsrs	r3, r3, #4
 8007e04:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8007e06:	6939      	ldr	r1, [r7, #16]
 8007e08:	4b3c      	ldr	r3, [pc, #240]	@ (8007efc <HAL_RTC_GetTime+0x1a8>)
 8007e0a:	fba3 2301 	umull	r2, r3, r3, r1
 8007e0e:	091a      	lsrs	r2, r3, #4
 8007e10:	4613      	mov	r3, r2
 8007e12:	005b      	lsls	r3, r3, #1
 8007e14:	4413      	add	r3, r2
 8007e16:	00db      	lsls	r3, r3, #3
 8007e18:	1aca      	subs	r2, r1, r3
 8007e1a:	b2d2      	uxtb	r2, r2
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f000 fa8b 	bl	800833c <RTC_ReadAlarmCounter>
 8007e26:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2e:	d008      	beq.n	8007e42 <HAL_RTC_GetTime+0xee>
 8007e30:	69fa      	ldr	r2, [r7, #28]
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d904      	bls.n	8007e42 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8007e38:	69fa      	ldr	r2, [r7, #28]
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	1ad3      	subs	r3, r2, r3
 8007e3e:	61fb      	str	r3, [r7, #28]
 8007e40:	e002      	b.n	8007e48 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8007e42:	f04f 33ff 	mov.w	r3, #4294967295
 8007e46:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	4a2d      	ldr	r2, [pc, #180]	@ (8007f00 <HAL_RTC_GetTime+0x1ac>)
 8007e4c:	fb02 f303 	mul.w	r3, r2, r3
 8007e50:	69ba      	ldr	r2, [r7, #24]
 8007e52:	1ad3      	subs	r3, r2, r3
 8007e54:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8007e56:	69b9      	ldr	r1, [r7, #24]
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 fa48 	bl	80082ee <RTC_WriteTimeCounter>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d001      	beq.n	8007e68 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8007e64:	2301      	movs	r3, #1
 8007e66:	e041      	b.n	8007eec <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e6e:	d00c      	beq.n	8007e8a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8007e70:	69fa      	ldr	r2, [r7, #28]
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	4413      	add	r3, r2
 8007e76:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007e78:	69f9      	ldr	r1, [r7, #28]
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f000 fa77 	bl	800836e <RTC_WriteAlarmCounter>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00a      	beq.n	8007e9c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e030      	b.n	8007eec <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007e8a:	69f9      	ldr	r1, [r7, #28]
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f000 fa6e 	bl	800836e <RTC_WriteAlarmCounter>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d001      	beq.n	8007e9c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e027      	b.n	8007eec <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8007e9c:	6979      	ldr	r1, [r7, #20]
 8007e9e:	68f8      	ldr	r0, [r7, #12]
 8007ea0:	f000 fb16 	bl	80084d0 <RTC_DateUpdate>
 8007ea4:	e003      	b.n	8007eae <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d01a      	beq.n	8007eea <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f000 facf 	bl	800845c <RTC_ByteToBcd2>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	785b      	ldrb	r3, [r3, #1]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f000 fac6 	bl	800845c <RTC_ByteToBcd2>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	789b      	ldrb	r3, [r3, #2]
 8007edc:	4618      	mov	r0, r3
 8007ede:	f000 fabd 	bl	800845c <RTC_ByteToBcd2>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3720      	adds	r7, #32
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	91a2b3c5 	.word	0x91a2b3c5
 8007ef8:	88888889 	.word	0x88888889
 8007efc:	aaaaaaab 	.word	0xaaaaaaab
 8007f00:	00015180 	.word	0x00015180

08007f04 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b088      	sub	sp, #32
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8007f10:	2300      	movs	r3, #0
 8007f12:	61fb      	str	r3, [r7, #28]
 8007f14:	2300      	movs	r3, #0
 8007f16:	61bb      	str	r3, [r7, #24]
 8007f18:	2300      	movs	r3, #0
 8007f1a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d002      	beq.n	8007f28 <HAL_RTC_SetDate+0x24>
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d101      	bne.n	8007f2c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e097      	b.n	800805c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	7c1b      	ldrb	r3, [r3, #16]
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d101      	bne.n	8007f38 <HAL_RTC_SetDate+0x34>
 8007f34:	2302      	movs	r3, #2
 8007f36:	e091      	b.n	800805c <HAL_RTC_SetDate+0x158>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2202      	movs	r2, #2
 8007f42:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10c      	bne.n	8007f64 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	78da      	ldrb	r2, [r3, #3]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	785a      	ldrb	r2, [r3, #1]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	789a      	ldrb	r2, [r3, #2]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	739a      	strb	r2, [r3, #14]
 8007f62:	e01a      	b.n	8007f9a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	78db      	ldrb	r3, [r3, #3]
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f000 fa94 	bl	8008496 <RTC_Bcd2ToByte>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	461a      	mov	r2, r3
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	785b      	ldrb	r3, [r3, #1]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f000 fa8b 	bl	8008496 <RTC_Bcd2ToByte>
 8007f80:	4603      	mov	r3, r0
 8007f82:	461a      	mov	r2, r3
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	789b      	ldrb	r3, [r3, #2]
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f000 fa82 	bl	8008496 <RTC_Bcd2ToByte>
 8007f92:	4603      	mov	r3, r0
 8007f94:	461a      	mov	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	7bdb      	ldrb	r3, [r3, #15]
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	7b59      	ldrb	r1, [r3, #13]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	7b9b      	ldrb	r3, [r3, #14]
 8007fa8:	461a      	mov	r2, r3
 8007faa:	f000 fb6d 	bl	8008688 <RTC_WeekDayNum>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	7b1a      	ldrb	r2, [r3, #12]
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f000 f965 	bl	800828e <RTC_ReadTimeCounter>
 8007fc4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	4a26      	ldr	r2, [pc, #152]	@ (8008064 <HAL_RTC_SetDate+0x160>)
 8007fca:	fba2 2303 	umull	r2, r3, r2, r3
 8007fce:	0adb      	lsrs	r3, r3, #11
 8007fd0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2b18      	cmp	r3, #24
 8007fd6:	d93a      	bls.n	800804e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	4a23      	ldr	r2, [pc, #140]	@ (8008068 <HAL_RTC_SetDate+0x164>)
 8007fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8007fe0:	091b      	lsrs	r3, r3, #4
 8007fe2:	4a22      	ldr	r2, [pc, #136]	@ (800806c <HAL_RTC_SetDate+0x168>)
 8007fe4:	fb02 f303 	mul.w	r3, r2, r3
 8007fe8:	69fa      	ldr	r2, [r7, #28]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8007fee:	69f9      	ldr	r1, [r7, #28]
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 f97c 	bl	80082ee <RTC_WriteTimeCounter>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d007      	beq.n	800800c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2204      	movs	r2, #4
 8008000:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e027      	b.n	800805c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800800c:	68f8      	ldr	r0, [r7, #12]
 800800e:	f000 f995 	bl	800833c <RTC_ReadAlarmCounter>
 8008012:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800801a:	d018      	beq.n	800804e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800801c:	69ba      	ldr	r2, [r7, #24]
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	429a      	cmp	r2, r3
 8008022:	d214      	bcs.n	800804e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800802a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800802e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008030:	69b9      	ldr	r1, [r7, #24]
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f000 f99b 	bl	800836e <RTC_WriteAlarmCounter>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	d007      	beq.n	800804e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2204      	movs	r2, #4
 8008042:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2200      	movs	r2, #0
 8008048:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	e006      	b.n	800805c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2201      	movs	r2, #1
 8008052:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2200      	movs	r2, #0
 8008058:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3720      	adds	r7, #32
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	91a2b3c5 	.word	0x91a2b3c5
 8008068:	aaaaaaab 	.word	0xaaaaaaab
 800806c:	00015180 	.word	0x00015180

08008070 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008070:	b590      	push	{r4, r7, lr}
 8008072:	b089      	sub	sp, #36	@ 0x24
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 800807c:	2300      	movs	r3, #0
 800807e:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8008080:	f107 0314 	add.w	r3, r7, #20
 8008084:	2100      	movs	r1, #0
 8008086:	460a      	mov	r2, r1
 8008088:	801a      	strh	r2, [r3, #0]
 800808a:	460a      	mov	r2, r1
 800808c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <HAL_RTC_SetAlarm_IT+0x2a>
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d101      	bne.n	800809e <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e099      	b.n	80081d2 <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	7c1b      	ldrb	r3, [r3, #16]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d101      	bne.n	80080aa <HAL_RTC_SetAlarm_IT+0x3a>
 80080a6:	2302      	movs	r3, #2
 80080a8:	e093      	b.n	80081d2 <HAL_RTC_SetAlarm_IT+0x162>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2201      	movs	r2, #1
 80080ae:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2202      	movs	r2, #2
 80080b4:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80080b6:	f107 0314 	add.w	r3, r7, #20
 80080ba:	2200      	movs	r2, #0
 80080bc:	4619      	mov	r1, r3
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f7ff fe48 	bl	8007d54 <HAL_RTC_GetTime>
 80080c4:	4603      	mov	r3, r0
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d001      	beq.n	80080ce <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e081      	b.n	80081d2 <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80080ce:	7d3b      	ldrb	r3, [r7, #20]
 80080d0:	461a      	mov	r2, r3
 80080d2:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80080d6:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 80080da:	7d7b      	ldrb	r3, [r7, #21]
 80080dc:	4619      	mov	r1, r3
 80080de:	460b      	mov	r3, r1
 80080e0:	011b      	lsls	r3, r3, #4
 80080e2:	1a5b      	subs	r3, r3, r1
 80080e4:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80080e6:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 80080e8:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80080ea:	4413      	add	r3, r2
 80080ec:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d113      	bne.n	800811c <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	461a      	mov	r2, r3
 80080fa:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80080fe:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	785b      	ldrb	r3, [r3, #1]
 8008106:	4619      	mov	r1, r3
 8008108:	460b      	mov	r3, r1
 800810a:	011b      	lsls	r3, r3, #4
 800810c:	1a5b      	subs	r3, r3, r1
 800810e:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8008110:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8008116:	4413      	add	r3, r2
 8008118:	61fb      	str	r3, [r7, #28]
 800811a:	e01e      	b.n	800815a <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	4618      	mov	r0, r3
 8008122:	f000 f9b8 	bl	8008496 <RTC_Bcd2ToByte>
 8008126:	4603      	mov	r3, r0
 8008128:	461a      	mov	r2, r3
 800812a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800812e:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	785b      	ldrb	r3, [r3, #1]
 8008136:	4618      	mov	r0, r3
 8008138:	f000 f9ad 	bl	8008496 <RTC_Bcd2ToByte>
 800813c:	4603      	mov	r3, r0
 800813e:	461a      	mov	r2, r3
 8008140:	4613      	mov	r3, r2
 8008142:	011b      	lsls	r3, r3, #4
 8008144:	1a9b      	subs	r3, r3, r2
 8008146:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8008148:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	789b      	ldrb	r3, [r3, #2]
 800814e:	4618      	mov	r0, r3
 8008150:	f000 f9a1 	bl	8008496 <RTC_Bcd2ToByte>
 8008154:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8008156:	4423      	add	r3, r4
 8008158:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 800815a:	69fa      	ldr	r2, [r7, #28]
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	429a      	cmp	r2, r3
 8008160:	d205      	bcs.n	800816e <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8008168:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800816c:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800816e:	69f9      	ldr	r1, [r7, #28]
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f000 f8fc 	bl	800836e <RTC_WriteAlarmCounter>
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d007      	beq.n	800818c <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2204      	movs	r2, #4
 8008180:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2200      	movs	r2, #0
 8008186:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e022      	b.n	80081d2 <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685a      	ldr	r2, [r3, #4]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f022 0202 	bic.w	r2, r2, #2
 800819a:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f042 0202 	orr.w	r2, r2, #2
 80081aa:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80081ac:	4b0b      	ldr	r3, [pc, #44]	@ (80081dc <HAL_RTC_SetAlarm_IT+0x16c>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a0a      	ldr	r2, [pc, #40]	@ (80081dc <HAL_RTC_SetAlarm_IT+0x16c>)
 80081b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081b6:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80081b8:	4b08      	ldr	r3, [pc, #32]	@ (80081dc <HAL_RTC_SetAlarm_IT+0x16c>)
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	4a07      	ldr	r2, [pc, #28]	@ (80081dc <HAL_RTC_SetAlarm_IT+0x16c>)
 80081be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081c2:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2201      	movs	r2, #1
 80081c8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80081d0:	2300      	movs	r3, #0
  }
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3724      	adds	r7, #36	@ 0x24
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd90      	pop	{r4, r7, pc}
 80081da:	bf00      	nop
 80081dc:	40010400 	.word	0x40010400

080081e0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b082      	sub	sp, #8
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0302 	and.w	r3, r3, #2
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d011      	beq.n	800821a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f003 0302 	and.w	r3, r3, #2
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00a      	beq.n	800821a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f7fb ff95 	bl	8004134 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	685a      	ldr	r2, [r3, #4]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f022 0202 	bic.w	r2, r2, #2
 8008218:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800821a:	4b05      	ldr	r3, [pc, #20]	@ (8008230 <HAL_RTC_AlarmIRQHandler+0x50>)
 800821c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008220:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	745a      	strb	r2, [r3, #17]
}
 8008228:	bf00      	nop
 800822a:	3708      	adds	r7, #8
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}
 8008230:	40010400 	.word	0x40010400

08008234 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800823c:	2300      	movs	r3, #0
 800823e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e01d      	b.n	8008286 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	685a      	ldr	r2, [r3, #4]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f022 0208 	bic.w	r2, r2, #8
 8008258:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800825a:	f7fc fb39 	bl	80048d0 <HAL_GetTick>
 800825e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008260:	e009      	b.n	8008276 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008262:	f7fc fb35 	bl	80048d0 <HAL_GetTick>
 8008266:	4602      	mov	r2, r0
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	1ad3      	subs	r3, r2, r3
 800826c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008270:	d901      	bls.n	8008276 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8008272:	2303      	movs	r3, #3
 8008274:	e007      	b.n	8008286 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	f003 0308 	and.w	r3, r3, #8
 8008280:	2b00      	cmp	r3, #0
 8008282:	d0ee      	beq.n	8008262 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3710      	adds	r7, #16
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800828e:	b480      	push	{r7}
 8008290:	b087      	sub	sp, #28
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8008296:	2300      	movs	r3, #0
 8008298:	827b      	strh	r3, [r7, #18]
 800829a:	2300      	movs	r3, #0
 800829c:	823b      	strh	r3, [r7, #16]
 800829e:	2300      	movs	r3, #0
 80082a0:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80082a2:	2300      	movs	r3, #0
 80082a4:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	699b      	ldr	r3, [r3, #24]
 80082bc:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80082be:	8a7a      	ldrh	r2, [r7, #18]
 80082c0:	8a3b      	ldrh	r3, [r7, #16]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d008      	beq.n	80082d8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80082c6:	8a3b      	ldrh	r3, [r7, #16]
 80082c8:	041a      	lsls	r2, r3, #16
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	69db      	ldr	r3, [r3, #28]
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	4313      	orrs	r3, r2
 80082d4:	617b      	str	r3, [r7, #20]
 80082d6:	e004      	b.n	80082e2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80082d8:	8a7b      	ldrh	r3, [r7, #18]
 80082da:	041a      	lsls	r2, r3, #16
 80082dc:	89fb      	ldrh	r3, [r7, #14]
 80082de:	4313      	orrs	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80082e2:	697b      	ldr	r3, [r7, #20]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	371c      	adds	r7, #28
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bc80      	pop	{r7}
 80082ec:	4770      	bx	lr

080082ee <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80082ee:	b580      	push	{r7, lr}
 80082f0:	b084      	sub	sp, #16
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
 80082f6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f85d 	bl	80083bc <RTC_EnterInitMode>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	73fb      	strb	r3, [r7, #15]
 800830c:	e011      	b.n	8008332 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	683a      	ldr	r2, [r7, #0]
 8008314:	0c12      	lsrs	r2, r2, #16
 8008316:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	683a      	ldr	r2, [r7, #0]
 800831e:	b292      	uxth	r2, r2
 8008320:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 f872 	bl	800840c <RTC_ExitInitMode>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d001      	beq.n	8008332 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008332:	7bfb      	ldrb	r3, [r7, #15]
}
 8008334:	4618      	mov	r0, r3
 8008336:	3710      	adds	r7, #16
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8008344:	2300      	movs	r3, #0
 8008346:	81fb      	strh	r3, [r7, #14]
 8008348:	2300      	movs	r3, #0
 800834a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800835a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800835c:	89fb      	ldrh	r3, [r7, #14]
 800835e:	041a      	lsls	r2, r3, #16
 8008360:	89bb      	ldrh	r3, [r7, #12]
 8008362:	4313      	orrs	r3, r2
}
 8008364:	4618      	mov	r0, r3
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	bc80      	pop	{r7}
 800836c:	4770      	bx	lr

0800836e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b084      	sub	sp, #16
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
 8008376:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008378:	2300      	movs	r3, #0
 800837a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f81d 	bl	80083bc <RTC_EnterInitMode>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d002      	beq.n	800838e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	73fb      	strb	r3, [r7, #15]
 800838c:	e011      	b.n	80083b2 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	0c12      	lsrs	r2, r2, #16
 8008396:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	683a      	ldr	r2, [r7, #0]
 800839e:	b292      	uxth	r2, r2
 80083a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 f832 	bl	800840c <RTC_ExitInitMode>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d001      	beq.n	80083b2 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80083b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3710      	adds	r7, #16
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b084      	sub	sp, #16
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083c4:	2300      	movs	r3, #0
 80083c6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80083c8:	f7fc fa82 	bl	80048d0 <HAL_GetTick>
 80083cc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80083ce:	e009      	b.n	80083e4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80083d0:	f7fc fa7e 	bl	80048d0 <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80083de:	d901      	bls.n	80083e4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e00f      	b.n	8008404 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f003 0320 	and.w	r3, r3, #32
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d0ee      	beq.n	80083d0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	685a      	ldr	r2, [r3, #4]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f042 0210 	orr.w	r2, r2, #16
 8008400:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008414:	2300      	movs	r3, #0
 8008416:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	685a      	ldr	r2, [r3, #4]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f022 0210 	bic.w	r2, r2, #16
 8008426:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8008428:	f7fc fa52 	bl	80048d0 <HAL_GetTick>
 800842c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800842e:	e009      	b.n	8008444 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008430:	f7fc fa4e 	bl	80048d0 <HAL_GetTick>
 8008434:	4602      	mov	r2, r0
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	1ad3      	subs	r3, r2, r3
 800843a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800843e:	d901      	bls.n	8008444 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	e007      	b.n	8008454 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	f003 0320 	and.w	r3, r3, #32
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0ee      	beq.n	8008430 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	3710      	adds	r7, #16
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800845c:	b480      	push	{r7}
 800845e:	b085      	sub	sp, #20
 8008460:	af00      	add	r7, sp, #0
 8008462:	4603      	mov	r3, r0
 8008464:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008466:	2300      	movs	r3, #0
 8008468:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800846a:	e005      	b.n	8008478 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	3301      	adds	r3, #1
 8008470:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	3b0a      	subs	r3, #10
 8008476:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8008478:	79fb      	ldrb	r3, [r7, #7]
 800847a:	2b09      	cmp	r3, #9
 800847c:	d8f6      	bhi.n	800846c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	b2db      	uxtb	r3, r3
 8008482:	011b      	lsls	r3, r3, #4
 8008484:	b2da      	uxtb	r2, r3
 8008486:	79fb      	ldrb	r3, [r7, #7]
 8008488:	4313      	orrs	r3, r2
 800848a:	b2db      	uxtb	r3, r3
}
 800848c:	4618      	mov	r0, r3
 800848e:	3714      	adds	r7, #20
 8008490:	46bd      	mov	sp, r7
 8008492:	bc80      	pop	{r7}
 8008494:	4770      	bx	lr

08008496 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008496:	b480      	push	{r7}
 8008498:	b085      	sub	sp, #20
 800849a:	af00      	add	r7, sp, #0
 800849c:	4603      	mov	r3, r0
 800849e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80084a0:	2300      	movs	r3, #0
 80084a2:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80084a4:	79fb      	ldrb	r3, [r7, #7]
 80084a6:	091b      	lsrs	r3, r3, #4
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	461a      	mov	r2, r3
 80084ac:	4613      	mov	r3, r2
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	4413      	add	r3, r2
 80084b2:	005b      	lsls	r3, r3, #1
 80084b4:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80084b6:	79fb      	ldrb	r3, [r7, #7]
 80084b8:	f003 030f 	and.w	r3, r3, #15
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	4413      	add	r3, r2
 80084c4:	b2db      	uxtb	r3, r3
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3714      	adds	r7, #20
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bc80      	pop	{r7}
 80084ce:	4770      	bx	lr

080084d0 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b086      	sub	sp, #24
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80084da:	2300      	movs	r3, #0
 80084dc:	617b      	str	r3, [r7, #20]
 80084de:	2300      	movs	r3, #0
 80084e0:	613b      	str	r3, [r7, #16]
 80084e2:	2300      	movs	r3, #0
 80084e4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80084e6:	2300      	movs	r3, #0
 80084e8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	7bdb      	ldrb	r3, [r3, #15]
 80084ee:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	7b5b      	ldrb	r3, [r3, #13]
 80084f4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	7b9b      	ldrb	r3, [r3, #14]
 80084fa:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80084fc:	2300      	movs	r3, #0
 80084fe:	60bb      	str	r3, [r7, #8]
 8008500:	e06f      	b.n	80085e2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d011      	beq.n	800852c <RTC_DateUpdate+0x5c>
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	2b03      	cmp	r3, #3
 800850c:	d00e      	beq.n	800852c <RTC_DateUpdate+0x5c>
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	2b05      	cmp	r3, #5
 8008512:	d00b      	beq.n	800852c <RTC_DateUpdate+0x5c>
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	2b07      	cmp	r3, #7
 8008518:	d008      	beq.n	800852c <RTC_DateUpdate+0x5c>
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	2b08      	cmp	r3, #8
 800851e:	d005      	beq.n	800852c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	2b0a      	cmp	r3, #10
 8008524:	d002      	beq.n	800852c <RTC_DateUpdate+0x5c>
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	2b0c      	cmp	r3, #12
 800852a:	d117      	bne.n	800855c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2b1e      	cmp	r3, #30
 8008530:	d803      	bhi.n	800853a <RTC_DateUpdate+0x6a>
      {
        day++;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	3301      	adds	r3, #1
 8008536:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8008538:	e050      	b.n	80085dc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	2b0c      	cmp	r3, #12
 800853e:	d005      	beq.n	800854c <RTC_DateUpdate+0x7c>
        {
          month++;
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	3301      	adds	r3, #1
 8008544:	613b      	str	r3, [r7, #16]
          day = 1U;
 8008546:	2301      	movs	r3, #1
 8008548:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800854a:	e047      	b.n	80085dc <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800854c:	2301      	movs	r3, #1
 800854e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8008550:	2301      	movs	r3, #1
 8008552:	60fb      	str	r3, [r7, #12]
          year++;
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	3301      	adds	r3, #1
 8008558:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800855a:	e03f      	b.n	80085dc <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	2b04      	cmp	r3, #4
 8008560:	d008      	beq.n	8008574 <RTC_DateUpdate+0xa4>
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	2b06      	cmp	r3, #6
 8008566:	d005      	beq.n	8008574 <RTC_DateUpdate+0xa4>
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	2b09      	cmp	r3, #9
 800856c:	d002      	beq.n	8008574 <RTC_DateUpdate+0xa4>
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	2b0b      	cmp	r3, #11
 8008572:	d10c      	bne.n	800858e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2b1d      	cmp	r3, #29
 8008578:	d803      	bhi.n	8008582 <RTC_DateUpdate+0xb2>
      {
        day++;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	3301      	adds	r3, #1
 800857e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8008580:	e02c      	b.n	80085dc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	3301      	adds	r3, #1
 8008586:	613b      	str	r3, [r7, #16]
        day = 1U;
 8008588:	2301      	movs	r3, #1
 800858a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800858c:	e026      	b.n	80085dc <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	2b02      	cmp	r3, #2
 8008592:	d123      	bne.n	80085dc <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2b1b      	cmp	r3, #27
 8008598:	d803      	bhi.n	80085a2 <RTC_DateUpdate+0xd2>
      {
        day++;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	3301      	adds	r3, #1
 800859e:	60fb      	str	r3, [r7, #12]
 80085a0:	e01c      	b.n	80085dc <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2b1c      	cmp	r3, #28
 80085a6:	d111      	bne.n	80085cc <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	4618      	mov	r0, r3
 80085ae:	f000 f839 	bl	8008624 <RTC_IsLeapYear>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d003      	beq.n	80085c0 <RTC_DateUpdate+0xf0>
        {
          day++;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	3301      	adds	r3, #1
 80085bc:	60fb      	str	r3, [r7, #12]
 80085be:	e00d      	b.n	80085dc <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	3301      	adds	r3, #1
 80085c4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80085c6:	2301      	movs	r3, #1
 80085c8:	60fb      	str	r3, [r7, #12]
 80085ca:	e007      	b.n	80085dc <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2b1d      	cmp	r3, #29
 80085d0:	d104      	bne.n	80085dc <RTC_DateUpdate+0x10c>
      {
        month++;
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	3301      	adds	r3, #1
 80085d6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80085d8:	2301      	movs	r3, #1
 80085da:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	3301      	adds	r3, #1
 80085e0:	60bb      	str	r3, [r7, #8]
 80085e2:	68ba      	ldr	r2, [r7, #8]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d38b      	bcc.n	8008502 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	b2da      	uxtb	r2, r3
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	b2da      	uxtb	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	b2da      	uxtb	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	b2db      	uxtb	r3, r3
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	b2d2      	uxtb	r2, r2
 800860a:	4619      	mov	r1, r3
 800860c:	6978      	ldr	r0, [r7, #20]
 800860e:	f000 f83b 	bl	8008688 <RTC_WeekDayNum>
 8008612:	4603      	mov	r3, r0
 8008614:	461a      	mov	r2, r3
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	731a      	strb	r2, [r3, #12]
}
 800861a:	bf00      	nop
 800861c:	3718      	adds	r7, #24
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	4603      	mov	r3, r0
 800862c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800862e:	88fb      	ldrh	r3, [r7, #6]
 8008630:	f003 0303 	and.w	r3, r3, #3
 8008634:	b29b      	uxth	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	d001      	beq.n	800863e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800863a:	2300      	movs	r3, #0
 800863c:	e01d      	b.n	800867a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800863e:	88fb      	ldrh	r3, [r7, #6]
 8008640:	4a10      	ldr	r2, [pc, #64]	@ (8008684 <RTC_IsLeapYear+0x60>)
 8008642:	fba2 1203 	umull	r1, r2, r2, r3
 8008646:	0952      	lsrs	r2, r2, #5
 8008648:	2164      	movs	r1, #100	@ 0x64
 800864a:	fb01 f202 	mul.w	r2, r1, r2
 800864e:	1a9b      	subs	r3, r3, r2
 8008650:	b29b      	uxth	r3, r3
 8008652:	2b00      	cmp	r3, #0
 8008654:	d001      	beq.n	800865a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8008656:	2301      	movs	r3, #1
 8008658:	e00f      	b.n	800867a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800865a:	88fb      	ldrh	r3, [r7, #6]
 800865c:	4a09      	ldr	r2, [pc, #36]	@ (8008684 <RTC_IsLeapYear+0x60>)
 800865e:	fba2 1203 	umull	r1, r2, r2, r3
 8008662:	09d2      	lsrs	r2, r2, #7
 8008664:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8008668:	fb01 f202 	mul.w	r2, r1, r2
 800866c:	1a9b      	subs	r3, r3, r2
 800866e:	b29b      	uxth	r3, r3
 8008670:	2b00      	cmp	r3, #0
 8008672:	d101      	bne.n	8008678 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8008674:	2301      	movs	r3, #1
 8008676:	e000      	b.n	800867a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8008678:	2300      	movs	r3, #0
  }
}
 800867a:	4618      	mov	r0, r3
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	bc80      	pop	{r7}
 8008682:	4770      	bx	lr
 8008684:	51eb851f 	.word	0x51eb851f

08008688 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8008688:	b480      	push	{r7}
 800868a:	b085      	sub	sp, #20
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	460b      	mov	r3, r1
 8008692:	70fb      	strb	r3, [r7, #3]
 8008694:	4613      	mov	r3, r2
 8008696:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8008698:	2300      	movs	r3, #0
 800869a:	60bb      	str	r3, [r7, #8]
 800869c:	2300      	movs	r3, #0
 800869e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80086a6:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80086a8:	78fb      	ldrb	r3, [r7, #3]
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d82d      	bhi.n	800870a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80086ae:	78fa      	ldrb	r2, [r7, #3]
 80086b0:	4613      	mov	r3, r2
 80086b2:	005b      	lsls	r3, r3, #1
 80086b4:	4413      	add	r3, r2
 80086b6:	00db      	lsls	r3, r3, #3
 80086b8:	1a9b      	subs	r3, r3, r2
 80086ba:	4a2c      	ldr	r2, [pc, #176]	@ (800876c <RTC_WeekDayNum+0xe4>)
 80086bc:	fba2 2303 	umull	r2, r3, r2, r3
 80086c0:	085a      	lsrs	r2, r3, #1
 80086c2:	78bb      	ldrb	r3, [r7, #2]
 80086c4:	441a      	add	r2, r3
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	441a      	add	r2, r3
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	3b01      	subs	r3, #1
 80086ce:	089b      	lsrs	r3, r3, #2
 80086d0:	441a      	add	r2, r3
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	3b01      	subs	r3, #1
 80086d6:	4926      	ldr	r1, [pc, #152]	@ (8008770 <RTC_WeekDayNum+0xe8>)
 80086d8:	fba1 1303 	umull	r1, r3, r1, r3
 80086dc:	095b      	lsrs	r3, r3, #5
 80086de:	1ad2      	subs	r2, r2, r3
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	3b01      	subs	r3, #1
 80086e4:	4922      	ldr	r1, [pc, #136]	@ (8008770 <RTC_WeekDayNum+0xe8>)
 80086e6:	fba1 1303 	umull	r1, r3, r1, r3
 80086ea:	09db      	lsrs	r3, r3, #7
 80086ec:	4413      	add	r3, r2
 80086ee:	1d1a      	adds	r2, r3, #4
 80086f0:	4b20      	ldr	r3, [pc, #128]	@ (8008774 <RTC_WeekDayNum+0xec>)
 80086f2:	fba3 1302 	umull	r1, r3, r3, r2
 80086f6:	1ad1      	subs	r1, r2, r3
 80086f8:	0849      	lsrs	r1, r1, #1
 80086fa:	440b      	add	r3, r1
 80086fc:	0899      	lsrs	r1, r3, #2
 80086fe:	460b      	mov	r3, r1
 8008700:	00db      	lsls	r3, r3, #3
 8008702:	1a5b      	subs	r3, r3, r1
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	60fb      	str	r3, [r7, #12]
 8008708:	e029      	b.n	800875e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800870a:	78fa      	ldrb	r2, [r7, #3]
 800870c:	4613      	mov	r3, r2
 800870e:	005b      	lsls	r3, r3, #1
 8008710:	4413      	add	r3, r2
 8008712:	00db      	lsls	r3, r3, #3
 8008714:	1a9b      	subs	r3, r3, r2
 8008716:	4a15      	ldr	r2, [pc, #84]	@ (800876c <RTC_WeekDayNum+0xe4>)
 8008718:	fba2 2303 	umull	r2, r3, r2, r3
 800871c:	085a      	lsrs	r2, r3, #1
 800871e:	78bb      	ldrb	r3, [r7, #2]
 8008720:	441a      	add	r2, r3
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	441a      	add	r2, r3
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	089b      	lsrs	r3, r3, #2
 800872a:	441a      	add	r2, r3
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	4910      	ldr	r1, [pc, #64]	@ (8008770 <RTC_WeekDayNum+0xe8>)
 8008730:	fba1 1303 	umull	r1, r3, r1, r3
 8008734:	095b      	lsrs	r3, r3, #5
 8008736:	1ad2      	subs	r2, r2, r3
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	490d      	ldr	r1, [pc, #52]	@ (8008770 <RTC_WeekDayNum+0xe8>)
 800873c:	fba1 1303 	umull	r1, r3, r1, r3
 8008740:	09db      	lsrs	r3, r3, #7
 8008742:	4413      	add	r3, r2
 8008744:	1c9a      	adds	r2, r3, #2
 8008746:	4b0b      	ldr	r3, [pc, #44]	@ (8008774 <RTC_WeekDayNum+0xec>)
 8008748:	fba3 1302 	umull	r1, r3, r3, r2
 800874c:	1ad1      	subs	r1, r2, r3
 800874e:	0849      	lsrs	r1, r1, #1
 8008750:	440b      	add	r3, r1
 8008752:	0899      	lsrs	r1, r3, #2
 8008754:	460b      	mov	r3, r1
 8008756:	00db      	lsls	r3, r3, #3
 8008758:	1a5b      	subs	r3, r3, r1
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	b2db      	uxtb	r3, r3
}
 8008762:	4618      	mov	r0, r3
 8008764:	3714      	adds	r7, #20
 8008766:	46bd      	mov	sp, r7
 8008768:	bc80      	pop	{r7}
 800876a:	4770      	bx	lr
 800876c:	38e38e39 	.word	0x38e38e39
 8008770:	51eb851f 	.word	0x51eb851f
 8008774:	24924925 	.word	0x24924925

08008778 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b082      	sub	sp, #8
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f003 0301 	and.w	r3, r3, #1
 800878a:	2b00      	cmp	r3, #0
 800878c:	d027      	beq.n	80087de <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	f003 0301 	and.w	r3, r3, #1
 8008798:	2b00      	cmp	r3, #0
 800879a:	d020      	beq.n	80087de <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f003 0304 	and.w	r3, r3, #4
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00b      	beq.n	80087c2 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 f824 	bl	80087f8 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f06f 0204 	mvn.w	r2, #4
 80087b8:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2204      	movs	r2, #4
 80087be:	745a      	strb	r2, [r3, #17]
 80087c0:	e005      	b.n	80087ce <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f000 f80f 	bl	80087e6 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	685a      	ldr	r2, [r3, #4]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 0201 	bic.w	r2, r2, #1
 80087dc:	605a      	str	r2, [r3, #4]
    }
  }
}
 80087de:	bf00      	nop
 80087e0:	3708      	adds	r7, #8
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}

080087e6 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 80087e6:	b480      	push	{r7}
 80087e8:	b083      	sub	sp, #12
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 80087ee:	bf00      	nop
 80087f0:	370c      	adds	r7, #12
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bc80      	pop	{r7}
 80087f6:	4770      	bx	lr

080087f8 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	bc80      	pop	{r7}
 8008808:	4770      	bx	lr

0800880a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b082      	sub	sp, #8
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d101      	bne.n	800881c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	e041      	b.n	80088a0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008822:	b2db      	uxtb	r3, r3
 8008824:	2b00      	cmp	r3, #0
 8008826:	d106      	bne.n	8008836 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7fb fdf9 	bl	8004428 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2202      	movs	r2, #2
 800883a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	3304      	adds	r3, #4
 8008846:	4619      	mov	r1, r3
 8008848:	4610      	mov	r0, r2
 800884a:	f000 f93f 	bl	8008acc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2201      	movs	r2, #1
 8008852:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2201      	movs	r2, #1
 8008862:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2201      	movs	r2, #1
 800886a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2201      	movs	r2, #1
 8008872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2201      	movs	r2, #1
 8008882:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2201      	movs	r2, #1
 8008892:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3708      	adds	r7, #8
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d001      	beq.n	80088c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80088bc:	2301      	movs	r3, #1
 80088be:	e032      	b.n	8008926 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2202      	movs	r2, #2
 80088c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a18      	ldr	r2, [pc, #96]	@ (8008930 <HAL_TIM_Base_Start+0x88>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d00e      	beq.n	80088f0 <HAL_TIM_Base_Start+0x48>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088da:	d009      	beq.n	80088f0 <HAL_TIM_Base_Start+0x48>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a14      	ldr	r2, [pc, #80]	@ (8008934 <HAL_TIM_Base_Start+0x8c>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d004      	beq.n	80088f0 <HAL_TIM_Base_Start+0x48>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a13      	ldr	r2, [pc, #76]	@ (8008938 <HAL_TIM_Base_Start+0x90>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d111      	bne.n	8008914 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	689b      	ldr	r3, [r3, #8]
 80088f6:	f003 0307 	and.w	r3, r3, #7
 80088fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2b06      	cmp	r3, #6
 8008900:	d010      	beq.n	8008924 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f042 0201 	orr.w	r2, r2, #1
 8008910:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008912:	e007      	b.n	8008924 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f042 0201 	orr.w	r2, r2, #1
 8008922:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3714      	adds	r7, #20
 800892a:	46bd      	mov	sp, r7
 800892c:	bc80      	pop	{r7}
 800892e:	4770      	bx	lr
 8008930:	40012c00 	.word	0x40012c00
 8008934:	40000400 	.word	0x40000400
 8008938:	40000800 	.word	0x40000800

0800893c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008946:	2300      	movs	r3, #0
 8008948:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008950:	2b01      	cmp	r3, #1
 8008952:	d101      	bne.n	8008958 <HAL_TIM_ConfigClockSource+0x1c>
 8008954:	2302      	movs	r3, #2
 8008956:	e0b4      	b.n	8008ac2 <HAL_TIM_ConfigClockSource+0x186>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2202      	movs	r2, #2
 8008964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800897e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008990:	d03e      	beq.n	8008a10 <HAL_TIM_ConfigClockSource+0xd4>
 8008992:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008996:	f200 8087 	bhi.w	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 800899a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800899e:	f000 8086 	beq.w	8008aae <HAL_TIM_ConfigClockSource+0x172>
 80089a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089a6:	d87f      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089a8:	2b70      	cmp	r3, #112	@ 0x70
 80089aa:	d01a      	beq.n	80089e2 <HAL_TIM_ConfigClockSource+0xa6>
 80089ac:	2b70      	cmp	r3, #112	@ 0x70
 80089ae:	d87b      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089b0:	2b60      	cmp	r3, #96	@ 0x60
 80089b2:	d050      	beq.n	8008a56 <HAL_TIM_ConfigClockSource+0x11a>
 80089b4:	2b60      	cmp	r3, #96	@ 0x60
 80089b6:	d877      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089b8:	2b50      	cmp	r3, #80	@ 0x50
 80089ba:	d03c      	beq.n	8008a36 <HAL_TIM_ConfigClockSource+0xfa>
 80089bc:	2b50      	cmp	r3, #80	@ 0x50
 80089be:	d873      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089c0:	2b40      	cmp	r3, #64	@ 0x40
 80089c2:	d058      	beq.n	8008a76 <HAL_TIM_ConfigClockSource+0x13a>
 80089c4:	2b40      	cmp	r3, #64	@ 0x40
 80089c6:	d86f      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089c8:	2b30      	cmp	r3, #48	@ 0x30
 80089ca:	d064      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089cc:	2b30      	cmp	r3, #48	@ 0x30
 80089ce:	d86b      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089d0:	2b20      	cmp	r3, #32
 80089d2:	d060      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089d4:	2b20      	cmp	r3, #32
 80089d6:	d867      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d05c      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089dc:	2b10      	cmp	r3, #16
 80089de:	d05a      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089e0:	e062      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80089f2:	f000 f950 	bl	8008c96 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008a04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68ba      	ldr	r2, [r7, #8]
 8008a0c:	609a      	str	r2, [r3, #8]
      break;
 8008a0e:	e04f      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a20:	f000 f939 	bl	8008c96 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	689a      	ldr	r2, [r3, #8]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008a32:	609a      	str	r2, [r3, #8]
      break;
 8008a34:	e03c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a42:	461a      	mov	r2, r3
 8008a44:	f000 f8b0 	bl	8008ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2150      	movs	r1, #80	@ 0x50
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f000 f907 	bl	8008c62 <TIM_ITRx_SetConfig>
      break;
 8008a54:	e02c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a62:	461a      	mov	r2, r3
 8008a64:	f000 f8ce 	bl	8008c04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2160      	movs	r1, #96	@ 0x60
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f000 f8f7 	bl	8008c62 <TIM_ITRx_SetConfig>
      break;
 8008a74:	e01c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a82:	461a      	mov	r2, r3
 8008a84:	f000 f890 	bl	8008ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2140      	movs	r1, #64	@ 0x40
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f000 f8e7 	bl	8008c62 <TIM_ITRx_SetConfig>
      break;
 8008a94:	e00c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	4610      	mov	r0, r2
 8008aa2:	f000 f8de 	bl	8008c62 <TIM_ITRx_SetConfig>
      break;
 8008aa6:	e003      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8008aac:	e000      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008aae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
	...

08008acc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	4a2f      	ldr	r2, [pc, #188]	@ (8008b9c <TIM_Base_SetConfig+0xd0>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d00b      	beq.n	8008afc <TIM_Base_SetConfig+0x30>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008aea:	d007      	beq.n	8008afc <TIM_Base_SetConfig+0x30>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	4a2c      	ldr	r2, [pc, #176]	@ (8008ba0 <TIM_Base_SetConfig+0xd4>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d003      	beq.n	8008afc <TIM_Base_SetConfig+0x30>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	4a2b      	ldr	r2, [pc, #172]	@ (8008ba4 <TIM_Base_SetConfig+0xd8>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d108      	bne.n	8008b0e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4a22      	ldr	r2, [pc, #136]	@ (8008b9c <TIM_Base_SetConfig+0xd0>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d00b      	beq.n	8008b2e <TIM_Base_SetConfig+0x62>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b1c:	d007      	beq.n	8008b2e <TIM_Base_SetConfig+0x62>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	4a1f      	ldr	r2, [pc, #124]	@ (8008ba0 <TIM_Base_SetConfig+0xd4>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d003      	beq.n	8008b2e <TIM_Base_SetConfig+0x62>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a1e      	ldr	r2, [pc, #120]	@ (8008ba4 <TIM_Base_SetConfig+0xd8>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d108      	bne.n	8008b40 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	68fa      	ldr	r2, [r7, #12]
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	695b      	ldr	r3, [r3, #20]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	68fa      	ldr	r2, [r7, #12]
 8008b52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	689a      	ldr	r2, [r3, #8]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a0d      	ldr	r2, [pc, #52]	@ (8008b9c <TIM_Base_SetConfig+0xd0>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d103      	bne.n	8008b74 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	691a      	ldr	r2, [r3, #16]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d005      	beq.n	8008b92 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	f023 0201 	bic.w	r2, r3, #1
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	611a      	str	r2, [r3, #16]
  }
}
 8008b92:	bf00      	nop
 8008b94:	3714      	adds	r7, #20
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bc80      	pop	{r7}
 8008b9a:	4770      	bx	lr
 8008b9c:	40012c00 	.word	0x40012c00
 8008ba0:	40000400 	.word	0x40000400
 8008ba4:	40000800 	.word	0x40000800

08008ba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b087      	sub	sp, #28
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6a1b      	ldr	r3, [r3, #32]
 8008bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	6a1b      	ldr	r3, [r3, #32]
 8008bbe:	f023 0201 	bic.w	r2, r3, #1
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	699b      	ldr	r3, [r3, #24]
 8008bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	011b      	lsls	r3, r3, #4
 8008bd8:	693a      	ldr	r2, [r7, #16]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	f023 030a 	bic.w	r3, r3, #10
 8008be4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008be6:	697a      	ldr	r2, [r7, #20]
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	693a      	ldr	r2, [r7, #16]
 8008bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	697a      	ldr	r2, [r7, #20]
 8008bf8:	621a      	str	r2, [r3, #32]
}
 8008bfa:	bf00      	nop
 8008bfc:	371c      	adds	r7, #28
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bc80      	pop	{r7}
 8008c02:	4770      	bx	lr

08008c04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b087      	sub	sp, #28
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60f8      	str	r0, [r7, #12]
 8008c0c:	60b9      	str	r1, [r7, #8]
 8008c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6a1b      	ldr	r3, [r3, #32]
 8008c14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	f023 0210 	bic.w	r2, r3, #16
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	699b      	ldr	r3, [r3, #24]
 8008c26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c28:	693b      	ldr	r3, [r7, #16]
 8008c2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	031b      	lsls	r3, r3, #12
 8008c34:	693a      	ldr	r2, [r7, #16]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	011b      	lsls	r3, r3, #4
 8008c46:	697a      	ldr	r2, [r7, #20]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	693a      	ldr	r2, [r7, #16]
 8008c50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	697a      	ldr	r2, [r7, #20]
 8008c56:	621a      	str	r2, [r3, #32]
}
 8008c58:	bf00      	nop
 8008c5a:	371c      	adds	r7, #28
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bc80      	pop	{r7}
 8008c60:	4770      	bx	lr

08008c62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c62:	b480      	push	{r7}
 8008c64:	b085      	sub	sp, #20
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
 8008c6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c7a:	683a      	ldr	r2, [r7, #0]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	f043 0307 	orr.w	r3, r3, #7
 8008c84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	609a      	str	r2, [r3, #8]
}
 8008c8c:	bf00      	nop
 8008c8e:	3714      	adds	r7, #20
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bc80      	pop	{r7}
 8008c94:	4770      	bx	lr

08008c96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c96:	b480      	push	{r7}
 8008c98:	b087      	sub	sp, #28
 8008c9a:	af00      	add	r7, sp, #0
 8008c9c:	60f8      	str	r0, [r7, #12]
 8008c9e:	60b9      	str	r1, [r7, #8]
 8008ca0:	607a      	str	r2, [r7, #4]
 8008ca2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	021a      	lsls	r2, r3, #8
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	431a      	orrs	r2, r3
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	697a      	ldr	r2, [r7, #20]
 8008cc8:	609a      	str	r2, [r3, #8]
}
 8008cca:	bf00      	nop
 8008ccc:	371c      	adds	r7, #28
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bc80      	pop	{r7}
 8008cd2:	4770      	bx	lr

08008cd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d101      	bne.n	8008cec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	e046      	b.n	8008d7a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68fa      	ldr	r2, [r7, #12]
 8008d24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4a16      	ldr	r2, [pc, #88]	@ (8008d84 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d00e      	beq.n	8008d4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d38:	d009      	beq.n	8008d4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4a12      	ldr	r2, [pc, #72]	@ (8008d88 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d004      	beq.n	8008d4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a10      	ldr	r2, [pc, #64]	@ (8008d8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d10c      	bne.n	8008d68 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	68ba      	ldr	r2, [r7, #8]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68ba      	ldr	r2, [r7, #8]
 8008d66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3714      	adds	r7, #20
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bc80      	pop	{r7}
 8008d82:	4770      	bx	lr
 8008d84:	40012c00 	.word	0x40012c00
 8008d88:	40000400 	.word	0x40000400
 8008d8c:	40000800 	.word	0x40000800

08008d90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d101      	bne.n	8008da2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	e042      	b.n	8008e28 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008da8:	b2db      	uxtb	r3, r3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d106      	bne.n	8008dbc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f7fb fb54 	bl	8004464 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2224      	movs	r2, #36	@ 0x24
 8008dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68da      	ldr	r2, [r3, #12]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008dd2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 fded 	bl	80099b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	691a      	ldr	r2, [r3, #16]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008de8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	695a      	ldr	r2, [r3, #20]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008df8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	68da      	ldr	r2, [r3, #12]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008e08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2220      	movs	r2, #32
 8008e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2220      	movs	r2, #32
 8008e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3708      	adds	r7, #8
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b08a      	sub	sp, #40	@ 0x28
 8008e34:	af02      	add	r7, sp, #8
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	603b      	str	r3, [r7, #0]
 8008e3c:	4613      	mov	r3, r2
 8008e3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	2b20      	cmp	r3, #32
 8008e4e:	d175      	bne.n	8008f3c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d002      	beq.n	8008e5c <HAL_UART_Transmit+0x2c>
 8008e56:	88fb      	ldrh	r3, [r7, #6]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d101      	bne.n	8008e60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	e06e      	b.n	8008f3e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2200      	movs	r2, #0
 8008e64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2221      	movs	r2, #33	@ 0x21
 8008e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008e6e:	f7fb fd2f 	bl	80048d0 <HAL_GetTick>
 8008e72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	88fa      	ldrh	r2, [r7, #6]
 8008e78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	88fa      	ldrh	r2, [r7, #6]
 8008e7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e88:	d108      	bne.n	8008e9c <HAL_UART_Transmit+0x6c>
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	691b      	ldr	r3, [r3, #16]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d104      	bne.n	8008e9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008e92:	2300      	movs	r3, #0
 8008e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	61bb      	str	r3, [r7, #24]
 8008e9a:	e003      	b.n	8008ea4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008ea4:	e02e      	b.n	8008f04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	9300      	str	r3, [sp, #0]
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	2200      	movs	r2, #0
 8008eae:	2180      	movs	r1, #128	@ 0x80
 8008eb0:	68f8      	ldr	r0, [r7, #12]
 8008eb2:	f000 fb52 	bl	800955a <UART_WaitOnFlagUntilTimeout>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d005      	beq.n	8008ec8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2220      	movs	r2, #32
 8008ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e03a      	b.n	8008f3e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10b      	bne.n	8008ee6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	881b      	ldrh	r3, [r3, #0]
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008edc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008ede:	69bb      	ldr	r3, [r7, #24]
 8008ee0:	3302      	adds	r3, #2
 8008ee2:	61bb      	str	r3, [r7, #24]
 8008ee4:	e007      	b.n	8008ef6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	781a      	ldrb	r2, [r3, #0]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008ef0:	69fb      	ldr	r3, [r7, #28]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	3b01      	subs	r3, #1
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d1cb      	bne.n	8008ea6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	2200      	movs	r2, #0
 8008f16:	2140      	movs	r1, #64	@ 0x40
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 fb1e 	bl	800955a <UART_WaitOnFlagUntilTimeout>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d005      	beq.n	8008f30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2220      	movs	r2, #32
 8008f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008f2c:	2303      	movs	r3, #3
 8008f2e:	e006      	b.n	8008f3e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2220      	movs	r2, #32
 8008f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	e000      	b.n	8008f3e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008f3c:	2302      	movs	r3, #2
  }
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3720      	adds	r7, #32
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b08c      	sub	sp, #48	@ 0x30
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	60f8      	str	r0, [r7, #12]
 8008f4e:	60b9      	str	r1, [r7, #8]
 8008f50:	4613      	mov	r3, r2
 8008f52:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	2b20      	cmp	r3, #32
 8008f5e:	d14a      	bne.n	8008ff6 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d002      	beq.n	8008f6c <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8008f66:	88fb      	ldrh	r3, [r7, #6]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d101      	bne.n	8008f70 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e043      	b.n	8008ff8 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2201      	movs	r2, #1
 8008f74:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8008f7c:	88fb      	ldrh	r3, [r7, #6]
 8008f7e:	461a      	mov	r2, r3
 8008f80:	68b9      	ldr	r1, [r7, #8]
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f000 fb42 	bl	800960c <UART_Start_Receive_IT>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008f8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d12c      	bne.n	8008ff0 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d125      	bne.n	8008fea <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	613b      	str	r3, [r7, #16]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	613b      	str	r3, [r7, #16]
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	613b      	str	r3, [r7, #16]
 8008fb2:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	330c      	adds	r3, #12
 8008fba:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	e853 3f00 	ldrex	r3, [r3]
 8008fc2:	617b      	str	r3, [r7, #20]
   return(result);
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	f043 0310 	orr.w	r3, r3, #16
 8008fca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	330c      	adds	r3, #12
 8008fd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fd4:	627a      	str	r2, [r7, #36]	@ 0x24
 8008fd6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd8:	6a39      	ldr	r1, [r7, #32]
 8008fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fdc:	e841 2300 	strex	r3, r2, [r1]
 8008fe0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fe2:	69fb      	ldr	r3, [r7, #28]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1e5      	bne.n	8008fb4 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8008fe8:	e002      	b.n	8008ff0 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008fea:	2301      	movs	r3, #1
 8008fec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008ff0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008ff4:	e000      	b.n	8008ff8 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8008ff6:	2302      	movs	r3, #2
  }
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3730      	adds	r7, #48	@ 0x30
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b0ba      	sub	sp, #232	@ 0xe8
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68db      	ldr	r3, [r3, #12]
 8009018:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	695b      	ldr	r3, [r3, #20]
 8009022:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009026:	2300      	movs	r3, #0
 8009028:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800902c:	2300      	movs	r3, #0
 800902e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009036:	f003 030f 	and.w	r3, r3, #15
 800903a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800903e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009042:	2b00      	cmp	r3, #0
 8009044:	d10f      	bne.n	8009066 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800904a:	f003 0320 	and.w	r3, r3, #32
 800904e:	2b00      	cmp	r3, #0
 8009050:	d009      	beq.n	8009066 <HAL_UART_IRQHandler+0x66>
 8009052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009056:	f003 0320 	and.w	r3, r3, #32
 800905a:	2b00      	cmp	r3, #0
 800905c:	d003      	beq.n	8009066 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fbea 	bl	8009838 <UART_Receive_IT>
      return;
 8009064:	e25b      	b.n	800951e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009066:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800906a:	2b00      	cmp	r3, #0
 800906c:	f000 80de 	beq.w	800922c <HAL_UART_IRQHandler+0x22c>
 8009070:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009074:	f003 0301 	and.w	r3, r3, #1
 8009078:	2b00      	cmp	r3, #0
 800907a:	d106      	bne.n	800908a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800907c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009080:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009084:	2b00      	cmp	r3, #0
 8009086:	f000 80d1 	beq.w	800922c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800908a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800908e:	f003 0301 	and.w	r3, r3, #1
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00b      	beq.n	80090ae <HAL_UART_IRQHandler+0xae>
 8009096:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800909a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d005      	beq.n	80090ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090a6:	f043 0201 	orr.w	r2, r3, #1
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090b2:	f003 0304 	and.w	r3, r3, #4
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00b      	beq.n	80090d2 <HAL_UART_IRQHandler+0xd2>
 80090ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090be:	f003 0301 	and.w	r3, r3, #1
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d005      	beq.n	80090d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ca:	f043 0202 	orr.w	r2, r3, #2
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d6:	f003 0302 	and.w	r3, r3, #2
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00b      	beq.n	80090f6 <HAL_UART_IRQHandler+0xf6>
 80090de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090e2:	f003 0301 	and.w	r3, r3, #1
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d005      	beq.n	80090f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ee:	f043 0204 	orr.w	r2, r3, #4
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80090f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090fa:	f003 0308 	and.w	r3, r3, #8
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d011      	beq.n	8009126 <HAL_UART_IRQHandler+0x126>
 8009102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009106:	f003 0320 	and.w	r3, r3, #32
 800910a:	2b00      	cmp	r3, #0
 800910c:	d105      	bne.n	800911a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800910e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009112:	f003 0301 	and.w	r3, r3, #1
 8009116:	2b00      	cmp	r3, #0
 8009118:	d005      	beq.n	8009126 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800911e:	f043 0208 	orr.w	r2, r3, #8
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800912a:	2b00      	cmp	r3, #0
 800912c:	f000 81f2 	beq.w	8009514 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009134:	f003 0320 	and.w	r3, r3, #32
 8009138:	2b00      	cmp	r3, #0
 800913a:	d008      	beq.n	800914e <HAL_UART_IRQHandler+0x14e>
 800913c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009140:	f003 0320 	and.w	r3, r3, #32
 8009144:	2b00      	cmp	r3, #0
 8009146:	d002      	beq.n	800914e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 fb75 	bl	8009838 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	695b      	ldr	r3, [r3, #20]
 8009154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009158:	2b00      	cmp	r3, #0
 800915a:	bf14      	ite	ne
 800915c:	2301      	movne	r3, #1
 800915e:	2300      	moveq	r3, #0
 8009160:	b2db      	uxtb	r3, r3
 8009162:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916a:	f003 0308 	and.w	r3, r3, #8
 800916e:	2b00      	cmp	r3, #0
 8009170:	d103      	bne.n	800917a <HAL_UART_IRQHandler+0x17a>
 8009172:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009176:	2b00      	cmp	r3, #0
 8009178:	d04f      	beq.n	800921a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 fa7f 	bl	800967e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	695b      	ldr	r3, [r3, #20]
 8009186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800918a:	2b00      	cmp	r3, #0
 800918c:	d041      	beq.n	8009212 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	3314      	adds	r3, #20
 8009194:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009198:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800919c:	e853 3f00 	ldrex	r3, [r3]
 80091a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80091a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80091a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	3314      	adds	r3, #20
 80091b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80091ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80091be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80091c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80091ca:	e841 2300 	strex	r3, r2, [r1]
 80091ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80091d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1d9      	bne.n	800918e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d013      	beq.n	800920a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091e6:	4a7e      	ldr	r2, [pc, #504]	@ (80093e0 <HAL_UART_IRQHandler+0x3e0>)
 80091e8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7fc f9ee 	bl	80055d0 <HAL_DMA_Abort_IT>
 80091f4:	4603      	mov	r3, r0
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d016      	beq.n	8009228 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009204:	4610      	mov	r0, r2
 8009206:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009208:	e00e      	b.n	8009228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 f99c 	bl	8009548 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009210:	e00a      	b.n	8009228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f000 f998 	bl	8009548 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009218:	e006      	b.n	8009228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 f994 	bl	8009548 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009226:	e175      	b.n	8009514 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009228:	bf00      	nop
    return;
 800922a:	e173      	b.n	8009514 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009230:	2b01      	cmp	r3, #1
 8009232:	f040 814f 	bne.w	80094d4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800923a:	f003 0310 	and.w	r3, r3, #16
 800923e:	2b00      	cmp	r3, #0
 8009240:	f000 8148 	beq.w	80094d4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009248:	f003 0310 	and.w	r3, r3, #16
 800924c:	2b00      	cmp	r3, #0
 800924e:	f000 8141 	beq.w	80094d4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009252:	2300      	movs	r3, #0
 8009254:	60bb      	str	r3, [r7, #8]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	60bb      	str	r3, [r7, #8]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	60bb      	str	r3, [r7, #8]
 8009266:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	695b      	ldr	r3, [r3, #20]
 800926e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009272:	2b00      	cmp	r3, #0
 8009274:	f000 80b6 	beq.w	80093e4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009284:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009288:	2b00      	cmp	r3, #0
 800928a:	f000 8145 	beq.w	8009518 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009292:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009296:	429a      	cmp	r2, r3
 8009298:	f080 813e 	bcs.w	8009518 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092a8:	699b      	ldr	r3, [r3, #24]
 80092aa:	2b20      	cmp	r3, #32
 80092ac:	f000 8088 	beq.w	80093c0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	330c      	adds	r3, #12
 80092b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80092be:	e853 3f00 	ldrex	r3, [r3]
 80092c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80092c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80092ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	330c      	adds	r3, #12
 80092d8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80092dc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80092e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80092ec:	e841 2300 	strex	r3, r2, [r1]
 80092f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80092f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1d9      	bne.n	80092b0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	3314      	adds	r3, #20
 8009302:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009304:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009306:	e853 3f00 	ldrex	r3, [r3]
 800930a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800930c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800930e:	f023 0301 	bic.w	r3, r3, #1
 8009312:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	3314      	adds	r3, #20
 800931c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009320:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009324:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009326:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009328:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800932c:	e841 2300 	strex	r3, r2, [r1]
 8009330:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009332:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1e1      	bne.n	80092fc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	3314      	adds	r3, #20
 800933e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009342:	e853 3f00 	ldrex	r3, [r3]
 8009346:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009348:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800934a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800934e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3314      	adds	r3, #20
 8009358:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800935c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800935e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009360:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009362:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009364:	e841 2300 	strex	r3, r2, [r1]
 8009368:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800936a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1e3      	bne.n	8009338 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2220      	movs	r2, #32
 8009374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	330c      	adds	r3, #12
 8009384:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009388:	e853 3f00 	ldrex	r3, [r3]
 800938c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800938e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009390:	f023 0310 	bic.w	r3, r3, #16
 8009394:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	330c      	adds	r3, #12
 800939e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80093a2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80093a4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80093a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093aa:	e841 2300 	strex	r3, r2, [r1]
 80093ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80093b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d1e3      	bne.n	800937e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ba:	4618      	mov	r0, r3
 80093bc:	f7fc f8cd 	bl	800555a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2202      	movs	r2, #2
 80093c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	1ad3      	subs	r3, r2, r3
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	4619      	mov	r1, r3
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7fa fe3c 	bl	8004054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80093dc:	e09c      	b.n	8009518 <HAL_UART_IRQHandler+0x518>
 80093de:	bf00      	nop
 80093e0:	08009743 	.word	0x08009743
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093f8:	b29b      	uxth	r3, r3
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	f000 808e 	beq.w	800951c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009400:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009404:	2b00      	cmp	r3, #0
 8009406:	f000 8089 	beq.w	800951c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	330c      	adds	r3, #12
 8009410:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009414:	e853 3f00 	ldrex	r3, [r3]
 8009418:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800941a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800941c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009420:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	330c      	adds	r3, #12
 800942a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800942e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009430:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009432:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009434:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009436:	e841 2300 	strex	r3, r2, [r1]
 800943a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800943c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800943e:	2b00      	cmp	r3, #0
 8009440:	d1e3      	bne.n	800940a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3314      	adds	r3, #20
 8009448:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944c:	e853 3f00 	ldrex	r3, [r3]
 8009450:	623b      	str	r3, [r7, #32]
   return(result);
 8009452:	6a3b      	ldr	r3, [r7, #32]
 8009454:	f023 0301 	bic.w	r3, r3, #1
 8009458:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3314      	adds	r3, #20
 8009462:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009466:	633a      	str	r2, [r7, #48]	@ 0x30
 8009468:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800946c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800946e:	e841 2300 	strex	r3, r2, [r1]
 8009472:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1e3      	bne.n	8009442 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2220      	movs	r2, #32
 800947e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2200      	movs	r2, #0
 8009486:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	330c      	adds	r3, #12
 800948e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	e853 3f00 	ldrex	r3, [r3]
 8009496:	60fb      	str	r3, [r7, #12]
   return(result);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f023 0310 	bic.w	r3, r3, #16
 800949e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	330c      	adds	r3, #12
 80094a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80094ac:	61fa      	str	r2, [r7, #28]
 80094ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b0:	69b9      	ldr	r1, [r7, #24]
 80094b2:	69fa      	ldr	r2, [r7, #28]
 80094b4:	e841 2300 	strex	r3, r2, [r1]
 80094b8:	617b      	str	r3, [r7, #20]
   return(result);
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1e3      	bne.n	8009488 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2202      	movs	r2, #2
 80094c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80094c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094ca:	4619      	mov	r1, r3
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f7fa fdc1 	bl	8004054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80094d2:	e023      	b.n	800951c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80094d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d009      	beq.n	80094f4 <HAL_UART_IRQHandler+0x4f4>
 80094e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d003      	beq.n	80094f4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 f93c 	bl	800976a <UART_Transmit_IT>
    return;
 80094f2:	e014      	b.n	800951e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80094f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d00e      	beq.n	800951e <HAL_UART_IRQHandler+0x51e>
 8009500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009508:	2b00      	cmp	r3, #0
 800950a:	d008      	beq.n	800951e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f97b 	bl	8009808 <UART_EndTransmit_IT>
    return;
 8009512:	e004      	b.n	800951e <HAL_UART_IRQHandler+0x51e>
    return;
 8009514:	bf00      	nop
 8009516:	e002      	b.n	800951e <HAL_UART_IRQHandler+0x51e>
      return;
 8009518:	bf00      	nop
 800951a:	e000      	b.n	800951e <HAL_UART_IRQHandler+0x51e>
      return;
 800951c:	bf00      	nop
  }
}
 800951e:	37e8      	adds	r7, #232	@ 0xe8
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	bc80      	pop	{r7}
 8009534:	4770      	bx	lr

08009536 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009536:	b480      	push	{r7}
 8009538:	b083      	sub	sp, #12
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800953e:	bf00      	nop
 8009540:	370c      	adds	r7, #12
 8009542:	46bd      	mov	sp, r7
 8009544:	bc80      	pop	{r7}
 8009546:	4770      	bx	lr

08009548 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009550:	bf00      	nop
 8009552:	370c      	adds	r7, #12
 8009554:	46bd      	mov	sp, r7
 8009556:	bc80      	pop	{r7}
 8009558:	4770      	bx	lr

0800955a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b086      	sub	sp, #24
 800955e:	af00      	add	r7, sp, #0
 8009560:	60f8      	str	r0, [r7, #12]
 8009562:	60b9      	str	r1, [r7, #8]
 8009564:	603b      	str	r3, [r7, #0]
 8009566:	4613      	mov	r3, r2
 8009568:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800956a:	e03b      	b.n	80095e4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800956c:	6a3b      	ldr	r3, [r7, #32]
 800956e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009572:	d037      	beq.n	80095e4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009574:	f7fb f9ac 	bl	80048d0 <HAL_GetTick>
 8009578:	4602      	mov	r2, r0
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	1ad3      	subs	r3, r2, r3
 800957e:	6a3a      	ldr	r2, [r7, #32]
 8009580:	429a      	cmp	r2, r3
 8009582:	d302      	bcc.n	800958a <UART_WaitOnFlagUntilTimeout+0x30>
 8009584:	6a3b      	ldr	r3, [r7, #32]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d101      	bne.n	800958e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800958a:	2303      	movs	r3, #3
 800958c:	e03a      	b.n	8009604 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	68db      	ldr	r3, [r3, #12]
 8009594:	f003 0304 	and.w	r3, r3, #4
 8009598:	2b00      	cmp	r3, #0
 800959a:	d023      	beq.n	80095e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	2b80      	cmp	r3, #128	@ 0x80
 80095a0:	d020      	beq.n	80095e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	2b40      	cmp	r3, #64	@ 0x40
 80095a6:	d01d      	beq.n	80095e4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 0308 	and.w	r3, r3, #8
 80095b2:	2b08      	cmp	r3, #8
 80095b4:	d116      	bne.n	80095e4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80095b6:	2300      	movs	r3, #0
 80095b8:	617b      	str	r3, [r7, #20]
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	617b      	str	r3, [r7, #20]
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	617b      	str	r3, [r7, #20]
 80095ca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f000 f856 	bl	800967e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2208      	movs	r2, #8
 80095d6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2200      	movs	r2, #0
 80095dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80095e0:	2301      	movs	r3, #1
 80095e2:	e00f      	b.n	8009604 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	4013      	ands	r3, r2
 80095ee:	68ba      	ldr	r2, [r7, #8]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	bf0c      	ite	eq
 80095f4:	2301      	moveq	r3, #1
 80095f6:	2300      	movne	r3, #0
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	461a      	mov	r2, r3
 80095fc:	79fb      	ldrb	r3, [r7, #7]
 80095fe:	429a      	cmp	r2, r3
 8009600:	d0b4      	beq.n	800956c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3718      	adds	r7, #24
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800960c:	b480      	push	{r7}
 800960e:	b085      	sub	sp, #20
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	4613      	mov	r3, r2
 8009618:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	68ba      	ldr	r2, [r7, #8]
 800961e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	88fa      	ldrh	r2, [r7, #6]
 8009624:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	88fa      	ldrh	r2, [r7, #6]
 800962a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2200      	movs	r2, #0
 8009630:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2222      	movs	r2, #34	@ 0x22
 8009636:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d007      	beq.n	8009652 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	68da      	ldr	r2, [r3, #12]
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009650:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	695a      	ldr	r2, [r3, #20]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f042 0201 	orr.w	r2, r2, #1
 8009660:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	68da      	ldr	r2, [r3, #12]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f042 0220 	orr.w	r2, r2, #32
 8009670:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	bc80      	pop	{r7}
 800967c:	4770      	bx	lr

0800967e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800967e:	b480      	push	{r7}
 8009680:	b095      	sub	sp, #84	@ 0x54
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	330c      	adds	r3, #12
 800968c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009690:	e853 3f00 	ldrex	r3, [r3]
 8009694:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009698:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800969c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	330c      	adds	r3, #12
 80096a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80096a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80096a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80096ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096ae:	e841 2300 	strex	r3, r2, [r1]
 80096b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80096b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d1e5      	bne.n	8009686 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	3314      	adds	r3, #20
 80096c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c2:	6a3b      	ldr	r3, [r7, #32]
 80096c4:	e853 3f00 	ldrex	r3, [r3]
 80096c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80096ca:	69fb      	ldr	r3, [r7, #28]
 80096cc:	f023 0301 	bic.w	r3, r3, #1
 80096d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	3314      	adds	r3, #20
 80096d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096e2:	e841 2300 	strex	r3, r2, [r1]
 80096e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d1e5      	bne.n	80096ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d119      	bne.n	800972a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	330c      	adds	r3, #12
 80096fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	e853 3f00 	ldrex	r3, [r3]
 8009704:	60bb      	str	r3, [r7, #8]
   return(result);
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	f023 0310 	bic.w	r3, r3, #16
 800970c:	647b      	str	r3, [r7, #68]	@ 0x44
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	330c      	adds	r3, #12
 8009714:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009716:	61ba      	str	r2, [r7, #24]
 8009718:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971a:	6979      	ldr	r1, [r7, #20]
 800971c:	69ba      	ldr	r2, [r7, #24]
 800971e:	e841 2300 	strex	r3, r2, [r1]
 8009722:	613b      	str	r3, [r7, #16]
   return(result);
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d1e5      	bne.n	80096f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2220      	movs	r2, #32
 800972e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009738:	bf00      	nop
 800973a:	3754      	adds	r7, #84	@ 0x54
 800973c:	46bd      	mov	sp, r7
 800973e:	bc80      	pop	{r7}
 8009740:	4770      	bx	lr

08009742 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b084      	sub	sp, #16
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f7ff fef3 	bl	8009548 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009762:	bf00      	nop
 8009764:	3710      	adds	r7, #16
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800976a:	b480      	push	{r7}
 800976c:	b085      	sub	sp, #20
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009778:	b2db      	uxtb	r3, r3
 800977a:	2b21      	cmp	r3, #33	@ 0x21
 800977c:	d13e      	bne.n	80097fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009786:	d114      	bne.n	80097b2 <UART_Transmit_IT+0x48>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d110      	bne.n	80097b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6a1b      	ldr	r3, [r3, #32]
 8009794:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	881b      	ldrh	r3, [r3, #0]
 800979a:	461a      	mov	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6a1b      	ldr	r3, [r3, #32]
 80097aa:	1c9a      	adds	r2, r3, #2
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	621a      	str	r2, [r3, #32]
 80097b0:	e008      	b.n	80097c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6a1b      	ldr	r3, [r3, #32]
 80097b6:	1c59      	adds	r1, r3, #1
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	6211      	str	r1, [r2, #32]
 80097bc:	781a      	ldrb	r2, [r3, #0]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	3b01      	subs	r3, #1
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	4619      	mov	r1, r3
 80097d2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d10f      	bne.n	80097f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	68da      	ldr	r2, [r3, #12]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80097e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	68da      	ldr	r2, [r3, #12]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80097f8:	2300      	movs	r3, #0
 80097fa:	e000      	b.n	80097fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80097fc:	2302      	movs	r3, #2
  }
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3714      	adds	r7, #20
 8009802:	46bd      	mov	sp, r7
 8009804:	bc80      	pop	{r7}
 8009806:	4770      	bx	lr

08009808 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b082      	sub	sp, #8
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68da      	ldr	r2, [r3, #12]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800981e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2220      	movs	r2, #32
 8009824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f7ff fe7b 	bl	8009524 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800982e:	2300      	movs	r3, #0
}
 8009830:	4618      	mov	r0, r3
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b08c      	sub	sp, #48	@ 0x30
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009846:	b2db      	uxtb	r3, r3
 8009848:	2b22      	cmp	r3, #34	@ 0x22
 800984a:	f040 80ae 	bne.w	80099aa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	689b      	ldr	r3, [r3, #8]
 8009852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009856:	d117      	bne.n	8009888 <UART_Receive_IT+0x50>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d113      	bne.n	8009888 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009860:	2300      	movs	r3, #0
 8009862:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009868:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	b29b      	uxth	r3, r3
 8009872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009876:	b29a      	uxth	r2, r3
 8009878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009880:	1c9a      	adds	r2, r3, #2
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	629a      	str	r2, [r3, #40]	@ 0x28
 8009886:	e026      	b.n	80098d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800988e:	2300      	movs	r3, #0
 8009890:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800989a:	d007      	beq.n	80098ac <UART_Receive_IT+0x74>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	689b      	ldr	r3, [r3, #8]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10a      	bne.n	80098ba <UART_Receive_IT+0x82>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	691b      	ldr	r3, [r3, #16]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d106      	bne.n	80098ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	b2da      	uxtb	r2, r3
 80098b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b6:	701a      	strb	r2, [r3, #0]
 80098b8:	e008      	b.n	80098cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098c6:	b2da      	uxtb	r2, r3
 80098c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d0:	1c5a      	adds	r2, r3, #1
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80098da:	b29b      	uxth	r3, r3
 80098dc:	3b01      	subs	r3, #1
 80098de:	b29b      	uxth	r3, r3
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	4619      	mov	r1, r3
 80098e4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d15d      	bne.n	80099a6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	68da      	ldr	r2, [r3, #12]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f022 0220 	bic.w	r2, r2, #32
 80098f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	68da      	ldr	r2, [r3, #12]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009908:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	695a      	ldr	r2, [r3, #20]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f022 0201 	bic.w	r2, r2, #1
 8009918:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2220      	movs	r2, #32
 800991e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800992c:	2b01      	cmp	r3, #1
 800992e:	d135      	bne.n	800999c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	330c      	adds	r3, #12
 800993c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	e853 3f00 	ldrex	r3, [r3]
 8009944:	613b      	str	r3, [r7, #16]
   return(result);
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	f023 0310 	bic.w	r3, r3, #16
 800994c:	627b      	str	r3, [r7, #36]	@ 0x24
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	330c      	adds	r3, #12
 8009954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009956:	623a      	str	r2, [r7, #32]
 8009958:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800995a:	69f9      	ldr	r1, [r7, #28]
 800995c:	6a3a      	ldr	r2, [r7, #32]
 800995e:	e841 2300 	strex	r3, r2, [r1]
 8009962:	61bb      	str	r3, [r7, #24]
   return(result);
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1e5      	bne.n	8009936 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f003 0310 	and.w	r3, r3, #16
 8009974:	2b10      	cmp	r3, #16
 8009976:	d10a      	bne.n	800998e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009978:	2300      	movs	r3, #0
 800997a:	60fb      	str	r3, [r7, #12]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60fb      	str	r3, [r7, #12]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	60fb      	str	r3, [r7, #12]
 800998c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009992:	4619      	mov	r1, r3
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f7fa fb5d 	bl	8004054 <HAL_UARTEx_RxEventCallback>
 800999a:	e002      	b.n	80099a2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f7ff fdca 	bl	8009536 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	e002      	b.n	80099ac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80099a6:	2300      	movs	r3, #0
 80099a8:	e000      	b.n	80099ac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80099aa:	2302      	movs	r3, #2
  }
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3730      	adds	r7, #48	@ 0x30
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b084      	sub	sp, #16
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	691b      	ldr	r3, [r3, #16]
 80099c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	68da      	ldr	r2, [r3, #12]
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	430a      	orrs	r2, r1
 80099d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	689a      	ldr	r2, [r3, #8]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	691b      	ldr	r3, [r3, #16]
 80099da:	431a      	orrs	r2, r3
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	695b      	ldr	r3, [r3, #20]
 80099e0:	4313      	orrs	r3, r2
 80099e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80099ee:	f023 030c 	bic.w	r3, r3, #12
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	6812      	ldr	r2, [r2, #0]
 80099f6:	68b9      	ldr	r1, [r7, #8]
 80099f8:	430b      	orrs	r3, r1
 80099fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	695b      	ldr	r3, [r3, #20]
 8009a02:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	699a      	ldr	r2, [r3, #24]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	430a      	orrs	r2, r1
 8009a10:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a2c      	ldr	r2, [pc, #176]	@ (8009ac8 <UART_SetConfig+0x114>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d103      	bne.n	8009a24 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009a1c:	f7fd fed8 	bl	80077d0 <HAL_RCC_GetPCLK2Freq>
 8009a20:	60f8      	str	r0, [r7, #12]
 8009a22:	e002      	b.n	8009a2a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009a24:	f7fd fec0 	bl	80077a8 <HAL_RCC_GetPCLK1Freq>
 8009a28:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a2a:	68fa      	ldr	r2, [r7, #12]
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	4413      	add	r3, r2
 8009a32:	009a      	lsls	r2, r3, #2
 8009a34:	441a      	add	r2, r3
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a40:	4a22      	ldr	r2, [pc, #136]	@ (8009acc <UART_SetConfig+0x118>)
 8009a42:	fba2 2303 	umull	r2, r3, r2, r3
 8009a46:	095b      	lsrs	r3, r3, #5
 8009a48:	0119      	lsls	r1, r3, #4
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	4613      	mov	r3, r2
 8009a4e:	009b      	lsls	r3, r3, #2
 8009a50:	4413      	add	r3, r2
 8009a52:	009a      	lsls	r2, r3, #2
 8009a54:	441a      	add	r2, r3
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	685b      	ldr	r3, [r3, #4]
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009a60:	4b1a      	ldr	r3, [pc, #104]	@ (8009acc <UART_SetConfig+0x118>)
 8009a62:	fba3 0302 	umull	r0, r3, r3, r2
 8009a66:	095b      	lsrs	r3, r3, #5
 8009a68:	2064      	movs	r0, #100	@ 0x64
 8009a6a:	fb00 f303 	mul.w	r3, r0, r3
 8009a6e:	1ad3      	subs	r3, r2, r3
 8009a70:	011b      	lsls	r3, r3, #4
 8009a72:	3332      	adds	r3, #50	@ 0x32
 8009a74:	4a15      	ldr	r2, [pc, #84]	@ (8009acc <UART_SetConfig+0x118>)
 8009a76:	fba2 2303 	umull	r2, r3, r2, r3
 8009a7a:	095b      	lsrs	r3, r3, #5
 8009a7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009a80:	4419      	add	r1, r3
 8009a82:	68fa      	ldr	r2, [r7, #12]
 8009a84:	4613      	mov	r3, r2
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	4413      	add	r3, r2
 8009a8a:	009a      	lsls	r2, r3, #2
 8009a8c:	441a      	add	r2, r3
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	fbb2 f2f3 	udiv	r2, r2, r3
 8009a98:	4b0c      	ldr	r3, [pc, #48]	@ (8009acc <UART_SetConfig+0x118>)
 8009a9a:	fba3 0302 	umull	r0, r3, r3, r2
 8009a9e:	095b      	lsrs	r3, r3, #5
 8009aa0:	2064      	movs	r0, #100	@ 0x64
 8009aa2:	fb00 f303 	mul.w	r3, r0, r3
 8009aa6:	1ad3      	subs	r3, r2, r3
 8009aa8:	011b      	lsls	r3, r3, #4
 8009aaa:	3332      	adds	r3, #50	@ 0x32
 8009aac:	4a07      	ldr	r2, [pc, #28]	@ (8009acc <UART_SetConfig+0x118>)
 8009aae:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab2:	095b      	lsrs	r3, r3, #5
 8009ab4:	f003 020f 	and.w	r2, r3, #15
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	440a      	add	r2, r1
 8009abe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009ac0:	bf00      	nop
 8009ac2:	3710      	adds	r7, #16
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	40013800 	.word	0x40013800
 8009acc:	51eb851f 	.word	0x51eb851f

08009ad0 <srand>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	4b10      	ldr	r3, [pc, #64]	@ (8009b14 <srand+0x44>)
 8009ad4:	4604      	mov	r4, r0
 8009ad6:	681d      	ldr	r5, [r3, #0]
 8009ad8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009ada:	b9b3      	cbnz	r3, 8009b0a <srand+0x3a>
 8009adc:	2018      	movs	r0, #24
 8009ade:	f001 fd47 	bl	800b570 <malloc>
 8009ae2:	4602      	mov	r2, r0
 8009ae4:	6328      	str	r0, [r5, #48]	@ 0x30
 8009ae6:	b920      	cbnz	r0, 8009af2 <srand+0x22>
 8009ae8:	2146      	movs	r1, #70	@ 0x46
 8009aea:	4b0b      	ldr	r3, [pc, #44]	@ (8009b18 <srand+0x48>)
 8009aec:	480b      	ldr	r0, [pc, #44]	@ (8009b1c <srand+0x4c>)
 8009aee:	f000 fe7b 	bl	800a7e8 <__assert_func>
 8009af2:	490b      	ldr	r1, [pc, #44]	@ (8009b20 <srand+0x50>)
 8009af4:	4b0b      	ldr	r3, [pc, #44]	@ (8009b24 <srand+0x54>)
 8009af6:	e9c0 1300 	strd	r1, r3, [r0]
 8009afa:	4b0b      	ldr	r3, [pc, #44]	@ (8009b28 <srand+0x58>)
 8009afc:	2100      	movs	r1, #0
 8009afe:	6083      	str	r3, [r0, #8]
 8009b00:	230b      	movs	r3, #11
 8009b02:	8183      	strh	r3, [r0, #12]
 8009b04:	2001      	movs	r0, #1
 8009b06:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009b0e:	611c      	str	r4, [r3, #16]
 8009b10:	615a      	str	r2, [r3, #20]
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20000064 	.word	0x20000064
 8009b18:	0800ceda 	.word	0x0800ceda
 8009b1c:	0800cef1 	.word	0x0800cef1
 8009b20:	abcd330e 	.word	0xabcd330e
 8009b24:	e66d1234 	.word	0xe66d1234
 8009b28:	0005deec 	.word	0x0005deec

08009b2c <__cvt>:
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b32:	461d      	mov	r5, r3
 8009b34:	bfbb      	ittet	lt
 8009b36:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8009b3a:	461d      	movlt	r5, r3
 8009b3c:	2300      	movge	r3, #0
 8009b3e:	232d      	movlt	r3, #45	@ 0x2d
 8009b40:	b088      	sub	sp, #32
 8009b42:	4614      	mov	r4, r2
 8009b44:	bfb8      	it	lt
 8009b46:	4614      	movlt	r4, r2
 8009b48:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009b4a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009b4c:	7013      	strb	r3, [r2, #0]
 8009b4e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b50:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009b54:	f023 0820 	bic.w	r8, r3, #32
 8009b58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009b5c:	d005      	beq.n	8009b6a <__cvt+0x3e>
 8009b5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009b62:	d100      	bne.n	8009b66 <__cvt+0x3a>
 8009b64:	3601      	adds	r6, #1
 8009b66:	2302      	movs	r3, #2
 8009b68:	e000      	b.n	8009b6c <__cvt+0x40>
 8009b6a:	2303      	movs	r3, #3
 8009b6c:	aa07      	add	r2, sp, #28
 8009b6e:	9204      	str	r2, [sp, #16]
 8009b70:	aa06      	add	r2, sp, #24
 8009b72:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009b76:	e9cd 3600 	strd	r3, r6, [sp]
 8009b7a:	4622      	mov	r2, r4
 8009b7c:	462b      	mov	r3, r5
 8009b7e:	f000 fedb 	bl	800a938 <_dtoa_r>
 8009b82:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009b86:	4607      	mov	r7, r0
 8009b88:	d119      	bne.n	8009bbe <__cvt+0x92>
 8009b8a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b8c:	07db      	lsls	r3, r3, #31
 8009b8e:	d50e      	bpl.n	8009bae <__cvt+0x82>
 8009b90:	eb00 0906 	add.w	r9, r0, r6
 8009b94:	2200      	movs	r2, #0
 8009b96:	2300      	movs	r3, #0
 8009b98:	4620      	mov	r0, r4
 8009b9a:	4629      	mov	r1, r5
 8009b9c:	f7f6 ff04 	bl	80009a8 <__aeabi_dcmpeq>
 8009ba0:	b108      	cbz	r0, 8009ba6 <__cvt+0x7a>
 8009ba2:	f8cd 901c 	str.w	r9, [sp, #28]
 8009ba6:	2230      	movs	r2, #48	@ 0x30
 8009ba8:	9b07      	ldr	r3, [sp, #28]
 8009baa:	454b      	cmp	r3, r9
 8009bac:	d31e      	bcc.n	8009bec <__cvt+0xc0>
 8009bae:	4638      	mov	r0, r7
 8009bb0:	9b07      	ldr	r3, [sp, #28]
 8009bb2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009bb4:	1bdb      	subs	r3, r3, r7
 8009bb6:	6013      	str	r3, [r2, #0]
 8009bb8:	b008      	add	sp, #32
 8009bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bbe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009bc2:	eb00 0906 	add.w	r9, r0, r6
 8009bc6:	d1e5      	bne.n	8009b94 <__cvt+0x68>
 8009bc8:	7803      	ldrb	r3, [r0, #0]
 8009bca:	2b30      	cmp	r3, #48	@ 0x30
 8009bcc:	d10a      	bne.n	8009be4 <__cvt+0xb8>
 8009bce:	2200      	movs	r2, #0
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	4620      	mov	r0, r4
 8009bd4:	4629      	mov	r1, r5
 8009bd6:	f7f6 fee7 	bl	80009a8 <__aeabi_dcmpeq>
 8009bda:	b918      	cbnz	r0, 8009be4 <__cvt+0xb8>
 8009bdc:	f1c6 0601 	rsb	r6, r6, #1
 8009be0:	f8ca 6000 	str.w	r6, [sl]
 8009be4:	f8da 3000 	ldr.w	r3, [sl]
 8009be8:	4499      	add	r9, r3
 8009bea:	e7d3      	b.n	8009b94 <__cvt+0x68>
 8009bec:	1c59      	adds	r1, r3, #1
 8009bee:	9107      	str	r1, [sp, #28]
 8009bf0:	701a      	strb	r2, [r3, #0]
 8009bf2:	e7d9      	b.n	8009ba8 <__cvt+0x7c>

08009bf4 <__exponent>:
 8009bf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bf6:	2900      	cmp	r1, #0
 8009bf8:	bfb6      	itet	lt
 8009bfa:	232d      	movlt	r3, #45	@ 0x2d
 8009bfc:	232b      	movge	r3, #43	@ 0x2b
 8009bfe:	4249      	neglt	r1, r1
 8009c00:	2909      	cmp	r1, #9
 8009c02:	7002      	strb	r2, [r0, #0]
 8009c04:	7043      	strb	r3, [r0, #1]
 8009c06:	dd29      	ble.n	8009c5c <__exponent+0x68>
 8009c08:	f10d 0307 	add.w	r3, sp, #7
 8009c0c:	461d      	mov	r5, r3
 8009c0e:	270a      	movs	r7, #10
 8009c10:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c14:	461a      	mov	r2, r3
 8009c16:	fb07 1416 	mls	r4, r7, r6, r1
 8009c1a:	3430      	adds	r4, #48	@ 0x30
 8009c1c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c20:	460c      	mov	r4, r1
 8009c22:	2c63      	cmp	r4, #99	@ 0x63
 8009c24:	4631      	mov	r1, r6
 8009c26:	f103 33ff 	add.w	r3, r3, #4294967295
 8009c2a:	dcf1      	bgt.n	8009c10 <__exponent+0x1c>
 8009c2c:	3130      	adds	r1, #48	@ 0x30
 8009c2e:	1e94      	subs	r4, r2, #2
 8009c30:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c34:	4623      	mov	r3, r4
 8009c36:	1c41      	adds	r1, r0, #1
 8009c38:	42ab      	cmp	r3, r5
 8009c3a:	d30a      	bcc.n	8009c52 <__exponent+0x5e>
 8009c3c:	f10d 0309 	add.w	r3, sp, #9
 8009c40:	1a9b      	subs	r3, r3, r2
 8009c42:	42ac      	cmp	r4, r5
 8009c44:	bf88      	it	hi
 8009c46:	2300      	movhi	r3, #0
 8009c48:	3302      	adds	r3, #2
 8009c4a:	4403      	add	r3, r0
 8009c4c:	1a18      	subs	r0, r3, r0
 8009c4e:	b003      	add	sp, #12
 8009c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c52:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009c56:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009c5a:	e7ed      	b.n	8009c38 <__exponent+0x44>
 8009c5c:	2330      	movs	r3, #48	@ 0x30
 8009c5e:	3130      	adds	r1, #48	@ 0x30
 8009c60:	7083      	strb	r3, [r0, #2]
 8009c62:	70c1      	strb	r1, [r0, #3]
 8009c64:	1d03      	adds	r3, r0, #4
 8009c66:	e7f1      	b.n	8009c4c <__exponent+0x58>

08009c68 <_printf_float>:
 8009c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c6c:	b091      	sub	sp, #68	@ 0x44
 8009c6e:	460c      	mov	r4, r1
 8009c70:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009c74:	4616      	mov	r6, r2
 8009c76:	461f      	mov	r7, r3
 8009c78:	4605      	mov	r5, r0
 8009c7a:	f000 fd19 	bl	800a6b0 <_localeconv_r>
 8009c7e:	6803      	ldr	r3, [r0, #0]
 8009c80:	4618      	mov	r0, r3
 8009c82:	9308      	str	r3, [sp, #32]
 8009c84:	f7f6 fa64 	bl	8000150 <strlen>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8009c90:	9009      	str	r0, [sp, #36]	@ 0x24
 8009c92:	3307      	adds	r3, #7
 8009c94:	f023 0307 	bic.w	r3, r3, #7
 8009c98:	f103 0208 	add.w	r2, r3, #8
 8009c9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009ca0:	f8d4 b000 	ldr.w	fp, [r4]
 8009ca4:	f8c8 2000 	str.w	r2, [r8]
 8009ca8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009cb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009cb2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8009cba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009cbe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009cc2:	4b9c      	ldr	r3, [pc, #624]	@ (8009f34 <_printf_float+0x2cc>)
 8009cc4:	f7f6 fea2 	bl	8000a0c <__aeabi_dcmpun>
 8009cc8:	bb70      	cbnz	r0, 8009d28 <_printf_float+0xc0>
 8009cca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009cce:	f04f 32ff 	mov.w	r2, #4294967295
 8009cd2:	4b98      	ldr	r3, [pc, #608]	@ (8009f34 <_printf_float+0x2cc>)
 8009cd4:	f7f6 fe7c 	bl	80009d0 <__aeabi_dcmple>
 8009cd8:	bb30      	cbnz	r0, 8009d28 <_printf_float+0xc0>
 8009cda:	2200      	movs	r2, #0
 8009cdc:	2300      	movs	r3, #0
 8009cde:	4640      	mov	r0, r8
 8009ce0:	4649      	mov	r1, r9
 8009ce2:	f7f6 fe6b 	bl	80009bc <__aeabi_dcmplt>
 8009ce6:	b110      	cbz	r0, 8009cee <_printf_float+0x86>
 8009ce8:	232d      	movs	r3, #45	@ 0x2d
 8009cea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cee:	4a92      	ldr	r2, [pc, #584]	@ (8009f38 <_printf_float+0x2d0>)
 8009cf0:	4b92      	ldr	r3, [pc, #584]	@ (8009f3c <_printf_float+0x2d4>)
 8009cf2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009cf6:	bf8c      	ite	hi
 8009cf8:	4690      	movhi	r8, r2
 8009cfa:	4698      	movls	r8, r3
 8009cfc:	2303      	movs	r3, #3
 8009cfe:	f04f 0900 	mov.w	r9, #0
 8009d02:	6123      	str	r3, [r4, #16]
 8009d04:	f02b 0304 	bic.w	r3, fp, #4
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	4633      	mov	r3, r6
 8009d0c:	4621      	mov	r1, r4
 8009d0e:	4628      	mov	r0, r5
 8009d10:	9700      	str	r7, [sp, #0]
 8009d12:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009d14:	f000 f9d4 	bl	800a0c0 <_printf_common>
 8009d18:	3001      	adds	r0, #1
 8009d1a:	f040 8090 	bne.w	8009e3e <_printf_float+0x1d6>
 8009d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d22:	b011      	add	sp, #68	@ 0x44
 8009d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d28:	4642      	mov	r2, r8
 8009d2a:	464b      	mov	r3, r9
 8009d2c:	4640      	mov	r0, r8
 8009d2e:	4649      	mov	r1, r9
 8009d30:	f7f6 fe6c 	bl	8000a0c <__aeabi_dcmpun>
 8009d34:	b148      	cbz	r0, 8009d4a <_printf_float+0xe2>
 8009d36:	464b      	mov	r3, r9
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	bfb8      	it	lt
 8009d3c:	232d      	movlt	r3, #45	@ 0x2d
 8009d3e:	4a80      	ldr	r2, [pc, #512]	@ (8009f40 <_printf_float+0x2d8>)
 8009d40:	bfb8      	it	lt
 8009d42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009d46:	4b7f      	ldr	r3, [pc, #508]	@ (8009f44 <_printf_float+0x2dc>)
 8009d48:	e7d3      	b.n	8009cf2 <_printf_float+0x8a>
 8009d4a:	6863      	ldr	r3, [r4, #4]
 8009d4c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009d50:	1c5a      	adds	r2, r3, #1
 8009d52:	d13f      	bne.n	8009dd4 <_printf_float+0x16c>
 8009d54:	2306      	movs	r3, #6
 8009d56:	6063      	str	r3, [r4, #4]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009d5e:	6023      	str	r3, [r4, #0]
 8009d60:	9206      	str	r2, [sp, #24]
 8009d62:	aa0e      	add	r2, sp, #56	@ 0x38
 8009d64:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009d68:	aa0d      	add	r2, sp, #52	@ 0x34
 8009d6a:	9203      	str	r2, [sp, #12]
 8009d6c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009d70:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009d74:	6863      	ldr	r3, [r4, #4]
 8009d76:	4642      	mov	r2, r8
 8009d78:	9300      	str	r3, [sp, #0]
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	464b      	mov	r3, r9
 8009d7e:	910a      	str	r1, [sp, #40]	@ 0x28
 8009d80:	f7ff fed4 	bl	8009b2c <__cvt>
 8009d84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009d86:	4680      	mov	r8, r0
 8009d88:	2947      	cmp	r1, #71	@ 0x47
 8009d8a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009d8c:	d128      	bne.n	8009de0 <_printf_float+0x178>
 8009d8e:	1cc8      	adds	r0, r1, #3
 8009d90:	db02      	blt.n	8009d98 <_printf_float+0x130>
 8009d92:	6863      	ldr	r3, [r4, #4]
 8009d94:	4299      	cmp	r1, r3
 8009d96:	dd40      	ble.n	8009e1a <_printf_float+0x1b2>
 8009d98:	f1aa 0a02 	sub.w	sl, sl, #2
 8009d9c:	fa5f fa8a 	uxtb.w	sl, sl
 8009da0:	4652      	mov	r2, sl
 8009da2:	3901      	subs	r1, #1
 8009da4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009da8:	910d      	str	r1, [sp, #52]	@ 0x34
 8009daa:	f7ff ff23 	bl	8009bf4 <__exponent>
 8009dae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009db0:	4681      	mov	r9, r0
 8009db2:	1813      	adds	r3, r2, r0
 8009db4:	2a01      	cmp	r2, #1
 8009db6:	6123      	str	r3, [r4, #16]
 8009db8:	dc02      	bgt.n	8009dc0 <_printf_float+0x158>
 8009dba:	6822      	ldr	r2, [r4, #0]
 8009dbc:	07d2      	lsls	r2, r2, #31
 8009dbe:	d501      	bpl.n	8009dc4 <_printf_float+0x15c>
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	6123      	str	r3, [r4, #16]
 8009dc4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d09e      	beq.n	8009d0a <_printf_float+0xa2>
 8009dcc:	232d      	movs	r3, #45	@ 0x2d
 8009dce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dd2:	e79a      	b.n	8009d0a <_printf_float+0xa2>
 8009dd4:	2947      	cmp	r1, #71	@ 0x47
 8009dd6:	d1bf      	bne.n	8009d58 <_printf_float+0xf0>
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1bd      	bne.n	8009d58 <_printf_float+0xf0>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e7ba      	b.n	8009d56 <_printf_float+0xee>
 8009de0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009de4:	d9dc      	bls.n	8009da0 <_printf_float+0x138>
 8009de6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009dea:	d118      	bne.n	8009e1e <_printf_float+0x1b6>
 8009dec:	2900      	cmp	r1, #0
 8009dee:	6863      	ldr	r3, [r4, #4]
 8009df0:	dd0b      	ble.n	8009e0a <_printf_float+0x1a2>
 8009df2:	6121      	str	r1, [r4, #16]
 8009df4:	b913      	cbnz	r3, 8009dfc <_printf_float+0x194>
 8009df6:	6822      	ldr	r2, [r4, #0]
 8009df8:	07d0      	lsls	r0, r2, #31
 8009dfa:	d502      	bpl.n	8009e02 <_printf_float+0x19a>
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	440b      	add	r3, r1
 8009e00:	6123      	str	r3, [r4, #16]
 8009e02:	f04f 0900 	mov.w	r9, #0
 8009e06:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009e08:	e7dc      	b.n	8009dc4 <_printf_float+0x15c>
 8009e0a:	b913      	cbnz	r3, 8009e12 <_printf_float+0x1aa>
 8009e0c:	6822      	ldr	r2, [r4, #0]
 8009e0e:	07d2      	lsls	r2, r2, #31
 8009e10:	d501      	bpl.n	8009e16 <_printf_float+0x1ae>
 8009e12:	3302      	adds	r3, #2
 8009e14:	e7f4      	b.n	8009e00 <_printf_float+0x198>
 8009e16:	2301      	movs	r3, #1
 8009e18:	e7f2      	b.n	8009e00 <_printf_float+0x198>
 8009e1a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009e1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e20:	4299      	cmp	r1, r3
 8009e22:	db05      	blt.n	8009e30 <_printf_float+0x1c8>
 8009e24:	6823      	ldr	r3, [r4, #0]
 8009e26:	6121      	str	r1, [r4, #16]
 8009e28:	07d8      	lsls	r0, r3, #31
 8009e2a:	d5ea      	bpl.n	8009e02 <_printf_float+0x19a>
 8009e2c:	1c4b      	adds	r3, r1, #1
 8009e2e:	e7e7      	b.n	8009e00 <_printf_float+0x198>
 8009e30:	2900      	cmp	r1, #0
 8009e32:	bfcc      	ite	gt
 8009e34:	2201      	movgt	r2, #1
 8009e36:	f1c1 0202 	rsble	r2, r1, #2
 8009e3a:	4413      	add	r3, r2
 8009e3c:	e7e0      	b.n	8009e00 <_printf_float+0x198>
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	055a      	lsls	r2, r3, #21
 8009e42:	d407      	bmi.n	8009e54 <_printf_float+0x1ec>
 8009e44:	6923      	ldr	r3, [r4, #16]
 8009e46:	4642      	mov	r2, r8
 8009e48:	4631      	mov	r1, r6
 8009e4a:	4628      	mov	r0, r5
 8009e4c:	47b8      	blx	r7
 8009e4e:	3001      	adds	r0, #1
 8009e50:	d12b      	bne.n	8009eaa <_printf_float+0x242>
 8009e52:	e764      	b.n	8009d1e <_printf_float+0xb6>
 8009e54:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e58:	f240 80dc 	bls.w	800a014 <_printf_float+0x3ac>
 8009e5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e60:	2200      	movs	r2, #0
 8009e62:	2300      	movs	r3, #0
 8009e64:	f7f6 fda0 	bl	80009a8 <__aeabi_dcmpeq>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d033      	beq.n	8009ed4 <_printf_float+0x26c>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	4631      	mov	r1, r6
 8009e70:	4628      	mov	r0, r5
 8009e72:	4a35      	ldr	r2, [pc, #212]	@ (8009f48 <_printf_float+0x2e0>)
 8009e74:	47b8      	blx	r7
 8009e76:	3001      	adds	r0, #1
 8009e78:	f43f af51 	beq.w	8009d1e <_printf_float+0xb6>
 8009e7c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009e80:	4543      	cmp	r3, r8
 8009e82:	db02      	blt.n	8009e8a <_printf_float+0x222>
 8009e84:	6823      	ldr	r3, [r4, #0]
 8009e86:	07d8      	lsls	r0, r3, #31
 8009e88:	d50f      	bpl.n	8009eaa <_printf_float+0x242>
 8009e8a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e8e:	4631      	mov	r1, r6
 8009e90:	4628      	mov	r0, r5
 8009e92:	47b8      	blx	r7
 8009e94:	3001      	adds	r0, #1
 8009e96:	f43f af42 	beq.w	8009d1e <_printf_float+0xb6>
 8009e9a:	f04f 0900 	mov.w	r9, #0
 8009e9e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ea2:	f104 0a1a 	add.w	sl, r4, #26
 8009ea6:	45c8      	cmp	r8, r9
 8009ea8:	dc09      	bgt.n	8009ebe <_printf_float+0x256>
 8009eaa:	6823      	ldr	r3, [r4, #0]
 8009eac:	079b      	lsls	r3, r3, #30
 8009eae:	f100 8102 	bmi.w	800a0b6 <_printf_float+0x44e>
 8009eb2:	68e0      	ldr	r0, [r4, #12]
 8009eb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eb6:	4298      	cmp	r0, r3
 8009eb8:	bfb8      	it	lt
 8009eba:	4618      	movlt	r0, r3
 8009ebc:	e731      	b.n	8009d22 <_printf_float+0xba>
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	4652      	mov	r2, sl
 8009ec2:	4631      	mov	r1, r6
 8009ec4:	4628      	mov	r0, r5
 8009ec6:	47b8      	blx	r7
 8009ec8:	3001      	adds	r0, #1
 8009eca:	f43f af28 	beq.w	8009d1e <_printf_float+0xb6>
 8009ece:	f109 0901 	add.w	r9, r9, #1
 8009ed2:	e7e8      	b.n	8009ea6 <_printf_float+0x23e>
 8009ed4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	dc38      	bgt.n	8009f4c <_printf_float+0x2e4>
 8009eda:	2301      	movs	r3, #1
 8009edc:	4631      	mov	r1, r6
 8009ede:	4628      	mov	r0, r5
 8009ee0:	4a19      	ldr	r2, [pc, #100]	@ (8009f48 <_printf_float+0x2e0>)
 8009ee2:	47b8      	blx	r7
 8009ee4:	3001      	adds	r0, #1
 8009ee6:	f43f af1a 	beq.w	8009d1e <_printf_float+0xb6>
 8009eea:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009eee:	ea59 0303 	orrs.w	r3, r9, r3
 8009ef2:	d102      	bne.n	8009efa <_printf_float+0x292>
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	07d9      	lsls	r1, r3, #31
 8009ef8:	d5d7      	bpl.n	8009eaa <_printf_float+0x242>
 8009efa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009efe:	4631      	mov	r1, r6
 8009f00:	4628      	mov	r0, r5
 8009f02:	47b8      	blx	r7
 8009f04:	3001      	adds	r0, #1
 8009f06:	f43f af0a 	beq.w	8009d1e <_printf_float+0xb6>
 8009f0a:	f04f 0a00 	mov.w	sl, #0
 8009f0e:	f104 0b1a 	add.w	fp, r4, #26
 8009f12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f14:	425b      	negs	r3, r3
 8009f16:	4553      	cmp	r3, sl
 8009f18:	dc01      	bgt.n	8009f1e <_printf_float+0x2b6>
 8009f1a:	464b      	mov	r3, r9
 8009f1c:	e793      	b.n	8009e46 <_printf_float+0x1de>
 8009f1e:	2301      	movs	r3, #1
 8009f20:	465a      	mov	r2, fp
 8009f22:	4631      	mov	r1, r6
 8009f24:	4628      	mov	r0, r5
 8009f26:	47b8      	blx	r7
 8009f28:	3001      	adds	r0, #1
 8009f2a:	f43f aef8 	beq.w	8009d1e <_printf_float+0xb6>
 8009f2e:	f10a 0a01 	add.w	sl, sl, #1
 8009f32:	e7ee      	b.n	8009f12 <_printf_float+0x2aa>
 8009f34:	7fefffff 	.word	0x7fefffff
 8009f38:	0800cf4d 	.word	0x0800cf4d
 8009f3c:	0800cf49 	.word	0x0800cf49
 8009f40:	0800cf55 	.word	0x0800cf55
 8009f44:	0800cf51 	.word	0x0800cf51
 8009f48:	0800cf59 	.word	0x0800cf59
 8009f4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f4e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009f52:	4553      	cmp	r3, sl
 8009f54:	bfa8      	it	ge
 8009f56:	4653      	movge	r3, sl
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	4699      	mov	r9, r3
 8009f5c:	dc36      	bgt.n	8009fcc <_printf_float+0x364>
 8009f5e:	f04f 0b00 	mov.w	fp, #0
 8009f62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f66:	f104 021a 	add.w	r2, r4, #26
 8009f6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f6e:	eba3 0309 	sub.w	r3, r3, r9
 8009f72:	455b      	cmp	r3, fp
 8009f74:	dc31      	bgt.n	8009fda <_printf_float+0x372>
 8009f76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f78:	459a      	cmp	sl, r3
 8009f7a:	dc3a      	bgt.n	8009ff2 <_printf_float+0x38a>
 8009f7c:	6823      	ldr	r3, [r4, #0]
 8009f7e:	07da      	lsls	r2, r3, #31
 8009f80:	d437      	bmi.n	8009ff2 <_printf_float+0x38a>
 8009f82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f84:	ebaa 0903 	sub.w	r9, sl, r3
 8009f88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f8a:	ebaa 0303 	sub.w	r3, sl, r3
 8009f8e:	4599      	cmp	r9, r3
 8009f90:	bfa8      	it	ge
 8009f92:	4699      	movge	r9, r3
 8009f94:	f1b9 0f00 	cmp.w	r9, #0
 8009f98:	dc33      	bgt.n	800a002 <_printf_float+0x39a>
 8009f9a:	f04f 0800 	mov.w	r8, #0
 8009f9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fa2:	f104 0b1a 	add.w	fp, r4, #26
 8009fa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fa8:	ebaa 0303 	sub.w	r3, sl, r3
 8009fac:	eba3 0309 	sub.w	r3, r3, r9
 8009fb0:	4543      	cmp	r3, r8
 8009fb2:	f77f af7a 	ble.w	8009eaa <_printf_float+0x242>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	465a      	mov	r2, fp
 8009fba:	4631      	mov	r1, r6
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	47b8      	blx	r7
 8009fc0:	3001      	adds	r0, #1
 8009fc2:	f43f aeac 	beq.w	8009d1e <_printf_float+0xb6>
 8009fc6:	f108 0801 	add.w	r8, r8, #1
 8009fca:	e7ec      	b.n	8009fa6 <_printf_float+0x33e>
 8009fcc:	4642      	mov	r2, r8
 8009fce:	4631      	mov	r1, r6
 8009fd0:	4628      	mov	r0, r5
 8009fd2:	47b8      	blx	r7
 8009fd4:	3001      	adds	r0, #1
 8009fd6:	d1c2      	bne.n	8009f5e <_printf_float+0x2f6>
 8009fd8:	e6a1      	b.n	8009d1e <_printf_float+0xb6>
 8009fda:	2301      	movs	r3, #1
 8009fdc:	4631      	mov	r1, r6
 8009fde:	4628      	mov	r0, r5
 8009fe0:	920a      	str	r2, [sp, #40]	@ 0x28
 8009fe2:	47b8      	blx	r7
 8009fe4:	3001      	adds	r0, #1
 8009fe6:	f43f ae9a 	beq.w	8009d1e <_printf_float+0xb6>
 8009fea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009fec:	f10b 0b01 	add.w	fp, fp, #1
 8009ff0:	e7bb      	b.n	8009f6a <_printf_float+0x302>
 8009ff2:	4631      	mov	r1, r6
 8009ff4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	47b8      	blx	r7
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	d1c0      	bne.n	8009f82 <_printf_float+0x31a>
 800a000:	e68d      	b.n	8009d1e <_printf_float+0xb6>
 800a002:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a004:	464b      	mov	r3, r9
 800a006:	4631      	mov	r1, r6
 800a008:	4628      	mov	r0, r5
 800a00a:	4442      	add	r2, r8
 800a00c:	47b8      	blx	r7
 800a00e:	3001      	adds	r0, #1
 800a010:	d1c3      	bne.n	8009f9a <_printf_float+0x332>
 800a012:	e684      	b.n	8009d1e <_printf_float+0xb6>
 800a014:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a018:	f1ba 0f01 	cmp.w	sl, #1
 800a01c:	dc01      	bgt.n	800a022 <_printf_float+0x3ba>
 800a01e:	07db      	lsls	r3, r3, #31
 800a020:	d536      	bpl.n	800a090 <_printf_float+0x428>
 800a022:	2301      	movs	r3, #1
 800a024:	4642      	mov	r2, r8
 800a026:	4631      	mov	r1, r6
 800a028:	4628      	mov	r0, r5
 800a02a:	47b8      	blx	r7
 800a02c:	3001      	adds	r0, #1
 800a02e:	f43f ae76 	beq.w	8009d1e <_printf_float+0xb6>
 800a032:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a036:	4631      	mov	r1, r6
 800a038:	4628      	mov	r0, r5
 800a03a:	47b8      	blx	r7
 800a03c:	3001      	adds	r0, #1
 800a03e:	f43f ae6e 	beq.w	8009d1e <_printf_float+0xb6>
 800a042:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a046:	2200      	movs	r2, #0
 800a048:	2300      	movs	r3, #0
 800a04a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a04e:	f7f6 fcab 	bl	80009a8 <__aeabi_dcmpeq>
 800a052:	b9c0      	cbnz	r0, 800a086 <_printf_float+0x41e>
 800a054:	4653      	mov	r3, sl
 800a056:	f108 0201 	add.w	r2, r8, #1
 800a05a:	4631      	mov	r1, r6
 800a05c:	4628      	mov	r0, r5
 800a05e:	47b8      	blx	r7
 800a060:	3001      	adds	r0, #1
 800a062:	d10c      	bne.n	800a07e <_printf_float+0x416>
 800a064:	e65b      	b.n	8009d1e <_printf_float+0xb6>
 800a066:	2301      	movs	r3, #1
 800a068:	465a      	mov	r2, fp
 800a06a:	4631      	mov	r1, r6
 800a06c:	4628      	mov	r0, r5
 800a06e:	47b8      	blx	r7
 800a070:	3001      	adds	r0, #1
 800a072:	f43f ae54 	beq.w	8009d1e <_printf_float+0xb6>
 800a076:	f108 0801 	add.w	r8, r8, #1
 800a07a:	45d0      	cmp	r8, sl
 800a07c:	dbf3      	blt.n	800a066 <_printf_float+0x3fe>
 800a07e:	464b      	mov	r3, r9
 800a080:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a084:	e6e0      	b.n	8009e48 <_printf_float+0x1e0>
 800a086:	f04f 0800 	mov.w	r8, #0
 800a08a:	f104 0b1a 	add.w	fp, r4, #26
 800a08e:	e7f4      	b.n	800a07a <_printf_float+0x412>
 800a090:	2301      	movs	r3, #1
 800a092:	4642      	mov	r2, r8
 800a094:	e7e1      	b.n	800a05a <_printf_float+0x3f2>
 800a096:	2301      	movs	r3, #1
 800a098:	464a      	mov	r2, r9
 800a09a:	4631      	mov	r1, r6
 800a09c:	4628      	mov	r0, r5
 800a09e:	47b8      	blx	r7
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	f43f ae3c 	beq.w	8009d1e <_printf_float+0xb6>
 800a0a6:	f108 0801 	add.w	r8, r8, #1
 800a0aa:	68e3      	ldr	r3, [r4, #12]
 800a0ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a0ae:	1a5b      	subs	r3, r3, r1
 800a0b0:	4543      	cmp	r3, r8
 800a0b2:	dcf0      	bgt.n	800a096 <_printf_float+0x42e>
 800a0b4:	e6fd      	b.n	8009eb2 <_printf_float+0x24a>
 800a0b6:	f04f 0800 	mov.w	r8, #0
 800a0ba:	f104 0919 	add.w	r9, r4, #25
 800a0be:	e7f4      	b.n	800a0aa <_printf_float+0x442>

0800a0c0 <_printf_common>:
 800a0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0c4:	4616      	mov	r6, r2
 800a0c6:	4698      	mov	r8, r3
 800a0c8:	688a      	ldr	r2, [r1, #8]
 800a0ca:	690b      	ldr	r3, [r1, #16]
 800a0cc:	4607      	mov	r7, r0
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	bfb8      	it	lt
 800a0d2:	4613      	movlt	r3, r2
 800a0d4:	6033      	str	r3, [r6, #0]
 800a0d6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a0da:	460c      	mov	r4, r1
 800a0dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a0e0:	b10a      	cbz	r2, 800a0e6 <_printf_common+0x26>
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	6033      	str	r3, [r6, #0]
 800a0e6:	6823      	ldr	r3, [r4, #0]
 800a0e8:	0699      	lsls	r1, r3, #26
 800a0ea:	bf42      	ittt	mi
 800a0ec:	6833      	ldrmi	r3, [r6, #0]
 800a0ee:	3302      	addmi	r3, #2
 800a0f0:	6033      	strmi	r3, [r6, #0]
 800a0f2:	6825      	ldr	r5, [r4, #0]
 800a0f4:	f015 0506 	ands.w	r5, r5, #6
 800a0f8:	d106      	bne.n	800a108 <_printf_common+0x48>
 800a0fa:	f104 0a19 	add.w	sl, r4, #25
 800a0fe:	68e3      	ldr	r3, [r4, #12]
 800a100:	6832      	ldr	r2, [r6, #0]
 800a102:	1a9b      	subs	r3, r3, r2
 800a104:	42ab      	cmp	r3, r5
 800a106:	dc2b      	bgt.n	800a160 <_printf_common+0xa0>
 800a108:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a10c:	6822      	ldr	r2, [r4, #0]
 800a10e:	3b00      	subs	r3, #0
 800a110:	bf18      	it	ne
 800a112:	2301      	movne	r3, #1
 800a114:	0692      	lsls	r2, r2, #26
 800a116:	d430      	bmi.n	800a17a <_printf_common+0xba>
 800a118:	4641      	mov	r1, r8
 800a11a:	4638      	mov	r0, r7
 800a11c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a120:	47c8      	blx	r9
 800a122:	3001      	adds	r0, #1
 800a124:	d023      	beq.n	800a16e <_printf_common+0xae>
 800a126:	6823      	ldr	r3, [r4, #0]
 800a128:	6922      	ldr	r2, [r4, #16]
 800a12a:	f003 0306 	and.w	r3, r3, #6
 800a12e:	2b04      	cmp	r3, #4
 800a130:	bf14      	ite	ne
 800a132:	2500      	movne	r5, #0
 800a134:	6833      	ldreq	r3, [r6, #0]
 800a136:	f04f 0600 	mov.w	r6, #0
 800a13a:	bf08      	it	eq
 800a13c:	68e5      	ldreq	r5, [r4, #12]
 800a13e:	f104 041a 	add.w	r4, r4, #26
 800a142:	bf08      	it	eq
 800a144:	1aed      	subeq	r5, r5, r3
 800a146:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a14a:	bf08      	it	eq
 800a14c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a150:	4293      	cmp	r3, r2
 800a152:	bfc4      	itt	gt
 800a154:	1a9b      	subgt	r3, r3, r2
 800a156:	18ed      	addgt	r5, r5, r3
 800a158:	42b5      	cmp	r5, r6
 800a15a:	d11a      	bne.n	800a192 <_printf_common+0xd2>
 800a15c:	2000      	movs	r0, #0
 800a15e:	e008      	b.n	800a172 <_printf_common+0xb2>
 800a160:	2301      	movs	r3, #1
 800a162:	4652      	mov	r2, sl
 800a164:	4641      	mov	r1, r8
 800a166:	4638      	mov	r0, r7
 800a168:	47c8      	blx	r9
 800a16a:	3001      	adds	r0, #1
 800a16c:	d103      	bne.n	800a176 <_printf_common+0xb6>
 800a16e:	f04f 30ff 	mov.w	r0, #4294967295
 800a172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a176:	3501      	adds	r5, #1
 800a178:	e7c1      	b.n	800a0fe <_printf_common+0x3e>
 800a17a:	2030      	movs	r0, #48	@ 0x30
 800a17c:	18e1      	adds	r1, r4, r3
 800a17e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a182:	1c5a      	adds	r2, r3, #1
 800a184:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a188:	4422      	add	r2, r4
 800a18a:	3302      	adds	r3, #2
 800a18c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a190:	e7c2      	b.n	800a118 <_printf_common+0x58>
 800a192:	2301      	movs	r3, #1
 800a194:	4622      	mov	r2, r4
 800a196:	4641      	mov	r1, r8
 800a198:	4638      	mov	r0, r7
 800a19a:	47c8      	blx	r9
 800a19c:	3001      	adds	r0, #1
 800a19e:	d0e6      	beq.n	800a16e <_printf_common+0xae>
 800a1a0:	3601      	adds	r6, #1
 800a1a2:	e7d9      	b.n	800a158 <_printf_common+0x98>

0800a1a4 <_printf_i>:
 800a1a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1a8:	7e0f      	ldrb	r7, [r1, #24]
 800a1aa:	4691      	mov	r9, r2
 800a1ac:	2f78      	cmp	r7, #120	@ 0x78
 800a1ae:	4680      	mov	r8, r0
 800a1b0:	460c      	mov	r4, r1
 800a1b2:	469a      	mov	sl, r3
 800a1b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1ba:	d807      	bhi.n	800a1cc <_printf_i+0x28>
 800a1bc:	2f62      	cmp	r7, #98	@ 0x62
 800a1be:	d80a      	bhi.n	800a1d6 <_printf_i+0x32>
 800a1c0:	2f00      	cmp	r7, #0
 800a1c2:	f000 80d1 	beq.w	800a368 <_printf_i+0x1c4>
 800a1c6:	2f58      	cmp	r7, #88	@ 0x58
 800a1c8:	f000 80b8 	beq.w	800a33c <_printf_i+0x198>
 800a1cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a1d4:	e03a      	b.n	800a24c <_printf_i+0xa8>
 800a1d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a1da:	2b15      	cmp	r3, #21
 800a1dc:	d8f6      	bhi.n	800a1cc <_printf_i+0x28>
 800a1de:	a101      	add	r1, pc, #4	@ (adr r1, 800a1e4 <_printf_i+0x40>)
 800a1e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1e4:	0800a23d 	.word	0x0800a23d
 800a1e8:	0800a251 	.word	0x0800a251
 800a1ec:	0800a1cd 	.word	0x0800a1cd
 800a1f0:	0800a1cd 	.word	0x0800a1cd
 800a1f4:	0800a1cd 	.word	0x0800a1cd
 800a1f8:	0800a1cd 	.word	0x0800a1cd
 800a1fc:	0800a251 	.word	0x0800a251
 800a200:	0800a1cd 	.word	0x0800a1cd
 800a204:	0800a1cd 	.word	0x0800a1cd
 800a208:	0800a1cd 	.word	0x0800a1cd
 800a20c:	0800a1cd 	.word	0x0800a1cd
 800a210:	0800a34f 	.word	0x0800a34f
 800a214:	0800a27b 	.word	0x0800a27b
 800a218:	0800a309 	.word	0x0800a309
 800a21c:	0800a1cd 	.word	0x0800a1cd
 800a220:	0800a1cd 	.word	0x0800a1cd
 800a224:	0800a371 	.word	0x0800a371
 800a228:	0800a1cd 	.word	0x0800a1cd
 800a22c:	0800a27b 	.word	0x0800a27b
 800a230:	0800a1cd 	.word	0x0800a1cd
 800a234:	0800a1cd 	.word	0x0800a1cd
 800a238:	0800a311 	.word	0x0800a311
 800a23c:	6833      	ldr	r3, [r6, #0]
 800a23e:	1d1a      	adds	r2, r3, #4
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	6032      	str	r2, [r6, #0]
 800a244:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a248:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a24c:	2301      	movs	r3, #1
 800a24e:	e09c      	b.n	800a38a <_printf_i+0x1e6>
 800a250:	6833      	ldr	r3, [r6, #0]
 800a252:	6820      	ldr	r0, [r4, #0]
 800a254:	1d19      	adds	r1, r3, #4
 800a256:	6031      	str	r1, [r6, #0]
 800a258:	0606      	lsls	r6, r0, #24
 800a25a:	d501      	bpl.n	800a260 <_printf_i+0xbc>
 800a25c:	681d      	ldr	r5, [r3, #0]
 800a25e:	e003      	b.n	800a268 <_printf_i+0xc4>
 800a260:	0645      	lsls	r5, r0, #25
 800a262:	d5fb      	bpl.n	800a25c <_printf_i+0xb8>
 800a264:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a268:	2d00      	cmp	r5, #0
 800a26a:	da03      	bge.n	800a274 <_printf_i+0xd0>
 800a26c:	232d      	movs	r3, #45	@ 0x2d
 800a26e:	426d      	negs	r5, r5
 800a270:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a274:	230a      	movs	r3, #10
 800a276:	4858      	ldr	r0, [pc, #352]	@ (800a3d8 <_printf_i+0x234>)
 800a278:	e011      	b.n	800a29e <_printf_i+0xfa>
 800a27a:	6821      	ldr	r1, [r4, #0]
 800a27c:	6833      	ldr	r3, [r6, #0]
 800a27e:	0608      	lsls	r0, r1, #24
 800a280:	f853 5b04 	ldr.w	r5, [r3], #4
 800a284:	d402      	bmi.n	800a28c <_printf_i+0xe8>
 800a286:	0649      	lsls	r1, r1, #25
 800a288:	bf48      	it	mi
 800a28a:	b2ad      	uxthmi	r5, r5
 800a28c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a28e:	6033      	str	r3, [r6, #0]
 800a290:	bf14      	ite	ne
 800a292:	230a      	movne	r3, #10
 800a294:	2308      	moveq	r3, #8
 800a296:	4850      	ldr	r0, [pc, #320]	@ (800a3d8 <_printf_i+0x234>)
 800a298:	2100      	movs	r1, #0
 800a29a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a29e:	6866      	ldr	r6, [r4, #4]
 800a2a0:	2e00      	cmp	r6, #0
 800a2a2:	60a6      	str	r6, [r4, #8]
 800a2a4:	db05      	blt.n	800a2b2 <_printf_i+0x10e>
 800a2a6:	6821      	ldr	r1, [r4, #0]
 800a2a8:	432e      	orrs	r6, r5
 800a2aa:	f021 0104 	bic.w	r1, r1, #4
 800a2ae:	6021      	str	r1, [r4, #0]
 800a2b0:	d04b      	beq.n	800a34a <_printf_i+0x1a6>
 800a2b2:	4616      	mov	r6, r2
 800a2b4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2b8:	fb03 5711 	mls	r7, r3, r1, r5
 800a2bc:	5dc7      	ldrb	r7, [r0, r7]
 800a2be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2c2:	462f      	mov	r7, r5
 800a2c4:	42bb      	cmp	r3, r7
 800a2c6:	460d      	mov	r5, r1
 800a2c8:	d9f4      	bls.n	800a2b4 <_printf_i+0x110>
 800a2ca:	2b08      	cmp	r3, #8
 800a2cc:	d10b      	bne.n	800a2e6 <_printf_i+0x142>
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	07df      	lsls	r7, r3, #31
 800a2d2:	d508      	bpl.n	800a2e6 <_printf_i+0x142>
 800a2d4:	6923      	ldr	r3, [r4, #16]
 800a2d6:	6861      	ldr	r1, [r4, #4]
 800a2d8:	4299      	cmp	r1, r3
 800a2da:	bfde      	ittt	le
 800a2dc:	2330      	movle	r3, #48	@ 0x30
 800a2de:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2e6:	1b92      	subs	r2, r2, r6
 800a2e8:	6122      	str	r2, [r4, #16]
 800a2ea:	464b      	mov	r3, r9
 800a2ec:	4621      	mov	r1, r4
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	f8cd a000 	str.w	sl, [sp]
 800a2f4:	aa03      	add	r2, sp, #12
 800a2f6:	f7ff fee3 	bl	800a0c0 <_printf_common>
 800a2fa:	3001      	adds	r0, #1
 800a2fc:	d14a      	bne.n	800a394 <_printf_i+0x1f0>
 800a2fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a302:	b004      	add	sp, #16
 800a304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a308:	6823      	ldr	r3, [r4, #0]
 800a30a:	f043 0320 	orr.w	r3, r3, #32
 800a30e:	6023      	str	r3, [r4, #0]
 800a310:	2778      	movs	r7, #120	@ 0x78
 800a312:	4832      	ldr	r0, [pc, #200]	@ (800a3dc <_printf_i+0x238>)
 800a314:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a318:	6823      	ldr	r3, [r4, #0]
 800a31a:	6831      	ldr	r1, [r6, #0]
 800a31c:	061f      	lsls	r7, r3, #24
 800a31e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a322:	d402      	bmi.n	800a32a <_printf_i+0x186>
 800a324:	065f      	lsls	r7, r3, #25
 800a326:	bf48      	it	mi
 800a328:	b2ad      	uxthmi	r5, r5
 800a32a:	6031      	str	r1, [r6, #0]
 800a32c:	07d9      	lsls	r1, r3, #31
 800a32e:	bf44      	itt	mi
 800a330:	f043 0320 	orrmi.w	r3, r3, #32
 800a334:	6023      	strmi	r3, [r4, #0]
 800a336:	b11d      	cbz	r5, 800a340 <_printf_i+0x19c>
 800a338:	2310      	movs	r3, #16
 800a33a:	e7ad      	b.n	800a298 <_printf_i+0xf4>
 800a33c:	4826      	ldr	r0, [pc, #152]	@ (800a3d8 <_printf_i+0x234>)
 800a33e:	e7e9      	b.n	800a314 <_printf_i+0x170>
 800a340:	6823      	ldr	r3, [r4, #0]
 800a342:	f023 0320 	bic.w	r3, r3, #32
 800a346:	6023      	str	r3, [r4, #0]
 800a348:	e7f6      	b.n	800a338 <_printf_i+0x194>
 800a34a:	4616      	mov	r6, r2
 800a34c:	e7bd      	b.n	800a2ca <_printf_i+0x126>
 800a34e:	6833      	ldr	r3, [r6, #0]
 800a350:	6825      	ldr	r5, [r4, #0]
 800a352:	1d18      	adds	r0, r3, #4
 800a354:	6961      	ldr	r1, [r4, #20]
 800a356:	6030      	str	r0, [r6, #0]
 800a358:	062e      	lsls	r6, r5, #24
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	d501      	bpl.n	800a362 <_printf_i+0x1be>
 800a35e:	6019      	str	r1, [r3, #0]
 800a360:	e002      	b.n	800a368 <_printf_i+0x1c4>
 800a362:	0668      	lsls	r0, r5, #25
 800a364:	d5fb      	bpl.n	800a35e <_printf_i+0x1ba>
 800a366:	8019      	strh	r1, [r3, #0]
 800a368:	2300      	movs	r3, #0
 800a36a:	4616      	mov	r6, r2
 800a36c:	6123      	str	r3, [r4, #16]
 800a36e:	e7bc      	b.n	800a2ea <_printf_i+0x146>
 800a370:	6833      	ldr	r3, [r6, #0]
 800a372:	2100      	movs	r1, #0
 800a374:	1d1a      	adds	r2, r3, #4
 800a376:	6032      	str	r2, [r6, #0]
 800a378:	681e      	ldr	r6, [r3, #0]
 800a37a:	6862      	ldr	r2, [r4, #4]
 800a37c:	4630      	mov	r0, r6
 800a37e:	f000 fa16 	bl	800a7ae <memchr>
 800a382:	b108      	cbz	r0, 800a388 <_printf_i+0x1e4>
 800a384:	1b80      	subs	r0, r0, r6
 800a386:	6060      	str	r0, [r4, #4]
 800a388:	6863      	ldr	r3, [r4, #4]
 800a38a:	6123      	str	r3, [r4, #16]
 800a38c:	2300      	movs	r3, #0
 800a38e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a392:	e7aa      	b.n	800a2ea <_printf_i+0x146>
 800a394:	4632      	mov	r2, r6
 800a396:	4649      	mov	r1, r9
 800a398:	4640      	mov	r0, r8
 800a39a:	6923      	ldr	r3, [r4, #16]
 800a39c:	47d0      	blx	sl
 800a39e:	3001      	adds	r0, #1
 800a3a0:	d0ad      	beq.n	800a2fe <_printf_i+0x15a>
 800a3a2:	6823      	ldr	r3, [r4, #0]
 800a3a4:	079b      	lsls	r3, r3, #30
 800a3a6:	d413      	bmi.n	800a3d0 <_printf_i+0x22c>
 800a3a8:	68e0      	ldr	r0, [r4, #12]
 800a3aa:	9b03      	ldr	r3, [sp, #12]
 800a3ac:	4298      	cmp	r0, r3
 800a3ae:	bfb8      	it	lt
 800a3b0:	4618      	movlt	r0, r3
 800a3b2:	e7a6      	b.n	800a302 <_printf_i+0x15e>
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	4632      	mov	r2, r6
 800a3b8:	4649      	mov	r1, r9
 800a3ba:	4640      	mov	r0, r8
 800a3bc:	47d0      	blx	sl
 800a3be:	3001      	adds	r0, #1
 800a3c0:	d09d      	beq.n	800a2fe <_printf_i+0x15a>
 800a3c2:	3501      	adds	r5, #1
 800a3c4:	68e3      	ldr	r3, [r4, #12]
 800a3c6:	9903      	ldr	r1, [sp, #12]
 800a3c8:	1a5b      	subs	r3, r3, r1
 800a3ca:	42ab      	cmp	r3, r5
 800a3cc:	dcf2      	bgt.n	800a3b4 <_printf_i+0x210>
 800a3ce:	e7eb      	b.n	800a3a8 <_printf_i+0x204>
 800a3d0:	2500      	movs	r5, #0
 800a3d2:	f104 0619 	add.w	r6, r4, #25
 800a3d6:	e7f5      	b.n	800a3c4 <_printf_i+0x220>
 800a3d8:	0800cf5b 	.word	0x0800cf5b
 800a3dc:	0800cf6c 	.word	0x0800cf6c

0800a3e0 <std>:
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	b510      	push	{r4, lr}
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	e9c0 3300 	strd	r3, r3, [r0]
 800a3ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3ee:	6083      	str	r3, [r0, #8]
 800a3f0:	8181      	strh	r1, [r0, #12]
 800a3f2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a3f4:	81c2      	strh	r2, [r0, #14]
 800a3f6:	6183      	str	r3, [r0, #24]
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	2208      	movs	r2, #8
 800a3fc:	305c      	adds	r0, #92	@ 0x5c
 800a3fe:	f000 f92a 	bl	800a656 <memset>
 800a402:	4b0d      	ldr	r3, [pc, #52]	@ (800a438 <std+0x58>)
 800a404:	6224      	str	r4, [r4, #32]
 800a406:	6263      	str	r3, [r4, #36]	@ 0x24
 800a408:	4b0c      	ldr	r3, [pc, #48]	@ (800a43c <std+0x5c>)
 800a40a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a40c:	4b0c      	ldr	r3, [pc, #48]	@ (800a440 <std+0x60>)
 800a40e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a410:	4b0c      	ldr	r3, [pc, #48]	@ (800a444 <std+0x64>)
 800a412:	6323      	str	r3, [r4, #48]	@ 0x30
 800a414:	4b0c      	ldr	r3, [pc, #48]	@ (800a448 <std+0x68>)
 800a416:	429c      	cmp	r4, r3
 800a418:	d006      	beq.n	800a428 <std+0x48>
 800a41a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a41e:	4294      	cmp	r4, r2
 800a420:	d002      	beq.n	800a428 <std+0x48>
 800a422:	33d0      	adds	r3, #208	@ 0xd0
 800a424:	429c      	cmp	r4, r3
 800a426:	d105      	bne.n	800a434 <std+0x54>
 800a428:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a42c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a430:	f000 b9b2 	b.w	800a798 <__retarget_lock_init_recursive>
 800a434:	bd10      	pop	{r4, pc}
 800a436:	bf00      	nop
 800a438:	0800a5d1 	.word	0x0800a5d1
 800a43c:	0800a5f3 	.word	0x0800a5f3
 800a440:	0800a62b 	.word	0x0800a62b
 800a444:	0800a64f 	.word	0x0800a64f
 800a448:	20000d70 	.word	0x20000d70

0800a44c <stdio_exit_handler>:
 800a44c:	4a02      	ldr	r2, [pc, #8]	@ (800a458 <stdio_exit_handler+0xc>)
 800a44e:	4903      	ldr	r1, [pc, #12]	@ (800a45c <stdio_exit_handler+0x10>)
 800a450:	4803      	ldr	r0, [pc, #12]	@ (800a460 <stdio_exit_handler+0x14>)
 800a452:	f000 b869 	b.w	800a528 <_fwalk_sglue>
 800a456:	bf00      	nop
 800a458:	20000058 	.word	0x20000058
 800a45c:	0800c181 	.word	0x0800c181
 800a460:	20000068 	.word	0x20000068

0800a464 <cleanup_stdio>:
 800a464:	6841      	ldr	r1, [r0, #4]
 800a466:	4b0c      	ldr	r3, [pc, #48]	@ (800a498 <cleanup_stdio+0x34>)
 800a468:	b510      	push	{r4, lr}
 800a46a:	4299      	cmp	r1, r3
 800a46c:	4604      	mov	r4, r0
 800a46e:	d001      	beq.n	800a474 <cleanup_stdio+0x10>
 800a470:	f001 fe86 	bl	800c180 <_fflush_r>
 800a474:	68a1      	ldr	r1, [r4, #8]
 800a476:	4b09      	ldr	r3, [pc, #36]	@ (800a49c <cleanup_stdio+0x38>)
 800a478:	4299      	cmp	r1, r3
 800a47a:	d002      	beq.n	800a482 <cleanup_stdio+0x1e>
 800a47c:	4620      	mov	r0, r4
 800a47e:	f001 fe7f 	bl	800c180 <_fflush_r>
 800a482:	68e1      	ldr	r1, [r4, #12]
 800a484:	4b06      	ldr	r3, [pc, #24]	@ (800a4a0 <cleanup_stdio+0x3c>)
 800a486:	4299      	cmp	r1, r3
 800a488:	d004      	beq.n	800a494 <cleanup_stdio+0x30>
 800a48a:	4620      	mov	r0, r4
 800a48c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a490:	f001 be76 	b.w	800c180 <_fflush_r>
 800a494:	bd10      	pop	{r4, pc}
 800a496:	bf00      	nop
 800a498:	20000d70 	.word	0x20000d70
 800a49c:	20000dd8 	.word	0x20000dd8
 800a4a0:	20000e40 	.word	0x20000e40

0800a4a4 <global_stdio_init.part.0>:
 800a4a4:	b510      	push	{r4, lr}
 800a4a6:	4b0b      	ldr	r3, [pc, #44]	@ (800a4d4 <global_stdio_init.part.0+0x30>)
 800a4a8:	4c0b      	ldr	r4, [pc, #44]	@ (800a4d8 <global_stdio_init.part.0+0x34>)
 800a4aa:	4a0c      	ldr	r2, [pc, #48]	@ (800a4dc <global_stdio_init.part.0+0x38>)
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	601a      	str	r2, [r3, #0]
 800a4b0:	2104      	movs	r1, #4
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	f7ff ff94 	bl	800a3e0 <std>
 800a4b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a4bc:	2201      	movs	r2, #1
 800a4be:	2109      	movs	r1, #9
 800a4c0:	f7ff ff8e 	bl	800a3e0 <std>
 800a4c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a4c8:	2202      	movs	r2, #2
 800a4ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4ce:	2112      	movs	r1, #18
 800a4d0:	f7ff bf86 	b.w	800a3e0 <std>
 800a4d4:	20000ea8 	.word	0x20000ea8
 800a4d8:	20000d70 	.word	0x20000d70
 800a4dc:	0800a44d 	.word	0x0800a44d

0800a4e0 <__sfp_lock_acquire>:
 800a4e0:	4801      	ldr	r0, [pc, #4]	@ (800a4e8 <__sfp_lock_acquire+0x8>)
 800a4e2:	f000 b95a 	b.w	800a79a <__retarget_lock_acquire_recursive>
 800a4e6:	bf00      	nop
 800a4e8:	20000eb1 	.word	0x20000eb1

0800a4ec <__sfp_lock_release>:
 800a4ec:	4801      	ldr	r0, [pc, #4]	@ (800a4f4 <__sfp_lock_release+0x8>)
 800a4ee:	f000 b955 	b.w	800a79c <__retarget_lock_release_recursive>
 800a4f2:	bf00      	nop
 800a4f4:	20000eb1 	.word	0x20000eb1

0800a4f8 <__sinit>:
 800a4f8:	b510      	push	{r4, lr}
 800a4fa:	4604      	mov	r4, r0
 800a4fc:	f7ff fff0 	bl	800a4e0 <__sfp_lock_acquire>
 800a500:	6a23      	ldr	r3, [r4, #32]
 800a502:	b11b      	cbz	r3, 800a50c <__sinit+0x14>
 800a504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a508:	f7ff bff0 	b.w	800a4ec <__sfp_lock_release>
 800a50c:	4b04      	ldr	r3, [pc, #16]	@ (800a520 <__sinit+0x28>)
 800a50e:	6223      	str	r3, [r4, #32]
 800a510:	4b04      	ldr	r3, [pc, #16]	@ (800a524 <__sinit+0x2c>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d1f5      	bne.n	800a504 <__sinit+0xc>
 800a518:	f7ff ffc4 	bl	800a4a4 <global_stdio_init.part.0>
 800a51c:	e7f2      	b.n	800a504 <__sinit+0xc>
 800a51e:	bf00      	nop
 800a520:	0800a465 	.word	0x0800a465
 800a524:	20000ea8 	.word	0x20000ea8

0800a528 <_fwalk_sglue>:
 800a528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a52c:	4607      	mov	r7, r0
 800a52e:	4688      	mov	r8, r1
 800a530:	4614      	mov	r4, r2
 800a532:	2600      	movs	r6, #0
 800a534:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a538:	f1b9 0901 	subs.w	r9, r9, #1
 800a53c:	d505      	bpl.n	800a54a <_fwalk_sglue+0x22>
 800a53e:	6824      	ldr	r4, [r4, #0]
 800a540:	2c00      	cmp	r4, #0
 800a542:	d1f7      	bne.n	800a534 <_fwalk_sglue+0xc>
 800a544:	4630      	mov	r0, r6
 800a546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a54a:	89ab      	ldrh	r3, [r5, #12]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d907      	bls.n	800a560 <_fwalk_sglue+0x38>
 800a550:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a554:	3301      	adds	r3, #1
 800a556:	d003      	beq.n	800a560 <_fwalk_sglue+0x38>
 800a558:	4629      	mov	r1, r5
 800a55a:	4638      	mov	r0, r7
 800a55c:	47c0      	blx	r8
 800a55e:	4306      	orrs	r6, r0
 800a560:	3568      	adds	r5, #104	@ 0x68
 800a562:	e7e9      	b.n	800a538 <_fwalk_sglue+0x10>

0800a564 <sniprintf>:
 800a564:	b40c      	push	{r2, r3}
 800a566:	b530      	push	{r4, r5, lr}
 800a568:	4b18      	ldr	r3, [pc, #96]	@ (800a5cc <sniprintf+0x68>)
 800a56a:	1e0c      	subs	r4, r1, #0
 800a56c:	681d      	ldr	r5, [r3, #0]
 800a56e:	b09d      	sub	sp, #116	@ 0x74
 800a570:	da08      	bge.n	800a584 <sniprintf+0x20>
 800a572:	238b      	movs	r3, #139	@ 0x8b
 800a574:	f04f 30ff 	mov.w	r0, #4294967295
 800a578:	602b      	str	r3, [r5, #0]
 800a57a:	b01d      	add	sp, #116	@ 0x74
 800a57c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a580:	b002      	add	sp, #8
 800a582:	4770      	bx	lr
 800a584:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a588:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a58c:	f04f 0300 	mov.w	r3, #0
 800a590:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a592:	bf0c      	ite	eq
 800a594:	4623      	moveq	r3, r4
 800a596:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a59a:	9304      	str	r3, [sp, #16]
 800a59c:	9307      	str	r3, [sp, #28]
 800a59e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a5a2:	9002      	str	r0, [sp, #8]
 800a5a4:	9006      	str	r0, [sp, #24]
 800a5a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	ab21      	add	r3, sp, #132	@ 0x84
 800a5ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a5b0:	a902      	add	r1, sp, #8
 800a5b2:	9301      	str	r3, [sp, #4]
 800a5b4:	f001 fc68 	bl	800be88 <_svfiprintf_r>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	bfbc      	itt	lt
 800a5bc:	238b      	movlt	r3, #139	@ 0x8b
 800a5be:	602b      	strlt	r3, [r5, #0]
 800a5c0:	2c00      	cmp	r4, #0
 800a5c2:	d0da      	beq.n	800a57a <sniprintf+0x16>
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	9b02      	ldr	r3, [sp, #8]
 800a5c8:	701a      	strb	r2, [r3, #0]
 800a5ca:	e7d6      	b.n	800a57a <sniprintf+0x16>
 800a5cc:	20000064 	.word	0x20000064

0800a5d0 <__sread>:
 800a5d0:	b510      	push	{r4, lr}
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5d8:	f000 f890 	bl	800a6fc <_read_r>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	bfab      	itete	ge
 800a5e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a5e2:	89a3      	ldrhlt	r3, [r4, #12]
 800a5e4:	181b      	addge	r3, r3, r0
 800a5e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a5ea:	bfac      	ite	ge
 800a5ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a5ee:	81a3      	strhlt	r3, [r4, #12]
 800a5f0:	bd10      	pop	{r4, pc}

0800a5f2 <__swrite>:
 800a5f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f6:	461f      	mov	r7, r3
 800a5f8:	898b      	ldrh	r3, [r1, #12]
 800a5fa:	4605      	mov	r5, r0
 800a5fc:	05db      	lsls	r3, r3, #23
 800a5fe:	460c      	mov	r4, r1
 800a600:	4616      	mov	r6, r2
 800a602:	d505      	bpl.n	800a610 <__swrite+0x1e>
 800a604:	2302      	movs	r3, #2
 800a606:	2200      	movs	r2, #0
 800a608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a60c:	f000 f864 	bl	800a6d8 <_lseek_r>
 800a610:	89a3      	ldrh	r3, [r4, #12]
 800a612:	4632      	mov	r2, r6
 800a614:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a618:	81a3      	strh	r3, [r4, #12]
 800a61a:	4628      	mov	r0, r5
 800a61c:	463b      	mov	r3, r7
 800a61e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a626:	f000 b87b 	b.w	800a720 <_write_r>

0800a62a <__sseek>:
 800a62a:	b510      	push	{r4, lr}
 800a62c:	460c      	mov	r4, r1
 800a62e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a632:	f000 f851 	bl	800a6d8 <_lseek_r>
 800a636:	1c43      	adds	r3, r0, #1
 800a638:	89a3      	ldrh	r3, [r4, #12]
 800a63a:	bf15      	itete	ne
 800a63c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a63e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a642:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a646:	81a3      	strheq	r3, [r4, #12]
 800a648:	bf18      	it	ne
 800a64a:	81a3      	strhne	r3, [r4, #12]
 800a64c:	bd10      	pop	{r4, pc}

0800a64e <__sclose>:
 800a64e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a652:	f000 b831 	b.w	800a6b8 <_close_r>

0800a656 <memset>:
 800a656:	4603      	mov	r3, r0
 800a658:	4402      	add	r2, r0
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d100      	bne.n	800a660 <memset+0xa>
 800a65e:	4770      	bx	lr
 800a660:	f803 1b01 	strb.w	r1, [r3], #1
 800a664:	e7f9      	b.n	800a65a <memset+0x4>

0800a666 <strcat>:
 800a666:	4602      	mov	r2, r0
 800a668:	b510      	push	{r4, lr}
 800a66a:	7814      	ldrb	r4, [r2, #0]
 800a66c:	4613      	mov	r3, r2
 800a66e:	3201      	adds	r2, #1
 800a670:	2c00      	cmp	r4, #0
 800a672:	d1fa      	bne.n	800a66a <strcat+0x4>
 800a674:	3b01      	subs	r3, #1
 800a676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a67a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a67e:	2a00      	cmp	r2, #0
 800a680:	d1f9      	bne.n	800a676 <strcat+0x10>
 800a682:	bd10      	pop	{r4, pc}

0800a684 <strstr>:
 800a684:	780a      	ldrb	r2, [r1, #0]
 800a686:	b570      	push	{r4, r5, r6, lr}
 800a688:	b96a      	cbnz	r2, 800a6a6 <strstr+0x22>
 800a68a:	bd70      	pop	{r4, r5, r6, pc}
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d109      	bne.n	800a6a4 <strstr+0x20>
 800a690:	460c      	mov	r4, r1
 800a692:	4605      	mov	r5, r0
 800a694:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d0f6      	beq.n	800a68a <strstr+0x6>
 800a69c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a6a0:	429e      	cmp	r6, r3
 800a6a2:	d0f7      	beq.n	800a694 <strstr+0x10>
 800a6a4:	3001      	adds	r0, #1
 800a6a6:	7803      	ldrb	r3, [r0, #0]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d1ef      	bne.n	800a68c <strstr+0x8>
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	e7ec      	b.n	800a68a <strstr+0x6>

0800a6b0 <_localeconv_r>:
 800a6b0:	4800      	ldr	r0, [pc, #0]	@ (800a6b4 <_localeconv_r+0x4>)
 800a6b2:	4770      	bx	lr
 800a6b4:	200001a4 	.word	0x200001a4

0800a6b8 <_close_r>:
 800a6b8:	b538      	push	{r3, r4, r5, lr}
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	4d05      	ldr	r5, [pc, #20]	@ (800a6d4 <_close_r+0x1c>)
 800a6be:	4604      	mov	r4, r0
 800a6c0:	4608      	mov	r0, r1
 800a6c2:	602b      	str	r3, [r5, #0]
 800a6c4:	f7fa f819 	bl	80046fa <_close>
 800a6c8:	1c43      	adds	r3, r0, #1
 800a6ca:	d102      	bne.n	800a6d2 <_close_r+0x1a>
 800a6cc:	682b      	ldr	r3, [r5, #0]
 800a6ce:	b103      	cbz	r3, 800a6d2 <_close_r+0x1a>
 800a6d0:	6023      	str	r3, [r4, #0]
 800a6d2:	bd38      	pop	{r3, r4, r5, pc}
 800a6d4:	20000eac 	.word	0x20000eac

0800a6d8 <_lseek_r>:
 800a6d8:	b538      	push	{r3, r4, r5, lr}
 800a6da:	4604      	mov	r4, r0
 800a6dc:	4608      	mov	r0, r1
 800a6de:	4611      	mov	r1, r2
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	4d05      	ldr	r5, [pc, #20]	@ (800a6f8 <_lseek_r+0x20>)
 800a6e4:	602a      	str	r2, [r5, #0]
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	f7fa f82b 	bl	8004742 <_lseek>
 800a6ec:	1c43      	adds	r3, r0, #1
 800a6ee:	d102      	bne.n	800a6f6 <_lseek_r+0x1e>
 800a6f0:	682b      	ldr	r3, [r5, #0]
 800a6f2:	b103      	cbz	r3, 800a6f6 <_lseek_r+0x1e>
 800a6f4:	6023      	str	r3, [r4, #0]
 800a6f6:	bd38      	pop	{r3, r4, r5, pc}
 800a6f8:	20000eac 	.word	0x20000eac

0800a6fc <_read_r>:
 800a6fc:	b538      	push	{r3, r4, r5, lr}
 800a6fe:	4604      	mov	r4, r0
 800a700:	4608      	mov	r0, r1
 800a702:	4611      	mov	r1, r2
 800a704:	2200      	movs	r2, #0
 800a706:	4d05      	ldr	r5, [pc, #20]	@ (800a71c <_read_r+0x20>)
 800a708:	602a      	str	r2, [r5, #0]
 800a70a:	461a      	mov	r2, r3
 800a70c:	f7f9 ffbc 	bl	8004688 <_read>
 800a710:	1c43      	adds	r3, r0, #1
 800a712:	d102      	bne.n	800a71a <_read_r+0x1e>
 800a714:	682b      	ldr	r3, [r5, #0]
 800a716:	b103      	cbz	r3, 800a71a <_read_r+0x1e>
 800a718:	6023      	str	r3, [r4, #0]
 800a71a:	bd38      	pop	{r3, r4, r5, pc}
 800a71c:	20000eac 	.word	0x20000eac

0800a720 <_write_r>:
 800a720:	b538      	push	{r3, r4, r5, lr}
 800a722:	4604      	mov	r4, r0
 800a724:	4608      	mov	r0, r1
 800a726:	4611      	mov	r1, r2
 800a728:	2200      	movs	r2, #0
 800a72a:	4d05      	ldr	r5, [pc, #20]	@ (800a740 <_write_r+0x20>)
 800a72c:	602a      	str	r2, [r5, #0]
 800a72e:	461a      	mov	r2, r3
 800a730:	f7f9 ffc7 	bl	80046c2 <_write>
 800a734:	1c43      	adds	r3, r0, #1
 800a736:	d102      	bne.n	800a73e <_write_r+0x1e>
 800a738:	682b      	ldr	r3, [r5, #0]
 800a73a:	b103      	cbz	r3, 800a73e <_write_r+0x1e>
 800a73c:	6023      	str	r3, [r4, #0]
 800a73e:	bd38      	pop	{r3, r4, r5, pc}
 800a740:	20000eac 	.word	0x20000eac

0800a744 <__errno>:
 800a744:	4b01      	ldr	r3, [pc, #4]	@ (800a74c <__errno+0x8>)
 800a746:	6818      	ldr	r0, [r3, #0]
 800a748:	4770      	bx	lr
 800a74a:	bf00      	nop
 800a74c:	20000064 	.word	0x20000064

0800a750 <__libc_init_array>:
 800a750:	b570      	push	{r4, r5, r6, lr}
 800a752:	2600      	movs	r6, #0
 800a754:	4d0c      	ldr	r5, [pc, #48]	@ (800a788 <__libc_init_array+0x38>)
 800a756:	4c0d      	ldr	r4, [pc, #52]	@ (800a78c <__libc_init_array+0x3c>)
 800a758:	1b64      	subs	r4, r4, r5
 800a75a:	10a4      	asrs	r4, r4, #2
 800a75c:	42a6      	cmp	r6, r4
 800a75e:	d109      	bne.n	800a774 <__libc_init_array+0x24>
 800a760:	f002 f87e 	bl	800c860 <_init>
 800a764:	2600      	movs	r6, #0
 800a766:	4d0a      	ldr	r5, [pc, #40]	@ (800a790 <__libc_init_array+0x40>)
 800a768:	4c0a      	ldr	r4, [pc, #40]	@ (800a794 <__libc_init_array+0x44>)
 800a76a:	1b64      	subs	r4, r4, r5
 800a76c:	10a4      	asrs	r4, r4, #2
 800a76e:	42a6      	cmp	r6, r4
 800a770:	d105      	bne.n	800a77e <__libc_init_array+0x2e>
 800a772:	bd70      	pop	{r4, r5, r6, pc}
 800a774:	f855 3b04 	ldr.w	r3, [r5], #4
 800a778:	4798      	blx	r3
 800a77a:	3601      	adds	r6, #1
 800a77c:	e7ee      	b.n	800a75c <__libc_init_array+0xc>
 800a77e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a782:	4798      	blx	r3
 800a784:	3601      	adds	r6, #1
 800a786:	e7f2      	b.n	800a76e <__libc_init_array+0x1e>
 800a788:	0800d2ac 	.word	0x0800d2ac
 800a78c:	0800d2ac 	.word	0x0800d2ac
 800a790:	0800d2ac 	.word	0x0800d2ac
 800a794:	0800d2b0 	.word	0x0800d2b0

0800a798 <__retarget_lock_init_recursive>:
 800a798:	4770      	bx	lr

0800a79a <__retarget_lock_acquire_recursive>:
 800a79a:	4770      	bx	lr

0800a79c <__retarget_lock_release_recursive>:
 800a79c:	4770      	bx	lr

0800a79e <strcpy>:
 800a79e:	4603      	mov	r3, r0
 800a7a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7a4:	f803 2b01 	strb.w	r2, [r3], #1
 800a7a8:	2a00      	cmp	r2, #0
 800a7aa:	d1f9      	bne.n	800a7a0 <strcpy+0x2>
 800a7ac:	4770      	bx	lr

0800a7ae <memchr>:
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	b510      	push	{r4, lr}
 800a7b2:	b2c9      	uxtb	r1, r1
 800a7b4:	4402      	add	r2, r0
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	d101      	bne.n	800a7c0 <memchr+0x12>
 800a7bc:	2000      	movs	r0, #0
 800a7be:	e003      	b.n	800a7c8 <memchr+0x1a>
 800a7c0:	7804      	ldrb	r4, [r0, #0]
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	428c      	cmp	r4, r1
 800a7c6:	d1f6      	bne.n	800a7b6 <memchr+0x8>
 800a7c8:	bd10      	pop	{r4, pc}

0800a7ca <memcpy>:
 800a7ca:	440a      	add	r2, r1
 800a7cc:	4291      	cmp	r1, r2
 800a7ce:	f100 33ff 	add.w	r3, r0, #4294967295
 800a7d2:	d100      	bne.n	800a7d6 <memcpy+0xc>
 800a7d4:	4770      	bx	lr
 800a7d6:	b510      	push	{r4, lr}
 800a7d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7dc:	4291      	cmp	r1, r2
 800a7de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7e2:	d1f9      	bne.n	800a7d8 <memcpy+0xe>
 800a7e4:	bd10      	pop	{r4, pc}
	...

0800a7e8 <__assert_func>:
 800a7e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7ea:	4614      	mov	r4, r2
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	4b09      	ldr	r3, [pc, #36]	@ (800a814 <__assert_func+0x2c>)
 800a7f0:	4605      	mov	r5, r0
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	68d8      	ldr	r0, [r3, #12]
 800a7f6:	b14c      	cbz	r4, 800a80c <__assert_func+0x24>
 800a7f8:	4b07      	ldr	r3, [pc, #28]	@ (800a818 <__assert_func+0x30>)
 800a7fa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7fe:	9100      	str	r1, [sp, #0]
 800a800:	462b      	mov	r3, r5
 800a802:	4906      	ldr	r1, [pc, #24]	@ (800a81c <__assert_func+0x34>)
 800a804:	f001 fce4 	bl	800c1d0 <fiprintf>
 800a808:	f001 fd1e 	bl	800c248 <abort>
 800a80c:	4b04      	ldr	r3, [pc, #16]	@ (800a820 <__assert_func+0x38>)
 800a80e:	461c      	mov	r4, r3
 800a810:	e7f3      	b.n	800a7fa <__assert_func+0x12>
 800a812:	bf00      	nop
 800a814:	20000064 	.word	0x20000064
 800a818:	0800cf7d 	.word	0x0800cf7d
 800a81c:	0800cf8a 	.word	0x0800cf8a
 800a820:	0800cfb8 	.word	0x0800cfb8

0800a824 <quorem>:
 800a824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a828:	6903      	ldr	r3, [r0, #16]
 800a82a:	690c      	ldr	r4, [r1, #16]
 800a82c:	4607      	mov	r7, r0
 800a82e:	42a3      	cmp	r3, r4
 800a830:	db7e      	blt.n	800a930 <quorem+0x10c>
 800a832:	3c01      	subs	r4, #1
 800a834:	00a3      	lsls	r3, r4, #2
 800a836:	f100 0514 	add.w	r5, r0, #20
 800a83a:	f101 0814 	add.w	r8, r1, #20
 800a83e:	9300      	str	r3, [sp, #0]
 800a840:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a844:	9301      	str	r3, [sp, #4]
 800a846:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a84a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a84e:	3301      	adds	r3, #1
 800a850:	429a      	cmp	r2, r3
 800a852:	fbb2 f6f3 	udiv	r6, r2, r3
 800a856:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a85a:	d32e      	bcc.n	800a8ba <quorem+0x96>
 800a85c:	f04f 0a00 	mov.w	sl, #0
 800a860:	46c4      	mov	ip, r8
 800a862:	46ae      	mov	lr, r5
 800a864:	46d3      	mov	fp, sl
 800a866:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a86a:	b298      	uxth	r0, r3
 800a86c:	fb06 a000 	mla	r0, r6, r0, sl
 800a870:	0c1b      	lsrs	r3, r3, #16
 800a872:	0c02      	lsrs	r2, r0, #16
 800a874:	fb06 2303 	mla	r3, r6, r3, r2
 800a878:	f8de 2000 	ldr.w	r2, [lr]
 800a87c:	b280      	uxth	r0, r0
 800a87e:	b292      	uxth	r2, r2
 800a880:	1a12      	subs	r2, r2, r0
 800a882:	445a      	add	r2, fp
 800a884:	f8de 0000 	ldr.w	r0, [lr]
 800a888:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a892:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a896:	b292      	uxth	r2, r2
 800a898:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a89c:	45e1      	cmp	r9, ip
 800a89e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a8a2:	f84e 2b04 	str.w	r2, [lr], #4
 800a8a6:	d2de      	bcs.n	800a866 <quorem+0x42>
 800a8a8:	9b00      	ldr	r3, [sp, #0]
 800a8aa:	58eb      	ldr	r3, [r5, r3]
 800a8ac:	b92b      	cbnz	r3, 800a8ba <quorem+0x96>
 800a8ae:	9b01      	ldr	r3, [sp, #4]
 800a8b0:	3b04      	subs	r3, #4
 800a8b2:	429d      	cmp	r5, r3
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	d32f      	bcc.n	800a918 <quorem+0xf4>
 800a8b8:	613c      	str	r4, [r7, #16]
 800a8ba:	4638      	mov	r0, r7
 800a8bc:	f001 f980 	bl	800bbc0 <__mcmp>
 800a8c0:	2800      	cmp	r0, #0
 800a8c2:	db25      	blt.n	800a910 <quorem+0xec>
 800a8c4:	4629      	mov	r1, r5
 800a8c6:	2000      	movs	r0, #0
 800a8c8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8cc:	f8d1 c000 	ldr.w	ip, [r1]
 800a8d0:	fa1f fe82 	uxth.w	lr, r2
 800a8d4:	fa1f f38c 	uxth.w	r3, ip
 800a8d8:	eba3 030e 	sub.w	r3, r3, lr
 800a8dc:	4403      	add	r3, r0
 800a8de:	0c12      	lsrs	r2, r2, #16
 800a8e0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a8e4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8ee:	45c1      	cmp	r9, r8
 800a8f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a8f4:	f841 3b04 	str.w	r3, [r1], #4
 800a8f8:	d2e6      	bcs.n	800a8c8 <quorem+0xa4>
 800a8fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a902:	b922      	cbnz	r2, 800a90e <quorem+0xea>
 800a904:	3b04      	subs	r3, #4
 800a906:	429d      	cmp	r5, r3
 800a908:	461a      	mov	r2, r3
 800a90a:	d30b      	bcc.n	800a924 <quorem+0x100>
 800a90c:	613c      	str	r4, [r7, #16]
 800a90e:	3601      	adds	r6, #1
 800a910:	4630      	mov	r0, r6
 800a912:	b003      	add	sp, #12
 800a914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a918:	6812      	ldr	r2, [r2, #0]
 800a91a:	3b04      	subs	r3, #4
 800a91c:	2a00      	cmp	r2, #0
 800a91e:	d1cb      	bne.n	800a8b8 <quorem+0x94>
 800a920:	3c01      	subs	r4, #1
 800a922:	e7c6      	b.n	800a8b2 <quorem+0x8e>
 800a924:	6812      	ldr	r2, [r2, #0]
 800a926:	3b04      	subs	r3, #4
 800a928:	2a00      	cmp	r2, #0
 800a92a:	d1ef      	bne.n	800a90c <quorem+0xe8>
 800a92c:	3c01      	subs	r4, #1
 800a92e:	e7ea      	b.n	800a906 <quorem+0xe2>
 800a930:	2000      	movs	r0, #0
 800a932:	e7ee      	b.n	800a912 <quorem+0xee>
 800a934:	0000      	movs	r0, r0
	...

0800a938 <_dtoa_r>:
 800a938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a93c:	4614      	mov	r4, r2
 800a93e:	461d      	mov	r5, r3
 800a940:	69c7      	ldr	r7, [r0, #28]
 800a942:	b097      	sub	sp, #92	@ 0x5c
 800a944:	4681      	mov	r9, r0
 800a946:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a94a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a94c:	b97f      	cbnz	r7, 800a96e <_dtoa_r+0x36>
 800a94e:	2010      	movs	r0, #16
 800a950:	f000 fe0e 	bl	800b570 <malloc>
 800a954:	4602      	mov	r2, r0
 800a956:	f8c9 001c 	str.w	r0, [r9, #28]
 800a95a:	b920      	cbnz	r0, 800a966 <_dtoa_r+0x2e>
 800a95c:	21ef      	movs	r1, #239	@ 0xef
 800a95e:	4bac      	ldr	r3, [pc, #688]	@ (800ac10 <_dtoa_r+0x2d8>)
 800a960:	48ac      	ldr	r0, [pc, #688]	@ (800ac14 <_dtoa_r+0x2dc>)
 800a962:	f7ff ff41 	bl	800a7e8 <__assert_func>
 800a966:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a96a:	6007      	str	r7, [r0, #0]
 800a96c:	60c7      	str	r7, [r0, #12]
 800a96e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a972:	6819      	ldr	r1, [r3, #0]
 800a974:	b159      	cbz	r1, 800a98e <_dtoa_r+0x56>
 800a976:	685a      	ldr	r2, [r3, #4]
 800a978:	2301      	movs	r3, #1
 800a97a:	4093      	lsls	r3, r2
 800a97c:	604a      	str	r2, [r1, #4]
 800a97e:	608b      	str	r3, [r1, #8]
 800a980:	4648      	mov	r0, r9
 800a982:	f000 feeb 	bl	800b75c <_Bfree>
 800a986:	2200      	movs	r2, #0
 800a988:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a98c:	601a      	str	r2, [r3, #0]
 800a98e:	1e2b      	subs	r3, r5, #0
 800a990:	bfaf      	iteee	ge
 800a992:	2300      	movge	r3, #0
 800a994:	2201      	movlt	r2, #1
 800a996:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a99a:	9307      	strlt	r3, [sp, #28]
 800a99c:	bfa8      	it	ge
 800a99e:	6033      	strge	r3, [r6, #0]
 800a9a0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a9a4:	4b9c      	ldr	r3, [pc, #624]	@ (800ac18 <_dtoa_r+0x2e0>)
 800a9a6:	bfb8      	it	lt
 800a9a8:	6032      	strlt	r2, [r6, #0]
 800a9aa:	ea33 0308 	bics.w	r3, r3, r8
 800a9ae:	d112      	bne.n	800a9d6 <_dtoa_r+0x9e>
 800a9b0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a9b4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a9b6:	6013      	str	r3, [r2, #0]
 800a9b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a9bc:	4323      	orrs	r3, r4
 800a9be:	f000 855e 	beq.w	800b47e <_dtoa_r+0xb46>
 800a9c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a9c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ac1c <_dtoa_r+0x2e4>
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	f000 8560 	beq.w	800b48e <_dtoa_r+0xb56>
 800a9ce:	f10a 0303 	add.w	r3, sl, #3
 800a9d2:	f000 bd5a 	b.w	800b48a <_dtoa_r+0xb52>
 800a9d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a9de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	f7f5 ffdf 	bl	80009a8 <__aeabi_dcmpeq>
 800a9ea:	4607      	mov	r7, r0
 800a9ec:	b158      	cbz	r0, 800aa06 <_dtoa_r+0xce>
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a9f2:	6013      	str	r3, [r2, #0]
 800a9f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a9f6:	b113      	cbz	r3, 800a9fe <_dtoa_r+0xc6>
 800a9f8:	4b89      	ldr	r3, [pc, #548]	@ (800ac20 <_dtoa_r+0x2e8>)
 800a9fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a9fc:	6013      	str	r3, [r2, #0]
 800a9fe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800ac24 <_dtoa_r+0x2ec>
 800aa02:	f000 bd44 	b.w	800b48e <_dtoa_r+0xb56>
 800aa06:	ab14      	add	r3, sp, #80	@ 0x50
 800aa08:	9301      	str	r3, [sp, #4]
 800aa0a:	ab15      	add	r3, sp, #84	@ 0x54
 800aa0c:	9300      	str	r3, [sp, #0]
 800aa0e:	4648      	mov	r0, r9
 800aa10:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800aa14:	f001 f984 	bl	800bd20 <__d2b>
 800aa18:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800aa1c:	9003      	str	r0, [sp, #12]
 800aa1e:	2e00      	cmp	r6, #0
 800aa20:	d078      	beq.n	800ab14 <_dtoa_r+0x1dc>
 800aa22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa28:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa30:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa34:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa38:	9712      	str	r7, [sp, #72]	@ 0x48
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	4b7a      	ldr	r3, [pc, #488]	@ (800ac28 <_dtoa_r+0x2f0>)
 800aa40:	f7f5 fb92 	bl	8000168 <__aeabi_dsub>
 800aa44:	a36c      	add	r3, pc, #432	@ (adr r3, 800abf8 <_dtoa_r+0x2c0>)
 800aa46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4a:	f7f5 fd45 	bl	80004d8 <__aeabi_dmul>
 800aa4e:	a36c      	add	r3, pc, #432	@ (adr r3, 800ac00 <_dtoa_r+0x2c8>)
 800aa50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa54:	f7f5 fb8a 	bl	800016c <__adddf3>
 800aa58:	4604      	mov	r4, r0
 800aa5a:	4630      	mov	r0, r6
 800aa5c:	460d      	mov	r5, r1
 800aa5e:	f7f5 fcd1 	bl	8000404 <__aeabi_i2d>
 800aa62:	a369      	add	r3, pc, #420	@ (adr r3, 800ac08 <_dtoa_r+0x2d0>)
 800aa64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa68:	f7f5 fd36 	bl	80004d8 <__aeabi_dmul>
 800aa6c:	4602      	mov	r2, r0
 800aa6e:	460b      	mov	r3, r1
 800aa70:	4620      	mov	r0, r4
 800aa72:	4629      	mov	r1, r5
 800aa74:	f7f5 fb7a 	bl	800016c <__adddf3>
 800aa78:	4604      	mov	r4, r0
 800aa7a:	460d      	mov	r5, r1
 800aa7c:	f7f5 ffdc 	bl	8000a38 <__aeabi_d2iz>
 800aa80:	2200      	movs	r2, #0
 800aa82:	4607      	mov	r7, r0
 800aa84:	2300      	movs	r3, #0
 800aa86:	4620      	mov	r0, r4
 800aa88:	4629      	mov	r1, r5
 800aa8a:	f7f5 ff97 	bl	80009bc <__aeabi_dcmplt>
 800aa8e:	b140      	cbz	r0, 800aaa2 <_dtoa_r+0x16a>
 800aa90:	4638      	mov	r0, r7
 800aa92:	f7f5 fcb7 	bl	8000404 <__aeabi_i2d>
 800aa96:	4622      	mov	r2, r4
 800aa98:	462b      	mov	r3, r5
 800aa9a:	f7f5 ff85 	bl	80009a8 <__aeabi_dcmpeq>
 800aa9e:	b900      	cbnz	r0, 800aaa2 <_dtoa_r+0x16a>
 800aaa0:	3f01      	subs	r7, #1
 800aaa2:	2f16      	cmp	r7, #22
 800aaa4:	d854      	bhi.n	800ab50 <_dtoa_r+0x218>
 800aaa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aaaa:	4b60      	ldr	r3, [pc, #384]	@ (800ac2c <_dtoa_r+0x2f4>)
 800aaac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab4:	f7f5 ff82 	bl	80009bc <__aeabi_dcmplt>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d04b      	beq.n	800ab54 <_dtoa_r+0x21c>
 800aabc:	2300      	movs	r3, #0
 800aabe:	3f01      	subs	r7, #1
 800aac0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aac2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aac4:	1b9b      	subs	r3, r3, r6
 800aac6:	1e5a      	subs	r2, r3, #1
 800aac8:	bf49      	itett	mi
 800aaca:	f1c3 0301 	rsbmi	r3, r3, #1
 800aace:	2300      	movpl	r3, #0
 800aad0:	9304      	strmi	r3, [sp, #16]
 800aad2:	2300      	movmi	r3, #0
 800aad4:	9209      	str	r2, [sp, #36]	@ 0x24
 800aad6:	bf54      	ite	pl
 800aad8:	9304      	strpl	r3, [sp, #16]
 800aada:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800aadc:	2f00      	cmp	r7, #0
 800aade:	db3b      	blt.n	800ab58 <_dtoa_r+0x220>
 800aae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aae2:	970e      	str	r7, [sp, #56]	@ 0x38
 800aae4:	443b      	add	r3, r7
 800aae6:	9309      	str	r3, [sp, #36]	@ 0x24
 800aae8:	2300      	movs	r3, #0
 800aaea:	930a      	str	r3, [sp, #40]	@ 0x28
 800aaec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800aaee:	2b09      	cmp	r3, #9
 800aaf0:	d865      	bhi.n	800abbe <_dtoa_r+0x286>
 800aaf2:	2b05      	cmp	r3, #5
 800aaf4:	bfc4      	itt	gt
 800aaf6:	3b04      	subgt	r3, #4
 800aaf8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800aafa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800aafc:	bfc8      	it	gt
 800aafe:	2400      	movgt	r4, #0
 800ab00:	f1a3 0302 	sub.w	r3, r3, #2
 800ab04:	bfd8      	it	le
 800ab06:	2401      	movle	r4, #1
 800ab08:	2b03      	cmp	r3, #3
 800ab0a:	d864      	bhi.n	800abd6 <_dtoa_r+0x29e>
 800ab0c:	e8df f003 	tbb	[pc, r3]
 800ab10:	2c385553 	.word	0x2c385553
 800ab14:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ab18:	441e      	add	r6, r3
 800ab1a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab1e:	2b20      	cmp	r3, #32
 800ab20:	bfc1      	itttt	gt
 800ab22:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab26:	fa08 f803 	lslgt.w	r8, r8, r3
 800ab2a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab32:	bfd6      	itet	le
 800ab34:	f1c3 0320 	rsble	r3, r3, #32
 800ab38:	ea48 0003 	orrgt.w	r0, r8, r3
 800ab3c:	fa04 f003 	lslle.w	r0, r4, r3
 800ab40:	f7f5 fc50 	bl	80003e4 <__aeabi_ui2d>
 800ab44:	2201      	movs	r2, #1
 800ab46:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab4a:	3e01      	subs	r6, #1
 800ab4c:	9212      	str	r2, [sp, #72]	@ 0x48
 800ab4e:	e774      	b.n	800aa3a <_dtoa_r+0x102>
 800ab50:	2301      	movs	r3, #1
 800ab52:	e7b5      	b.n	800aac0 <_dtoa_r+0x188>
 800ab54:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ab56:	e7b4      	b.n	800aac2 <_dtoa_r+0x18a>
 800ab58:	9b04      	ldr	r3, [sp, #16]
 800ab5a:	1bdb      	subs	r3, r3, r7
 800ab5c:	9304      	str	r3, [sp, #16]
 800ab5e:	427b      	negs	r3, r7
 800ab60:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab62:	2300      	movs	r3, #0
 800ab64:	930e      	str	r3, [sp, #56]	@ 0x38
 800ab66:	e7c1      	b.n	800aaec <_dtoa_r+0x1b4>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab6e:	eb07 0b03 	add.w	fp, r7, r3
 800ab72:	f10b 0301 	add.w	r3, fp, #1
 800ab76:	2b01      	cmp	r3, #1
 800ab78:	9308      	str	r3, [sp, #32]
 800ab7a:	bfb8      	it	lt
 800ab7c:	2301      	movlt	r3, #1
 800ab7e:	e006      	b.n	800ab8e <_dtoa_r+0x256>
 800ab80:	2301      	movs	r3, #1
 800ab82:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	dd28      	ble.n	800abdc <_dtoa_r+0x2a4>
 800ab8a:	469b      	mov	fp, r3
 800ab8c:	9308      	str	r3, [sp, #32]
 800ab8e:	2100      	movs	r1, #0
 800ab90:	2204      	movs	r2, #4
 800ab92:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ab96:	f102 0514 	add.w	r5, r2, #20
 800ab9a:	429d      	cmp	r5, r3
 800ab9c:	d926      	bls.n	800abec <_dtoa_r+0x2b4>
 800ab9e:	6041      	str	r1, [r0, #4]
 800aba0:	4648      	mov	r0, r9
 800aba2:	f000 fd9b 	bl	800b6dc <_Balloc>
 800aba6:	4682      	mov	sl, r0
 800aba8:	2800      	cmp	r0, #0
 800abaa:	d143      	bne.n	800ac34 <_dtoa_r+0x2fc>
 800abac:	4602      	mov	r2, r0
 800abae:	f240 11af 	movw	r1, #431	@ 0x1af
 800abb2:	4b1f      	ldr	r3, [pc, #124]	@ (800ac30 <_dtoa_r+0x2f8>)
 800abb4:	e6d4      	b.n	800a960 <_dtoa_r+0x28>
 800abb6:	2300      	movs	r3, #0
 800abb8:	e7e3      	b.n	800ab82 <_dtoa_r+0x24a>
 800abba:	2300      	movs	r3, #0
 800abbc:	e7d5      	b.n	800ab6a <_dtoa_r+0x232>
 800abbe:	2401      	movs	r4, #1
 800abc0:	2300      	movs	r3, #0
 800abc2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800abc4:	9320      	str	r3, [sp, #128]	@ 0x80
 800abc6:	f04f 3bff 	mov.w	fp, #4294967295
 800abca:	2200      	movs	r2, #0
 800abcc:	2312      	movs	r3, #18
 800abce:	f8cd b020 	str.w	fp, [sp, #32]
 800abd2:	9221      	str	r2, [sp, #132]	@ 0x84
 800abd4:	e7db      	b.n	800ab8e <_dtoa_r+0x256>
 800abd6:	2301      	movs	r3, #1
 800abd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abda:	e7f4      	b.n	800abc6 <_dtoa_r+0x28e>
 800abdc:	f04f 0b01 	mov.w	fp, #1
 800abe0:	465b      	mov	r3, fp
 800abe2:	f8cd b020 	str.w	fp, [sp, #32]
 800abe6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800abea:	e7d0      	b.n	800ab8e <_dtoa_r+0x256>
 800abec:	3101      	adds	r1, #1
 800abee:	0052      	lsls	r2, r2, #1
 800abf0:	e7d1      	b.n	800ab96 <_dtoa_r+0x25e>
 800abf2:	bf00      	nop
 800abf4:	f3af 8000 	nop.w
 800abf8:	636f4361 	.word	0x636f4361
 800abfc:	3fd287a7 	.word	0x3fd287a7
 800ac00:	8b60c8b3 	.word	0x8b60c8b3
 800ac04:	3fc68a28 	.word	0x3fc68a28
 800ac08:	509f79fb 	.word	0x509f79fb
 800ac0c:	3fd34413 	.word	0x3fd34413
 800ac10:	0800ceda 	.word	0x0800ceda
 800ac14:	0800cfc6 	.word	0x0800cfc6
 800ac18:	7ff00000 	.word	0x7ff00000
 800ac1c:	0800cfc2 	.word	0x0800cfc2
 800ac20:	0800cf5a 	.word	0x0800cf5a
 800ac24:	0800cf59 	.word	0x0800cf59
 800ac28:	3ff80000 	.word	0x3ff80000
 800ac2c:	0800d0d8 	.word	0x0800d0d8
 800ac30:	0800d01e 	.word	0x0800d01e
 800ac34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac38:	6018      	str	r0, [r3, #0]
 800ac3a:	9b08      	ldr	r3, [sp, #32]
 800ac3c:	2b0e      	cmp	r3, #14
 800ac3e:	f200 80a1 	bhi.w	800ad84 <_dtoa_r+0x44c>
 800ac42:	2c00      	cmp	r4, #0
 800ac44:	f000 809e 	beq.w	800ad84 <_dtoa_r+0x44c>
 800ac48:	2f00      	cmp	r7, #0
 800ac4a:	dd33      	ble.n	800acb4 <_dtoa_r+0x37c>
 800ac4c:	4b9c      	ldr	r3, [pc, #624]	@ (800aec0 <_dtoa_r+0x588>)
 800ac4e:	f007 020f 	and.w	r2, r7, #15
 800ac52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac56:	05f8      	lsls	r0, r7, #23
 800ac58:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ac5c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ac60:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ac64:	d516      	bpl.n	800ac94 <_dtoa_r+0x35c>
 800ac66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac6a:	4b96      	ldr	r3, [pc, #600]	@ (800aec4 <_dtoa_r+0x58c>)
 800ac6c:	2603      	movs	r6, #3
 800ac6e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac72:	f7f5 fd5b 	bl	800072c <__aeabi_ddiv>
 800ac76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ac7a:	f004 040f 	and.w	r4, r4, #15
 800ac7e:	4d91      	ldr	r5, [pc, #580]	@ (800aec4 <_dtoa_r+0x58c>)
 800ac80:	b954      	cbnz	r4, 800ac98 <_dtoa_r+0x360>
 800ac82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac8a:	f7f5 fd4f 	bl	800072c <__aeabi_ddiv>
 800ac8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ac92:	e028      	b.n	800ace6 <_dtoa_r+0x3ae>
 800ac94:	2602      	movs	r6, #2
 800ac96:	e7f2      	b.n	800ac7e <_dtoa_r+0x346>
 800ac98:	07e1      	lsls	r1, r4, #31
 800ac9a:	d508      	bpl.n	800acae <_dtoa_r+0x376>
 800ac9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800aca0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aca4:	f7f5 fc18 	bl	80004d8 <__aeabi_dmul>
 800aca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800acac:	3601      	adds	r6, #1
 800acae:	1064      	asrs	r4, r4, #1
 800acb0:	3508      	adds	r5, #8
 800acb2:	e7e5      	b.n	800ac80 <_dtoa_r+0x348>
 800acb4:	f000 80af 	beq.w	800ae16 <_dtoa_r+0x4de>
 800acb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800acbc:	427c      	negs	r4, r7
 800acbe:	4b80      	ldr	r3, [pc, #512]	@ (800aec0 <_dtoa_r+0x588>)
 800acc0:	f004 020f 	and.w	r2, r4, #15
 800acc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800accc:	f7f5 fc04 	bl	80004d8 <__aeabi_dmul>
 800acd0:	2602      	movs	r6, #2
 800acd2:	2300      	movs	r3, #0
 800acd4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800acd8:	4d7a      	ldr	r5, [pc, #488]	@ (800aec4 <_dtoa_r+0x58c>)
 800acda:	1124      	asrs	r4, r4, #4
 800acdc:	2c00      	cmp	r4, #0
 800acde:	f040 808f 	bne.w	800ae00 <_dtoa_r+0x4c8>
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d1d3      	bne.n	800ac8e <_dtoa_r+0x356>
 800ace6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800acea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acec:	2b00      	cmp	r3, #0
 800acee:	f000 8094 	beq.w	800ae1a <_dtoa_r+0x4e2>
 800acf2:	2200      	movs	r2, #0
 800acf4:	4620      	mov	r0, r4
 800acf6:	4629      	mov	r1, r5
 800acf8:	4b73      	ldr	r3, [pc, #460]	@ (800aec8 <_dtoa_r+0x590>)
 800acfa:	f7f5 fe5f 	bl	80009bc <__aeabi_dcmplt>
 800acfe:	2800      	cmp	r0, #0
 800ad00:	f000 808b 	beq.w	800ae1a <_dtoa_r+0x4e2>
 800ad04:	9b08      	ldr	r3, [sp, #32]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	f000 8087 	beq.w	800ae1a <_dtoa_r+0x4e2>
 800ad0c:	f1bb 0f00 	cmp.w	fp, #0
 800ad10:	dd34      	ble.n	800ad7c <_dtoa_r+0x444>
 800ad12:	4620      	mov	r0, r4
 800ad14:	2200      	movs	r2, #0
 800ad16:	4629      	mov	r1, r5
 800ad18:	4b6c      	ldr	r3, [pc, #432]	@ (800aecc <_dtoa_r+0x594>)
 800ad1a:	f7f5 fbdd 	bl	80004d8 <__aeabi_dmul>
 800ad1e:	465c      	mov	r4, fp
 800ad20:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad24:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad28:	3601      	adds	r6, #1
 800ad2a:	4630      	mov	r0, r6
 800ad2c:	f7f5 fb6a 	bl	8000404 <__aeabi_i2d>
 800ad30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad34:	f7f5 fbd0 	bl	80004d8 <__aeabi_dmul>
 800ad38:	2200      	movs	r2, #0
 800ad3a:	4b65      	ldr	r3, [pc, #404]	@ (800aed0 <_dtoa_r+0x598>)
 800ad3c:	f7f5 fa16 	bl	800016c <__adddf3>
 800ad40:	4605      	mov	r5, r0
 800ad42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad46:	2c00      	cmp	r4, #0
 800ad48:	d16a      	bne.n	800ae20 <_dtoa_r+0x4e8>
 800ad4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	4b60      	ldr	r3, [pc, #384]	@ (800aed4 <_dtoa_r+0x59c>)
 800ad52:	f7f5 fa09 	bl	8000168 <__aeabi_dsub>
 800ad56:	4602      	mov	r2, r0
 800ad58:	460b      	mov	r3, r1
 800ad5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ad5e:	462a      	mov	r2, r5
 800ad60:	4633      	mov	r3, r6
 800ad62:	f7f5 fe49 	bl	80009f8 <__aeabi_dcmpgt>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	f040 8298 	bne.w	800b29c <_dtoa_r+0x964>
 800ad6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad70:	462a      	mov	r2, r5
 800ad72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ad76:	f7f5 fe21 	bl	80009bc <__aeabi_dcmplt>
 800ad7a:	bb38      	cbnz	r0, 800adcc <_dtoa_r+0x494>
 800ad7c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ad80:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ad84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	f2c0 8157 	blt.w	800b03a <_dtoa_r+0x702>
 800ad8c:	2f0e      	cmp	r7, #14
 800ad8e:	f300 8154 	bgt.w	800b03a <_dtoa_r+0x702>
 800ad92:	4b4b      	ldr	r3, [pc, #300]	@ (800aec0 <_dtoa_r+0x588>)
 800ad94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad98:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ad9c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ada0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	f280 80e5 	bge.w	800af72 <_dtoa_r+0x63a>
 800ada8:	9b08      	ldr	r3, [sp, #32]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	f300 80e1 	bgt.w	800af72 <_dtoa_r+0x63a>
 800adb0:	d10c      	bne.n	800adcc <_dtoa_r+0x494>
 800adb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adb6:	2200      	movs	r2, #0
 800adb8:	4b46      	ldr	r3, [pc, #280]	@ (800aed4 <_dtoa_r+0x59c>)
 800adba:	f7f5 fb8d 	bl	80004d8 <__aeabi_dmul>
 800adbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adc2:	f7f5 fe0f 	bl	80009e4 <__aeabi_dcmpge>
 800adc6:	2800      	cmp	r0, #0
 800adc8:	f000 8266 	beq.w	800b298 <_dtoa_r+0x960>
 800adcc:	2400      	movs	r4, #0
 800adce:	4625      	mov	r5, r4
 800add0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800add2:	4656      	mov	r6, sl
 800add4:	ea6f 0803 	mvn.w	r8, r3
 800add8:	2700      	movs	r7, #0
 800adda:	4621      	mov	r1, r4
 800addc:	4648      	mov	r0, r9
 800adde:	f000 fcbd 	bl	800b75c <_Bfree>
 800ade2:	2d00      	cmp	r5, #0
 800ade4:	f000 80bd 	beq.w	800af62 <_dtoa_r+0x62a>
 800ade8:	b12f      	cbz	r7, 800adf6 <_dtoa_r+0x4be>
 800adea:	42af      	cmp	r7, r5
 800adec:	d003      	beq.n	800adf6 <_dtoa_r+0x4be>
 800adee:	4639      	mov	r1, r7
 800adf0:	4648      	mov	r0, r9
 800adf2:	f000 fcb3 	bl	800b75c <_Bfree>
 800adf6:	4629      	mov	r1, r5
 800adf8:	4648      	mov	r0, r9
 800adfa:	f000 fcaf 	bl	800b75c <_Bfree>
 800adfe:	e0b0      	b.n	800af62 <_dtoa_r+0x62a>
 800ae00:	07e2      	lsls	r2, r4, #31
 800ae02:	d505      	bpl.n	800ae10 <_dtoa_r+0x4d8>
 800ae04:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae08:	f7f5 fb66 	bl	80004d8 <__aeabi_dmul>
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	3601      	adds	r6, #1
 800ae10:	1064      	asrs	r4, r4, #1
 800ae12:	3508      	adds	r5, #8
 800ae14:	e762      	b.n	800acdc <_dtoa_r+0x3a4>
 800ae16:	2602      	movs	r6, #2
 800ae18:	e765      	b.n	800ace6 <_dtoa_r+0x3ae>
 800ae1a:	46b8      	mov	r8, r7
 800ae1c:	9c08      	ldr	r4, [sp, #32]
 800ae1e:	e784      	b.n	800ad2a <_dtoa_r+0x3f2>
 800ae20:	4b27      	ldr	r3, [pc, #156]	@ (800aec0 <_dtoa_r+0x588>)
 800ae22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae2c:	4454      	add	r4, sl
 800ae2e:	2900      	cmp	r1, #0
 800ae30:	d054      	beq.n	800aedc <_dtoa_r+0x5a4>
 800ae32:	2000      	movs	r0, #0
 800ae34:	4928      	ldr	r1, [pc, #160]	@ (800aed8 <_dtoa_r+0x5a0>)
 800ae36:	f7f5 fc79 	bl	800072c <__aeabi_ddiv>
 800ae3a:	4633      	mov	r3, r6
 800ae3c:	462a      	mov	r2, r5
 800ae3e:	f7f5 f993 	bl	8000168 <__aeabi_dsub>
 800ae42:	4656      	mov	r6, sl
 800ae44:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ae48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae4c:	f7f5 fdf4 	bl	8000a38 <__aeabi_d2iz>
 800ae50:	4605      	mov	r5, r0
 800ae52:	f7f5 fad7 	bl	8000404 <__aeabi_i2d>
 800ae56:	4602      	mov	r2, r0
 800ae58:	460b      	mov	r3, r1
 800ae5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae5e:	f7f5 f983 	bl	8000168 <__aeabi_dsub>
 800ae62:	4602      	mov	r2, r0
 800ae64:	460b      	mov	r3, r1
 800ae66:	3530      	adds	r5, #48	@ 0x30
 800ae68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ae6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ae70:	f806 5b01 	strb.w	r5, [r6], #1
 800ae74:	f7f5 fda2 	bl	80009bc <__aeabi_dcmplt>
 800ae78:	2800      	cmp	r0, #0
 800ae7a:	d172      	bne.n	800af62 <_dtoa_r+0x62a>
 800ae7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae80:	2000      	movs	r0, #0
 800ae82:	4911      	ldr	r1, [pc, #68]	@ (800aec8 <_dtoa_r+0x590>)
 800ae84:	f7f5 f970 	bl	8000168 <__aeabi_dsub>
 800ae88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ae8c:	f7f5 fd96 	bl	80009bc <__aeabi_dcmplt>
 800ae90:	2800      	cmp	r0, #0
 800ae92:	f040 80b4 	bne.w	800affe <_dtoa_r+0x6c6>
 800ae96:	42a6      	cmp	r6, r4
 800ae98:	f43f af70 	beq.w	800ad7c <_dtoa_r+0x444>
 800ae9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800aea0:	2200      	movs	r2, #0
 800aea2:	4b0a      	ldr	r3, [pc, #40]	@ (800aecc <_dtoa_r+0x594>)
 800aea4:	f7f5 fb18 	bl	80004d8 <__aeabi_dmul>
 800aea8:	2200      	movs	r2, #0
 800aeaa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aeae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aeb2:	4b06      	ldr	r3, [pc, #24]	@ (800aecc <_dtoa_r+0x594>)
 800aeb4:	f7f5 fb10 	bl	80004d8 <__aeabi_dmul>
 800aeb8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aebc:	e7c4      	b.n	800ae48 <_dtoa_r+0x510>
 800aebe:	bf00      	nop
 800aec0:	0800d0d8 	.word	0x0800d0d8
 800aec4:	0800d0b0 	.word	0x0800d0b0
 800aec8:	3ff00000 	.word	0x3ff00000
 800aecc:	40240000 	.word	0x40240000
 800aed0:	401c0000 	.word	0x401c0000
 800aed4:	40140000 	.word	0x40140000
 800aed8:	3fe00000 	.word	0x3fe00000
 800aedc:	4631      	mov	r1, r6
 800aede:	4628      	mov	r0, r5
 800aee0:	f7f5 fafa 	bl	80004d8 <__aeabi_dmul>
 800aee4:	4656      	mov	r6, sl
 800aee6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aeea:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aeec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aef0:	f7f5 fda2 	bl	8000a38 <__aeabi_d2iz>
 800aef4:	4605      	mov	r5, r0
 800aef6:	f7f5 fa85 	bl	8000404 <__aeabi_i2d>
 800aefa:	4602      	mov	r2, r0
 800aefc:	460b      	mov	r3, r1
 800aefe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af02:	f7f5 f931 	bl	8000168 <__aeabi_dsub>
 800af06:	4602      	mov	r2, r0
 800af08:	460b      	mov	r3, r1
 800af0a:	3530      	adds	r5, #48	@ 0x30
 800af0c:	f806 5b01 	strb.w	r5, [r6], #1
 800af10:	42a6      	cmp	r6, r4
 800af12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af16:	f04f 0200 	mov.w	r2, #0
 800af1a:	d124      	bne.n	800af66 <_dtoa_r+0x62e>
 800af1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af20:	4bae      	ldr	r3, [pc, #696]	@ (800b1dc <_dtoa_r+0x8a4>)
 800af22:	f7f5 f923 	bl	800016c <__adddf3>
 800af26:	4602      	mov	r2, r0
 800af28:	460b      	mov	r3, r1
 800af2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af2e:	f7f5 fd63 	bl	80009f8 <__aeabi_dcmpgt>
 800af32:	2800      	cmp	r0, #0
 800af34:	d163      	bne.n	800affe <_dtoa_r+0x6c6>
 800af36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af3a:	2000      	movs	r0, #0
 800af3c:	49a7      	ldr	r1, [pc, #668]	@ (800b1dc <_dtoa_r+0x8a4>)
 800af3e:	f7f5 f913 	bl	8000168 <__aeabi_dsub>
 800af42:	4602      	mov	r2, r0
 800af44:	460b      	mov	r3, r1
 800af46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af4a:	f7f5 fd37 	bl	80009bc <__aeabi_dcmplt>
 800af4e:	2800      	cmp	r0, #0
 800af50:	f43f af14 	beq.w	800ad7c <_dtoa_r+0x444>
 800af54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800af56:	1e73      	subs	r3, r6, #1
 800af58:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af5e:	2b30      	cmp	r3, #48	@ 0x30
 800af60:	d0f8      	beq.n	800af54 <_dtoa_r+0x61c>
 800af62:	4647      	mov	r7, r8
 800af64:	e03b      	b.n	800afde <_dtoa_r+0x6a6>
 800af66:	4b9e      	ldr	r3, [pc, #632]	@ (800b1e0 <_dtoa_r+0x8a8>)
 800af68:	f7f5 fab6 	bl	80004d8 <__aeabi_dmul>
 800af6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800af70:	e7bc      	b.n	800aeec <_dtoa_r+0x5b4>
 800af72:	4656      	mov	r6, sl
 800af74:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800af78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af7c:	4620      	mov	r0, r4
 800af7e:	4629      	mov	r1, r5
 800af80:	f7f5 fbd4 	bl	800072c <__aeabi_ddiv>
 800af84:	f7f5 fd58 	bl	8000a38 <__aeabi_d2iz>
 800af88:	4680      	mov	r8, r0
 800af8a:	f7f5 fa3b 	bl	8000404 <__aeabi_i2d>
 800af8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af92:	f7f5 faa1 	bl	80004d8 <__aeabi_dmul>
 800af96:	4602      	mov	r2, r0
 800af98:	460b      	mov	r3, r1
 800af9a:	4620      	mov	r0, r4
 800af9c:	4629      	mov	r1, r5
 800af9e:	f7f5 f8e3 	bl	8000168 <__aeabi_dsub>
 800afa2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800afa6:	9d08      	ldr	r5, [sp, #32]
 800afa8:	f806 4b01 	strb.w	r4, [r6], #1
 800afac:	eba6 040a 	sub.w	r4, r6, sl
 800afb0:	42a5      	cmp	r5, r4
 800afb2:	4602      	mov	r2, r0
 800afb4:	460b      	mov	r3, r1
 800afb6:	d133      	bne.n	800b020 <_dtoa_r+0x6e8>
 800afb8:	f7f5 f8d8 	bl	800016c <__adddf3>
 800afbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afc0:	4604      	mov	r4, r0
 800afc2:	460d      	mov	r5, r1
 800afc4:	f7f5 fd18 	bl	80009f8 <__aeabi_dcmpgt>
 800afc8:	b9c0      	cbnz	r0, 800affc <_dtoa_r+0x6c4>
 800afca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afce:	4620      	mov	r0, r4
 800afd0:	4629      	mov	r1, r5
 800afd2:	f7f5 fce9 	bl	80009a8 <__aeabi_dcmpeq>
 800afd6:	b110      	cbz	r0, 800afde <_dtoa_r+0x6a6>
 800afd8:	f018 0f01 	tst.w	r8, #1
 800afdc:	d10e      	bne.n	800affc <_dtoa_r+0x6c4>
 800afde:	4648      	mov	r0, r9
 800afe0:	9903      	ldr	r1, [sp, #12]
 800afe2:	f000 fbbb 	bl	800b75c <_Bfree>
 800afe6:	2300      	movs	r3, #0
 800afe8:	7033      	strb	r3, [r6, #0]
 800afea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800afec:	3701      	adds	r7, #1
 800afee:	601f      	str	r7, [r3, #0]
 800aff0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	f000 824b 	beq.w	800b48e <_dtoa_r+0xb56>
 800aff8:	601e      	str	r6, [r3, #0]
 800affa:	e248      	b.n	800b48e <_dtoa_r+0xb56>
 800affc:	46b8      	mov	r8, r7
 800affe:	4633      	mov	r3, r6
 800b000:	461e      	mov	r6, r3
 800b002:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b006:	2a39      	cmp	r2, #57	@ 0x39
 800b008:	d106      	bne.n	800b018 <_dtoa_r+0x6e0>
 800b00a:	459a      	cmp	sl, r3
 800b00c:	d1f8      	bne.n	800b000 <_dtoa_r+0x6c8>
 800b00e:	2230      	movs	r2, #48	@ 0x30
 800b010:	f108 0801 	add.w	r8, r8, #1
 800b014:	f88a 2000 	strb.w	r2, [sl]
 800b018:	781a      	ldrb	r2, [r3, #0]
 800b01a:	3201      	adds	r2, #1
 800b01c:	701a      	strb	r2, [r3, #0]
 800b01e:	e7a0      	b.n	800af62 <_dtoa_r+0x62a>
 800b020:	2200      	movs	r2, #0
 800b022:	4b6f      	ldr	r3, [pc, #444]	@ (800b1e0 <_dtoa_r+0x8a8>)
 800b024:	f7f5 fa58 	bl	80004d8 <__aeabi_dmul>
 800b028:	2200      	movs	r2, #0
 800b02a:	2300      	movs	r3, #0
 800b02c:	4604      	mov	r4, r0
 800b02e:	460d      	mov	r5, r1
 800b030:	f7f5 fcba 	bl	80009a8 <__aeabi_dcmpeq>
 800b034:	2800      	cmp	r0, #0
 800b036:	d09f      	beq.n	800af78 <_dtoa_r+0x640>
 800b038:	e7d1      	b.n	800afde <_dtoa_r+0x6a6>
 800b03a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b03c:	2a00      	cmp	r2, #0
 800b03e:	f000 80ea 	beq.w	800b216 <_dtoa_r+0x8de>
 800b042:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b044:	2a01      	cmp	r2, #1
 800b046:	f300 80cd 	bgt.w	800b1e4 <_dtoa_r+0x8ac>
 800b04a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b04c:	2a00      	cmp	r2, #0
 800b04e:	f000 80c1 	beq.w	800b1d4 <_dtoa_r+0x89c>
 800b052:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b056:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b058:	9e04      	ldr	r6, [sp, #16]
 800b05a:	9a04      	ldr	r2, [sp, #16]
 800b05c:	2101      	movs	r1, #1
 800b05e:	441a      	add	r2, r3
 800b060:	9204      	str	r2, [sp, #16]
 800b062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b064:	4648      	mov	r0, r9
 800b066:	441a      	add	r2, r3
 800b068:	9209      	str	r2, [sp, #36]	@ 0x24
 800b06a:	f000 fc2b 	bl	800b8c4 <__i2b>
 800b06e:	4605      	mov	r5, r0
 800b070:	b166      	cbz	r6, 800b08c <_dtoa_r+0x754>
 800b072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b074:	2b00      	cmp	r3, #0
 800b076:	dd09      	ble.n	800b08c <_dtoa_r+0x754>
 800b078:	42b3      	cmp	r3, r6
 800b07a:	bfa8      	it	ge
 800b07c:	4633      	movge	r3, r6
 800b07e:	9a04      	ldr	r2, [sp, #16]
 800b080:	1af6      	subs	r6, r6, r3
 800b082:	1ad2      	subs	r2, r2, r3
 800b084:	9204      	str	r2, [sp, #16]
 800b086:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b088:	1ad3      	subs	r3, r2, r3
 800b08a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b08c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b08e:	b30b      	cbz	r3, 800b0d4 <_dtoa_r+0x79c>
 800b090:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b092:	2b00      	cmp	r3, #0
 800b094:	f000 80c6 	beq.w	800b224 <_dtoa_r+0x8ec>
 800b098:	2c00      	cmp	r4, #0
 800b09a:	f000 80c0 	beq.w	800b21e <_dtoa_r+0x8e6>
 800b09e:	4629      	mov	r1, r5
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	4648      	mov	r0, r9
 800b0a4:	f000 fcc6 	bl	800ba34 <__pow5mult>
 800b0a8:	9a03      	ldr	r2, [sp, #12]
 800b0aa:	4601      	mov	r1, r0
 800b0ac:	4605      	mov	r5, r0
 800b0ae:	4648      	mov	r0, r9
 800b0b0:	f000 fc1e 	bl	800b8f0 <__multiply>
 800b0b4:	9903      	ldr	r1, [sp, #12]
 800b0b6:	4680      	mov	r8, r0
 800b0b8:	4648      	mov	r0, r9
 800b0ba:	f000 fb4f 	bl	800b75c <_Bfree>
 800b0be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0c0:	1b1b      	subs	r3, r3, r4
 800b0c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0c4:	f000 80b1 	beq.w	800b22a <_dtoa_r+0x8f2>
 800b0c8:	4641      	mov	r1, r8
 800b0ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0cc:	4648      	mov	r0, r9
 800b0ce:	f000 fcb1 	bl	800ba34 <__pow5mult>
 800b0d2:	9003      	str	r0, [sp, #12]
 800b0d4:	2101      	movs	r1, #1
 800b0d6:	4648      	mov	r0, r9
 800b0d8:	f000 fbf4 	bl	800b8c4 <__i2b>
 800b0dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0de:	4604      	mov	r4, r0
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 81d8 	beq.w	800b496 <_dtoa_r+0xb5e>
 800b0e6:	461a      	mov	r2, r3
 800b0e8:	4601      	mov	r1, r0
 800b0ea:	4648      	mov	r0, r9
 800b0ec:	f000 fca2 	bl	800ba34 <__pow5mult>
 800b0f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	2b01      	cmp	r3, #1
 800b0f6:	f300 809f 	bgt.w	800b238 <_dtoa_r+0x900>
 800b0fa:	9b06      	ldr	r3, [sp, #24]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	f040 8097 	bne.w	800b230 <_dtoa_r+0x8f8>
 800b102:	9b07      	ldr	r3, [sp, #28]
 800b104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b108:	2b00      	cmp	r3, #0
 800b10a:	f040 8093 	bne.w	800b234 <_dtoa_r+0x8fc>
 800b10e:	9b07      	ldr	r3, [sp, #28]
 800b110:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b114:	0d1b      	lsrs	r3, r3, #20
 800b116:	051b      	lsls	r3, r3, #20
 800b118:	b133      	cbz	r3, 800b128 <_dtoa_r+0x7f0>
 800b11a:	9b04      	ldr	r3, [sp, #16]
 800b11c:	3301      	adds	r3, #1
 800b11e:	9304      	str	r3, [sp, #16]
 800b120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b122:	3301      	adds	r3, #1
 800b124:	9309      	str	r3, [sp, #36]	@ 0x24
 800b126:	2301      	movs	r3, #1
 800b128:	930a      	str	r3, [sp, #40]	@ 0x28
 800b12a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	f000 81b8 	beq.w	800b4a2 <_dtoa_r+0xb6a>
 800b132:	6923      	ldr	r3, [r4, #16]
 800b134:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b138:	6918      	ldr	r0, [r3, #16]
 800b13a:	f000 fb77 	bl	800b82c <__hi0bits>
 800b13e:	f1c0 0020 	rsb	r0, r0, #32
 800b142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b144:	4418      	add	r0, r3
 800b146:	f010 001f 	ands.w	r0, r0, #31
 800b14a:	f000 8082 	beq.w	800b252 <_dtoa_r+0x91a>
 800b14e:	f1c0 0320 	rsb	r3, r0, #32
 800b152:	2b04      	cmp	r3, #4
 800b154:	dd73      	ble.n	800b23e <_dtoa_r+0x906>
 800b156:	9b04      	ldr	r3, [sp, #16]
 800b158:	f1c0 001c 	rsb	r0, r0, #28
 800b15c:	4403      	add	r3, r0
 800b15e:	9304      	str	r3, [sp, #16]
 800b160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b162:	4406      	add	r6, r0
 800b164:	4403      	add	r3, r0
 800b166:	9309      	str	r3, [sp, #36]	@ 0x24
 800b168:	9b04      	ldr	r3, [sp, #16]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	dd05      	ble.n	800b17a <_dtoa_r+0x842>
 800b16e:	461a      	mov	r2, r3
 800b170:	4648      	mov	r0, r9
 800b172:	9903      	ldr	r1, [sp, #12]
 800b174:	f000 fcb8 	bl	800bae8 <__lshift>
 800b178:	9003      	str	r0, [sp, #12]
 800b17a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	dd05      	ble.n	800b18c <_dtoa_r+0x854>
 800b180:	4621      	mov	r1, r4
 800b182:	461a      	mov	r2, r3
 800b184:	4648      	mov	r0, r9
 800b186:	f000 fcaf 	bl	800bae8 <__lshift>
 800b18a:	4604      	mov	r4, r0
 800b18c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d061      	beq.n	800b256 <_dtoa_r+0x91e>
 800b192:	4621      	mov	r1, r4
 800b194:	9803      	ldr	r0, [sp, #12]
 800b196:	f000 fd13 	bl	800bbc0 <__mcmp>
 800b19a:	2800      	cmp	r0, #0
 800b19c:	da5b      	bge.n	800b256 <_dtoa_r+0x91e>
 800b19e:	2300      	movs	r3, #0
 800b1a0:	220a      	movs	r2, #10
 800b1a2:	4648      	mov	r0, r9
 800b1a4:	9903      	ldr	r1, [sp, #12]
 800b1a6:	f000 fafb 	bl	800b7a0 <__multadd>
 800b1aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1ac:	f107 38ff 	add.w	r8, r7, #4294967295
 800b1b0:	9003      	str	r0, [sp, #12]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	f000 8177 	beq.w	800b4a6 <_dtoa_r+0xb6e>
 800b1b8:	4629      	mov	r1, r5
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	220a      	movs	r2, #10
 800b1be:	4648      	mov	r0, r9
 800b1c0:	f000 faee 	bl	800b7a0 <__multadd>
 800b1c4:	f1bb 0f00 	cmp.w	fp, #0
 800b1c8:	4605      	mov	r5, r0
 800b1ca:	dc6f      	bgt.n	800b2ac <_dtoa_r+0x974>
 800b1cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1ce:	2b02      	cmp	r3, #2
 800b1d0:	dc49      	bgt.n	800b266 <_dtoa_r+0x92e>
 800b1d2:	e06b      	b.n	800b2ac <_dtoa_r+0x974>
 800b1d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b1d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b1da:	e73c      	b.n	800b056 <_dtoa_r+0x71e>
 800b1dc:	3fe00000 	.word	0x3fe00000
 800b1e0:	40240000 	.word	0x40240000
 800b1e4:	9b08      	ldr	r3, [sp, #32]
 800b1e6:	1e5c      	subs	r4, r3, #1
 800b1e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1ea:	42a3      	cmp	r3, r4
 800b1ec:	db09      	blt.n	800b202 <_dtoa_r+0x8ca>
 800b1ee:	1b1c      	subs	r4, r3, r4
 800b1f0:	9b08      	ldr	r3, [sp, #32]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	f6bf af30 	bge.w	800b058 <_dtoa_r+0x720>
 800b1f8:	9b04      	ldr	r3, [sp, #16]
 800b1fa:	9a08      	ldr	r2, [sp, #32]
 800b1fc:	1a9e      	subs	r6, r3, r2
 800b1fe:	2300      	movs	r3, #0
 800b200:	e72b      	b.n	800b05a <_dtoa_r+0x722>
 800b202:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b204:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b206:	1ae3      	subs	r3, r4, r3
 800b208:	441a      	add	r2, r3
 800b20a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b20c:	9e04      	ldr	r6, [sp, #16]
 800b20e:	2400      	movs	r4, #0
 800b210:	9b08      	ldr	r3, [sp, #32]
 800b212:	920e      	str	r2, [sp, #56]	@ 0x38
 800b214:	e721      	b.n	800b05a <_dtoa_r+0x722>
 800b216:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b218:	9e04      	ldr	r6, [sp, #16]
 800b21a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b21c:	e728      	b.n	800b070 <_dtoa_r+0x738>
 800b21e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b222:	e751      	b.n	800b0c8 <_dtoa_r+0x790>
 800b224:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b226:	9903      	ldr	r1, [sp, #12]
 800b228:	e750      	b.n	800b0cc <_dtoa_r+0x794>
 800b22a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b22e:	e751      	b.n	800b0d4 <_dtoa_r+0x79c>
 800b230:	2300      	movs	r3, #0
 800b232:	e779      	b.n	800b128 <_dtoa_r+0x7f0>
 800b234:	9b06      	ldr	r3, [sp, #24]
 800b236:	e777      	b.n	800b128 <_dtoa_r+0x7f0>
 800b238:	2300      	movs	r3, #0
 800b23a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b23c:	e779      	b.n	800b132 <_dtoa_r+0x7fa>
 800b23e:	d093      	beq.n	800b168 <_dtoa_r+0x830>
 800b240:	9a04      	ldr	r2, [sp, #16]
 800b242:	331c      	adds	r3, #28
 800b244:	441a      	add	r2, r3
 800b246:	9204      	str	r2, [sp, #16]
 800b248:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b24a:	441e      	add	r6, r3
 800b24c:	441a      	add	r2, r3
 800b24e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b250:	e78a      	b.n	800b168 <_dtoa_r+0x830>
 800b252:	4603      	mov	r3, r0
 800b254:	e7f4      	b.n	800b240 <_dtoa_r+0x908>
 800b256:	9b08      	ldr	r3, [sp, #32]
 800b258:	46b8      	mov	r8, r7
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	dc20      	bgt.n	800b2a0 <_dtoa_r+0x968>
 800b25e:	469b      	mov	fp, r3
 800b260:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b262:	2b02      	cmp	r3, #2
 800b264:	dd1e      	ble.n	800b2a4 <_dtoa_r+0x96c>
 800b266:	f1bb 0f00 	cmp.w	fp, #0
 800b26a:	f47f adb1 	bne.w	800add0 <_dtoa_r+0x498>
 800b26e:	4621      	mov	r1, r4
 800b270:	465b      	mov	r3, fp
 800b272:	2205      	movs	r2, #5
 800b274:	4648      	mov	r0, r9
 800b276:	f000 fa93 	bl	800b7a0 <__multadd>
 800b27a:	4601      	mov	r1, r0
 800b27c:	4604      	mov	r4, r0
 800b27e:	9803      	ldr	r0, [sp, #12]
 800b280:	f000 fc9e 	bl	800bbc0 <__mcmp>
 800b284:	2800      	cmp	r0, #0
 800b286:	f77f ada3 	ble.w	800add0 <_dtoa_r+0x498>
 800b28a:	4656      	mov	r6, sl
 800b28c:	2331      	movs	r3, #49	@ 0x31
 800b28e:	f108 0801 	add.w	r8, r8, #1
 800b292:	f806 3b01 	strb.w	r3, [r6], #1
 800b296:	e59f      	b.n	800add8 <_dtoa_r+0x4a0>
 800b298:	46b8      	mov	r8, r7
 800b29a:	9c08      	ldr	r4, [sp, #32]
 800b29c:	4625      	mov	r5, r4
 800b29e:	e7f4      	b.n	800b28a <_dtoa_r+0x952>
 800b2a0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b2a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f000 8101 	beq.w	800b4ae <_dtoa_r+0xb76>
 800b2ac:	2e00      	cmp	r6, #0
 800b2ae:	dd05      	ble.n	800b2bc <_dtoa_r+0x984>
 800b2b0:	4629      	mov	r1, r5
 800b2b2:	4632      	mov	r2, r6
 800b2b4:	4648      	mov	r0, r9
 800b2b6:	f000 fc17 	bl	800bae8 <__lshift>
 800b2ba:	4605      	mov	r5, r0
 800b2bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d05c      	beq.n	800b37c <_dtoa_r+0xa44>
 800b2c2:	4648      	mov	r0, r9
 800b2c4:	6869      	ldr	r1, [r5, #4]
 800b2c6:	f000 fa09 	bl	800b6dc <_Balloc>
 800b2ca:	4606      	mov	r6, r0
 800b2cc:	b928      	cbnz	r0, 800b2da <_dtoa_r+0x9a2>
 800b2ce:	4602      	mov	r2, r0
 800b2d0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b2d4:	4b80      	ldr	r3, [pc, #512]	@ (800b4d8 <_dtoa_r+0xba0>)
 800b2d6:	f7ff bb43 	b.w	800a960 <_dtoa_r+0x28>
 800b2da:	692a      	ldr	r2, [r5, #16]
 800b2dc:	f105 010c 	add.w	r1, r5, #12
 800b2e0:	3202      	adds	r2, #2
 800b2e2:	0092      	lsls	r2, r2, #2
 800b2e4:	300c      	adds	r0, #12
 800b2e6:	f7ff fa70 	bl	800a7ca <memcpy>
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	4631      	mov	r1, r6
 800b2ee:	4648      	mov	r0, r9
 800b2f0:	f000 fbfa 	bl	800bae8 <__lshift>
 800b2f4:	462f      	mov	r7, r5
 800b2f6:	4605      	mov	r5, r0
 800b2f8:	f10a 0301 	add.w	r3, sl, #1
 800b2fc:	9304      	str	r3, [sp, #16]
 800b2fe:	eb0a 030b 	add.w	r3, sl, fp
 800b302:	930a      	str	r3, [sp, #40]	@ 0x28
 800b304:	9b06      	ldr	r3, [sp, #24]
 800b306:	f003 0301 	and.w	r3, r3, #1
 800b30a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b30c:	9b04      	ldr	r3, [sp, #16]
 800b30e:	4621      	mov	r1, r4
 800b310:	9803      	ldr	r0, [sp, #12]
 800b312:	f103 3bff 	add.w	fp, r3, #4294967295
 800b316:	f7ff fa85 	bl	800a824 <quorem>
 800b31a:	4603      	mov	r3, r0
 800b31c:	4639      	mov	r1, r7
 800b31e:	3330      	adds	r3, #48	@ 0x30
 800b320:	9006      	str	r0, [sp, #24]
 800b322:	9803      	ldr	r0, [sp, #12]
 800b324:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b326:	f000 fc4b 	bl	800bbc0 <__mcmp>
 800b32a:	462a      	mov	r2, r5
 800b32c:	9008      	str	r0, [sp, #32]
 800b32e:	4621      	mov	r1, r4
 800b330:	4648      	mov	r0, r9
 800b332:	f000 fc61 	bl	800bbf8 <__mdiff>
 800b336:	68c2      	ldr	r2, [r0, #12]
 800b338:	4606      	mov	r6, r0
 800b33a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b33c:	bb02      	cbnz	r2, 800b380 <_dtoa_r+0xa48>
 800b33e:	4601      	mov	r1, r0
 800b340:	9803      	ldr	r0, [sp, #12]
 800b342:	f000 fc3d 	bl	800bbc0 <__mcmp>
 800b346:	4602      	mov	r2, r0
 800b348:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b34a:	4631      	mov	r1, r6
 800b34c:	4648      	mov	r0, r9
 800b34e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b352:	f000 fa03 	bl	800b75c <_Bfree>
 800b356:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b358:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b35a:	9e04      	ldr	r6, [sp, #16]
 800b35c:	ea42 0103 	orr.w	r1, r2, r3
 800b360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b362:	4319      	orrs	r1, r3
 800b364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b366:	d10d      	bne.n	800b384 <_dtoa_r+0xa4c>
 800b368:	2b39      	cmp	r3, #57	@ 0x39
 800b36a:	d027      	beq.n	800b3bc <_dtoa_r+0xa84>
 800b36c:	9a08      	ldr	r2, [sp, #32]
 800b36e:	2a00      	cmp	r2, #0
 800b370:	dd01      	ble.n	800b376 <_dtoa_r+0xa3e>
 800b372:	9b06      	ldr	r3, [sp, #24]
 800b374:	3331      	adds	r3, #49	@ 0x31
 800b376:	f88b 3000 	strb.w	r3, [fp]
 800b37a:	e52e      	b.n	800adda <_dtoa_r+0x4a2>
 800b37c:	4628      	mov	r0, r5
 800b37e:	e7b9      	b.n	800b2f4 <_dtoa_r+0x9bc>
 800b380:	2201      	movs	r2, #1
 800b382:	e7e2      	b.n	800b34a <_dtoa_r+0xa12>
 800b384:	9908      	ldr	r1, [sp, #32]
 800b386:	2900      	cmp	r1, #0
 800b388:	db04      	blt.n	800b394 <_dtoa_r+0xa5c>
 800b38a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b38c:	4301      	orrs	r1, r0
 800b38e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b390:	4301      	orrs	r1, r0
 800b392:	d120      	bne.n	800b3d6 <_dtoa_r+0xa9e>
 800b394:	2a00      	cmp	r2, #0
 800b396:	ddee      	ble.n	800b376 <_dtoa_r+0xa3e>
 800b398:	2201      	movs	r2, #1
 800b39a:	9903      	ldr	r1, [sp, #12]
 800b39c:	4648      	mov	r0, r9
 800b39e:	9304      	str	r3, [sp, #16]
 800b3a0:	f000 fba2 	bl	800bae8 <__lshift>
 800b3a4:	4621      	mov	r1, r4
 800b3a6:	9003      	str	r0, [sp, #12]
 800b3a8:	f000 fc0a 	bl	800bbc0 <__mcmp>
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	9b04      	ldr	r3, [sp, #16]
 800b3b0:	dc02      	bgt.n	800b3b8 <_dtoa_r+0xa80>
 800b3b2:	d1e0      	bne.n	800b376 <_dtoa_r+0xa3e>
 800b3b4:	07da      	lsls	r2, r3, #31
 800b3b6:	d5de      	bpl.n	800b376 <_dtoa_r+0xa3e>
 800b3b8:	2b39      	cmp	r3, #57	@ 0x39
 800b3ba:	d1da      	bne.n	800b372 <_dtoa_r+0xa3a>
 800b3bc:	2339      	movs	r3, #57	@ 0x39
 800b3be:	f88b 3000 	strb.w	r3, [fp]
 800b3c2:	4633      	mov	r3, r6
 800b3c4:	461e      	mov	r6, r3
 800b3c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b3ca:	3b01      	subs	r3, #1
 800b3cc:	2a39      	cmp	r2, #57	@ 0x39
 800b3ce:	d04e      	beq.n	800b46e <_dtoa_r+0xb36>
 800b3d0:	3201      	adds	r2, #1
 800b3d2:	701a      	strb	r2, [r3, #0]
 800b3d4:	e501      	b.n	800adda <_dtoa_r+0x4a2>
 800b3d6:	2a00      	cmp	r2, #0
 800b3d8:	dd03      	ble.n	800b3e2 <_dtoa_r+0xaaa>
 800b3da:	2b39      	cmp	r3, #57	@ 0x39
 800b3dc:	d0ee      	beq.n	800b3bc <_dtoa_r+0xa84>
 800b3de:	3301      	adds	r3, #1
 800b3e0:	e7c9      	b.n	800b376 <_dtoa_r+0xa3e>
 800b3e2:	9a04      	ldr	r2, [sp, #16]
 800b3e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b3ea:	428a      	cmp	r2, r1
 800b3ec:	d028      	beq.n	800b440 <_dtoa_r+0xb08>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	220a      	movs	r2, #10
 800b3f2:	9903      	ldr	r1, [sp, #12]
 800b3f4:	4648      	mov	r0, r9
 800b3f6:	f000 f9d3 	bl	800b7a0 <__multadd>
 800b3fa:	42af      	cmp	r7, r5
 800b3fc:	9003      	str	r0, [sp, #12]
 800b3fe:	f04f 0300 	mov.w	r3, #0
 800b402:	f04f 020a 	mov.w	r2, #10
 800b406:	4639      	mov	r1, r7
 800b408:	4648      	mov	r0, r9
 800b40a:	d107      	bne.n	800b41c <_dtoa_r+0xae4>
 800b40c:	f000 f9c8 	bl	800b7a0 <__multadd>
 800b410:	4607      	mov	r7, r0
 800b412:	4605      	mov	r5, r0
 800b414:	9b04      	ldr	r3, [sp, #16]
 800b416:	3301      	adds	r3, #1
 800b418:	9304      	str	r3, [sp, #16]
 800b41a:	e777      	b.n	800b30c <_dtoa_r+0x9d4>
 800b41c:	f000 f9c0 	bl	800b7a0 <__multadd>
 800b420:	4629      	mov	r1, r5
 800b422:	4607      	mov	r7, r0
 800b424:	2300      	movs	r3, #0
 800b426:	220a      	movs	r2, #10
 800b428:	4648      	mov	r0, r9
 800b42a:	f000 f9b9 	bl	800b7a0 <__multadd>
 800b42e:	4605      	mov	r5, r0
 800b430:	e7f0      	b.n	800b414 <_dtoa_r+0xadc>
 800b432:	f1bb 0f00 	cmp.w	fp, #0
 800b436:	bfcc      	ite	gt
 800b438:	465e      	movgt	r6, fp
 800b43a:	2601      	movle	r6, #1
 800b43c:	2700      	movs	r7, #0
 800b43e:	4456      	add	r6, sl
 800b440:	2201      	movs	r2, #1
 800b442:	9903      	ldr	r1, [sp, #12]
 800b444:	4648      	mov	r0, r9
 800b446:	9304      	str	r3, [sp, #16]
 800b448:	f000 fb4e 	bl	800bae8 <__lshift>
 800b44c:	4621      	mov	r1, r4
 800b44e:	9003      	str	r0, [sp, #12]
 800b450:	f000 fbb6 	bl	800bbc0 <__mcmp>
 800b454:	2800      	cmp	r0, #0
 800b456:	dcb4      	bgt.n	800b3c2 <_dtoa_r+0xa8a>
 800b458:	d102      	bne.n	800b460 <_dtoa_r+0xb28>
 800b45a:	9b04      	ldr	r3, [sp, #16]
 800b45c:	07db      	lsls	r3, r3, #31
 800b45e:	d4b0      	bmi.n	800b3c2 <_dtoa_r+0xa8a>
 800b460:	4633      	mov	r3, r6
 800b462:	461e      	mov	r6, r3
 800b464:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b468:	2a30      	cmp	r2, #48	@ 0x30
 800b46a:	d0fa      	beq.n	800b462 <_dtoa_r+0xb2a>
 800b46c:	e4b5      	b.n	800adda <_dtoa_r+0x4a2>
 800b46e:	459a      	cmp	sl, r3
 800b470:	d1a8      	bne.n	800b3c4 <_dtoa_r+0xa8c>
 800b472:	2331      	movs	r3, #49	@ 0x31
 800b474:	f108 0801 	add.w	r8, r8, #1
 800b478:	f88a 3000 	strb.w	r3, [sl]
 800b47c:	e4ad      	b.n	800adda <_dtoa_r+0x4a2>
 800b47e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b480:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b4dc <_dtoa_r+0xba4>
 800b484:	b11b      	cbz	r3, 800b48e <_dtoa_r+0xb56>
 800b486:	f10a 0308 	add.w	r3, sl, #8
 800b48a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b48c:	6013      	str	r3, [r2, #0]
 800b48e:	4650      	mov	r0, sl
 800b490:	b017      	add	sp, #92	@ 0x5c
 800b492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b496:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b498:	2b01      	cmp	r3, #1
 800b49a:	f77f ae2e 	ble.w	800b0fa <_dtoa_r+0x7c2>
 800b49e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4a2:	2001      	movs	r0, #1
 800b4a4:	e64d      	b.n	800b142 <_dtoa_r+0x80a>
 800b4a6:	f1bb 0f00 	cmp.w	fp, #0
 800b4aa:	f77f aed9 	ble.w	800b260 <_dtoa_r+0x928>
 800b4ae:	4656      	mov	r6, sl
 800b4b0:	4621      	mov	r1, r4
 800b4b2:	9803      	ldr	r0, [sp, #12]
 800b4b4:	f7ff f9b6 	bl	800a824 <quorem>
 800b4b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b4bc:	f806 3b01 	strb.w	r3, [r6], #1
 800b4c0:	eba6 020a 	sub.w	r2, r6, sl
 800b4c4:	4593      	cmp	fp, r2
 800b4c6:	ddb4      	ble.n	800b432 <_dtoa_r+0xafa>
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	220a      	movs	r2, #10
 800b4cc:	4648      	mov	r0, r9
 800b4ce:	9903      	ldr	r1, [sp, #12]
 800b4d0:	f000 f966 	bl	800b7a0 <__multadd>
 800b4d4:	9003      	str	r0, [sp, #12]
 800b4d6:	e7eb      	b.n	800b4b0 <_dtoa_r+0xb78>
 800b4d8:	0800d01e 	.word	0x0800d01e
 800b4dc:	0800cfb9 	.word	0x0800cfb9

0800b4e0 <_free_r>:
 800b4e0:	b538      	push	{r3, r4, r5, lr}
 800b4e2:	4605      	mov	r5, r0
 800b4e4:	2900      	cmp	r1, #0
 800b4e6:	d040      	beq.n	800b56a <_free_r+0x8a>
 800b4e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4ec:	1f0c      	subs	r4, r1, #4
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	bfb8      	it	lt
 800b4f2:	18e4      	addlt	r4, r4, r3
 800b4f4:	f000 f8e6 	bl	800b6c4 <__malloc_lock>
 800b4f8:	4a1c      	ldr	r2, [pc, #112]	@ (800b56c <_free_r+0x8c>)
 800b4fa:	6813      	ldr	r3, [r2, #0]
 800b4fc:	b933      	cbnz	r3, 800b50c <_free_r+0x2c>
 800b4fe:	6063      	str	r3, [r4, #4]
 800b500:	6014      	str	r4, [r2, #0]
 800b502:	4628      	mov	r0, r5
 800b504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b508:	f000 b8e2 	b.w	800b6d0 <__malloc_unlock>
 800b50c:	42a3      	cmp	r3, r4
 800b50e:	d908      	bls.n	800b522 <_free_r+0x42>
 800b510:	6820      	ldr	r0, [r4, #0]
 800b512:	1821      	adds	r1, r4, r0
 800b514:	428b      	cmp	r3, r1
 800b516:	bf01      	itttt	eq
 800b518:	6819      	ldreq	r1, [r3, #0]
 800b51a:	685b      	ldreq	r3, [r3, #4]
 800b51c:	1809      	addeq	r1, r1, r0
 800b51e:	6021      	streq	r1, [r4, #0]
 800b520:	e7ed      	b.n	800b4fe <_free_r+0x1e>
 800b522:	461a      	mov	r2, r3
 800b524:	685b      	ldr	r3, [r3, #4]
 800b526:	b10b      	cbz	r3, 800b52c <_free_r+0x4c>
 800b528:	42a3      	cmp	r3, r4
 800b52a:	d9fa      	bls.n	800b522 <_free_r+0x42>
 800b52c:	6811      	ldr	r1, [r2, #0]
 800b52e:	1850      	adds	r0, r2, r1
 800b530:	42a0      	cmp	r0, r4
 800b532:	d10b      	bne.n	800b54c <_free_r+0x6c>
 800b534:	6820      	ldr	r0, [r4, #0]
 800b536:	4401      	add	r1, r0
 800b538:	1850      	adds	r0, r2, r1
 800b53a:	4283      	cmp	r3, r0
 800b53c:	6011      	str	r1, [r2, #0]
 800b53e:	d1e0      	bne.n	800b502 <_free_r+0x22>
 800b540:	6818      	ldr	r0, [r3, #0]
 800b542:	685b      	ldr	r3, [r3, #4]
 800b544:	4408      	add	r0, r1
 800b546:	6010      	str	r0, [r2, #0]
 800b548:	6053      	str	r3, [r2, #4]
 800b54a:	e7da      	b.n	800b502 <_free_r+0x22>
 800b54c:	d902      	bls.n	800b554 <_free_r+0x74>
 800b54e:	230c      	movs	r3, #12
 800b550:	602b      	str	r3, [r5, #0]
 800b552:	e7d6      	b.n	800b502 <_free_r+0x22>
 800b554:	6820      	ldr	r0, [r4, #0]
 800b556:	1821      	adds	r1, r4, r0
 800b558:	428b      	cmp	r3, r1
 800b55a:	bf01      	itttt	eq
 800b55c:	6819      	ldreq	r1, [r3, #0]
 800b55e:	685b      	ldreq	r3, [r3, #4]
 800b560:	1809      	addeq	r1, r1, r0
 800b562:	6021      	streq	r1, [r4, #0]
 800b564:	6063      	str	r3, [r4, #4]
 800b566:	6054      	str	r4, [r2, #4]
 800b568:	e7cb      	b.n	800b502 <_free_r+0x22>
 800b56a:	bd38      	pop	{r3, r4, r5, pc}
 800b56c:	20000eb8 	.word	0x20000eb8

0800b570 <malloc>:
 800b570:	4b02      	ldr	r3, [pc, #8]	@ (800b57c <malloc+0xc>)
 800b572:	4601      	mov	r1, r0
 800b574:	6818      	ldr	r0, [r3, #0]
 800b576:	f000 b825 	b.w	800b5c4 <_malloc_r>
 800b57a:	bf00      	nop
 800b57c:	20000064 	.word	0x20000064

0800b580 <sbrk_aligned>:
 800b580:	b570      	push	{r4, r5, r6, lr}
 800b582:	4e0f      	ldr	r6, [pc, #60]	@ (800b5c0 <sbrk_aligned+0x40>)
 800b584:	460c      	mov	r4, r1
 800b586:	6831      	ldr	r1, [r6, #0]
 800b588:	4605      	mov	r5, r0
 800b58a:	b911      	cbnz	r1, 800b592 <sbrk_aligned+0x12>
 800b58c:	f000 fe4c 	bl	800c228 <_sbrk_r>
 800b590:	6030      	str	r0, [r6, #0]
 800b592:	4621      	mov	r1, r4
 800b594:	4628      	mov	r0, r5
 800b596:	f000 fe47 	bl	800c228 <_sbrk_r>
 800b59a:	1c43      	adds	r3, r0, #1
 800b59c:	d103      	bne.n	800b5a6 <sbrk_aligned+0x26>
 800b59e:	f04f 34ff 	mov.w	r4, #4294967295
 800b5a2:	4620      	mov	r0, r4
 800b5a4:	bd70      	pop	{r4, r5, r6, pc}
 800b5a6:	1cc4      	adds	r4, r0, #3
 800b5a8:	f024 0403 	bic.w	r4, r4, #3
 800b5ac:	42a0      	cmp	r0, r4
 800b5ae:	d0f8      	beq.n	800b5a2 <sbrk_aligned+0x22>
 800b5b0:	1a21      	subs	r1, r4, r0
 800b5b2:	4628      	mov	r0, r5
 800b5b4:	f000 fe38 	bl	800c228 <_sbrk_r>
 800b5b8:	3001      	adds	r0, #1
 800b5ba:	d1f2      	bne.n	800b5a2 <sbrk_aligned+0x22>
 800b5bc:	e7ef      	b.n	800b59e <sbrk_aligned+0x1e>
 800b5be:	bf00      	nop
 800b5c0:	20000eb4 	.word	0x20000eb4

0800b5c4 <_malloc_r>:
 800b5c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5c8:	1ccd      	adds	r5, r1, #3
 800b5ca:	f025 0503 	bic.w	r5, r5, #3
 800b5ce:	3508      	adds	r5, #8
 800b5d0:	2d0c      	cmp	r5, #12
 800b5d2:	bf38      	it	cc
 800b5d4:	250c      	movcc	r5, #12
 800b5d6:	2d00      	cmp	r5, #0
 800b5d8:	4606      	mov	r6, r0
 800b5da:	db01      	blt.n	800b5e0 <_malloc_r+0x1c>
 800b5dc:	42a9      	cmp	r1, r5
 800b5de:	d904      	bls.n	800b5ea <_malloc_r+0x26>
 800b5e0:	230c      	movs	r3, #12
 800b5e2:	6033      	str	r3, [r6, #0]
 800b5e4:	2000      	movs	r0, #0
 800b5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6c0 <_malloc_r+0xfc>
 800b5ee:	f000 f869 	bl	800b6c4 <__malloc_lock>
 800b5f2:	f8d8 3000 	ldr.w	r3, [r8]
 800b5f6:	461c      	mov	r4, r3
 800b5f8:	bb44      	cbnz	r4, 800b64c <_malloc_r+0x88>
 800b5fa:	4629      	mov	r1, r5
 800b5fc:	4630      	mov	r0, r6
 800b5fe:	f7ff ffbf 	bl	800b580 <sbrk_aligned>
 800b602:	1c43      	adds	r3, r0, #1
 800b604:	4604      	mov	r4, r0
 800b606:	d158      	bne.n	800b6ba <_malloc_r+0xf6>
 800b608:	f8d8 4000 	ldr.w	r4, [r8]
 800b60c:	4627      	mov	r7, r4
 800b60e:	2f00      	cmp	r7, #0
 800b610:	d143      	bne.n	800b69a <_malloc_r+0xd6>
 800b612:	2c00      	cmp	r4, #0
 800b614:	d04b      	beq.n	800b6ae <_malloc_r+0xea>
 800b616:	6823      	ldr	r3, [r4, #0]
 800b618:	4639      	mov	r1, r7
 800b61a:	4630      	mov	r0, r6
 800b61c:	eb04 0903 	add.w	r9, r4, r3
 800b620:	f000 fe02 	bl	800c228 <_sbrk_r>
 800b624:	4581      	cmp	r9, r0
 800b626:	d142      	bne.n	800b6ae <_malloc_r+0xea>
 800b628:	6821      	ldr	r1, [r4, #0]
 800b62a:	4630      	mov	r0, r6
 800b62c:	1a6d      	subs	r5, r5, r1
 800b62e:	4629      	mov	r1, r5
 800b630:	f7ff ffa6 	bl	800b580 <sbrk_aligned>
 800b634:	3001      	adds	r0, #1
 800b636:	d03a      	beq.n	800b6ae <_malloc_r+0xea>
 800b638:	6823      	ldr	r3, [r4, #0]
 800b63a:	442b      	add	r3, r5
 800b63c:	6023      	str	r3, [r4, #0]
 800b63e:	f8d8 3000 	ldr.w	r3, [r8]
 800b642:	685a      	ldr	r2, [r3, #4]
 800b644:	bb62      	cbnz	r2, 800b6a0 <_malloc_r+0xdc>
 800b646:	f8c8 7000 	str.w	r7, [r8]
 800b64a:	e00f      	b.n	800b66c <_malloc_r+0xa8>
 800b64c:	6822      	ldr	r2, [r4, #0]
 800b64e:	1b52      	subs	r2, r2, r5
 800b650:	d420      	bmi.n	800b694 <_malloc_r+0xd0>
 800b652:	2a0b      	cmp	r2, #11
 800b654:	d917      	bls.n	800b686 <_malloc_r+0xc2>
 800b656:	1961      	adds	r1, r4, r5
 800b658:	42a3      	cmp	r3, r4
 800b65a:	6025      	str	r5, [r4, #0]
 800b65c:	bf18      	it	ne
 800b65e:	6059      	strne	r1, [r3, #4]
 800b660:	6863      	ldr	r3, [r4, #4]
 800b662:	bf08      	it	eq
 800b664:	f8c8 1000 	streq.w	r1, [r8]
 800b668:	5162      	str	r2, [r4, r5]
 800b66a:	604b      	str	r3, [r1, #4]
 800b66c:	4630      	mov	r0, r6
 800b66e:	f000 f82f 	bl	800b6d0 <__malloc_unlock>
 800b672:	f104 000b 	add.w	r0, r4, #11
 800b676:	1d23      	adds	r3, r4, #4
 800b678:	f020 0007 	bic.w	r0, r0, #7
 800b67c:	1ac2      	subs	r2, r0, r3
 800b67e:	bf1c      	itt	ne
 800b680:	1a1b      	subne	r3, r3, r0
 800b682:	50a3      	strne	r3, [r4, r2]
 800b684:	e7af      	b.n	800b5e6 <_malloc_r+0x22>
 800b686:	6862      	ldr	r2, [r4, #4]
 800b688:	42a3      	cmp	r3, r4
 800b68a:	bf0c      	ite	eq
 800b68c:	f8c8 2000 	streq.w	r2, [r8]
 800b690:	605a      	strne	r2, [r3, #4]
 800b692:	e7eb      	b.n	800b66c <_malloc_r+0xa8>
 800b694:	4623      	mov	r3, r4
 800b696:	6864      	ldr	r4, [r4, #4]
 800b698:	e7ae      	b.n	800b5f8 <_malloc_r+0x34>
 800b69a:	463c      	mov	r4, r7
 800b69c:	687f      	ldr	r7, [r7, #4]
 800b69e:	e7b6      	b.n	800b60e <_malloc_r+0x4a>
 800b6a0:	461a      	mov	r2, r3
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	42a3      	cmp	r3, r4
 800b6a6:	d1fb      	bne.n	800b6a0 <_malloc_r+0xdc>
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	6053      	str	r3, [r2, #4]
 800b6ac:	e7de      	b.n	800b66c <_malloc_r+0xa8>
 800b6ae:	230c      	movs	r3, #12
 800b6b0:	4630      	mov	r0, r6
 800b6b2:	6033      	str	r3, [r6, #0]
 800b6b4:	f000 f80c 	bl	800b6d0 <__malloc_unlock>
 800b6b8:	e794      	b.n	800b5e4 <_malloc_r+0x20>
 800b6ba:	6005      	str	r5, [r0, #0]
 800b6bc:	e7d6      	b.n	800b66c <_malloc_r+0xa8>
 800b6be:	bf00      	nop
 800b6c0:	20000eb8 	.word	0x20000eb8

0800b6c4 <__malloc_lock>:
 800b6c4:	4801      	ldr	r0, [pc, #4]	@ (800b6cc <__malloc_lock+0x8>)
 800b6c6:	f7ff b868 	b.w	800a79a <__retarget_lock_acquire_recursive>
 800b6ca:	bf00      	nop
 800b6cc:	20000eb0 	.word	0x20000eb0

0800b6d0 <__malloc_unlock>:
 800b6d0:	4801      	ldr	r0, [pc, #4]	@ (800b6d8 <__malloc_unlock+0x8>)
 800b6d2:	f7ff b863 	b.w	800a79c <__retarget_lock_release_recursive>
 800b6d6:	bf00      	nop
 800b6d8:	20000eb0 	.word	0x20000eb0

0800b6dc <_Balloc>:
 800b6dc:	b570      	push	{r4, r5, r6, lr}
 800b6de:	69c6      	ldr	r6, [r0, #28]
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	460d      	mov	r5, r1
 800b6e4:	b976      	cbnz	r6, 800b704 <_Balloc+0x28>
 800b6e6:	2010      	movs	r0, #16
 800b6e8:	f7ff ff42 	bl	800b570 <malloc>
 800b6ec:	4602      	mov	r2, r0
 800b6ee:	61e0      	str	r0, [r4, #28]
 800b6f0:	b920      	cbnz	r0, 800b6fc <_Balloc+0x20>
 800b6f2:	216b      	movs	r1, #107	@ 0x6b
 800b6f4:	4b17      	ldr	r3, [pc, #92]	@ (800b754 <_Balloc+0x78>)
 800b6f6:	4818      	ldr	r0, [pc, #96]	@ (800b758 <_Balloc+0x7c>)
 800b6f8:	f7ff f876 	bl	800a7e8 <__assert_func>
 800b6fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b700:	6006      	str	r6, [r0, #0]
 800b702:	60c6      	str	r6, [r0, #12]
 800b704:	69e6      	ldr	r6, [r4, #28]
 800b706:	68f3      	ldr	r3, [r6, #12]
 800b708:	b183      	cbz	r3, 800b72c <_Balloc+0x50>
 800b70a:	69e3      	ldr	r3, [r4, #28]
 800b70c:	68db      	ldr	r3, [r3, #12]
 800b70e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b712:	b9b8      	cbnz	r0, 800b744 <_Balloc+0x68>
 800b714:	2101      	movs	r1, #1
 800b716:	fa01 f605 	lsl.w	r6, r1, r5
 800b71a:	1d72      	adds	r2, r6, #5
 800b71c:	4620      	mov	r0, r4
 800b71e:	0092      	lsls	r2, r2, #2
 800b720:	f000 fd99 	bl	800c256 <_calloc_r>
 800b724:	b160      	cbz	r0, 800b740 <_Balloc+0x64>
 800b726:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b72a:	e00e      	b.n	800b74a <_Balloc+0x6e>
 800b72c:	2221      	movs	r2, #33	@ 0x21
 800b72e:	2104      	movs	r1, #4
 800b730:	4620      	mov	r0, r4
 800b732:	f000 fd90 	bl	800c256 <_calloc_r>
 800b736:	69e3      	ldr	r3, [r4, #28]
 800b738:	60f0      	str	r0, [r6, #12]
 800b73a:	68db      	ldr	r3, [r3, #12]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d1e4      	bne.n	800b70a <_Balloc+0x2e>
 800b740:	2000      	movs	r0, #0
 800b742:	bd70      	pop	{r4, r5, r6, pc}
 800b744:	6802      	ldr	r2, [r0, #0]
 800b746:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b74a:	2300      	movs	r3, #0
 800b74c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b750:	e7f7      	b.n	800b742 <_Balloc+0x66>
 800b752:	bf00      	nop
 800b754:	0800ceda 	.word	0x0800ceda
 800b758:	0800d02f 	.word	0x0800d02f

0800b75c <_Bfree>:
 800b75c:	b570      	push	{r4, r5, r6, lr}
 800b75e:	69c6      	ldr	r6, [r0, #28]
 800b760:	4605      	mov	r5, r0
 800b762:	460c      	mov	r4, r1
 800b764:	b976      	cbnz	r6, 800b784 <_Bfree+0x28>
 800b766:	2010      	movs	r0, #16
 800b768:	f7ff ff02 	bl	800b570 <malloc>
 800b76c:	4602      	mov	r2, r0
 800b76e:	61e8      	str	r0, [r5, #28]
 800b770:	b920      	cbnz	r0, 800b77c <_Bfree+0x20>
 800b772:	218f      	movs	r1, #143	@ 0x8f
 800b774:	4b08      	ldr	r3, [pc, #32]	@ (800b798 <_Bfree+0x3c>)
 800b776:	4809      	ldr	r0, [pc, #36]	@ (800b79c <_Bfree+0x40>)
 800b778:	f7ff f836 	bl	800a7e8 <__assert_func>
 800b77c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b780:	6006      	str	r6, [r0, #0]
 800b782:	60c6      	str	r6, [r0, #12]
 800b784:	b13c      	cbz	r4, 800b796 <_Bfree+0x3a>
 800b786:	69eb      	ldr	r3, [r5, #28]
 800b788:	6862      	ldr	r2, [r4, #4]
 800b78a:	68db      	ldr	r3, [r3, #12]
 800b78c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b790:	6021      	str	r1, [r4, #0]
 800b792:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b796:	bd70      	pop	{r4, r5, r6, pc}
 800b798:	0800ceda 	.word	0x0800ceda
 800b79c:	0800d02f 	.word	0x0800d02f

0800b7a0 <__multadd>:
 800b7a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7a4:	4607      	mov	r7, r0
 800b7a6:	460c      	mov	r4, r1
 800b7a8:	461e      	mov	r6, r3
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	690d      	ldr	r5, [r1, #16]
 800b7ae:	f101 0c14 	add.w	ip, r1, #20
 800b7b2:	f8dc 3000 	ldr.w	r3, [ip]
 800b7b6:	3001      	adds	r0, #1
 800b7b8:	b299      	uxth	r1, r3
 800b7ba:	fb02 6101 	mla	r1, r2, r1, r6
 800b7be:	0c1e      	lsrs	r6, r3, #16
 800b7c0:	0c0b      	lsrs	r3, r1, #16
 800b7c2:	fb02 3306 	mla	r3, r2, r6, r3
 800b7c6:	b289      	uxth	r1, r1
 800b7c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7cc:	4285      	cmp	r5, r0
 800b7ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b7d2:	f84c 1b04 	str.w	r1, [ip], #4
 800b7d6:	dcec      	bgt.n	800b7b2 <__multadd+0x12>
 800b7d8:	b30e      	cbz	r6, 800b81e <__multadd+0x7e>
 800b7da:	68a3      	ldr	r3, [r4, #8]
 800b7dc:	42ab      	cmp	r3, r5
 800b7de:	dc19      	bgt.n	800b814 <__multadd+0x74>
 800b7e0:	6861      	ldr	r1, [r4, #4]
 800b7e2:	4638      	mov	r0, r7
 800b7e4:	3101      	adds	r1, #1
 800b7e6:	f7ff ff79 	bl	800b6dc <_Balloc>
 800b7ea:	4680      	mov	r8, r0
 800b7ec:	b928      	cbnz	r0, 800b7fa <__multadd+0x5a>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	21ba      	movs	r1, #186	@ 0xba
 800b7f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b824 <__multadd+0x84>)
 800b7f4:	480c      	ldr	r0, [pc, #48]	@ (800b828 <__multadd+0x88>)
 800b7f6:	f7fe fff7 	bl	800a7e8 <__assert_func>
 800b7fa:	6922      	ldr	r2, [r4, #16]
 800b7fc:	f104 010c 	add.w	r1, r4, #12
 800b800:	3202      	adds	r2, #2
 800b802:	0092      	lsls	r2, r2, #2
 800b804:	300c      	adds	r0, #12
 800b806:	f7fe ffe0 	bl	800a7ca <memcpy>
 800b80a:	4621      	mov	r1, r4
 800b80c:	4638      	mov	r0, r7
 800b80e:	f7ff ffa5 	bl	800b75c <_Bfree>
 800b812:	4644      	mov	r4, r8
 800b814:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b818:	3501      	adds	r5, #1
 800b81a:	615e      	str	r6, [r3, #20]
 800b81c:	6125      	str	r5, [r4, #16]
 800b81e:	4620      	mov	r0, r4
 800b820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b824:	0800d01e 	.word	0x0800d01e
 800b828:	0800d02f 	.word	0x0800d02f

0800b82c <__hi0bits>:
 800b82c:	4603      	mov	r3, r0
 800b82e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b832:	bf3a      	itte	cc
 800b834:	0403      	lslcc	r3, r0, #16
 800b836:	2010      	movcc	r0, #16
 800b838:	2000      	movcs	r0, #0
 800b83a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b83e:	bf3c      	itt	cc
 800b840:	021b      	lslcc	r3, r3, #8
 800b842:	3008      	addcc	r0, #8
 800b844:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b848:	bf3c      	itt	cc
 800b84a:	011b      	lslcc	r3, r3, #4
 800b84c:	3004      	addcc	r0, #4
 800b84e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b852:	bf3c      	itt	cc
 800b854:	009b      	lslcc	r3, r3, #2
 800b856:	3002      	addcc	r0, #2
 800b858:	2b00      	cmp	r3, #0
 800b85a:	db05      	blt.n	800b868 <__hi0bits+0x3c>
 800b85c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b860:	f100 0001 	add.w	r0, r0, #1
 800b864:	bf08      	it	eq
 800b866:	2020      	moveq	r0, #32
 800b868:	4770      	bx	lr

0800b86a <__lo0bits>:
 800b86a:	6803      	ldr	r3, [r0, #0]
 800b86c:	4602      	mov	r2, r0
 800b86e:	f013 0007 	ands.w	r0, r3, #7
 800b872:	d00b      	beq.n	800b88c <__lo0bits+0x22>
 800b874:	07d9      	lsls	r1, r3, #31
 800b876:	d421      	bmi.n	800b8bc <__lo0bits+0x52>
 800b878:	0798      	lsls	r0, r3, #30
 800b87a:	bf49      	itett	mi
 800b87c:	085b      	lsrmi	r3, r3, #1
 800b87e:	089b      	lsrpl	r3, r3, #2
 800b880:	2001      	movmi	r0, #1
 800b882:	6013      	strmi	r3, [r2, #0]
 800b884:	bf5c      	itt	pl
 800b886:	2002      	movpl	r0, #2
 800b888:	6013      	strpl	r3, [r2, #0]
 800b88a:	4770      	bx	lr
 800b88c:	b299      	uxth	r1, r3
 800b88e:	b909      	cbnz	r1, 800b894 <__lo0bits+0x2a>
 800b890:	2010      	movs	r0, #16
 800b892:	0c1b      	lsrs	r3, r3, #16
 800b894:	b2d9      	uxtb	r1, r3
 800b896:	b909      	cbnz	r1, 800b89c <__lo0bits+0x32>
 800b898:	3008      	adds	r0, #8
 800b89a:	0a1b      	lsrs	r3, r3, #8
 800b89c:	0719      	lsls	r1, r3, #28
 800b89e:	bf04      	itt	eq
 800b8a0:	091b      	lsreq	r3, r3, #4
 800b8a2:	3004      	addeq	r0, #4
 800b8a4:	0799      	lsls	r1, r3, #30
 800b8a6:	bf04      	itt	eq
 800b8a8:	089b      	lsreq	r3, r3, #2
 800b8aa:	3002      	addeq	r0, #2
 800b8ac:	07d9      	lsls	r1, r3, #31
 800b8ae:	d403      	bmi.n	800b8b8 <__lo0bits+0x4e>
 800b8b0:	085b      	lsrs	r3, r3, #1
 800b8b2:	f100 0001 	add.w	r0, r0, #1
 800b8b6:	d003      	beq.n	800b8c0 <__lo0bits+0x56>
 800b8b8:	6013      	str	r3, [r2, #0]
 800b8ba:	4770      	bx	lr
 800b8bc:	2000      	movs	r0, #0
 800b8be:	4770      	bx	lr
 800b8c0:	2020      	movs	r0, #32
 800b8c2:	4770      	bx	lr

0800b8c4 <__i2b>:
 800b8c4:	b510      	push	{r4, lr}
 800b8c6:	460c      	mov	r4, r1
 800b8c8:	2101      	movs	r1, #1
 800b8ca:	f7ff ff07 	bl	800b6dc <_Balloc>
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	b928      	cbnz	r0, 800b8de <__i2b+0x1a>
 800b8d2:	f240 1145 	movw	r1, #325	@ 0x145
 800b8d6:	4b04      	ldr	r3, [pc, #16]	@ (800b8e8 <__i2b+0x24>)
 800b8d8:	4804      	ldr	r0, [pc, #16]	@ (800b8ec <__i2b+0x28>)
 800b8da:	f7fe ff85 	bl	800a7e8 <__assert_func>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	6144      	str	r4, [r0, #20]
 800b8e2:	6103      	str	r3, [r0, #16]
 800b8e4:	bd10      	pop	{r4, pc}
 800b8e6:	bf00      	nop
 800b8e8:	0800d01e 	.word	0x0800d01e
 800b8ec:	0800d02f 	.word	0x0800d02f

0800b8f0 <__multiply>:
 800b8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f4:	4617      	mov	r7, r2
 800b8f6:	690a      	ldr	r2, [r1, #16]
 800b8f8:	693b      	ldr	r3, [r7, #16]
 800b8fa:	4689      	mov	r9, r1
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	bfa2      	ittt	ge
 800b900:	463b      	movge	r3, r7
 800b902:	460f      	movge	r7, r1
 800b904:	4699      	movge	r9, r3
 800b906:	693d      	ldr	r5, [r7, #16]
 800b908:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	6879      	ldr	r1, [r7, #4]
 800b910:	eb05 060a 	add.w	r6, r5, sl
 800b914:	42b3      	cmp	r3, r6
 800b916:	b085      	sub	sp, #20
 800b918:	bfb8      	it	lt
 800b91a:	3101      	addlt	r1, #1
 800b91c:	f7ff fede 	bl	800b6dc <_Balloc>
 800b920:	b930      	cbnz	r0, 800b930 <__multiply+0x40>
 800b922:	4602      	mov	r2, r0
 800b924:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b928:	4b40      	ldr	r3, [pc, #256]	@ (800ba2c <__multiply+0x13c>)
 800b92a:	4841      	ldr	r0, [pc, #260]	@ (800ba30 <__multiply+0x140>)
 800b92c:	f7fe ff5c 	bl	800a7e8 <__assert_func>
 800b930:	f100 0414 	add.w	r4, r0, #20
 800b934:	4623      	mov	r3, r4
 800b936:	2200      	movs	r2, #0
 800b938:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b93c:	4573      	cmp	r3, lr
 800b93e:	d320      	bcc.n	800b982 <__multiply+0x92>
 800b940:	f107 0814 	add.w	r8, r7, #20
 800b944:	f109 0114 	add.w	r1, r9, #20
 800b948:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b94c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b950:	9302      	str	r3, [sp, #8]
 800b952:	1beb      	subs	r3, r5, r7
 800b954:	3b15      	subs	r3, #21
 800b956:	f023 0303 	bic.w	r3, r3, #3
 800b95a:	3304      	adds	r3, #4
 800b95c:	3715      	adds	r7, #21
 800b95e:	42bd      	cmp	r5, r7
 800b960:	bf38      	it	cc
 800b962:	2304      	movcc	r3, #4
 800b964:	9301      	str	r3, [sp, #4]
 800b966:	9b02      	ldr	r3, [sp, #8]
 800b968:	9103      	str	r1, [sp, #12]
 800b96a:	428b      	cmp	r3, r1
 800b96c:	d80c      	bhi.n	800b988 <__multiply+0x98>
 800b96e:	2e00      	cmp	r6, #0
 800b970:	dd03      	ble.n	800b97a <__multiply+0x8a>
 800b972:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b976:	2b00      	cmp	r3, #0
 800b978:	d055      	beq.n	800ba26 <__multiply+0x136>
 800b97a:	6106      	str	r6, [r0, #16]
 800b97c:	b005      	add	sp, #20
 800b97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b982:	f843 2b04 	str.w	r2, [r3], #4
 800b986:	e7d9      	b.n	800b93c <__multiply+0x4c>
 800b988:	f8b1 a000 	ldrh.w	sl, [r1]
 800b98c:	f1ba 0f00 	cmp.w	sl, #0
 800b990:	d01f      	beq.n	800b9d2 <__multiply+0xe2>
 800b992:	46c4      	mov	ip, r8
 800b994:	46a1      	mov	r9, r4
 800b996:	2700      	movs	r7, #0
 800b998:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b99c:	f8d9 3000 	ldr.w	r3, [r9]
 800b9a0:	fa1f fb82 	uxth.w	fp, r2
 800b9a4:	b29b      	uxth	r3, r3
 800b9a6:	fb0a 330b 	mla	r3, sl, fp, r3
 800b9aa:	443b      	add	r3, r7
 800b9ac:	f8d9 7000 	ldr.w	r7, [r9]
 800b9b0:	0c12      	lsrs	r2, r2, #16
 800b9b2:	0c3f      	lsrs	r7, r7, #16
 800b9b4:	fb0a 7202 	mla	r2, sl, r2, r7
 800b9b8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b9bc:	b29b      	uxth	r3, r3
 800b9be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9c2:	4565      	cmp	r5, ip
 800b9c4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b9c8:	f849 3b04 	str.w	r3, [r9], #4
 800b9cc:	d8e4      	bhi.n	800b998 <__multiply+0xa8>
 800b9ce:	9b01      	ldr	r3, [sp, #4]
 800b9d0:	50e7      	str	r7, [r4, r3]
 800b9d2:	9b03      	ldr	r3, [sp, #12]
 800b9d4:	3104      	adds	r1, #4
 800b9d6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b9da:	f1b9 0f00 	cmp.w	r9, #0
 800b9de:	d020      	beq.n	800ba22 <__multiply+0x132>
 800b9e0:	4647      	mov	r7, r8
 800b9e2:	46a4      	mov	ip, r4
 800b9e4:	f04f 0a00 	mov.w	sl, #0
 800b9e8:	6823      	ldr	r3, [r4, #0]
 800b9ea:	f8b7 b000 	ldrh.w	fp, [r7]
 800b9ee:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b9f2:	b29b      	uxth	r3, r3
 800b9f4:	fb09 220b 	mla	r2, r9, fp, r2
 800b9f8:	4452      	add	r2, sl
 800b9fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9fe:	f84c 3b04 	str.w	r3, [ip], #4
 800ba02:	f857 3b04 	ldr.w	r3, [r7], #4
 800ba06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba0a:	f8bc 3000 	ldrh.w	r3, [ip]
 800ba0e:	42bd      	cmp	r5, r7
 800ba10:	fb09 330a 	mla	r3, r9, sl, r3
 800ba14:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ba18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba1c:	d8e5      	bhi.n	800b9ea <__multiply+0xfa>
 800ba1e:	9a01      	ldr	r2, [sp, #4]
 800ba20:	50a3      	str	r3, [r4, r2]
 800ba22:	3404      	adds	r4, #4
 800ba24:	e79f      	b.n	800b966 <__multiply+0x76>
 800ba26:	3e01      	subs	r6, #1
 800ba28:	e7a1      	b.n	800b96e <__multiply+0x7e>
 800ba2a:	bf00      	nop
 800ba2c:	0800d01e 	.word	0x0800d01e
 800ba30:	0800d02f 	.word	0x0800d02f

0800ba34 <__pow5mult>:
 800ba34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba38:	4615      	mov	r5, r2
 800ba3a:	f012 0203 	ands.w	r2, r2, #3
 800ba3e:	4607      	mov	r7, r0
 800ba40:	460e      	mov	r6, r1
 800ba42:	d007      	beq.n	800ba54 <__pow5mult+0x20>
 800ba44:	4c25      	ldr	r4, [pc, #148]	@ (800badc <__pow5mult+0xa8>)
 800ba46:	3a01      	subs	r2, #1
 800ba48:	2300      	movs	r3, #0
 800ba4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba4e:	f7ff fea7 	bl	800b7a0 <__multadd>
 800ba52:	4606      	mov	r6, r0
 800ba54:	10ad      	asrs	r5, r5, #2
 800ba56:	d03d      	beq.n	800bad4 <__pow5mult+0xa0>
 800ba58:	69fc      	ldr	r4, [r7, #28]
 800ba5a:	b97c      	cbnz	r4, 800ba7c <__pow5mult+0x48>
 800ba5c:	2010      	movs	r0, #16
 800ba5e:	f7ff fd87 	bl	800b570 <malloc>
 800ba62:	4602      	mov	r2, r0
 800ba64:	61f8      	str	r0, [r7, #28]
 800ba66:	b928      	cbnz	r0, 800ba74 <__pow5mult+0x40>
 800ba68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ba6c:	4b1c      	ldr	r3, [pc, #112]	@ (800bae0 <__pow5mult+0xac>)
 800ba6e:	481d      	ldr	r0, [pc, #116]	@ (800bae4 <__pow5mult+0xb0>)
 800ba70:	f7fe feba 	bl	800a7e8 <__assert_func>
 800ba74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba78:	6004      	str	r4, [r0, #0]
 800ba7a:	60c4      	str	r4, [r0, #12]
 800ba7c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ba80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba84:	b94c      	cbnz	r4, 800ba9a <__pow5mult+0x66>
 800ba86:	f240 2171 	movw	r1, #625	@ 0x271
 800ba8a:	4638      	mov	r0, r7
 800ba8c:	f7ff ff1a 	bl	800b8c4 <__i2b>
 800ba90:	2300      	movs	r3, #0
 800ba92:	4604      	mov	r4, r0
 800ba94:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba98:	6003      	str	r3, [r0, #0]
 800ba9a:	f04f 0900 	mov.w	r9, #0
 800ba9e:	07eb      	lsls	r3, r5, #31
 800baa0:	d50a      	bpl.n	800bab8 <__pow5mult+0x84>
 800baa2:	4631      	mov	r1, r6
 800baa4:	4622      	mov	r2, r4
 800baa6:	4638      	mov	r0, r7
 800baa8:	f7ff ff22 	bl	800b8f0 <__multiply>
 800baac:	4680      	mov	r8, r0
 800baae:	4631      	mov	r1, r6
 800bab0:	4638      	mov	r0, r7
 800bab2:	f7ff fe53 	bl	800b75c <_Bfree>
 800bab6:	4646      	mov	r6, r8
 800bab8:	106d      	asrs	r5, r5, #1
 800baba:	d00b      	beq.n	800bad4 <__pow5mult+0xa0>
 800babc:	6820      	ldr	r0, [r4, #0]
 800babe:	b938      	cbnz	r0, 800bad0 <__pow5mult+0x9c>
 800bac0:	4622      	mov	r2, r4
 800bac2:	4621      	mov	r1, r4
 800bac4:	4638      	mov	r0, r7
 800bac6:	f7ff ff13 	bl	800b8f0 <__multiply>
 800baca:	6020      	str	r0, [r4, #0]
 800bacc:	f8c0 9000 	str.w	r9, [r0]
 800bad0:	4604      	mov	r4, r0
 800bad2:	e7e4      	b.n	800ba9e <__pow5mult+0x6a>
 800bad4:	4630      	mov	r0, r6
 800bad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bada:	bf00      	nop
 800badc:	0800d0a4 	.word	0x0800d0a4
 800bae0:	0800ceda 	.word	0x0800ceda
 800bae4:	0800d02f 	.word	0x0800d02f

0800bae8 <__lshift>:
 800bae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baec:	460c      	mov	r4, r1
 800baee:	4607      	mov	r7, r0
 800baf0:	4691      	mov	r9, r2
 800baf2:	6923      	ldr	r3, [r4, #16]
 800baf4:	6849      	ldr	r1, [r1, #4]
 800baf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bafa:	68a3      	ldr	r3, [r4, #8]
 800bafc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb00:	f108 0601 	add.w	r6, r8, #1
 800bb04:	42b3      	cmp	r3, r6
 800bb06:	db0b      	blt.n	800bb20 <__lshift+0x38>
 800bb08:	4638      	mov	r0, r7
 800bb0a:	f7ff fde7 	bl	800b6dc <_Balloc>
 800bb0e:	4605      	mov	r5, r0
 800bb10:	b948      	cbnz	r0, 800bb26 <__lshift+0x3e>
 800bb12:	4602      	mov	r2, r0
 800bb14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bb18:	4b27      	ldr	r3, [pc, #156]	@ (800bbb8 <__lshift+0xd0>)
 800bb1a:	4828      	ldr	r0, [pc, #160]	@ (800bbbc <__lshift+0xd4>)
 800bb1c:	f7fe fe64 	bl	800a7e8 <__assert_func>
 800bb20:	3101      	adds	r1, #1
 800bb22:	005b      	lsls	r3, r3, #1
 800bb24:	e7ee      	b.n	800bb04 <__lshift+0x1c>
 800bb26:	2300      	movs	r3, #0
 800bb28:	f100 0114 	add.w	r1, r0, #20
 800bb2c:	f100 0210 	add.w	r2, r0, #16
 800bb30:	4618      	mov	r0, r3
 800bb32:	4553      	cmp	r3, sl
 800bb34:	db33      	blt.n	800bb9e <__lshift+0xb6>
 800bb36:	6920      	ldr	r0, [r4, #16]
 800bb38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb3c:	f104 0314 	add.w	r3, r4, #20
 800bb40:	f019 091f 	ands.w	r9, r9, #31
 800bb44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb4c:	d02b      	beq.n	800bba6 <__lshift+0xbe>
 800bb4e:	468a      	mov	sl, r1
 800bb50:	2200      	movs	r2, #0
 800bb52:	f1c9 0e20 	rsb	lr, r9, #32
 800bb56:	6818      	ldr	r0, [r3, #0]
 800bb58:	fa00 f009 	lsl.w	r0, r0, r9
 800bb5c:	4310      	orrs	r0, r2
 800bb5e:	f84a 0b04 	str.w	r0, [sl], #4
 800bb62:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb66:	459c      	cmp	ip, r3
 800bb68:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb6c:	d8f3      	bhi.n	800bb56 <__lshift+0x6e>
 800bb6e:	ebac 0304 	sub.w	r3, ip, r4
 800bb72:	3b15      	subs	r3, #21
 800bb74:	f023 0303 	bic.w	r3, r3, #3
 800bb78:	3304      	adds	r3, #4
 800bb7a:	f104 0015 	add.w	r0, r4, #21
 800bb7e:	4560      	cmp	r0, ip
 800bb80:	bf88      	it	hi
 800bb82:	2304      	movhi	r3, #4
 800bb84:	50ca      	str	r2, [r1, r3]
 800bb86:	b10a      	cbz	r2, 800bb8c <__lshift+0xa4>
 800bb88:	f108 0602 	add.w	r6, r8, #2
 800bb8c:	3e01      	subs	r6, #1
 800bb8e:	4638      	mov	r0, r7
 800bb90:	4621      	mov	r1, r4
 800bb92:	612e      	str	r6, [r5, #16]
 800bb94:	f7ff fde2 	bl	800b75c <_Bfree>
 800bb98:	4628      	mov	r0, r5
 800bb9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb9e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bba2:	3301      	adds	r3, #1
 800bba4:	e7c5      	b.n	800bb32 <__lshift+0x4a>
 800bba6:	3904      	subs	r1, #4
 800bba8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbac:	459c      	cmp	ip, r3
 800bbae:	f841 2f04 	str.w	r2, [r1, #4]!
 800bbb2:	d8f9      	bhi.n	800bba8 <__lshift+0xc0>
 800bbb4:	e7ea      	b.n	800bb8c <__lshift+0xa4>
 800bbb6:	bf00      	nop
 800bbb8:	0800d01e 	.word	0x0800d01e
 800bbbc:	0800d02f 	.word	0x0800d02f

0800bbc0 <__mcmp>:
 800bbc0:	4603      	mov	r3, r0
 800bbc2:	690a      	ldr	r2, [r1, #16]
 800bbc4:	6900      	ldr	r0, [r0, #16]
 800bbc6:	b530      	push	{r4, r5, lr}
 800bbc8:	1a80      	subs	r0, r0, r2
 800bbca:	d10e      	bne.n	800bbea <__mcmp+0x2a>
 800bbcc:	3314      	adds	r3, #20
 800bbce:	3114      	adds	r1, #20
 800bbd0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bbd4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bbd8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bbdc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bbe0:	4295      	cmp	r5, r2
 800bbe2:	d003      	beq.n	800bbec <__mcmp+0x2c>
 800bbe4:	d205      	bcs.n	800bbf2 <__mcmp+0x32>
 800bbe6:	f04f 30ff 	mov.w	r0, #4294967295
 800bbea:	bd30      	pop	{r4, r5, pc}
 800bbec:	42a3      	cmp	r3, r4
 800bbee:	d3f3      	bcc.n	800bbd8 <__mcmp+0x18>
 800bbf0:	e7fb      	b.n	800bbea <__mcmp+0x2a>
 800bbf2:	2001      	movs	r0, #1
 800bbf4:	e7f9      	b.n	800bbea <__mcmp+0x2a>
	...

0800bbf8 <__mdiff>:
 800bbf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbfc:	4689      	mov	r9, r1
 800bbfe:	4606      	mov	r6, r0
 800bc00:	4611      	mov	r1, r2
 800bc02:	4648      	mov	r0, r9
 800bc04:	4614      	mov	r4, r2
 800bc06:	f7ff ffdb 	bl	800bbc0 <__mcmp>
 800bc0a:	1e05      	subs	r5, r0, #0
 800bc0c:	d112      	bne.n	800bc34 <__mdiff+0x3c>
 800bc0e:	4629      	mov	r1, r5
 800bc10:	4630      	mov	r0, r6
 800bc12:	f7ff fd63 	bl	800b6dc <_Balloc>
 800bc16:	4602      	mov	r2, r0
 800bc18:	b928      	cbnz	r0, 800bc26 <__mdiff+0x2e>
 800bc1a:	f240 2137 	movw	r1, #567	@ 0x237
 800bc1e:	4b3e      	ldr	r3, [pc, #248]	@ (800bd18 <__mdiff+0x120>)
 800bc20:	483e      	ldr	r0, [pc, #248]	@ (800bd1c <__mdiff+0x124>)
 800bc22:	f7fe fde1 	bl	800a7e8 <__assert_func>
 800bc26:	2301      	movs	r3, #1
 800bc28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc2c:	4610      	mov	r0, r2
 800bc2e:	b003      	add	sp, #12
 800bc30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc34:	bfbc      	itt	lt
 800bc36:	464b      	movlt	r3, r9
 800bc38:	46a1      	movlt	r9, r4
 800bc3a:	4630      	mov	r0, r6
 800bc3c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bc40:	bfba      	itte	lt
 800bc42:	461c      	movlt	r4, r3
 800bc44:	2501      	movlt	r5, #1
 800bc46:	2500      	movge	r5, #0
 800bc48:	f7ff fd48 	bl	800b6dc <_Balloc>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	b918      	cbnz	r0, 800bc58 <__mdiff+0x60>
 800bc50:	f240 2145 	movw	r1, #581	@ 0x245
 800bc54:	4b30      	ldr	r3, [pc, #192]	@ (800bd18 <__mdiff+0x120>)
 800bc56:	e7e3      	b.n	800bc20 <__mdiff+0x28>
 800bc58:	f100 0b14 	add.w	fp, r0, #20
 800bc5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bc60:	f109 0310 	add.w	r3, r9, #16
 800bc64:	60c5      	str	r5, [r0, #12]
 800bc66:	f04f 0c00 	mov.w	ip, #0
 800bc6a:	f109 0514 	add.w	r5, r9, #20
 800bc6e:	46d9      	mov	r9, fp
 800bc70:	6926      	ldr	r6, [r4, #16]
 800bc72:	f104 0e14 	add.w	lr, r4, #20
 800bc76:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bc7a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bc7e:	9301      	str	r3, [sp, #4]
 800bc80:	9b01      	ldr	r3, [sp, #4]
 800bc82:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bc86:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bc8a:	b281      	uxth	r1, r0
 800bc8c:	9301      	str	r3, [sp, #4]
 800bc8e:	fa1f f38a 	uxth.w	r3, sl
 800bc92:	1a5b      	subs	r3, r3, r1
 800bc94:	0c00      	lsrs	r0, r0, #16
 800bc96:	4463      	add	r3, ip
 800bc98:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bc9c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bca6:	4576      	cmp	r6, lr
 800bca8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bcac:	f849 3b04 	str.w	r3, [r9], #4
 800bcb0:	d8e6      	bhi.n	800bc80 <__mdiff+0x88>
 800bcb2:	1b33      	subs	r3, r6, r4
 800bcb4:	3b15      	subs	r3, #21
 800bcb6:	f023 0303 	bic.w	r3, r3, #3
 800bcba:	3415      	adds	r4, #21
 800bcbc:	3304      	adds	r3, #4
 800bcbe:	42a6      	cmp	r6, r4
 800bcc0:	bf38      	it	cc
 800bcc2:	2304      	movcc	r3, #4
 800bcc4:	441d      	add	r5, r3
 800bcc6:	445b      	add	r3, fp
 800bcc8:	461e      	mov	r6, r3
 800bcca:	462c      	mov	r4, r5
 800bccc:	4544      	cmp	r4, r8
 800bcce:	d30e      	bcc.n	800bcee <__mdiff+0xf6>
 800bcd0:	f108 0103 	add.w	r1, r8, #3
 800bcd4:	1b49      	subs	r1, r1, r5
 800bcd6:	f021 0103 	bic.w	r1, r1, #3
 800bcda:	3d03      	subs	r5, #3
 800bcdc:	45a8      	cmp	r8, r5
 800bcde:	bf38      	it	cc
 800bce0:	2100      	movcc	r1, #0
 800bce2:	440b      	add	r3, r1
 800bce4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bce8:	b199      	cbz	r1, 800bd12 <__mdiff+0x11a>
 800bcea:	6117      	str	r7, [r2, #16]
 800bcec:	e79e      	b.n	800bc2c <__mdiff+0x34>
 800bcee:	46e6      	mov	lr, ip
 800bcf0:	f854 1b04 	ldr.w	r1, [r4], #4
 800bcf4:	fa1f fc81 	uxth.w	ip, r1
 800bcf8:	44f4      	add	ip, lr
 800bcfa:	0c08      	lsrs	r0, r1, #16
 800bcfc:	4471      	add	r1, lr
 800bcfe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bd02:	b289      	uxth	r1, r1
 800bd04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bd08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd0c:	f846 1b04 	str.w	r1, [r6], #4
 800bd10:	e7dc      	b.n	800bccc <__mdiff+0xd4>
 800bd12:	3f01      	subs	r7, #1
 800bd14:	e7e6      	b.n	800bce4 <__mdiff+0xec>
 800bd16:	bf00      	nop
 800bd18:	0800d01e 	.word	0x0800d01e
 800bd1c:	0800d02f 	.word	0x0800d02f

0800bd20 <__d2b>:
 800bd20:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bd24:	2101      	movs	r1, #1
 800bd26:	4690      	mov	r8, r2
 800bd28:	4699      	mov	r9, r3
 800bd2a:	9e08      	ldr	r6, [sp, #32]
 800bd2c:	f7ff fcd6 	bl	800b6dc <_Balloc>
 800bd30:	4604      	mov	r4, r0
 800bd32:	b930      	cbnz	r0, 800bd42 <__d2b+0x22>
 800bd34:	4602      	mov	r2, r0
 800bd36:	f240 310f 	movw	r1, #783	@ 0x30f
 800bd3a:	4b23      	ldr	r3, [pc, #140]	@ (800bdc8 <__d2b+0xa8>)
 800bd3c:	4823      	ldr	r0, [pc, #140]	@ (800bdcc <__d2b+0xac>)
 800bd3e:	f7fe fd53 	bl	800a7e8 <__assert_func>
 800bd42:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd46:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd4a:	b10d      	cbz	r5, 800bd50 <__d2b+0x30>
 800bd4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd50:	9301      	str	r3, [sp, #4]
 800bd52:	f1b8 0300 	subs.w	r3, r8, #0
 800bd56:	d024      	beq.n	800bda2 <__d2b+0x82>
 800bd58:	4668      	mov	r0, sp
 800bd5a:	9300      	str	r3, [sp, #0]
 800bd5c:	f7ff fd85 	bl	800b86a <__lo0bits>
 800bd60:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd64:	b1d8      	cbz	r0, 800bd9e <__d2b+0x7e>
 800bd66:	f1c0 0320 	rsb	r3, r0, #32
 800bd6a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd6e:	430b      	orrs	r3, r1
 800bd70:	40c2      	lsrs	r2, r0
 800bd72:	6163      	str	r3, [r4, #20]
 800bd74:	9201      	str	r2, [sp, #4]
 800bd76:	9b01      	ldr	r3, [sp, #4]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	bf0c      	ite	eq
 800bd7c:	2201      	moveq	r2, #1
 800bd7e:	2202      	movne	r2, #2
 800bd80:	61a3      	str	r3, [r4, #24]
 800bd82:	6122      	str	r2, [r4, #16]
 800bd84:	b1ad      	cbz	r5, 800bdb2 <__d2b+0x92>
 800bd86:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bd8a:	4405      	add	r5, r0
 800bd8c:	6035      	str	r5, [r6, #0]
 800bd8e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd94:	6018      	str	r0, [r3, #0]
 800bd96:	4620      	mov	r0, r4
 800bd98:	b002      	add	sp, #8
 800bd9a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bd9e:	6161      	str	r1, [r4, #20]
 800bda0:	e7e9      	b.n	800bd76 <__d2b+0x56>
 800bda2:	a801      	add	r0, sp, #4
 800bda4:	f7ff fd61 	bl	800b86a <__lo0bits>
 800bda8:	9b01      	ldr	r3, [sp, #4]
 800bdaa:	2201      	movs	r2, #1
 800bdac:	6163      	str	r3, [r4, #20]
 800bdae:	3020      	adds	r0, #32
 800bdb0:	e7e7      	b.n	800bd82 <__d2b+0x62>
 800bdb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bdb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdba:	6030      	str	r0, [r6, #0]
 800bdbc:	6918      	ldr	r0, [r3, #16]
 800bdbe:	f7ff fd35 	bl	800b82c <__hi0bits>
 800bdc2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bdc6:	e7e4      	b.n	800bd92 <__d2b+0x72>
 800bdc8:	0800d01e 	.word	0x0800d01e
 800bdcc:	0800d02f 	.word	0x0800d02f

0800bdd0 <__ssputs_r>:
 800bdd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdd4:	461f      	mov	r7, r3
 800bdd6:	688e      	ldr	r6, [r1, #8]
 800bdd8:	4682      	mov	sl, r0
 800bdda:	42be      	cmp	r6, r7
 800bddc:	460c      	mov	r4, r1
 800bdde:	4690      	mov	r8, r2
 800bde0:	680b      	ldr	r3, [r1, #0]
 800bde2:	d82d      	bhi.n	800be40 <__ssputs_r+0x70>
 800bde4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bde8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bdec:	d026      	beq.n	800be3c <__ssputs_r+0x6c>
 800bdee:	6965      	ldr	r5, [r4, #20]
 800bdf0:	6909      	ldr	r1, [r1, #16]
 800bdf2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bdf6:	eba3 0901 	sub.w	r9, r3, r1
 800bdfa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bdfe:	1c7b      	adds	r3, r7, #1
 800be00:	444b      	add	r3, r9
 800be02:	106d      	asrs	r5, r5, #1
 800be04:	429d      	cmp	r5, r3
 800be06:	bf38      	it	cc
 800be08:	461d      	movcc	r5, r3
 800be0a:	0553      	lsls	r3, r2, #21
 800be0c:	d527      	bpl.n	800be5e <__ssputs_r+0x8e>
 800be0e:	4629      	mov	r1, r5
 800be10:	f7ff fbd8 	bl	800b5c4 <_malloc_r>
 800be14:	4606      	mov	r6, r0
 800be16:	b360      	cbz	r0, 800be72 <__ssputs_r+0xa2>
 800be18:	464a      	mov	r2, r9
 800be1a:	6921      	ldr	r1, [r4, #16]
 800be1c:	f7fe fcd5 	bl	800a7ca <memcpy>
 800be20:	89a3      	ldrh	r3, [r4, #12]
 800be22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800be26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be2a:	81a3      	strh	r3, [r4, #12]
 800be2c:	6126      	str	r6, [r4, #16]
 800be2e:	444e      	add	r6, r9
 800be30:	6026      	str	r6, [r4, #0]
 800be32:	463e      	mov	r6, r7
 800be34:	6165      	str	r5, [r4, #20]
 800be36:	eba5 0509 	sub.w	r5, r5, r9
 800be3a:	60a5      	str	r5, [r4, #8]
 800be3c:	42be      	cmp	r6, r7
 800be3e:	d900      	bls.n	800be42 <__ssputs_r+0x72>
 800be40:	463e      	mov	r6, r7
 800be42:	4632      	mov	r2, r6
 800be44:	4641      	mov	r1, r8
 800be46:	6820      	ldr	r0, [r4, #0]
 800be48:	f000 f9d4 	bl	800c1f4 <memmove>
 800be4c:	2000      	movs	r0, #0
 800be4e:	68a3      	ldr	r3, [r4, #8]
 800be50:	1b9b      	subs	r3, r3, r6
 800be52:	60a3      	str	r3, [r4, #8]
 800be54:	6823      	ldr	r3, [r4, #0]
 800be56:	4433      	add	r3, r6
 800be58:	6023      	str	r3, [r4, #0]
 800be5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be5e:	462a      	mov	r2, r5
 800be60:	f000 fa1f 	bl	800c2a2 <_realloc_r>
 800be64:	4606      	mov	r6, r0
 800be66:	2800      	cmp	r0, #0
 800be68:	d1e0      	bne.n	800be2c <__ssputs_r+0x5c>
 800be6a:	4650      	mov	r0, sl
 800be6c:	6921      	ldr	r1, [r4, #16]
 800be6e:	f7ff fb37 	bl	800b4e0 <_free_r>
 800be72:	230c      	movs	r3, #12
 800be74:	f8ca 3000 	str.w	r3, [sl]
 800be78:	89a3      	ldrh	r3, [r4, #12]
 800be7a:	f04f 30ff 	mov.w	r0, #4294967295
 800be7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be82:	81a3      	strh	r3, [r4, #12]
 800be84:	e7e9      	b.n	800be5a <__ssputs_r+0x8a>
	...

0800be88 <_svfiprintf_r>:
 800be88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be8c:	4698      	mov	r8, r3
 800be8e:	898b      	ldrh	r3, [r1, #12]
 800be90:	4607      	mov	r7, r0
 800be92:	061b      	lsls	r3, r3, #24
 800be94:	460d      	mov	r5, r1
 800be96:	4614      	mov	r4, r2
 800be98:	b09d      	sub	sp, #116	@ 0x74
 800be9a:	d510      	bpl.n	800bebe <_svfiprintf_r+0x36>
 800be9c:	690b      	ldr	r3, [r1, #16]
 800be9e:	b973      	cbnz	r3, 800bebe <_svfiprintf_r+0x36>
 800bea0:	2140      	movs	r1, #64	@ 0x40
 800bea2:	f7ff fb8f 	bl	800b5c4 <_malloc_r>
 800bea6:	6028      	str	r0, [r5, #0]
 800bea8:	6128      	str	r0, [r5, #16]
 800beaa:	b930      	cbnz	r0, 800beba <_svfiprintf_r+0x32>
 800beac:	230c      	movs	r3, #12
 800beae:	603b      	str	r3, [r7, #0]
 800beb0:	f04f 30ff 	mov.w	r0, #4294967295
 800beb4:	b01d      	add	sp, #116	@ 0x74
 800beb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beba:	2340      	movs	r3, #64	@ 0x40
 800bebc:	616b      	str	r3, [r5, #20]
 800bebe:	2300      	movs	r3, #0
 800bec0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bec2:	2320      	movs	r3, #32
 800bec4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bec8:	2330      	movs	r3, #48	@ 0x30
 800beca:	f04f 0901 	mov.w	r9, #1
 800bece:	f8cd 800c 	str.w	r8, [sp, #12]
 800bed2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800c06c <_svfiprintf_r+0x1e4>
 800bed6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800beda:	4623      	mov	r3, r4
 800bedc:	469a      	mov	sl, r3
 800bede:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bee2:	b10a      	cbz	r2, 800bee8 <_svfiprintf_r+0x60>
 800bee4:	2a25      	cmp	r2, #37	@ 0x25
 800bee6:	d1f9      	bne.n	800bedc <_svfiprintf_r+0x54>
 800bee8:	ebba 0b04 	subs.w	fp, sl, r4
 800beec:	d00b      	beq.n	800bf06 <_svfiprintf_r+0x7e>
 800beee:	465b      	mov	r3, fp
 800bef0:	4622      	mov	r2, r4
 800bef2:	4629      	mov	r1, r5
 800bef4:	4638      	mov	r0, r7
 800bef6:	f7ff ff6b 	bl	800bdd0 <__ssputs_r>
 800befa:	3001      	adds	r0, #1
 800befc:	f000 80a7 	beq.w	800c04e <_svfiprintf_r+0x1c6>
 800bf00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf02:	445a      	add	r2, fp
 800bf04:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf06:	f89a 3000 	ldrb.w	r3, [sl]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	f000 809f 	beq.w	800c04e <_svfiprintf_r+0x1c6>
 800bf10:	2300      	movs	r3, #0
 800bf12:	f04f 32ff 	mov.w	r2, #4294967295
 800bf16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf1a:	f10a 0a01 	add.w	sl, sl, #1
 800bf1e:	9304      	str	r3, [sp, #16]
 800bf20:	9307      	str	r3, [sp, #28]
 800bf22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf26:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf28:	4654      	mov	r4, sl
 800bf2a:	2205      	movs	r2, #5
 800bf2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf30:	484e      	ldr	r0, [pc, #312]	@ (800c06c <_svfiprintf_r+0x1e4>)
 800bf32:	f7fe fc3c 	bl	800a7ae <memchr>
 800bf36:	9a04      	ldr	r2, [sp, #16]
 800bf38:	b9d8      	cbnz	r0, 800bf72 <_svfiprintf_r+0xea>
 800bf3a:	06d0      	lsls	r0, r2, #27
 800bf3c:	bf44      	itt	mi
 800bf3e:	2320      	movmi	r3, #32
 800bf40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf44:	0711      	lsls	r1, r2, #28
 800bf46:	bf44      	itt	mi
 800bf48:	232b      	movmi	r3, #43	@ 0x2b
 800bf4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf4e:	f89a 3000 	ldrb.w	r3, [sl]
 800bf52:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf54:	d015      	beq.n	800bf82 <_svfiprintf_r+0xfa>
 800bf56:	4654      	mov	r4, sl
 800bf58:	2000      	movs	r0, #0
 800bf5a:	f04f 0c0a 	mov.w	ip, #10
 800bf5e:	9a07      	ldr	r2, [sp, #28]
 800bf60:	4621      	mov	r1, r4
 800bf62:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf66:	3b30      	subs	r3, #48	@ 0x30
 800bf68:	2b09      	cmp	r3, #9
 800bf6a:	d94b      	bls.n	800c004 <_svfiprintf_r+0x17c>
 800bf6c:	b1b0      	cbz	r0, 800bf9c <_svfiprintf_r+0x114>
 800bf6e:	9207      	str	r2, [sp, #28]
 800bf70:	e014      	b.n	800bf9c <_svfiprintf_r+0x114>
 800bf72:	eba0 0308 	sub.w	r3, r0, r8
 800bf76:	fa09 f303 	lsl.w	r3, r9, r3
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	46a2      	mov	sl, r4
 800bf7e:	9304      	str	r3, [sp, #16]
 800bf80:	e7d2      	b.n	800bf28 <_svfiprintf_r+0xa0>
 800bf82:	9b03      	ldr	r3, [sp, #12]
 800bf84:	1d19      	adds	r1, r3, #4
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	9103      	str	r1, [sp, #12]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	bfbb      	ittet	lt
 800bf8e:	425b      	neglt	r3, r3
 800bf90:	f042 0202 	orrlt.w	r2, r2, #2
 800bf94:	9307      	strge	r3, [sp, #28]
 800bf96:	9307      	strlt	r3, [sp, #28]
 800bf98:	bfb8      	it	lt
 800bf9a:	9204      	strlt	r2, [sp, #16]
 800bf9c:	7823      	ldrb	r3, [r4, #0]
 800bf9e:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfa0:	d10a      	bne.n	800bfb8 <_svfiprintf_r+0x130>
 800bfa2:	7863      	ldrb	r3, [r4, #1]
 800bfa4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfa6:	d132      	bne.n	800c00e <_svfiprintf_r+0x186>
 800bfa8:	9b03      	ldr	r3, [sp, #12]
 800bfaa:	3402      	adds	r4, #2
 800bfac:	1d1a      	adds	r2, r3, #4
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	9203      	str	r2, [sp, #12]
 800bfb2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bfb6:	9305      	str	r3, [sp, #20]
 800bfb8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800c070 <_svfiprintf_r+0x1e8>
 800bfbc:	2203      	movs	r2, #3
 800bfbe:	4650      	mov	r0, sl
 800bfc0:	7821      	ldrb	r1, [r4, #0]
 800bfc2:	f7fe fbf4 	bl	800a7ae <memchr>
 800bfc6:	b138      	cbz	r0, 800bfd8 <_svfiprintf_r+0x150>
 800bfc8:	2240      	movs	r2, #64	@ 0x40
 800bfca:	9b04      	ldr	r3, [sp, #16]
 800bfcc:	eba0 000a 	sub.w	r0, r0, sl
 800bfd0:	4082      	lsls	r2, r0
 800bfd2:	4313      	orrs	r3, r2
 800bfd4:	3401      	adds	r4, #1
 800bfd6:	9304      	str	r3, [sp, #16]
 800bfd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfdc:	2206      	movs	r2, #6
 800bfde:	4825      	ldr	r0, [pc, #148]	@ (800c074 <_svfiprintf_r+0x1ec>)
 800bfe0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bfe4:	f7fe fbe3 	bl	800a7ae <memchr>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	d036      	beq.n	800c05a <_svfiprintf_r+0x1d2>
 800bfec:	4b22      	ldr	r3, [pc, #136]	@ (800c078 <_svfiprintf_r+0x1f0>)
 800bfee:	bb1b      	cbnz	r3, 800c038 <_svfiprintf_r+0x1b0>
 800bff0:	9b03      	ldr	r3, [sp, #12]
 800bff2:	3307      	adds	r3, #7
 800bff4:	f023 0307 	bic.w	r3, r3, #7
 800bff8:	3308      	adds	r3, #8
 800bffa:	9303      	str	r3, [sp, #12]
 800bffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bffe:	4433      	add	r3, r6
 800c000:	9309      	str	r3, [sp, #36]	@ 0x24
 800c002:	e76a      	b.n	800beda <_svfiprintf_r+0x52>
 800c004:	460c      	mov	r4, r1
 800c006:	2001      	movs	r0, #1
 800c008:	fb0c 3202 	mla	r2, ip, r2, r3
 800c00c:	e7a8      	b.n	800bf60 <_svfiprintf_r+0xd8>
 800c00e:	2300      	movs	r3, #0
 800c010:	f04f 0c0a 	mov.w	ip, #10
 800c014:	4619      	mov	r1, r3
 800c016:	3401      	adds	r4, #1
 800c018:	9305      	str	r3, [sp, #20]
 800c01a:	4620      	mov	r0, r4
 800c01c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c020:	3a30      	subs	r2, #48	@ 0x30
 800c022:	2a09      	cmp	r2, #9
 800c024:	d903      	bls.n	800c02e <_svfiprintf_r+0x1a6>
 800c026:	2b00      	cmp	r3, #0
 800c028:	d0c6      	beq.n	800bfb8 <_svfiprintf_r+0x130>
 800c02a:	9105      	str	r1, [sp, #20]
 800c02c:	e7c4      	b.n	800bfb8 <_svfiprintf_r+0x130>
 800c02e:	4604      	mov	r4, r0
 800c030:	2301      	movs	r3, #1
 800c032:	fb0c 2101 	mla	r1, ip, r1, r2
 800c036:	e7f0      	b.n	800c01a <_svfiprintf_r+0x192>
 800c038:	ab03      	add	r3, sp, #12
 800c03a:	9300      	str	r3, [sp, #0]
 800c03c:	462a      	mov	r2, r5
 800c03e:	4638      	mov	r0, r7
 800c040:	4b0e      	ldr	r3, [pc, #56]	@ (800c07c <_svfiprintf_r+0x1f4>)
 800c042:	a904      	add	r1, sp, #16
 800c044:	f7fd fe10 	bl	8009c68 <_printf_float>
 800c048:	1c42      	adds	r2, r0, #1
 800c04a:	4606      	mov	r6, r0
 800c04c:	d1d6      	bne.n	800bffc <_svfiprintf_r+0x174>
 800c04e:	89ab      	ldrh	r3, [r5, #12]
 800c050:	065b      	lsls	r3, r3, #25
 800c052:	f53f af2d 	bmi.w	800beb0 <_svfiprintf_r+0x28>
 800c056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c058:	e72c      	b.n	800beb4 <_svfiprintf_r+0x2c>
 800c05a:	ab03      	add	r3, sp, #12
 800c05c:	9300      	str	r3, [sp, #0]
 800c05e:	462a      	mov	r2, r5
 800c060:	4638      	mov	r0, r7
 800c062:	4b06      	ldr	r3, [pc, #24]	@ (800c07c <_svfiprintf_r+0x1f4>)
 800c064:	a904      	add	r1, sp, #16
 800c066:	f7fe f89d 	bl	800a1a4 <_printf_i>
 800c06a:	e7ed      	b.n	800c048 <_svfiprintf_r+0x1c0>
 800c06c:	0800d088 	.word	0x0800d088
 800c070:	0800d08e 	.word	0x0800d08e
 800c074:	0800d092 	.word	0x0800d092
 800c078:	08009c69 	.word	0x08009c69
 800c07c:	0800bdd1 	.word	0x0800bdd1

0800c080 <__sflush_r>:
 800c080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c086:	0716      	lsls	r6, r2, #28
 800c088:	4605      	mov	r5, r0
 800c08a:	460c      	mov	r4, r1
 800c08c:	d454      	bmi.n	800c138 <__sflush_r+0xb8>
 800c08e:	684b      	ldr	r3, [r1, #4]
 800c090:	2b00      	cmp	r3, #0
 800c092:	dc02      	bgt.n	800c09a <__sflush_r+0x1a>
 800c094:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c096:	2b00      	cmp	r3, #0
 800c098:	dd48      	ble.n	800c12c <__sflush_r+0xac>
 800c09a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c09c:	2e00      	cmp	r6, #0
 800c09e:	d045      	beq.n	800c12c <__sflush_r+0xac>
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c0a6:	682f      	ldr	r7, [r5, #0]
 800c0a8:	6a21      	ldr	r1, [r4, #32]
 800c0aa:	602b      	str	r3, [r5, #0]
 800c0ac:	d030      	beq.n	800c110 <__sflush_r+0x90>
 800c0ae:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c0b0:	89a3      	ldrh	r3, [r4, #12]
 800c0b2:	0759      	lsls	r1, r3, #29
 800c0b4:	d505      	bpl.n	800c0c2 <__sflush_r+0x42>
 800c0b6:	6863      	ldr	r3, [r4, #4]
 800c0b8:	1ad2      	subs	r2, r2, r3
 800c0ba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c0bc:	b10b      	cbz	r3, 800c0c2 <__sflush_r+0x42>
 800c0be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c0c0:	1ad2      	subs	r2, r2, r3
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	4628      	mov	r0, r5
 800c0c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c0c8:	6a21      	ldr	r1, [r4, #32]
 800c0ca:	47b0      	blx	r6
 800c0cc:	1c43      	adds	r3, r0, #1
 800c0ce:	89a3      	ldrh	r3, [r4, #12]
 800c0d0:	d106      	bne.n	800c0e0 <__sflush_r+0x60>
 800c0d2:	6829      	ldr	r1, [r5, #0]
 800c0d4:	291d      	cmp	r1, #29
 800c0d6:	d82b      	bhi.n	800c130 <__sflush_r+0xb0>
 800c0d8:	4a28      	ldr	r2, [pc, #160]	@ (800c17c <__sflush_r+0xfc>)
 800c0da:	40ca      	lsrs	r2, r1
 800c0dc:	07d6      	lsls	r6, r2, #31
 800c0de:	d527      	bpl.n	800c130 <__sflush_r+0xb0>
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	6062      	str	r2, [r4, #4]
 800c0e4:	6922      	ldr	r2, [r4, #16]
 800c0e6:	04d9      	lsls	r1, r3, #19
 800c0e8:	6022      	str	r2, [r4, #0]
 800c0ea:	d504      	bpl.n	800c0f6 <__sflush_r+0x76>
 800c0ec:	1c42      	adds	r2, r0, #1
 800c0ee:	d101      	bne.n	800c0f4 <__sflush_r+0x74>
 800c0f0:	682b      	ldr	r3, [r5, #0]
 800c0f2:	b903      	cbnz	r3, 800c0f6 <__sflush_r+0x76>
 800c0f4:	6560      	str	r0, [r4, #84]	@ 0x54
 800c0f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0f8:	602f      	str	r7, [r5, #0]
 800c0fa:	b1b9      	cbz	r1, 800c12c <__sflush_r+0xac>
 800c0fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c100:	4299      	cmp	r1, r3
 800c102:	d002      	beq.n	800c10a <__sflush_r+0x8a>
 800c104:	4628      	mov	r0, r5
 800c106:	f7ff f9eb 	bl	800b4e0 <_free_r>
 800c10a:	2300      	movs	r3, #0
 800c10c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c10e:	e00d      	b.n	800c12c <__sflush_r+0xac>
 800c110:	2301      	movs	r3, #1
 800c112:	4628      	mov	r0, r5
 800c114:	47b0      	blx	r6
 800c116:	4602      	mov	r2, r0
 800c118:	1c50      	adds	r0, r2, #1
 800c11a:	d1c9      	bne.n	800c0b0 <__sflush_r+0x30>
 800c11c:	682b      	ldr	r3, [r5, #0]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d0c6      	beq.n	800c0b0 <__sflush_r+0x30>
 800c122:	2b1d      	cmp	r3, #29
 800c124:	d001      	beq.n	800c12a <__sflush_r+0xaa>
 800c126:	2b16      	cmp	r3, #22
 800c128:	d11d      	bne.n	800c166 <__sflush_r+0xe6>
 800c12a:	602f      	str	r7, [r5, #0]
 800c12c:	2000      	movs	r0, #0
 800c12e:	e021      	b.n	800c174 <__sflush_r+0xf4>
 800c130:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c134:	b21b      	sxth	r3, r3
 800c136:	e01a      	b.n	800c16e <__sflush_r+0xee>
 800c138:	690f      	ldr	r7, [r1, #16]
 800c13a:	2f00      	cmp	r7, #0
 800c13c:	d0f6      	beq.n	800c12c <__sflush_r+0xac>
 800c13e:	0793      	lsls	r3, r2, #30
 800c140:	bf18      	it	ne
 800c142:	2300      	movne	r3, #0
 800c144:	680e      	ldr	r6, [r1, #0]
 800c146:	bf08      	it	eq
 800c148:	694b      	ldreq	r3, [r1, #20]
 800c14a:	1bf6      	subs	r6, r6, r7
 800c14c:	600f      	str	r7, [r1, #0]
 800c14e:	608b      	str	r3, [r1, #8]
 800c150:	2e00      	cmp	r6, #0
 800c152:	ddeb      	ble.n	800c12c <__sflush_r+0xac>
 800c154:	4633      	mov	r3, r6
 800c156:	463a      	mov	r2, r7
 800c158:	4628      	mov	r0, r5
 800c15a:	6a21      	ldr	r1, [r4, #32]
 800c15c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c160:	47e0      	blx	ip
 800c162:	2800      	cmp	r0, #0
 800c164:	dc07      	bgt.n	800c176 <__sflush_r+0xf6>
 800c166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c16a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c16e:	f04f 30ff 	mov.w	r0, #4294967295
 800c172:	81a3      	strh	r3, [r4, #12]
 800c174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c176:	4407      	add	r7, r0
 800c178:	1a36      	subs	r6, r6, r0
 800c17a:	e7e9      	b.n	800c150 <__sflush_r+0xd0>
 800c17c:	20400001 	.word	0x20400001

0800c180 <_fflush_r>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	690b      	ldr	r3, [r1, #16]
 800c184:	4605      	mov	r5, r0
 800c186:	460c      	mov	r4, r1
 800c188:	b913      	cbnz	r3, 800c190 <_fflush_r+0x10>
 800c18a:	2500      	movs	r5, #0
 800c18c:	4628      	mov	r0, r5
 800c18e:	bd38      	pop	{r3, r4, r5, pc}
 800c190:	b118      	cbz	r0, 800c19a <_fflush_r+0x1a>
 800c192:	6a03      	ldr	r3, [r0, #32]
 800c194:	b90b      	cbnz	r3, 800c19a <_fflush_r+0x1a>
 800c196:	f7fe f9af 	bl	800a4f8 <__sinit>
 800c19a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d0f3      	beq.n	800c18a <_fflush_r+0xa>
 800c1a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c1a4:	07d0      	lsls	r0, r2, #31
 800c1a6:	d404      	bmi.n	800c1b2 <_fflush_r+0x32>
 800c1a8:	0599      	lsls	r1, r3, #22
 800c1aa:	d402      	bmi.n	800c1b2 <_fflush_r+0x32>
 800c1ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1ae:	f7fe faf4 	bl	800a79a <__retarget_lock_acquire_recursive>
 800c1b2:	4628      	mov	r0, r5
 800c1b4:	4621      	mov	r1, r4
 800c1b6:	f7ff ff63 	bl	800c080 <__sflush_r>
 800c1ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c1bc:	4605      	mov	r5, r0
 800c1be:	07da      	lsls	r2, r3, #31
 800c1c0:	d4e4      	bmi.n	800c18c <_fflush_r+0xc>
 800c1c2:	89a3      	ldrh	r3, [r4, #12]
 800c1c4:	059b      	lsls	r3, r3, #22
 800c1c6:	d4e1      	bmi.n	800c18c <_fflush_r+0xc>
 800c1c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1ca:	f7fe fae7 	bl	800a79c <__retarget_lock_release_recursive>
 800c1ce:	e7dd      	b.n	800c18c <_fflush_r+0xc>

0800c1d0 <fiprintf>:
 800c1d0:	b40e      	push	{r1, r2, r3}
 800c1d2:	b503      	push	{r0, r1, lr}
 800c1d4:	4601      	mov	r1, r0
 800c1d6:	ab03      	add	r3, sp, #12
 800c1d8:	4805      	ldr	r0, [pc, #20]	@ (800c1f0 <fiprintf+0x20>)
 800c1da:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1de:	6800      	ldr	r0, [r0, #0]
 800c1e0:	9301      	str	r3, [sp, #4]
 800c1e2:	f000 f8c1 	bl	800c368 <_vfiprintf_r>
 800c1e6:	b002      	add	sp, #8
 800c1e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1ec:	b003      	add	sp, #12
 800c1ee:	4770      	bx	lr
 800c1f0:	20000064 	.word	0x20000064

0800c1f4 <memmove>:
 800c1f4:	4288      	cmp	r0, r1
 800c1f6:	b510      	push	{r4, lr}
 800c1f8:	eb01 0402 	add.w	r4, r1, r2
 800c1fc:	d902      	bls.n	800c204 <memmove+0x10>
 800c1fe:	4284      	cmp	r4, r0
 800c200:	4623      	mov	r3, r4
 800c202:	d807      	bhi.n	800c214 <memmove+0x20>
 800c204:	1e43      	subs	r3, r0, #1
 800c206:	42a1      	cmp	r1, r4
 800c208:	d008      	beq.n	800c21c <memmove+0x28>
 800c20a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c20e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c212:	e7f8      	b.n	800c206 <memmove+0x12>
 800c214:	4601      	mov	r1, r0
 800c216:	4402      	add	r2, r0
 800c218:	428a      	cmp	r2, r1
 800c21a:	d100      	bne.n	800c21e <memmove+0x2a>
 800c21c:	bd10      	pop	{r4, pc}
 800c21e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c222:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c226:	e7f7      	b.n	800c218 <memmove+0x24>

0800c228 <_sbrk_r>:
 800c228:	b538      	push	{r3, r4, r5, lr}
 800c22a:	2300      	movs	r3, #0
 800c22c:	4d05      	ldr	r5, [pc, #20]	@ (800c244 <_sbrk_r+0x1c>)
 800c22e:	4604      	mov	r4, r0
 800c230:	4608      	mov	r0, r1
 800c232:	602b      	str	r3, [r5, #0]
 800c234:	f7f8 fa92 	bl	800475c <_sbrk>
 800c238:	1c43      	adds	r3, r0, #1
 800c23a:	d102      	bne.n	800c242 <_sbrk_r+0x1a>
 800c23c:	682b      	ldr	r3, [r5, #0]
 800c23e:	b103      	cbz	r3, 800c242 <_sbrk_r+0x1a>
 800c240:	6023      	str	r3, [r4, #0]
 800c242:	bd38      	pop	{r3, r4, r5, pc}
 800c244:	20000eac 	.word	0x20000eac

0800c248 <abort>:
 800c248:	2006      	movs	r0, #6
 800c24a:	b508      	push	{r3, lr}
 800c24c:	f000 fa60 	bl	800c710 <raise>
 800c250:	2001      	movs	r0, #1
 800c252:	f7f8 fa0e 	bl	8004672 <_exit>

0800c256 <_calloc_r>:
 800c256:	b570      	push	{r4, r5, r6, lr}
 800c258:	fba1 5402 	umull	r5, r4, r1, r2
 800c25c:	b934      	cbnz	r4, 800c26c <_calloc_r+0x16>
 800c25e:	4629      	mov	r1, r5
 800c260:	f7ff f9b0 	bl	800b5c4 <_malloc_r>
 800c264:	4606      	mov	r6, r0
 800c266:	b928      	cbnz	r0, 800c274 <_calloc_r+0x1e>
 800c268:	4630      	mov	r0, r6
 800c26a:	bd70      	pop	{r4, r5, r6, pc}
 800c26c:	220c      	movs	r2, #12
 800c26e:	2600      	movs	r6, #0
 800c270:	6002      	str	r2, [r0, #0]
 800c272:	e7f9      	b.n	800c268 <_calloc_r+0x12>
 800c274:	462a      	mov	r2, r5
 800c276:	4621      	mov	r1, r4
 800c278:	f7fe f9ed 	bl	800a656 <memset>
 800c27c:	e7f4      	b.n	800c268 <_calloc_r+0x12>

0800c27e <__ascii_mbtowc>:
 800c27e:	b082      	sub	sp, #8
 800c280:	b901      	cbnz	r1, 800c284 <__ascii_mbtowc+0x6>
 800c282:	a901      	add	r1, sp, #4
 800c284:	b142      	cbz	r2, 800c298 <__ascii_mbtowc+0x1a>
 800c286:	b14b      	cbz	r3, 800c29c <__ascii_mbtowc+0x1e>
 800c288:	7813      	ldrb	r3, [r2, #0]
 800c28a:	600b      	str	r3, [r1, #0]
 800c28c:	7812      	ldrb	r2, [r2, #0]
 800c28e:	1e10      	subs	r0, r2, #0
 800c290:	bf18      	it	ne
 800c292:	2001      	movne	r0, #1
 800c294:	b002      	add	sp, #8
 800c296:	4770      	bx	lr
 800c298:	4610      	mov	r0, r2
 800c29a:	e7fb      	b.n	800c294 <__ascii_mbtowc+0x16>
 800c29c:	f06f 0001 	mvn.w	r0, #1
 800c2a0:	e7f8      	b.n	800c294 <__ascii_mbtowc+0x16>

0800c2a2 <_realloc_r>:
 800c2a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2a6:	4607      	mov	r7, r0
 800c2a8:	4614      	mov	r4, r2
 800c2aa:	460d      	mov	r5, r1
 800c2ac:	b921      	cbnz	r1, 800c2b8 <_realloc_r+0x16>
 800c2ae:	4611      	mov	r1, r2
 800c2b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2b4:	f7ff b986 	b.w	800b5c4 <_malloc_r>
 800c2b8:	b92a      	cbnz	r2, 800c2c6 <_realloc_r+0x24>
 800c2ba:	f7ff f911 	bl	800b4e0 <_free_r>
 800c2be:	4625      	mov	r5, r4
 800c2c0:	4628      	mov	r0, r5
 800c2c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2c6:	f000 fa3f 	bl	800c748 <_malloc_usable_size_r>
 800c2ca:	4284      	cmp	r4, r0
 800c2cc:	4606      	mov	r6, r0
 800c2ce:	d802      	bhi.n	800c2d6 <_realloc_r+0x34>
 800c2d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c2d4:	d8f4      	bhi.n	800c2c0 <_realloc_r+0x1e>
 800c2d6:	4621      	mov	r1, r4
 800c2d8:	4638      	mov	r0, r7
 800c2da:	f7ff f973 	bl	800b5c4 <_malloc_r>
 800c2de:	4680      	mov	r8, r0
 800c2e0:	b908      	cbnz	r0, 800c2e6 <_realloc_r+0x44>
 800c2e2:	4645      	mov	r5, r8
 800c2e4:	e7ec      	b.n	800c2c0 <_realloc_r+0x1e>
 800c2e6:	42b4      	cmp	r4, r6
 800c2e8:	4622      	mov	r2, r4
 800c2ea:	4629      	mov	r1, r5
 800c2ec:	bf28      	it	cs
 800c2ee:	4632      	movcs	r2, r6
 800c2f0:	f7fe fa6b 	bl	800a7ca <memcpy>
 800c2f4:	4629      	mov	r1, r5
 800c2f6:	4638      	mov	r0, r7
 800c2f8:	f7ff f8f2 	bl	800b4e0 <_free_r>
 800c2fc:	e7f1      	b.n	800c2e2 <_realloc_r+0x40>

0800c2fe <__ascii_wctomb>:
 800c2fe:	4603      	mov	r3, r0
 800c300:	4608      	mov	r0, r1
 800c302:	b141      	cbz	r1, 800c316 <__ascii_wctomb+0x18>
 800c304:	2aff      	cmp	r2, #255	@ 0xff
 800c306:	d904      	bls.n	800c312 <__ascii_wctomb+0x14>
 800c308:	228a      	movs	r2, #138	@ 0x8a
 800c30a:	f04f 30ff 	mov.w	r0, #4294967295
 800c30e:	601a      	str	r2, [r3, #0]
 800c310:	4770      	bx	lr
 800c312:	2001      	movs	r0, #1
 800c314:	700a      	strb	r2, [r1, #0]
 800c316:	4770      	bx	lr

0800c318 <__sfputc_r>:
 800c318:	6893      	ldr	r3, [r2, #8]
 800c31a:	b410      	push	{r4}
 800c31c:	3b01      	subs	r3, #1
 800c31e:	2b00      	cmp	r3, #0
 800c320:	6093      	str	r3, [r2, #8]
 800c322:	da07      	bge.n	800c334 <__sfputc_r+0x1c>
 800c324:	6994      	ldr	r4, [r2, #24]
 800c326:	42a3      	cmp	r3, r4
 800c328:	db01      	blt.n	800c32e <__sfputc_r+0x16>
 800c32a:	290a      	cmp	r1, #10
 800c32c:	d102      	bne.n	800c334 <__sfputc_r+0x1c>
 800c32e:	bc10      	pop	{r4}
 800c330:	f000 b932 	b.w	800c598 <__swbuf_r>
 800c334:	6813      	ldr	r3, [r2, #0]
 800c336:	1c58      	adds	r0, r3, #1
 800c338:	6010      	str	r0, [r2, #0]
 800c33a:	7019      	strb	r1, [r3, #0]
 800c33c:	4608      	mov	r0, r1
 800c33e:	bc10      	pop	{r4}
 800c340:	4770      	bx	lr

0800c342 <__sfputs_r>:
 800c342:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c344:	4606      	mov	r6, r0
 800c346:	460f      	mov	r7, r1
 800c348:	4614      	mov	r4, r2
 800c34a:	18d5      	adds	r5, r2, r3
 800c34c:	42ac      	cmp	r4, r5
 800c34e:	d101      	bne.n	800c354 <__sfputs_r+0x12>
 800c350:	2000      	movs	r0, #0
 800c352:	e007      	b.n	800c364 <__sfputs_r+0x22>
 800c354:	463a      	mov	r2, r7
 800c356:	4630      	mov	r0, r6
 800c358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c35c:	f7ff ffdc 	bl	800c318 <__sfputc_r>
 800c360:	1c43      	adds	r3, r0, #1
 800c362:	d1f3      	bne.n	800c34c <__sfputs_r+0xa>
 800c364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c368 <_vfiprintf_r>:
 800c368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c36c:	460d      	mov	r5, r1
 800c36e:	4614      	mov	r4, r2
 800c370:	4698      	mov	r8, r3
 800c372:	4606      	mov	r6, r0
 800c374:	b09d      	sub	sp, #116	@ 0x74
 800c376:	b118      	cbz	r0, 800c380 <_vfiprintf_r+0x18>
 800c378:	6a03      	ldr	r3, [r0, #32]
 800c37a:	b90b      	cbnz	r3, 800c380 <_vfiprintf_r+0x18>
 800c37c:	f7fe f8bc 	bl	800a4f8 <__sinit>
 800c380:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c382:	07d9      	lsls	r1, r3, #31
 800c384:	d405      	bmi.n	800c392 <_vfiprintf_r+0x2a>
 800c386:	89ab      	ldrh	r3, [r5, #12]
 800c388:	059a      	lsls	r2, r3, #22
 800c38a:	d402      	bmi.n	800c392 <_vfiprintf_r+0x2a>
 800c38c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c38e:	f7fe fa04 	bl	800a79a <__retarget_lock_acquire_recursive>
 800c392:	89ab      	ldrh	r3, [r5, #12]
 800c394:	071b      	lsls	r3, r3, #28
 800c396:	d501      	bpl.n	800c39c <_vfiprintf_r+0x34>
 800c398:	692b      	ldr	r3, [r5, #16]
 800c39a:	b99b      	cbnz	r3, 800c3c4 <_vfiprintf_r+0x5c>
 800c39c:	4629      	mov	r1, r5
 800c39e:	4630      	mov	r0, r6
 800c3a0:	f000 f938 	bl	800c614 <__swsetup_r>
 800c3a4:	b170      	cbz	r0, 800c3c4 <_vfiprintf_r+0x5c>
 800c3a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c3a8:	07dc      	lsls	r4, r3, #31
 800c3aa:	d504      	bpl.n	800c3b6 <_vfiprintf_r+0x4e>
 800c3ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c3b0:	b01d      	add	sp, #116	@ 0x74
 800c3b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3b6:	89ab      	ldrh	r3, [r5, #12]
 800c3b8:	0598      	lsls	r0, r3, #22
 800c3ba:	d4f7      	bmi.n	800c3ac <_vfiprintf_r+0x44>
 800c3bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c3be:	f7fe f9ed 	bl	800a79c <__retarget_lock_release_recursive>
 800c3c2:	e7f3      	b.n	800c3ac <_vfiprintf_r+0x44>
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3c8:	2320      	movs	r3, #32
 800c3ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c3ce:	2330      	movs	r3, #48	@ 0x30
 800c3d0:	f04f 0901 	mov.w	r9, #1
 800c3d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c3d8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c584 <_vfiprintf_r+0x21c>
 800c3dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c3e0:	4623      	mov	r3, r4
 800c3e2:	469a      	mov	sl, r3
 800c3e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3e8:	b10a      	cbz	r2, 800c3ee <_vfiprintf_r+0x86>
 800c3ea:	2a25      	cmp	r2, #37	@ 0x25
 800c3ec:	d1f9      	bne.n	800c3e2 <_vfiprintf_r+0x7a>
 800c3ee:	ebba 0b04 	subs.w	fp, sl, r4
 800c3f2:	d00b      	beq.n	800c40c <_vfiprintf_r+0xa4>
 800c3f4:	465b      	mov	r3, fp
 800c3f6:	4622      	mov	r2, r4
 800c3f8:	4629      	mov	r1, r5
 800c3fa:	4630      	mov	r0, r6
 800c3fc:	f7ff ffa1 	bl	800c342 <__sfputs_r>
 800c400:	3001      	adds	r0, #1
 800c402:	f000 80a7 	beq.w	800c554 <_vfiprintf_r+0x1ec>
 800c406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c408:	445a      	add	r2, fp
 800c40a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c40c:	f89a 3000 	ldrb.w	r3, [sl]
 800c410:	2b00      	cmp	r3, #0
 800c412:	f000 809f 	beq.w	800c554 <_vfiprintf_r+0x1ec>
 800c416:	2300      	movs	r3, #0
 800c418:	f04f 32ff 	mov.w	r2, #4294967295
 800c41c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c420:	f10a 0a01 	add.w	sl, sl, #1
 800c424:	9304      	str	r3, [sp, #16]
 800c426:	9307      	str	r3, [sp, #28]
 800c428:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c42c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c42e:	4654      	mov	r4, sl
 800c430:	2205      	movs	r2, #5
 800c432:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c436:	4853      	ldr	r0, [pc, #332]	@ (800c584 <_vfiprintf_r+0x21c>)
 800c438:	f7fe f9b9 	bl	800a7ae <memchr>
 800c43c:	9a04      	ldr	r2, [sp, #16]
 800c43e:	b9d8      	cbnz	r0, 800c478 <_vfiprintf_r+0x110>
 800c440:	06d1      	lsls	r1, r2, #27
 800c442:	bf44      	itt	mi
 800c444:	2320      	movmi	r3, #32
 800c446:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c44a:	0713      	lsls	r3, r2, #28
 800c44c:	bf44      	itt	mi
 800c44e:	232b      	movmi	r3, #43	@ 0x2b
 800c450:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c454:	f89a 3000 	ldrb.w	r3, [sl]
 800c458:	2b2a      	cmp	r3, #42	@ 0x2a
 800c45a:	d015      	beq.n	800c488 <_vfiprintf_r+0x120>
 800c45c:	4654      	mov	r4, sl
 800c45e:	2000      	movs	r0, #0
 800c460:	f04f 0c0a 	mov.w	ip, #10
 800c464:	9a07      	ldr	r2, [sp, #28]
 800c466:	4621      	mov	r1, r4
 800c468:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c46c:	3b30      	subs	r3, #48	@ 0x30
 800c46e:	2b09      	cmp	r3, #9
 800c470:	d94b      	bls.n	800c50a <_vfiprintf_r+0x1a2>
 800c472:	b1b0      	cbz	r0, 800c4a2 <_vfiprintf_r+0x13a>
 800c474:	9207      	str	r2, [sp, #28]
 800c476:	e014      	b.n	800c4a2 <_vfiprintf_r+0x13a>
 800c478:	eba0 0308 	sub.w	r3, r0, r8
 800c47c:	fa09 f303 	lsl.w	r3, r9, r3
 800c480:	4313      	orrs	r3, r2
 800c482:	46a2      	mov	sl, r4
 800c484:	9304      	str	r3, [sp, #16]
 800c486:	e7d2      	b.n	800c42e <_vfiprintf_r+0xc6>
 800c488:	9b03      	ldr	r3, [sp, #12]
 800c48a:	1d19      	adds	r1, r3, #4
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	9103      	str	r1, [sp, #12]
 800c490:	2b00      	cmp	r3, #0
 800c492:	bfbb      	ittet	lt
 800c494:	425b      	neglt	r3, r3
 800c496:	f042 0202 	orrlt.w	r2, r2, #2
 800c49a:	9307      	strge	r3, [sp, #28]
 800c49c:	9307      	strlt	r3, [sp, #28]
 800c49e:	bfb8      	it	lt
 800c4a0:	9204      	strlt	r2, [sp, #16]
 800c4a2:	7823      	ldrb	r3, [r4, #0]
 800c4a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c4a6:	d10a      	bne.n	800c4be <_vfiprintf_r+0x156>
 800c4a8:	7863      	ldrb	r3, [r4, #1]
 800c4aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4ac:	d132      	bne.n	800c514 <_vfiprintf_r+0x1ac>
 800c4ae:	9b03      	ldr	r3, [sp, #12]
 800c4b0:	3402      	adds	r4, #2
 800c4b2:	1d1a      	adds	r2, r3, #4
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	9203      	str	r2, [sp, #12]
 800c4b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c4bc:	9305      	str	r3, [sp, #20]
 800c4be:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c588 <_vfiprintf_r+0x220>
 800c4c2:	2203      	movs	r2, #3
 800c4c4:	4650      	mov	r0, sl
 800c4c6:	7821      	ldrb	r1, [r4, #0]
 800c4c8:	f7fe f971 	bl	800a7ae <memchr>
 800c4cc:	b138      	cbz	r0, 800c4de <_vfiprintf_r+0x176>
 800c4ce:	2240      	movs	r2, #64	@ 0x40
 800c4d0:	9b04      	ldr	r3, [sp, #16]
 800c4d2:	eba0 000a 	sub.w	r0, r0, sl
 800c4d6:	4082      	lsls	r2, r0
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	3401      	adds	r4, #1
 800c4dc:	9304      	str	r3, [sp, #16]
 800c4de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4e2:	2206      	movs	r2, #6
 800c4e4:	4829      	ldr	r0, [pc, #164]	@ (800c58c <_vfiprintf_r+0x224>)
 800c4e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c4ea:	f7fe f960 	bl	800a7ae <memchr>
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	d03f      	beq.n	800c572 <_vfiprintf_r+0x20a>
 800c4f2:	4b27      	ldr	r3, [pc, #156]	@ (800c590 <_vfiprintf_r+0x228>)
 800c4f4:	bb1b      	cbnz	r3, 800c53e <_vfiprintf_r+0x1d6>
 800c4f6:	9b03      	ldr	r3, [sp, #12]
 800c4f8:	3307      	adds	r3, #7
 800c4fa:	f023 0307 	bic.w	r3, r3, #7
 800c4fe:	3308      	adds	r3, #8
 800c500:	9303      	str	r3, [sp, #12]
 800c502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c504:	443b      	add	r3, r7
 800c506:	9309      	str	r3, [sp, #36]	@ 0x24
 800c508:	e76a      	b.n	800c3e0 <_vfiprintf_r+0x78>
 800c50a:	460c      	mov	r4, r1
 800c50c:	2001      	movs	r0, #1
 800c50e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c512:	e7a8      	b.n	800c466 <_vfiprintf_r+0xfe>
 800c514:	2300      	movs	r3, #0
 800c516:	f04f 0c0a 	mov.w	ip, #10
 800c51a:	4619      	mov	r1, r3
 800c51c:	3401      	adds	r4, #1
 800c51e:	9305      	str	r3, [sp, #20]
 800c520:	4620      	mov	r0, r4
 800c522:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c526:	3a30      	subs	r2, #48	@ 0x30
 800c528:	2a09      	cmp	r2, #9
 800c52a:	d903      	bls.n	800c534 <_vfiprintf_r+0x1cc>
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d0c6      	beq.n	800c4be <_vfiprintf_r+0x156>
 800c530:	9105      	str	r1, [sp, #20]
 800c532:	e7c4      	b.n	800c4be <_vfiprintf_r+0x156>
 800c534:	4604      	mov	r4, r0
 800c536:	2301      	movs	r3, #1
 800c538:	fb0c 2101 	mla	r1, ip, r1, r2
 800c53c:	e7f0      	b.n	800c520 <_vfiprintf_r+0x1b8>
 800c53e:	ab03      	add	r3, sp, #12
 800c540:	9300      	str	r3, [sp, #0]
 800c542:	462a      	mov	r2, r5
 800c544:	4630      	mov	r0, r6
 800c546:	4b13      	ldr	r3, [pc, #76]	@ (800c594 <_vfiprintf_r+0x22c>)
 800c548:	a904      	add	r1, sp, #16
 800c54a:	f7fd fb8d 	bl	8009c68 <_printf_float>
 800c54e:	4607      	mov	r7, r0
 800c550:	1c78      	adds	r0, r7, #1
 800c552:	d1d6      	bne.n	800c502 <_vfiprintf_r+0x19a>
 800c554:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c556:	07d9      	lsls	r1, r3, #31
 800c558:	d405      	bmi.n	800c566 <_vfiprintf_r+0x1fe>
 800c55a:	89ab      	ldrh	r3, [r5, #12]
 800c55c:	059a      	lsls	r2, r3, #22
 800c55e:	d402      	bmi.n	800c566 <_vfiprintf_r+0x1fe>
 800c560:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c562:	f7fe f91b 	bl	800a79c <__retarget_lock_release_recursive>
 800c566:	89ab      	ldrh	r3, [r5, #12]
 800c568:	065b      	lsls	r3, r3, #25
 800c56a:	f53f af1f 	bmi.w	800c3ac <_vfiprintf_r+0x44>
 800c56e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c570:	e71e      	b.n	800c3b0 <_vfiprintf_r+0x48>
 800c572:	ab03      	add	r3, sp, #12
 800c574:	9300      	str	r3, [sp, #0]
 800c576:	462a      	mov	r2, r5
 800c578:	4630      	mov	r0, r6
 800c57a:	4b06      	ldr	r3, [pc, #24]	@ (800c594 <_vfiprintf_r+0x22c>)
 800c57c:	a904      	add	r1, sp, #16
 800c57e:	f7fd fe11 	bl	800a1a4 <_printf_i>
 800c582:	e7e4      	b.n	800c54e <_vfiprintf_r+0x1e6>
 800c584:	0800d088 	.word	0x0800d088
 800c588:	0800d08e 	.word	0x0800d08e
 800c58c:	0800d092 	.word	0x0800d092
 800c590:	08009c69 	.word	0x08009c69
 800c594:	0800c343 	.word	0x0800c343

0800c598 <__swbuf_r>:
 800c598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c59a:	460e      	mov	r6, r1
 800c59c:	4614      	mov	r4, r2
 800c59e:	4605      	mov	r5, r0
 800c5a0:	b118      	cbz	r0, 800c5aa <__swbuf_r+0x12>
 800c5a2:	6a03      	ldr	r3, [r0, #32]
 800c5a4:	b90b      	cbnz	r3, 800c5aa <__swbuf_r+0x12>
 800c5a6:	f7fd ffa7 	bl	800a4f8 <__sinit>
 800c5aa:	69a3      	ldr	r3, [r4, #24]
 800c5ac:	60a3      	str	r3, [r4, #8]
 800c5ae:	89a3      	ldrh	r3, [r4, #12]
 800c5b0:	071a      	lsls	r2, r3, #28
 800c5b2:	d501      	bpl.n	800c5b8 <__swbuf_r+0x20>
 800c5b4:	6923      	ldr	r3, [r4, #16]
 800c5b6:	b943      	cbnz	r3, 800c5ca <__swbuf_r+0x32>
 800c5b8:	4621      	mov	r1, r4
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	f000 f82a 	bl	800c614 <__swsetup_r>
 800c5c0:	b118      	cbz	r0, 800c5ca <__swbuf_r+0x32>
 800c5c2:	f04f 37ff 	mov.w	r7, #4294967295
 800c5c6:	4638      	mov	r0, r7
 800c5c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5ca:	6823      	ldr	r3, [r4, #0]
 800c5cc:	6922      	ldr	r2, [r4, #16]
 800c5ce:	b2f6      	uxtb	r6, r6
 800c5d0:	1a98      	subs	r0, r3, r2
 800c5d2:	6963      	ldr	r3, [r4, #20]
 800c5d4:	4637      	mov	r7, r6
 800c5d6:	4283      	cmp	r3, r0
 800c5d8:	dc05      	bgt.n	800c5e6 <__swbuf_r+0x4e>
 800c5da:	4621      	mov	r1, r4
 800c5dc:	4628      	mov	r0, r5
 800c5de:	f7ff fdcf 	bl	800c180 <_fflush_r>
 800c5e2:	2800      	cmp	r0, #0
 800c5e4:	d1ed      	bne.n	800c5c2 <__swbuf_r+0x2a>
 800c5e6:	68a3      	ldr	r3, [r4, #8]
 800c5e8:	3b01      	subs	r3, #1
 800c5ea:	60a3      	str	r3, [r4, #8]
 800c5ec:	6823      	ldr	r3, [r4, #0]
 800c5ee:	1c5a      	adds	r2, r3, #1
 800c5f0:	6022      	str	r2, [r4, #0]
 800c5f2:	701e      	strb	r6, [r3, #0]
 800c5f4:	6962      	ldr	r2, [r4, #20]
 800c5f6:	1c43      	adds	r3, r0, #1
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	d004      	beq.n	800c606 <__swbuf_r+0x6e>
 800c5fc:	89a3      	ldrh	r3, [r4, #12]
 800c5fe:	07db      	lsls	r3, r3, #31
 800c600:	d5e1      	bpl.n	800c5c6 <__swbuf_r+0x2e>
 800c602:	2e0a      	cmp	r6, #10
 800c604:	d1df      	bne.n	800c5c6 <__swbuf_r+0x2e>
 800c606:	4621      	mov	r1, r4
 800c608:	4628      	mov	r0, r5
 800c60a:	f7ff fdb9 	bl	800c180 <_fflush_r>
 800c60e:	2800      	cmp	r0, #0
 800c610:	d0d9      	beq.n	800c5c6 <__swbuf_r+0x2e>
 800c612:	e7d6      	b.n	800c5c2 <__swbuf_r+0x2a>

0800c614 <__swsetup_r>:
 800c614:	b538      	push	{r3, r4, r5, lr}
 800c616:	4b29      	ldr	r3, [pc, #164]	@ (800c6bc <__swsetup_r+0xa8>)
 800c618:	4605      	mov	r5, r0
 800c61a:	6818      	ldr	r0, [r3, #0]
 800c61c:	460c      	mov	r4, r1
 800c61e:	b118      	cbz	r0, 800c628 <__swsetup_r+0x14>
 800c620:	6a03      	ldr	r3, [r0, #32]
 800c622:	b90b      	cbnz	r3, 800c628 <__swsetup_r+0x14>
 800c624:	f7fd ff68 	bl	800a4f8 <__sinit>
 800c628:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c62c:	0719      	lsls	r1, r3, #28
 800c62e:	d422      	bmi.n	800c676 <__swsetup_r+0x62>
 800c630:	06da      	lsls	r2, r3, #27
 800c632:	d407      	bmi.n	800c644 <__swsetup_r+0x30>
 800c634:	2209      	movs	r2, #9
 800c636:	602a      	str	r2, [r5, #0]
 800c638:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c63c:	f04f 30ff 	mov.w	r0, #4294967295
 800c640:	81a3      	strh	r3, [r4, #12]
 800c642:	e033      	b.n	800c6ac <__swsetup_r+0x98>
 800c644:	0758      	lsls	r0, r3, #29
 800c646:	d512      	bpl.n	800c66e <__swsetup_r+0x5a>
 800c648:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c64a:	b141      	cbz	r1, 800c65e <__swsetup_r+0x4a>
 800c64c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c650:	4299      	cmp	r1, r3
 800c652:	d002      	beq.n	800c65a <__swsetup_r+0x46>
 800c654:	4628      	mov	r0, r5
 800c656:	f7fe ff43 	bl	800b4e0 <_free_r>
 800c65a:	2300      	movs	r3, #0
 800c65c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c65e:	89a3      	ldrh	r3, [r4, #12]
 800c660:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c664:	81a3      	strh	r3, [r4, #12]
 800c666:	2300      	movs	r3, #0
 800c668:	6063      	str	r3, [r4, #4]
 800c66a:	6923      	ldr	r3, [r4, #16]
 800c66c:	6023      	str	r3, [r4, #0]
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	f043 0308 	orr.w	r3, r3, #8
 800c674:	81a3      	strh	r3, [r4, #12]
 800c676:	6923      	ldr	r3, [r4, #16]
 800c678:	b94b      	cbnz	r3, 800c68e <__swsetup_r+0x7a>
 800c67a:	89a3      	ldrh	r3, [r4, #12]
 800c67c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c684:	d003      	beq.n	800c68e <__swsetup_r+0x7a>
 800c686:	4621      	mov	r1, r4
 800c688:	4628      	mov	r0, r5
 800c68a:	f000 f88a 	bl	800c7a2 <__smakebuf_r>
 800c68e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c692:	f013 0201 	ands.w	r2, r3, #1
 800c696:	d00a      	beq.n	800c6ae <__swsetup_r+0x9a>
 800c698:	2200      	movs	r2, #0
 800c69a:	60a2      	str	r2, [r4, #8]
 800c69c:	6962      	ldr	r2, [r4, #20]
 800c69e:	4252      	negs	r2, r2
 800c6a0:	61a2      	str	r2, [r4, #24]
 800c6a2:	6922      	ldr	r2, [r4, #16]
 800c6a4:	b942      	cbnz	r2, 800c6b8 <__swsetup_r+0xa4>
 800c6a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c6aa:	d1c5      	bne.n	800c638 <__swsetup_r+0x24>
 800c6ac:	bd38      	pop	{r3, r4, r5, pc}
 800c6ae:	0799      	lsls	r1, r3, #30
 800c6b0:	bf58      	it	pl
 800c6b2:	6962      	ldrpl	r2, [r4, #20]
 800c6b4:	60a2      	str	r2, [r4, #8]
 800c6b6:	e7f4      	b.n	800c6a2 <__swsetup_r+0x8e>
 800c6b8:	2000      	movs	r0, #0
 800c6ba:	e7f7      	b.n	800c6ac <__swsetup_r+0x98>
 800c6bc:	20000064 	.word	0x20000064

0800c6c0 <_raise_r>:
 800c6c0:	291f      	cmp	r1, #31
 800c6c2:	b538      	push	{r3, r4, r5, lr}
 800c6c4:	4605      	mov	r5, r0
 800c6c6:	460c      	mov	r4, r1
 800c6c8:	d904      	bls.n	800c6d4 <_raise_r+0x14>
 800c6ca:	2316      	movs	r3, #22
 800c6cc:	6003      	str	r3, [r0, #0]
 800c6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c6d2:	bd38      	pop	{r3, r4, r5, pc}
 800c6d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c6d6:	b112      	cbz	r2, 800c6de <_raise_r+0x1e>
 800c6d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c6dc:	b94b      	cbnz	r3, 800c6f2 <_raise_r+0x32>
 800c6de:	4628      	mov	r0, r5
 800c6e0:	f000 f830 	bl	800c744 <_getpid_r>
 800c6e4:	4622      	mov	r2, r4
 800c6e6:	4601      	mov	r1, r0
 800c6e8:	4628      	mov	r0, r5
 800c6ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6ee:	f000 b817 	b.w	800c720 <_kill_r>
 800c6f2:	2b01      	cmp	r3, #1
 800c6f4:	d00a      	beq.n	800c70c <_raise_r+0x4c>
 800c6f6:	1c59      	adds	r1, r3, #1
 800c6f8:	d103      	bne.n	800c702 <_raise_r+0x42>
 800c6fa:	2316      	movs	r3, #22
 800c6fc:	6003      	str	r3, [r0, #0]
 800c6fe:	2001      	movs	r0, #1
 800c700:	e7e7      	b.n	800c6d2 <_raise_r+0x12>
 800c702:	2100      	movs	r1, #0
 800c704:	4620      	mov	r0, r4
 800c706:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c70a:	4798      	blx	r3
 800c70c:	2000      	movs	r0, #0
 800c70e:	e7e0      	b.n	800c6d2 <_raise_r+0x12>

0800c710 <raise>:
 800c710:	4b02      	ldr	r3, [pc, #8]	@ (800c71c <raise+0xc>)
 800c712:	4601      	mov	r1, r0
 800c714:	6818      	ldr	r0, [r3, #0]
 800c716:	f7ff bfd3 	b.w	800c6c0 <_raise_r>
 800c71a:	bf00      	nop
 800c71c:	20000064 	.word	0x20000064

0800c720 <_kill_r>:
 800c720:	b538      	push	{r3, r4, r5, lr}
 800c722:	2300      	movs	r3, #0
 800c724:	4d06      	ldr	r5, [pc, #24]	@ (800c740 <_kill_r+0x20>)
 800c726:	4604      	mov	r4, r0
 800c728:	4608      	mov	r0, r1
 800c72a:	4611      	mov	r1, r2
 800c72c:	602b      	str	r3, [r5, #0]
 800c72e:	f7f7 ff90 	bl	8004652 <_kill>
 800c732:	1c43      	adds	r3, r0, #1
 800c734:	d102      	bne.n	800c73c <_kill_r+0x1c>
 800c736:	682b      	ldr	r3, [r5, #0]
 800c738:	b103      	cbz	r3, 800c73c <_kill_r+0x1c>
 800c73a:	6023      	str	r3, [r4, #0]
 800c73c:	bd38      	pop	{r3, r4, r5, pc}
 800c73e:	bf00      	nop
 800c740:	20000eac 	.word	0x20000eac

0800c744 <_getpid_r>:
 800c744:	f7f7 bf7e 	b.w	8004644 <_getpid>

0800c748 <_malloc_usable_size_r>:
 800c748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c74c:	1f18      	subs	r0, r3, #4
 800c74e:	2b00      	cmp	r3, #0
 800c750:	bfbc      	itt	lt
 800c752:	580b      	ldrlt	r3, [r1, r0]
 800c754:	18c0      	addlt	r0, r0, r3
 800c756:	4770      	bx	lr

0800c758 <__swhatbuf_r>:
 800c758:	b570      	push	{r4, r5, r6, lr}
 800c75a:	460c      	mov	r4, r1
 800c75c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c760:	4615      	mov	r5, r2
 800c762:	2900      	cmp	r1, #0
 800c764:	461e      	mov	r6, r3
 800c766:	b096      	sub	sp, #88	@ 0x58
 800c768:	da0c      	bge.n	800c784 <__swhatbuf_r+0x2c>
 800c76a:	89a3      	ldrh	r3, [r4, #12]
 800c76c:	2100      	movs	r1, #0
 800c76e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c772:	bf14      	ite	ne
 800c774:	2340      	movne	r3, #64	@ 0x40
 800c776:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c77a:	2000      	movs	r0, #0
 800c77c:	6031      	str	r1, [r6, #0]
 800c77e:	602b      	str	r3, [r5, #0]
 800c780:	b016      	add	sp, #88	@ 0x58
 800c782:	bd70      	pop	{r4, r5, r6, pc}
 800c784:	466a      	mov	r2, sp
 800c786:	f000 f849 	bl	800c81c <_fstat_r>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	dbed      	blt.n	800c76a <__swhatbuf_r+0x12>
 800c78e:	9901      	ldr	r1, [sp, #4]
 800c790:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c794:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c798:	4259      	negs	r1, r3
 800c79a:	4159      	adcs	r1, r3
 800c79c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7a0:	e7eb      	b.n	800c77a <__swhatbuf_r+0x22>

0800c7a2 <__smakebuf_r>:
 800c7a2:	898b      	ldrh	r3, [r1, #12]
 800c7a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7a6:	079d      	lsls	r5, r3, #30
 800c7a8:	4606      	mov	r6, r0
 800c7aa:	460c      	mov	r4, r1
 800c7ac:	d507      	bpl.n	800c7be <__smakebuf_r+0x1c>
 800c7ae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c7b2:	6023      	str	r3, [r4, #0]
 800c7b4:	6123      	str	r3, [r4, #16]
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	6163      	str	r3, [r4, #20]
 800c7ba:	b003      	add	sp, #12
 800c7bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7be:	466a      	mov	r2, sp
 800c7c0:	ab01      	add	r3, sp, #4
 800c7c2:	f7ff ffc9 	bl	800c758 <__swhatbuf_r>
 800c7c6:	9f00      	ldr	r7, [sp, #0]
 800c7c8:	4605      	mov	r5, r0
 800c7ca:	4639      	mov	r1, r7
 800c7cc:	4630      	mov	r0, r6
 800c7ce:	f7fe fef9 	bl	800b5c4 <_malloc_r>
 800c7d2:	b948      	cbnz	r0, 800c7e8 <__smakebuf_r+0x46>
 800c7d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7d8:	059a      	lsls	r2, r3, #22
 800c7da:	d4ee      	bmi.n	800c7ba <__smakebuf_r+0x18>
 800c7dc:	f023 0303 	bic.w	r3, r3, #3
 800c7e0:	f043 0302 	orr.w	r3, r3, #2
 800c7e4:	81a3      	strh	r3, [r4, #12]
 800c7e6:	e7e2      	b.n	800c7ae <__smakebuf_r+0xc>
 800c7e8:	89a3      	ldrh	r3, [r4, #12]
 800c7ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c7ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7f2:	81a3      	strh	r3, [r4, #12]
 800c7f4:	9b01      	ldr	r3, [sp, #4]
 800c7f6:	6020      	str	r0, [r4, #0]
 800c7f8:	b15b      	cbz	r3, 800c812 <__smakebuf_r+0x70>
 800c7fa:	4630      	mov	r0, r6
 800c7fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c800:	f000 f81e 	bl	800c840 <_isatty_r>
 800c804:	b128      	cbz	r0, 800c812 <__smakebuf_r+0x70>
 800c806:	89a3      	ldrh	r3, [r4, #12]
 800c808:	f023 0303 	bic.w	r3, r3, #3
 800c80c:	f043 0301 	orr.w	r3, r3, #1
 800c810:	81a3      	strh	r3, [r4, #12]
 800c812:	89a3      	ldrh	r3, [r4, #12]
 800c814:	431d      	orrs	r5, r3
 800c816:	81a5      	strh	r5, [r4, #12]
 800c818:	e7cf      	b.n	800c7ba <__smakebuf_r+0x18>
	...

0800c81c <_fstat_r>:
 800c81c:	b538      	push	{r3, r4, r5, lr}
 800c81e:	2300      	movs	r3, #0
 800c820:	4d06      	ldr	r5, [pc, #24]	@ (800c83c <_fstat_r+0x20>)
 800c822:	4604      	mov	r4, r0
 800c824:	4608      	mov	r0, r1
 800c826:	4611      	mov	r1, r2
 800c828:	602b      	str	r3, [r5, #0]
 800c82a:	f7f7 ff71 	bl	8004710 <_fstat>
 800c82e:	1c43      	adds	r3, r0, #1
 800c830:	d102      	bne.n	800c838 <_fstat_r+0x1c>
 800c832:	682b      	ldr	r3, [r5, #0]
 800c834:	b103      	cbz	r3, 800c838 <_fstat_r+0x1c>
 800c836:	6023      	str	r3, [r4, #0]
 800c838:	bd38      	pop	{r3, r4, r5, pc}
 800c83a:	bf00      	nop
 800c83c:	20000eac 	.word	0x20000eac

0800c840 <_isatty_r>:
 800c840:	b538      	push	{r3, r4, r5, lr}
 800c842:	2300      	movs	r3, #0
 800c844:	4d05      	ldr	r5, [pc, #20]	@ (800c85c <_isatty_r+0x1c>)
 800c846:	4604      	mov	r4, r0
 800c848:	4608      	mov	r0, r1
 800c84a:	602b      	str	r3, [r5, #0]
 800c84c:	f7f7 ff6f 	bl	800472e <_isatty>
 800c850:	1c43      	adds	r3, r0, #1
 800c852:	d102      	bne.n	800c85a <_isatty_r+0x1a>
 800c854:	682b      	ldr	r3, [r5, #0]
 800c856:	b103      	cbz	r3, 800c85a <_isatty_r+0x1a>
 800c858:	6023      	str	r3, [r4, #0]
 800c85a:	bd38      	pop	{r3, r4, r5, pc}
 800c85c:	20000eac 	.word	0x20000eac

0800c860 <_init>:
 800c860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c862:	bf00      	nop
 800c864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c866:	bc08      	pop	{r3}
 800c868:	469e      	mov	lr, r3
 800c86a:	4770      	bx	lr

0800c86c <_fini>:
 800c86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c86e:	bf00      	nop
 800c870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c872:	bc08      	pop	{r3}
 800c874:	469e      	mov	lr, r3
 800c876:	4770      	bx	lr
