//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_75
.address_size 64

	// .globl	das_low_res

.visible .entry das_low_res(
	.param .u64 das_low_res_param_0,
	.param .u64 das_low_res_param_1,
	.param .u64 das_low_res_param_2,
	.param .u64 das_low_res_param_3,
	.param .u32 das_low_res_param_4,
	.param .u32 das_low_res_param_5,
	.param .u32 das_low_res_param_6,
	.param .u32 das_low_res_param_7,
	.param .f64 das_low_res_param_8,
	.param .f64 das_low_res_param_9,
	.param .u64 das_low_res_param_10,
	.param .u32 das_low_res_param_11,
	.param .u32 das_low_res_param_12,
	.param .u32 das_low_res_param_13,
	.param .u64 das_low_res_param_14
)
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<60>;
	.reg .f64 	%fd<86>;
	.reg .b64 	%rd<41>;


	ld.param.u64 	%rd10, [das_low_res_param_0];
	ld.param.u64 	%rd11, [das_low_res_param_1];
	ld.param.u64 	%rd12, [das_low_res_param_2];
	ld.param.u64 	%rd13, [das_low_res_param_3];
	ld.param.u32 	%r24, [das_low_res_param_4];
	ld.param.u32 	%r25, [das_low_res_param_5];
	ld.param.u32 	%r26, [das_low_res_param_6];
	ld.param.u32 	%r27, [das_low_res_param_7];
	ld.param.f64 	%fd8, [das_low_res_param_9];
	ld.param.u64 	%rd14, [das_low_res_param_10];
	ld.param.u32 	%r28, [das_low_res_param_11];
	ld.param.u32 	%r29, [das_low_res_param_12];
	ld.param.u32 	%r30, [das_low_res_param_13];
	ld.param.u64 	%rd15, [das_low_res_param_14];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd12;
	cvta.to.global.u64 	%rd3, %rd14;
	cvta.to.global.u64 	%rd4, %rd15;
	mov.u32 	%r31, %ntid.x;
	mov.u32 	%r32, %ctaid.x;
	mul.lo.s32 	%r1, %r32, %r31;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	mov.u32 	%r33, %ntid.y;
	mov.u32 	%r34, %ctaid.y;
	mov.u32 	%r35, %tid.y;
	mad.lo.s32 	%r4, %r34, %r33, %r35;
	setp.ge.s32 	%p1, %r3, %r26;
	setp.lt.s32 	%p2, %r3, %r29;
	or.pred  	%p3, %p1, %p2;
	setp.gt.s32 	%p4, %r3, %r30;
	or.pred  	%p5, %p3, %p4;
	setp.ge.s32 	%p6, %r4, %r27;
	or.pred  	%p7, %p6, %p5;
	@%p7 bra 	$L__BB0_12;

	mad.lo.s32 	%r5, %r3, %r27, %r4;
	mul.lo.s32 	%r6, %r27, %r26;
	setp.lt.s32 	%p8, %r24, 1;
	@%p8 bra 	$L__BB0_12;

	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd17, %rd10;
	mad.lo.s32 	%r37, %r6, %r28, %r5;
	mul.wide.s32 	%rd18, %r37, 8;
	add.s64 	%rd5, %rd4, %rd18;
	add.s32 	%r38, %r25, -1;
	cvt.rn.f64.s32 	%fd1, %r38;
	add.s64 	%rd6, %rd3, %rd18;
	mul.wide.s32 	%rd19, %r5, 8;
	add.s64 	%rd7, %rd17, %rd19;
	add.s64 	%rd8, %rd16, %rd19;
	and.b32  	%r7, %r24, 1;
	setp.eq.s32 	%p9, %r24, 1;
	mov.u32 	%r59, 0;
	@%p9 bra 	$L__BB0_9;

	sub.s32 	%r58, %r24, %r7;
	shl.b32 	%r9, %r25, 1;
	add.s32 	%r41, %r2, %r26;
	add.s32 	%r42, %r41, %r1;
	mad.lo.s32 	%r55, %r27, %r42, %r4;
	shl.b32 	%r11, %r6, 1;
	mov.u32 	%r54, %r5;
	mov.u32 	%r56, %r59;

$L__BB0_4:
	cvt.s64.s32 	%rd9, %r54;
	mul.wide.s32 	%rd20, %r54, 8;
	add.s64 	%rd21, %rd4, %rd20;
	ld.global.f64 	%fd9, [%rd21];
	ld.global.f64 	%fd85, [%rd5];
	add.f64 	%fd10, %fd85, %fd9;
	fma.rn.f64 	%fd3, %fd10, %fd8, 0d3FF0000000000000;
	setp.ltu.f64 	%p10, %fd3, 0d3FF0000000000000;
	setp.gtu.f64 	%p11, %fd3, %fd1;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_6;

	cvt.rmi.f64.f64 	%fd11, %fd3;
	cvt.rzi.s32.f64 	%r43, %fd11;
	ld.global.f64 	%fd12, [%rd6];
	add.s64 	%rd23, %rd3, %rd20;
	ld.global.f64 	%fd13, [%rd23];
	mul.f64 	%fd14, %fd13, %fd12;
	add.s32 	%r44, %r43, %r56;
	mul.wide.s32 	%rd24, %r44, 8;
	add.s64 	%rd25, %rd2, %rd24;
	add.s32 	%r45, %r43, 1;
	cvt.rn.f64.s32 	%fd15, %r45;
	sub.f64 	%fd16, %fd15, %fd3;
	ld.global.f64 	%fd17, [%rd25];
	cvt.rn.f64.s32 	%fd18, %r43;
	sub.f64 	%fd19, %fd3, %fd18;
	ld.global.f64 	%fd20, [%rd25+8];
	mul.f64 	%fd21, %fd19, %fd20;
	fma.rn.f64 	%fd22, %fd17, %fd16, %fd21;
	ld.global.f64 	%fd23, [%rd7];
	fma.rn.f64 	%fd24, %fd14, %fd22, %fd23;
	st.global.f64 	[%rd7], %fd24;
	ld.global.f64 	%fd25, [%rd6];
	ld.global.f64 	%fd26, [%rd23];
	mul.f64 	%fd27, %fd26, %fd25;
	add.s64 	%rd26, %rd1, %rd24;
	ld.global.f64 	%fd28, [%rd26];
	ld.global.f64 	%fd29, [%rd26+8];
	mul.f64 	%fd30, %fd19, %fd29;
	fma.rn.f64 	%fd31, %fd16, %fd28, %fd30;
	ld.global.f64 	%fd32, [%rd8];
	fma.rn.f64 	%fd33, %fd27, %fd31, %fd32;
	st.global.f64 	[%rd8], %fd33;
	ld.global.f64 	%fd85, [%rd5];

$L__BB0_6:
	mul.wide.s32 	%rd27, %r55, 8;
	add.s64 	%rd28, %rd4, %rd27;
	ld.global.f64 	%fd34, [%rd28];
	add.f64 	%fd35, %fd85, %fd34;
	fma.rn.f64 	%fd6, %fd35, %fd8, 0d3FF0000000000000;
	setp.ltu.f64 	%p13, %fd6, 0d3FF0000000000000;
	setp.gtu.f64 	%p14, %fd6, %fd1;
	or.pred  	%p15, %p13, %p14;
	@%p15 bra 	$L__BB0_8;

	cvt.rmi.f64.f64 	%fd36, %fd6;
	cvt.rzi.s32.f64 	%r46, %fd36;
	ld.global.f64 	%fd37, [%rd6];
	add.s64 	%rd30, %rd3, %rd27;
	ld.global.f64 	%fd38, [%rd30];
	mul.f64 	%fd39, %fd38, %fd37;
	add.s32 	%r47, %r25, %r46;
	add.s32 	%r48, %r47, %r56;
	mul.wide.s32 	%rd31, %r48, 8;
	add.s64 	%rd32, %rd2, %rd31;
	add.s32 	%r49, %r46, 1;
	cvt.rn.f64.s32 	%fd40, %r49;
	sub.f64 	%fd41, %fd40, %fd6;
	ld.global.f64 	%fd42, [%rd32];
	cvt.rn.f64.s32 	%fd43, %r46;
	sub.f64 	%fd44, %fd6, %fd43;
	ld.global.f64 	%fd45, [%rd32+8];
	mul.f64 	%fd46, %fd44, %fd45;
	fma.rn.f64 	%fd47, %fd42, %fd41, %fd46;
	ld.global.f64 	%fd48, [%rd7];
	fma.rn.f64 	%fd49, %fd39, %fd47, %fd48;
	st.global.f64 	[%rd7], %fd49;
	ld.global.f64 	%fd50, [%rd6];
	ld.global.f64 	%fd51, [%rd30];
	mul.f64 	%fd52, %fd51, %fd50;
	add.s64 	%rd33, %rd1, %rd31;
	ld.global.f64 	%fd53, [%rd33];
	ld.global.f64 	%fd54, [%rd33+8];
	mul.f64 	%fd55, %fd44, %fd54;
	fma.rn.f64 	%fd56, %fd41, %fd53, %fd55;
	ld.global.f64 	%fd57, [%rd8];
	fma.rn.f64 	%fd58, %fd52, %fd56, %fd57;
	st.global.f64 	[%rd8], %fd58;

$L__BB0_8:
	cvt.u32.u64 	%r50, %rd9;
	add.s32 	%r59, %r59, 2;
	add.s32 	%r56, %r56, %r9;
	add.s32 	%r55, %r55, %r11;
	add.s32 	%r54, %r50, %r11;
	add.s32 	%r58, %r58, -2;
	setp.ne.s32 	%p16, %r58, 0;
	@%p16 bra 	$L__BB0_4;

$L__BB0_9:
	setp.eq.s32 	%p17, %r7, 0;
	@%p17 bra 	$L__BB0_12;

	mad.lo.s32 	%r23, %r59, %r6, %r5;
	mul.wide.s32 	%rd34, %r23, 8;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.f64 	%fd59, [%rd35];
	ld.global.f64 	%fd60, [%rd5];
	add.f64 	%fd61, %fd60, %fd59;
	fma.rn.f64 	%fd7, %fd61, %fd8, 0d3FF0000000000000;
	setp.ltu.f64 	%p18, %fd7, 0d3FF0000000000000;
	setp.gtu.f64 	%p19, %fd7, %fd1;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_12;

	cvt.rmi.f64.f64 	%fd62, %fd7;
	cvt.rzi.s32.f64 	%r51, %fd62;
	ld.global.f64 	%fd63, [%rd6];
	add.s64 	%rd37, %rd3, %rd34;
	ld.global.f64 	%fd64, [%rd37];
	mul.f64 	%fd65, %fd64, %fd63;
	mad.lo.s32 	%r52, %r59, %r25, %r51;
	mul.wide.s32 	%rd38, %r52, 8;
	add.s64 	%rd39, %rd2, %rd38;
	add.s32 	%r53, %r51, 1;
	cvt.rn.f64.s32 	%fd66, %r53;
	sub.f64 	%fd67, %fd66, %fd7;
	ld.global.f64 	%fd68, [%rd39];
	cvt.rn.f64.s32 	%fd69, %r51;
	sub.f64 	%fd70, %fd7, %fd69;
	ld.global.f64 	%fd71, [%rd39+8];
	mul.f64 	%fd72, %fd70, %fd71;
	fma.rn.f64 	%fd73, %fd68, %fd67, %fd72;
	ld.global.f64 	%fd74, [%rd7];
	fma.rn.f64 	%fd75, %fd65, %fd73, %fd74;
	st.global.f64 	[%rd7], %fd75;
	ld.global.f64 	%fd76, [%rd6];
	ld.global.f64 	%fd77, [%rd37];
	mul.f64 	%fd78, %fd77, %fd76;
	add.s64 	%rd40, %rd1, %rd38;
	ld.global.f64 	%fd79, [%rd40];
	ld.global.f64 	%fd80, [%rd40+8];
	mul.f64 	%fd81, %fd70, %fd80;
	fma.rn.f64 	%fd82, %fd67, %fd79, %fd81;
	ld.global.f64 	%fd83, [%rd8];
	fma.rn.f64 	%fd84, %fd78, %fd82, %fd83;
	st.global.f64 	[%rd8], %fd84;

$L__BB0_12:
	ret;

}

