All the working modules are in hw_3.v
  They are the work of Alexander Babicz. Credit goes to him.
The working SystemVerilog test bench is vm_tb.sv.
  I coded all the SystemVerilog.
Use these as reference points for your code, not as copies, please.
