Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pattern_detector1tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pattern_detector1tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pattern_detector1tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.srcs/sources_1/new/pattern_detector1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_detector1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.srcs/sim_1/new/pattern_detector1tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_detector1tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pattern_detector1tb_behav xil_defaultlib.pattern_detector1tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pattern_detector1tb_behav xil_defaultlib.pattern_detector1tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pattern_detector1
Compiling module xil_defaultlib.pattern_detector1tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pattern_detector1tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pattern_detector1tb_behav -key {Behavioral:sim_1:Functional:pattern_detector1tb} -tclbatch {pattern_detector1tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pattern_detector1tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0, IN = 0, OUT = x
Time = 5000, IN = 0, OUT = 0
Time = 10000, IN = 1, OUT = 0
Time = 20000, IN = 0, OUT = 0
Time = 30000, IN = 1, OUT = 0
Time = 50000, IN = 0, OUT = 0
Time = 60000, IN = 1, OUT = 0
Time = 80000, IN = 0, OUT = 0
Time = 100000, IN = 1, OUT = 0
Time = 125000, IN = 1, OUT = 1
Time = 150000, IN = 0, OUT = 1
Time = 155000, IN = 0, OUT = 0
Time = 160000, IN = 1, OUT = 0
Time = 185000, IN = 1, OUT = 1
Time = 200000, IN = 0, OUT = 1
Time = 205000, IN = 0, OUT = 0
Time = 210000, IN = 1, OUT = 0
$finish called at time : 230 ns : File "C:/Users/Vishal Sharma/Pattern_dector/Pattern_dector.srcs/sim_1/new/pattern_detector1tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pattern_detector1tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2228.023 ; gain = 0.000
