#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x154624a60 .scope module, "tb_clock_divider" "tb_clock_divider" 2 3;
 .timescale -9 -12;
P_0x15462ffd0 .param/l "CLK_PERIOD_NS" 1 2 7, +C4<00000000000000000000000000010100>;
P_0x154630010 .param/l "CYCLES_100MS" 1 2 14, +C4<00000000010011000100101101000000>;
P_0x154630050 .param/l "CYCLES_10MS" 1 2 13, +C4<00000000000001111010000100100000>;
P_0x154630090 .param/l "CYCLES_1MS" 1 2 12, +C4<00000000000000001100001101010000>;
P_0x1546300d0 .param/l "CYCLES_1S" 1 2 15, +C4<00000010111110101111000010000000>;
P_0x154630110 .param/l "SIM_TIME_CYCLES" 1 2 9, +C4<0000000000000000000000000000000000000000010011000100101101000000>;
P_0x154630150 .param/l "SIM_TIME_MS" 1 2 8, +C4<00000000000000000000000001100100>;
v0x15463eee0_0 .var "clk_50m", 0 0;
v0x15463ef70_0 .var "cycle_counter", 31 0;
v0x15463f000_0 .var/real "last_tick_100ms_time", 0 0;
v0x15463f090_0 .var/real "last_tick_10ms_time", 0 0;
v0x15463f120_0 .var/real "last_tick_1ms_time", 0 0;
v0x15463f200_0 .var/real "last_tick_1s_time", 0 0;
v0x15463f2a0_0 .var "reset_n", 0 0;
v0x15463f330_0 .var "test_passed", 0 0;
v0x15463f3c0_0 .net "tick_100ms", 0 0, L_0x15463fac0;  1 drivers
v0x15463f4f0_0 .var/i "tick_100ms_count", 31 0;
v0x15463f580_0 .net "tick_10ms", 0 0, L_0x15463fa00;  1 drivers
v0x15463f610_0 .var/i "tick_10ms_count", 31 0;
v0x15463f6a0_0 .net "tick_1ms", 0 0, L_0x15463f940;  1 drivers
v0x15463f750_0 .var/i "tick_1ms_count", 31 0;
v0x15463f7f0_0 .net "tick_1s", 0 0, L_0x15463fb90;  1 drivers
v0x15463f8a0_0 .var/i "tick_1s_count", 31 0;
E_0x154613d40 .event posedge, v0x15463ed10_0;
E_0x1546131e0 .event posedge, v0x15463e8f0_0;
E_0x154614d70 .event posedge, v0x15463ea30_0;
E_0x154614a70 .event posedge, v0x15463ebd0_0;
S_0x154624700 .scope module, "dut" "clock_divider" 2 48, 3 7 0, S_0x154624a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "tick_1ms";
    .port_info 3 /OUTPUT 1 "tick_10ms";
    .port_info 4 /OUTPUT 1 "tick_100ms";
    .port_info 5 /OUTPUT 1 "tick_1s";
P_0x154612370 .param/l "COUNT_100MS" 1 3 25, +C4<000000000010011000100101100111111>;
P_0x1546123b0 .param/l "COUNT_10MS" 1 3 24, +C4<000000000000001111010000100011111>;
P_0x1546123f0 .param/l "COUNT_1MS" 1 3 23, +C4<000000000000000001100001101001111>;
P_0x154612430 .param/l "COUNT_1S" 1 3 26, +C4<000000010111110101111000001111111>;
P_0x154612470 .param/l "WIDTH_100MS" 1 3 31, +C4<00000000000000000000000000010111>;
P_0x1546124b0 .param/l "WIDTH_10MS" 1 3 30, +C4<00000000000000000000000000010011>;
P_0x1546124f0 .param/l "WIDTH_1MS" 1 3 29, +C4<00000000000000000000000000010000>;
P_0x154612530 .param/l "WIDTH_1S" 1 3 32, +C4<00000000000000000000000000011010>;
L_0x15463f940 .functor BUFZ 1, v0x15463ec70_0, C4<0>, C4<0>, C4<0>;
L_0x15463fa00 .functor BUFZ 1, v0x15463eb40_0, C4<0>, C4<0>, C4<0>;
L_0x15463fac0 .functor BUFZ 1, v0x15463e990_0, C4<0>, C4<0>, C4<0>;
L_0x15463fb90 .functor BUFZ 1, v0x15463edb0_0, C4<0>, C4<0>, C4<0>;
v0x154626790_0 .net "clk_50m", 0 0, v0x15463eee0_0;  1 drivers
v0x15463e5c0_0 .var "counter_100ms", 22 0;
v0x15463e660_0 .var "counter_10ms", 18 0;
v0x15463e6f0_0 .var "counter_1ms", 15 0;
v0x15463e780_0 .var "counter_1s", 25 0;
v0x15463e850_0 .net "reset_n", 0 0, v0x15463f2a0_0;  1 drivers
v0x15463e8f0_0 .net "tick_100ms", 0 0, L_0x15463fac0;  alias, 1 drivers
v0x15463e990_0 .var "tick_100ms_reg", 0 0;
v0x15463ea30_0 .net "tick_10ms", 0 0, L_0x15463fa00;  alias, 1 drivers
v0x15463eb40_0 .var "tick_10ms_reg", 0 0;
v0x15463ebd0_0 .net "tick_1ms", 0 0, L_0x15463f940;  alias, 1 drivers
v0x15463ec70_0 .var "tick_1ms_reg", 0 0;
v0x15463ed10_0 .net "tick_1s", 0 0, L_0x15463fb90;  alias, 1 drivers
v0x15463edb0_0 .var "tick_1s_reg", 0 0;
E_0x154608720/0 .event negedge, v0x15463e850_0;
E_0x154608720/1 .event posedge, v0x154626790_0;
E_0x154608720 .event/or E_0x154608720/0, E_0x154608720/1;
    .scope S_0x154624700;
T_0 ;
    %wait E_0x154608720;
    %load/vec4 v0x15463e850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15463e6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463ec70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15463e6f0_0;
    %pad/u 33;
    %cmpi/e 49999, 0, 33;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15463e6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15463ec70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x15463e6f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x15463e6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463ec70_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x154624700;
T_1 ;
    %wait E_0x154608720;
    %load/vec4 v0x15463e850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x15463e660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463eb40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15463ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15463e660_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x15463e660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15463eb40_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x15463e660_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x15463e660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463eb40_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463eb40_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154624700;
T_2 ;
    %wait E_0x154608720;
    %load/vec4 v0x15463e850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x15463e5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463e990_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15463eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x15463e5c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x15463e5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15463e990_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x15463e5c0_0;
    %addi 1, 0, 23;
    %assign/vec4 v0x15463e5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463e990_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463e990_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154624700;
T_3 ;
    %wait E_0x154608720;
    %load/vec4 v0x15463e850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x15463e780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463edb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15463e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15463e780_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x15463e780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15463edb0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x15463e780_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x15463e780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463edb0_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463edb0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154624a60;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15463f750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15463f610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15463f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15463f8a0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x15463f120_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x15463f090_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x15463f000_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x15463f200_0;
    %end;
    .thread T_4;
    .scope S_0x154624a60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15463eee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15463eee0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x154624a60;
T_6 ;
    %wait E_0x154608720;
    %load/vec4 v0x15463f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15463ef70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15463ef70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15463ef70_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x154624a60;
T_7 ;
    %wait E_0x154614a70;
    %load/vec4 v0x15463f750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15463f750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x15463f120_0;
    %cmp/wr;
    %jmp/0xz  T_7.0, 5;
    %vpi_func 2 86 "$time" 64 {0 0 0};
    %cvt/rv;
    %load/real v0x15463f120_0;
    %sub/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %div/wr;
    %vpi_call 2 85 "$display", "[%0t] tick_1ms pulse #%0d, period = %0.3fms (expected 1.000ms)", $time, v0x15463f750_0, W<0,r> {0 1 0};
T_7.0 ;
    %vpi_func 2 88 "$time" 64 {0 0 0};
    %cvt/rv;
    %store/real v0x15463f120_0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x154624a60;
T_8 ;
    %wait E_0x154614d70;
    %load/vec4 v0x15463f610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15463f610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x15463f090_0;
    %cmp/wr;
    %jmp/0xz  T_8.0, 5;
    %vpi_func 2 96 "$time" 64 {0 0 0};
    %cvt/rv;
    %load/real v0x15463f090_0;
    %sub/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %div/wr;
    %vpi_call 2 95 "$display", "[%0t] tick_10ms pulse #%0d, period = %0.3fms (expected 10.000ms)", $time, v0x15463f610_0, W<0,r> {0 1 0};
T_8.0 ;
    %vpi_func 2 98 "$time" 64 {0 0 0};
    %cvt/rv;
    %store/real v0x15463f090_0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x154624a60;
T_9 ;
    %wait E_0x1546131e0;
    %load/vec4 v0x15463f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15463f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x15463f000_0;
    %cmp/wr;
    %jmp/0xz  T_9.0, 5;
    %vpi_func 2 106 "$time" 64 {0 0 0};
    %cvt/rv;
    %load/real v0x15463f000_0;
    %sub/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %div/wr;
    %vpi_call 2 105 "$display", "[%0t] tick_100ms pulse #%0d, period = %0.3fms (expected 100.000ms)", $time, v0x15463f4f0_0, W<0,r> {0 1 0};
T_9.0 ;
    %vpi_func 2 108 "$time" 64 {0 0 0};
    %cvt/rv;
    %store/real v0x15463f000_0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x154624a60;
T_10 ;
    %wait E_0x154613d40;
    %load/vec4 v0x15463f8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15463f8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x15463f200_0;
    %cmp/wr;
    %jmp/0xz  T_10.0, 5;
    %vpi_func 2 116 "$time" 64 {0 0 0};
    %cvt/rv;
    %load/real v0x15463f200_0;
    %sub/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %div/wr;
    %vpi_call 2 115 "$display", "[%0t] tick_1s pulse #%0d, period = %0.3fs (expected 1.000s)", $time, v0x15463f8a0_0, W<0,r> {0 1 0};
T_10.0 ;
    %vpi_func 2 118 "$time" 64 {0 0 0};
    %cvt/rv;
    %store/real v0x15463f200_0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x154624a60;
T_11 ;
    %vpi_call 2 125 "$dumpfile", "tb_clock_divider.vcd" {0 0 0};
    %vpi_call 2 126 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154624a60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15463f330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15463f2a0_0, 0, 1;
    %vpi_call 2 131 "$display", "[%0t] Testbench starting...", $time {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15463f2a0_0, 0, 1;
    %vpi_call 2 136 "$display", "[%0t] Reset released", $time {0 0 0};
    %delay 1215752192, 23;
    %vpi_call 2 144 "$display", 32'b00000000000000000000111001010110 {0 0 0};
    %vpi_call 2 145 "$display", "SIMULATION COMPLETE - VERIFICATION RESULTS" {0 0 0};
    %vpi_call 2 146 "$display", 32'b00000000000000000000111001001100 {0 0 0};
    %vpi_call 2 149 "$display", "\012Tick Counts:" {0 0 0};
    %vpi_call 2 150 "$display", "  tick_1ms:   %0d pulses (expected ~%0d)", v0x15463f750_0, P_0x154630150 {0 0 0};
    %vpi_call 2 151 "$display", "  tick_10ms:  %0d pulses (expected ~%0d)", v0x15463f610_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 152 "$display", "  tick_100ms: %0d pulses (expected ~%0d)", v0x15463f4f0_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 153 "$display", "  tick_1s:    %0d pulses (expected ~%0d)", v0x15463f8a0_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x15463f750_0;
    %cmpi/s 98, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.2, 5;
    %load/vec4 v0x15463f750_0;
    %cmpi/s 102, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 157 "$display", "[PASS] tick_1ms count within \302\2612 of expected" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 159 "$display", "[FAIL] tick_1ms count out of range" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15463f330_0, 0, 1;
T_11.1 ;
    %vpi_call 2 164 "$display", "\012Pulse Width Verification:" {0 0 0};
    %vpi_call 2 165 "$display", "All ticks should be exactly 1 clock cycle (20ns)" {0 0 0};
    %vpi_call 2 169 "$display", "\012Reset Test:" {0 0 0};
    %vpi_call 2 170 "$display", "All tick outputs should be low during reset" {0 0 0};
    %vpi_call 2 174 "$display", 32'b00000000000000000000111001010110 {0 0 0};
    %load/vec4 v0x15463f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %vpi_call 2 176 "$display", "\342\234\205 ALL TESTS PASSED" {0 0 0};
    %jmp T_11.4;
T_11.3 ;
    %vpi_call 2 178 "$display", "\342\235\214 SOME TESTS FAILED" {0 0 0};
T_11.4 ;
    %vpi_call 2 180 "$display", 32'b00000000000000000000111001001100 {0 0 0};
    %vpi_call 2 182 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x154624a60;
T_12 ;
    %delay 2625817600, 25;
    %vpi_call 2 190 "$display", "\012[WARNING] Simulation timeout!" {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./sim/testbenches/tb_clock_divider.v";
    "./hw/rtl/clock_divider.v";
