
          Lattice Mapping Report File for Design Module 'Fipsy_Top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-256HC -t QFN32 -s 4 -oc Commercial
     FipsyBaseline_Implementation.ngd -o FipsyBaseline_Implementation_map.ncd
     -pr FipsyBaseline_Implementation.prf -mp FipsyBaseline_Implementation.mrp
     -lpf C:/Lattice/FipsyBaseline_DiamondProject/Implementation/FipsyBaseline_I
     mplementation.lpf -lpf
     C:/Lattice/FipsyBaseline_DiamondProject/FipsyBaseline.lpf -c 0 -gui -msgset
     C:/Lattice/FipsyBaseline_DiamondProject/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCQFN32
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  12/08/17  16:23:12

Design Summary
--------------

   Number of registers:     20 out of   322 (6%)
      PFU registers:           20 out of   256 (8%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        12 out of   128 (9%)
      SLICEs as Logic/ROM:     12 out of   128 (9%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:         11 out of   128 (9%)
   Number of LUT4s:         24 out of   256 (9%)
      Number used as logic LUTs:          2
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 22 (77%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net PIN11_c: 11 loads, 11 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net PIN10_c: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net PIN10_c: 11 loads

                                    Page 1




Design:  Fipsy_Top                                     Date:  12/08/17  16:23:12

Design Summary (cont)
---------------------
     Net PIN20_c_19: 3 loads
     Net FreqDiv20Bit_inst/n105: 1 loads
     Net FreqDiv20Bit_inst/n2: 1 loads
     Net FreqDiv20Bit_inst/n20: 1 loads
     Net FreqDiv20Bit_inst/n3: 1 loads
     Net FreqDiv20Bit_inst/n86: 1 loads
     Net FreqDiv20Bit_inst/n87: 1 loads
     Net FreqDiv20Bit_inst/n88: 1 loads
     Net FreqDiv20Bit_inst/n89: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| PIN8                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN7                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN9                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN11               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN12               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN13               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN14               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN17               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN18               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN19               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN20               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LEDn                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN10               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+


                                    Page 2




Design:  Fipsy_Top                                     Date:  12/08/17  16:23:12

Removed logic
-------------

Block i6 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_21/S1 undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_21/CO undriven or does not drive anything
     - clipped.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE PIN11_c
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 30 MB
        















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
