// Seed: 4271404400
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.type_3 = 0;
  assign id_2 = id_2;
endmodule
module module_1;
  wire id_1 = 1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0  id_0,
    input logic id_1,
    input wire  id_2,
    input wand  id_3,
    input wire  id_4
);
  assign id_6 = id_2;
  module_0 modCall_1 ();
  id_7 :
  assert property (@(posedge id_1) 1) @(1) id_7 <= 1;
endmodule
module module_0 (
    id_1
);
  output wire id_1;
  assign module_3 = id_2;
  module_0 modCall_1 ();
  wire id_3, id_4;
  wire id_5;
  wire id_6;
endmodule
