--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Clock.twx Clock.ncd -o Clock.twr Clock.pcf -ucf Main.ucf

Design file:              Clock.ncd
Physical constraint file: Clock.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5699 paths analyzed, 707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.801ns.
--------------------------------------------------------------------------------

Paths for end point hours_1 (SLICE_X76Y86.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hourButton1/debounced (FF)
  Destination:          hours_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.206 - 1.232)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hourButton1/debounced to hours_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y107.BQ     Tcko                  0.341   hourButton1/debounced
                                                       hourButton1/debounced
    SLICE_X75Y86.A2      net (fanout=13)       2.134   hourButton1/debounced
    SLICE_X75Y86.AMUX    Tilo                  0.239   hours<0>
                                                       Mmux_hours[3]_hours[3]_mux_81_OUT31_SW1
    SLICE_X74Y86.C2      net (fanout=1)        0.489   N41
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_1
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.796ns logic, 2.944ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seconds_2 (FF)
  Destination:          hours_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.631 - 0.684)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seconds_2 to hours_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y65.BQ      Tcko                  0.393   seconds<4>
                                                       seconds_2
    SLICE_X89Y65.A2      net (fanout=5)        0.740   seconds<2>
    SLICE_X89Y65.A       Tilo                  0.097   SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1
                                                       GND_1_o_GND_1_o_equal_46_o<5>1
    SLICE_X74Y86.C4      net (fanout=22)       1.599   GND_1_o_GND_1_o_equal_46_o
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_1
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.706ns logic, 2.660ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_5 (FF)
  Destination:          hours_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_5 to hours_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y83.BQ      Tcko                  0.341   Count<7>
                                                       Count_5
    SLICE_X76Y82.A2      net (fanout=2)        0.596   Count<5>
    SLICE_X76Y82.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>2
                                                       Count[31]_GND_1_o_equal_44_o<31>3
    SLICE_X76Y85.A2      net (fanout=2)        0.803   Count[31]_GND_1_o_equal_44_o<31>2
    SLICE_X76Y85.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X74Y86.C3      net (fanout=29)       0.811   Count[31]_GND_1_o_equal_44_o
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_1
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (0.751ns logic, 2.531ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point hours_2 (SLICE_X76Y86.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hourButton1/debounced (FF)
  Destination:          hours_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.206 - 1.232)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hourButton1/debounced to hours_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y107.BQ     Tcko                  0.341   hourButton1/debounced
                                                       hourButton1/debounced
    SLICE_X75Y86.A2      net (fanout=13)       2.134   hourButton1/debounced
    SLICE_X75Y86.AMUX    Tilo                  0.239   hours<0>
                                                       Mmux_hours[3]_hours[3]_mux_81_OUT31_SW1
    SLICE_X74Y86.C2      net (fanout=1)        0.489   N41
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_2
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.796ns logic, 2.944ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seconds_2 (FF)
  Destination:          hours_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.631 - 0.684)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seconds_2 to hours_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y65.BQ      Tcko                  0.393   seconds<4>
                                                       seconds_2
    SLICE_X89Y65.A2      net (fanout=5)        0.740   seconds<2>
    SLICE_X89Y65.A       Tilo                  0.097   SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1
                                                       GND_1_o_GND_1_o_equal_46_o<5>1
    SLICE_X74Y86.C4      net (fanout=22)       1.599   GND_1_o_GND_1_o_equal_46_o
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_2
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.706ns logic, 2.660ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_5 (FF)
  Destination:          hours_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_5 to hours_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y83.BQ      Tcko                  0.341   Count<7>
                                                       Count_5
    SLICE_X76Y82.A2      net (fanout=2)        0.596   Count<5>
    SLICE_X76Y82.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>2
                                                       Count[31]_GND_1_o_equal_44_o<31>3
    SLICE_X76Y85.A2      net (fanout=2)        0.803   Count[31]_GND_1_o_equal_44_o<31>2
    SLICE_X76Y85.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X74Y86.C3      net (fanout=29)       0.811   Count[31]_GND_1_o_equal_44_o
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_2
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (0.751ns logic, 2.531ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point hours_3 (SLICE_X76Y86.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hourButton1/debounced (FF)
  Destination:          hours_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.206 - 1.232)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hourButton1/debounced to hours_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y107.BQ     Tcko                  0.341   hourButton1/debounced
                                                       hourButton1/debounced
    SLICE_X75Y86.A2      net (fanout=13)       2.134   hourButton1/debounced
    SLICE_X75Y86.AMUX    Tilo                  0.239   hours<0>
                                                       Mmux_hours[3]_hours[3]_mux_81_OUT31_SW1
    SLICE_X74Y86.C2      net (fanout=1)        0.489   N41
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_3
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.796ns logic, 2.944ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seconds_2 (FF)
  Destination:          hours_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.631 - 0.684)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seconds_2 to hours_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y65.BQ      Tcko                  0.393   seconds<4>
                                                       seconds_2
    SLICE_X89Y65.A2      net (fanout=5)        0.740   seconds<2>
    SLICE_X89Y65.A       Tilo                  0.097   SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1
                                                       GND_1_o_GND_1_o_equal_46_o<5>1
    SLICE_X74Y86.C4      net (fanout=22)       1.599   GND_1_o_GND_1_o_equal_46_o
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_3
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.706ns logic, 2.660ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_5 (FF)
  Destination:          hours_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_5 to hours_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y83.BQ      Tcko                  0.341   Count<7>
                                                       Count_5
    SLICE_X76Y82.A2      net (fanout=2)        0.596   Count<5>
    SLICE_X76Y82.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>2
                                                       Count[31]_GND_1_o_equal_44_o<31>3
    SLICE_X76Y85.A2      net (fanout=2)        0.803   Count[31]_GND_1_o_equal_44_o<31>2
    SLICE_X76Y85.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X74Y86.C3      net (fanout=29)       0.811   Count[31]_GND_1_o_equal_44_o
    SLICE_X74Y86.C       Tilo                  0.097   hours10<1>
                                                       _n0344_inv1
    SLICE_X76Y86.CE      net (fanout=1)        0.321   _n0344_inv
    SLICE_X76Y86.CLK     Tceck                 0.119   hours<3>
                                                       hours_3
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (0.751ns logic, 2.531ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point seconds_2 (SLICE_X88Y65.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seconds_1 (FF)
  Destination:          seconds_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seconds_1 to seconds_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y65.AMUX    Tshcko                0.201   seconds<4>
                                                       seconds_1
    SLICE_X88Y65.B6      net (fanout=6)        0.088   seconds<1>
    SLICE_X88Y65.CLK     Tah         (-Th)     0.076   seconds<4>
                                                       seconds_2_rstpot1
                                                       seconds_2
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.125ns logic, 0.088ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point SS_Driver1/SegmentDrivers_4 (SLICE_X86Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SS_Driver1/SegmentDrivers_3 (FF)
  Destination:          SS_Driver1/SegmentDrivers_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SS_Driver1/SegmentDrivers_3 to SS_Driver1/SegmentDrivers_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y86.DQ      Tcko                  0.141   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_3
    SLICE_X86Y86.AX      net (fanout=17)       0.159   SS_Driver1/SegmentDrivers<3>
    SLICE_X86Y86.CLK     Tckdi       (-Th)     0.070   SS_Driver1/SegmentDrivers<7>
                                                       SS_Driver1/SegmentDrivers_4
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (0.071ns logic, 0.159ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point minuteButton1/delayState (SLICE_X36Y103.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               minuteButton1/debounced (FF)
  Destination:          minuteButton1/delayState (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: minuteButton1/debounced to minuteButton1/delayState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y103.BQ     Tcko                  0.141   minuteButton1/debounced
                                                       minuteButton1/debounced
    SLICE_X36Y103.B4     net (fanout=11)       0.161   minuteButton1/debounced
    SLICE_X36Y103.CLK    Tah         (-Th)     0.047   minuteButton1/delayState
                                                       minuteButton1/delayState_rstpot1
                                                       minuteButton1/delayState
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.094ns logic, 0.161ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_100M_BUFGP/BUFG/I0
  Logical resource: Clk_100M_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_100M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hourButton1/delay<3>/CLK
  Logical resource: hourButton1/delay_0/CK
  Location pin: SLICE_X35Y103.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hourButton1/delay<3>/CLK
  Logical resource: hourButton1/delay_0/CK
  Location pin: SLICE_X35Y103.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    3.801|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5699 paths, 0 nets, and 685 connections

Design statistics:
   Minimum period:   3.801ns{1}   (Maximum frequency: 263.089MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 13 16:05:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



