{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:33:46 2014 " "Info: Processing started: Wed Mar 19 15:33:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[0\] " "Warning: Node \"day_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[1\] " "Warning: Node \"day_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[4\] " "Warning: Node \"year_set\[4\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[0\] " "Warning: Node \"year_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[1\] " "Warning: Node \"year_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[2\] " "Warning: Node \"day_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[2\] " "Warning: Node \"year_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[3\] " "Warning: Node \"day_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[3\] " "Warning: Node \"year_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[4\] " "Warning: Node \"day_set\[4\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[0\] " "Warning: Node \"month_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[1\] " "Warning: Node \"month_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[2\] " "Warning: Node \"month_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[3\] " "Warning: Node \"month_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_d " "Info: Assuming node \"load_d\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_y " "Info: Assuming node \"load_y\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_m " "Info: Assuming node \"load_m\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] register g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\] 156.89 MHz 6.374 ns Internal " "Info: Clock \"clock\" has Internal fmax of 156.89 MHz between source register \"g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]\" and destination register \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\]\" (period= 6.374 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.151 ns + Longest register register " "Info: + Longest register to register delay is 6.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] 1 REG LCFF_X14_Y21_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y21_N17; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.450 ns) 1.685 ns g31_basic_timer:timer\|Equal0~1 2 COMB LCCOMB_X15_Y22_N18 1 " "Info: 2: + IC(1.235 ns) + CELL(0.450 ns) = 1.685 ns; Loc. = LCCOMB_X15_Y22_N18; Fanout = 1; COMB Node = 'g31_basic_timer:timer\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.685 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 } "NODE_NAME" } } { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.491 ns) 2.478 ns g31_basic_timer:timer\|Equal0~4 3 COMB LCCOMB_X15_Y22_N24 4 " "Info: 3: + IC(0.302 ns) + CELL(0.491 ns) = 2.478 ns; Loc. = LCCOMB_X15_Y22_N24; Fanout = 4; COMB Node = 'g31_basic_timer:timer\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.793 ns" { g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 } "NODE_NAME" } } { "../Lab4.1/g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.178 ns) 5.102 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~12 4 COMB LCCOMB_X46_Y14_N22 2 " "Info: 4: + IC(2.446 ns) + CELL(0.178 ns) = 5.102 ns; Loc. = LCCOMB_X46_Y14_N22; Fanout = 2; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.758 ns) 6.151 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\] 5 REG LCFF_X46_Y14_N25 6 " "Info: 5: + IC(0.291 ns) + CELL(0.758 ns) = 6.151 ns; Loc. = LCFF_X46_Y14_N25; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.049 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 30.52 % ) " "Info: Total cell delay = 1.877 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.274 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.274 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} g31_basic_timer:timer|Equal0~1 {} g31_basic_timer:timer|Equal0~4 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 1.235ns 0.302ns 2.446ns 0.291ns } { 0.000ns 0.450ns 0.491ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.870 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.602 ns) 2.870 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\] 3 REG LCFF_X46_Y14_N25 6 " "Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 2.870 ns; Loc. = LCFF_X46_Y14_N25; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.72 % ) " "Info: Total cell delay = 1.628 ns ( 56.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 43.28 % ) " "Info: Total interconnect delay = 1.242 ns ( 43.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] 3 REG LCFF_X14_Y21_N17 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N17; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.151 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} g31_basic_timer:timer|Equal0~1 {} g31_basic_timer:timer|Equal0~4 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~12 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 1.235ns 0.302ns 2.446ns 0.291ns } { 0.000ns 0.450ns 0.491ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.870 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[0] {} } { 0.000ns 0.000ns 0.238ns 1.004ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\] reset clock 6.910 ns register " "Info: tsu for register \"g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.910 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.802 ns + Longest pin register " "Info: + Longest pin to register delay is 9.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.823 ns) + CELL(0.491 ns) 8.178 ns g31_basic_timer:timer\|comb~0 2 COMB LCCOMB_X15_Y22_N0 26 " "Info: 2: + IC(6.823 ns) + CELL(0.491 ns) = 8.178 ns; Loc. = LCCOMB_X15_Y22_N0; Fanout = 26; COMB Node = 'g31_basic_timer:timer\|comb~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.314 ns" { reset g31_basic_timer:timer|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.740 ns) 9.802 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\] 3 REG LCFF_X14_Y21_N1 3 " "Info: 3: + IC(0.884 ns) + CELL(0.740 ns) = 9.802 ns; Loc. = LCFF_X14_Y21_N1; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.624 ns" { g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.095 ns ( 21.37 % ) " "Info: Total cell delay = 2.095 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.707 ns ( 78.63 % ) " "Info: Total interconnect delay = 7.707 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.802 ns" { reset g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.802 ns" { reset {} reset~combout {} g31_basic_timer:timer|comb~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 6.823ns 0.884ns } { 0.000ns 0.864ns 0.491ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\] 3 REG LCFF_X14_Y21_N1 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N1; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/g31/Lab4.2/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.802 ns" { reset g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.802 ns" { reset {} reset~combout {} g31_basic_timer:timer|comb~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 6.823ns 0.884ns } { 0.000ns 0.864ns 0.491ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock segments2\[5\] g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 15.874 ns memory " "Info: tco from clock \"clock\" to destination pin \"segments2\[5\]\" through memory \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0\" is 15.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.922 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.747 ns) 2.922 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y21 8 " "Info: 3: + IC(0.911 ns) + CELL(0.747 ns) = 2.922 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.658 ns" { clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.68 % ) " "Info: Total cell delay = 1.773 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 39.32 % ) " "Info: Total interconnect delay = 1.149 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.922 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.922 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.718 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[1\] 2 MEM M4K_X17_Y21 10 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y21; Fanout = 10; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.457 ns) 5.902 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~0 3 COMB LCCOMB_X1_Y24_N0 2 " "Info: 3: + IC(2.068 ns) + CELL(0.457 ns) = 5.902 ns; Loc. = LCCOMB_X1_Y24_N0; Fanout = 2; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.525 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.477 ns) 6.731 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1 4 COMB LCCOMB_X1_Y24_N18 6 " "Info: 4: + IC(0.352 ns) + CELL(0.477 ns) = 6.731 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 6; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.829 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.521 ns) 8.187 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~0 5 COMB LCCOMB_X1_Y21_N0 1 " "Info: 5: + IC(0.935 ns) + CELL(0.521 ns) = 8.187 ns; Loc. = LCCOMB_X1_Y21_N0; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.456 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 8.997 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~1 6 COMB LCCOMB_X1_Y21_N2 1 " "Info: 6: + IC(0.289 ns) + CELL(0.521 ns) = 8.997 ns; Loc. = LCCOMB_X1_Y21_N2; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.810 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(2.860 ns) 12.718 ns segments2\[5\] 7 PIN PIN_D2 0 " "Info: 7: + IC(0.861 ns) + CELL(2.860 ns) = 12.718 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'segments2\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.721 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 segments2[5] } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.213 ns ( 64.58 % ) " "Info: Total cell delay = 8.213 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.505 ns ( 35.42 % ) " "Info: Total interconnect delay = 4.505 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 segments2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 {} segments2[5] {} } { 0.000ns 0.000ns 2.068ns 0.352ns 0.935ns 0.289ns 0.861ns } { 0.000ns 3.377ns 0.457ns 0.477ns 0.521ns 0.521ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.922 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.922 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 segments2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.718 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[1] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux2~1 {} segments2[5] {} } { 0.000ns 0.000ns 2.068ns 0.352ns 0.935ns 0.289ns 0.861ns } { 0.000ns 3.377ns 0.457ns 0.477ns 0.521ns 0.521ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\] load_enable clock -0.261 ns register " "Info: th for register \"g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\]\" (data pin = \"load_enable\", clock pin = \"clock\") is -0.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.859 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\] 3 REG LCFF_X47_Y9_N23 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X47_Y9_N23; Fanout = 3; REG Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.595 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.406 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns load_enable 1 PIN PIN_U11 16 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 16; PIN Node = 'load_enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_enable } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.491 ns) 3.310 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out~13 2 COMB LCCOMB_X47_Y9_N22 1 " "Info: 2: + IC(1.813 ns) + CELL(0.491 ns) = 3.310 ns; Loc. = LCCOMB_X47_Y9_N22; Fanout = 1; COMB Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.304 ns" { load_enable g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 } "NODE_NAME" } } { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.406 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\] 3 REG LCFF_X47_Y9_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.406 ns; Loc. = LCFF_X47_Y9_N23; Fanout = 3; REG Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "../Lab4.1/g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.593 ns ( 46.77 % ) " "Info: Total cell delay = 1.593 ns ( 46.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.813 ns ( 53.23 % ) " "Info: Total interconnect delay = 1.813 ns ( 53.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.406 ns" { load_enable g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.406 ns" { load_enable {} load_enable~combout {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 1.813ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.406 ns" { load_enable g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.406 ns" { load_enable {} load_enable~combout {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out~13 {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[8] {} } { 0.000ns 0.000ns 1.813ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:33:46 2014 " "Info: Processing ended: Wed Mar 19 15:33:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
