#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28865e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2886770 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x287ec80 .functor NOT 1, L_0x28b6e10, C4<0>, C4<0>, C4<0>;
L_0x28b6b70 .functor XOR 1, L_0x28b6a10, L_0x28b6ad0, C4<0>, C4<0>;
L_0x28b6d00 .functor XOR 1, L_0x28b6b70, L_0x28b6c30, C4<0>, C4<0>;
v0x28b3ed0_0 .net *"_ivl_10", 0 0, L_0x28b6c30;  1 drivers
v0x28b3fd0_0 .net *"_ivl_12", 0 0, L_0x28b6d00;  1 drivers
v0x28b40b0_0 .net *"_ivl_2", 0 0, L_0x28b6970;  1 drivers
v0x28b4170_0 .net *"_ivl_4", 0 0, L_0x28b6a10;  1 drivers
v0x28b4250_0 .net *"_ivl_6", 0 0, L_0x28b6ad0;  1 drivers
v0x28b4380_0 .net *"_ivl_8", 0 0, L_0x28b6b70;  1 drivers
v0x28b4460_0 .var "clk", 0 0;
v0x28b4500_0 .net "f_dut", 0 0, L_0x28b6660;  1 drivers
v0x28b45a0_0 .net "f_ref", 0 0, L_0x28b5680;  1 drivers
v0x28b4640_0 .var/2u "stats1", 159 0;
v0x28b46e0_0 .var/2u "strobe", 0 0;
v0x28b4780_0 .net "tb_match", 0 0, L_0x28b6e10;  1 drivers
v0x28b4840_0 .net "tb_mismatch", 0 0, L_0x287ec80;  1 drivers
v0x28b4900_0 .net "wavedrom_enable", 0 0, v0x28b2490_0;  1 drivers
v0x28b49a0_0 .net "wavedrom_title", 511 0, v0x28b2550_0;  1 drivers
v0x28b4a70_0 .net "x1", 0 0, v0x28b2610_0;  1 drivers
v0x28b4b10_0 .net "x2", 0 0, v0x28b26b0_0;  1 drivers
v0x28b4cc0_0 .net "x3", 0 0, v0x28b27a0_0;  1 drivers
L_0x28b6970 .concat [ 1 0 0 0], L_0x28b5680;
L_0x28b6a10 .concat [ 1 0 0 0], L_0x28b5680;
L_0x28b6ad0 .concat [ 1 0 0 0], L_0x28b6660;
L_0x28b6c30 .concat [ 1 0 0 0], L_0x28b5680;
L_0x28b6e10 .cmp/eeq 1, L_0x28b6970, L_0x28b6d00;
S_0x2886900 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2886770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2872e70 .functor NOT 1, v0x28b27a0_0, C4<0>, C4<0>, C4<0>;
L_0x2887020 .functor AND 1, L_0x2872e70, v0x28b26b0_0, C4<1>, C4<1>;
L_0x287ecf0 .functor NOT 1, v0x28b2610_0, C4<0>, C4<0>, C4<0>;
L_0x28b4f60 .functor AND 1, L_0x2887020, L_0x287ecf0, C4<1>, C4<1>;
L_0x28b5030 .functor NOT 1, v0x28b27a0_0, C4<0>, C4<0>, C4<0>;
L_0x28b50a0 .functor AND 1, L_0x28b5030, v0x28b26b0_0, C4<1>, C4<1>;
L_0x28b5150 .functor AND 1, L_0x28b50a0, v0x28b2610_0, C4<1>, C4<1>;
L_0x28b5210 .functor OR 1, L_0x28b4f60, L_0x28b5150, C4<0>, C4<0>;
L_0x28b5370 .functor NOT 1, v0x28b26b0_0, C4<0>, C4<0>, C4<0>;
L_0x28b53e0 .functor AND 1, v0x28b27a0_0, L_0x28b5370, C4<1>, C4<1>;
L_0x28b5500 .functor AND 1, L_0x28b53e0, v0x28b2610_0, C4<1>, C4<1>;
L_0x28b5570 .functor OR 1, L_0x28b5210, L_0x28b5500, C4<0>, C4<0>;
L_0x28b56f0 .functor AND 1, v0x28b27a0_0, v0x28b26b0_0, C4<1>, C4<1>;
L_0x28b5760 .functor AND 1, L_0x28b56f0, v0x28b2610_0, C4<1>, C4<1>;
L_0x28b5680 .functor OR 1, L_0x28b5570, L_0x28b5760, C4<0>, C4<0>;
v0x287eef0_0 .net *"_ivl_0", 0 0, L_0x2872e70;  1 drivers
v0x287ef90_0 .net *"_ivl_10", 0 0, L_0x28b50a0;  1 drivers
v0x2872ee0_0 .net *"_ivl_12", 0 0, L_0x28b5150;  1 drivers
v0x28b0df0_0 .net *"_ivl_14", 0 0, L_0x28b5210;  1 drivers
v0x28b0ed0_0 .net *"_ivl_16", 0 0, L_0x28b5370;  1 drivers
v0x28b1000_0 .net *"_ivl_18", 0 0, L_0x28b53e0;  1 drivers
v0x28b10e0_0 .net *"_ivl_2", 0 0, L_0x2887020;  1 drivers
v0x28b11c0_0 .net *"_ivl_20", 0 0, L_0x28b5500;  1 drivers
v0x28b12a0_0 .net *"_ivl_22", 0 0, L_0x28b5570;  1 drivers
v0x28b1410_0 .net *"_ivl_24", 0 0, L_0x28b56f0;  1 drivers
v0x28b14f0_0 .net *"_ivl_26", 0 0, L_0x28b5760;  1 drivers
v0x28b15d0_0 .net *"_ivl_4", 0 0, L_0x287ecf0;  1 drivers
v0x28b16b0_0 .net *"_ivl_6", 0 0, L_0x28b4f60;  1 drivers
v0x28b1790_0 .net *"_ivl_8", 0 0, L_0x28b5030;  1 drivers
v0x28b1870_0 .net "f", 0 0, L_0x28b5680;  alias, 1 drivers
v0x28b1930_0 .net "x1", 0 0, v0x28b2610_0;  alias, 1 drivers
v0x28b19f0_0 .net "x2", 0 0, v0x28b26b0_0;  alias, 1 drivers
v0x28b1ab0_0 .net "x3", 0 0, v0x28b27a0_0;  alias, 1 drivers
S_0x28b1bf0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2886770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x28b23d0_0 .net "clk", 0 0, v0x28b4460_0;  1 drivers
v0x28b2490_0 .var "wavedrom_enable", 0 0;
v0x28b2550_0 .var "wavedrom_title", 511 0;
v0x28b2610_0 .var "x1", 0 0;
v0x28b26b0_0 .var "x2", 0 0;
v0x28b27a0_0 .var "x3", 0 0;
E_0x28814c0/0 .event negedge, v0x28b23d0_0;
E_0x28814c0/1 .event posedge, v0x28b23d0_0;
E_0x28814c0 .event/or E_0x28814c0/0, E_0x28814c0/1;
E_0x2881250 .event negedge, v0x28b23d0_0;
E_0x286c9f0 .event posedge, v0x28b23d0_0;
S_0x28b1ed0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28b1bf0;
 .timescale -12 -12;
v0x28b20d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28b21d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28b1bf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28b28a0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2886770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x28b5990 .functor NOT 1, v0x28b27a0_0, C4<0>, C4<0>, C4<0>;
L_0x28b5b10 .functor AND 1, L_0x28b5990, v0x28b26b0_0, C4<1>, C4<1>;
L_0x28b5d00 .functor NOT 1, v0x28b2610_0, C4<0>, C4<0>, C4<0>;
L_0x28b5e80 .functor AND 1, L_0x28b5b10, L_0x28b5d00, C4<1>, C4<1>;
L_0x28b5fc0 .functor NOT 1, v0x28b27a0_0, C4<0>, C4<0>, C4<0>;
L_0x28b6030 .functor AND 1, L_0x28b5fc0, v0x28b26b0_0, C4<1>, C4<1>;
L_0x28b6130 .functor AND 1, L_0x28b6030, v0x28b2610_0, C4<1>, C4<1>;
L_0x28b61f0 .functor OR 1, L_0x28b5e80, L_0x28b6130, C4<0>, C4<0>;
L_0x28b6350 .functor NOT 1, v0x28b26b0_0, C4<0>, C4<0>, C4<0>;
L_0x28b63c0 .functor AND 1, v0x28b27a0_0, L_0x28b6350, C4<1>, C4<1>;
L_0x28b64e0 .functor AND 1, L_0x28b63c0, v0x28b2610_0, C4<1>, C4<1>;
L_0x28b6550 .functor OR 1, L_0x28b61f0, L_0x28b64e0, C4<0>, C4<0>;
L_0x28b66d0 .functor AND 1, v0x28b27a0_0, v0x28b26b0_0, C4<1>, C4<1>;
L_0x28b6740 .functor AND 1, L_0x28b66d0, v0x28b2610_0, C4<1>, C4<1>;
L_0x28b6660 .functor OR 1, L_0x28b6550, L_0x28b6740, C4<0>, C4<0>;
v0x28b2ab0_0 .net *"_ivl_0", 0 0, L_0x28b5990;  1 drivers
v0x28b2b90_0 .net *"_ivl_10", 0 0, L_0x28b6030;  1 drivers
v0x28b2c70_0 .net *"_ivl_12", 0 0, L_0x28b6130;  1 drivers
v0x28b2d60_0 .net *"_ivl_14", 0 0, L_0x28b61f0;  1 drivers
v0x28b2e40_0 .net *"_ivl_16", 0 0, L_0x28b6350;  1 drivers
v0x28b2f70_0 .net *"_ivl_18", 0 0, L_0x28b63c0;  1 drivers
v0x28b3050_0 .net *"_ivl_2", 0 0, L_0x28b5b10;  1 drivers
v0x28b3130_0 .net *"_ivl_20", 0 0, L_0x28b64e0;  1 drivers
v0x28b3210_0 .net *"_ivl_22", 0 0, L_0x28b6550;  1 drivers
v0x28b3380_0 .net *"_ivl_24", 0 0, L_0x28b66d0;  1 drivers
v0x28b3460_0 .net *"_ivl_26", 0 0, L_0x28b6740;  1 drivers
v0x28b3540_0 .net *"_ivl_4", 0 0, L_0x28b5d00;  1 drivers
v0x28b3620_0 .net *"_ivl_6", 0 0, L_0x28b5e80;  1 drivers
v0x28b3700_0 .net *"_ivl_8", 0 0, L_0x28b5fc0;  1 drivers
v0x28b37e0_0 .net "f", 0 0, L_0x28b6660;  alias, 1 drivers
v0x28b38a0_0 .net "x1", 0 0, v0x28b2610_0;  alias, 1 drivers
v0x28b3940_0 .net "x2", 0 0, v0x28b26b0_0;  alias, 1 drivers
v0x28b3b40_0 .net "x3", 0 0, v0x28b27a0_0;  alias, 1 drivers
S_0x28b3cb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2886770;
 .timescale -12 -12;
E_0x2881710 .event anyedge, v0x28b46e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28b46e0_0;
    %nor/r;
    %assign/vec4 v0x28b46e0_0, 0;
    %wait E_0x2881710;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28b1bf0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28b2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b26b0_0, 0;
    %assign/vec4 v0x28b27a0_0, 0;
    %wait E_0x2881250;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x286c9f0;
    %load/vec4 v0x28b27a0_0;
    %load/vec4 v0x28b26b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28b2610_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28b2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b26b0_0, 0;
    %assign/vec4 v0x28b27a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2881250;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28b21d0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28814c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x28b2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b26b0_0, 0;
    %assign/vec4 v0x28b27a0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2886770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b4460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b46e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2886770;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28b4460_0;
    %inv;
    %store/vec4 v0x28b4460_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2886770;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28b23d0_0, v0x28b4840_0, v0x28b4cc0_0, v0x28b4b10_0, v0x28b4a70_0, v0x28b45a0_0, v0x28b4500_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2886770;
T_7 ;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2886770;
T_8 ;
    %wait E_0x28814c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b4640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b4640_0, 4, 32;
    %load/vec4 v0x28b4780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b4640_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b4640_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b4640_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28b45a0_0;
    %load/vec4 v0x28b45a0_0;
    %load/vec4 v0x28b4500_0;
    %xor;
    %load/vec4 v0x28b45a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b4640_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28b4640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b4640_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/truthtable1/iter0/response3/top_module.sv";
