Protel Design System Design Rule Check
PCB File : C:\w\medusa-AI\altium\Medusa-AI-coral-dev\Medusa-AI-coral-dev.PcbDoc
Date     : 4/20/2022
Time     : 5:45:41 PM

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Pad P4-1(106.764mm,81.379mm) on Multi-Layer And Track (104.224mm,81.379mm)(106.764mm,81.379mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Pad P4-2(104.224mm,81.379mm) on Multi-Layer And Track (104.224mm,81.379mm)(106.764mm,81.379mm) on Top Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad P4-1(106.764mm,81.379mm) on Multi-Layer And Track (104.224mm,81.379mm)(106.764mm,81.379mm) on Top Layer Location : [X = 113.758mm][Y = 113.196mm]
   Violation between Short-Circuit Constraint: Between Pad P4-2(104.224mm,81.379mm) on Multi-Layer And Track (104.224mm,81.379mm)(106.764mm,81.379mm) on Top Layer Location : [X = 111.839mm][Y = 113.196mm]
Rule Violations :2

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (3V3) on Layer 2. Dead copper detected. Copper area is : 0.128 sq. mm
   Violation between Isolated copper: Split Plane  (DGND) on Layer 1. Dead copper detected. Copper area is : 0.067 sq. mm
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.203mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=7.62mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.051mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-1(61.479mm,119.161mm) on Top Layer And Pad U13-13(62.927mm,118.043mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-10(64.375mm,118.272mm) on Top Layer And Pad U13-13(62.927mm,118.043mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-11(64.375mm,118.729mm) on Top Layer And Pad U13-13(62.927mm,118.043mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-12(64.375mm,119.161mm) on Top Layer And Pad U13-13(62.927mm,118.043mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-2(61.479mm,118.729mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-3(61.479mm,118.272mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-4(61.479mm,117.814mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-5(61.479mm,117.357mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-6(61.479mm,116.925mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-7(64.375mm,116.925mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-8(64.375mm,117.357mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.051mm) Between Pad U13-13(62.927mm,118.043mm) on Top Layer And Pad U13-9(64.375mm,117.814mm) on Top Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-1(116.394mm,28.584mm) on Top Layer And Pad U6-14(117.492mm,28.681mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-1(116.394mm,28.584mm) on Top Layer And Pad U6-2(116.394mm,27.784mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-10(118.589mm,26.184mm) on Top Layer And Pad U6-11(118.589mm,26.984mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-10(118.589mm,26.184mm) on Top Layer And Pad U6-9(118.589mm,25.384mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-11(118.589mm,26.984mm) on Top Layer And Pad U6-12(118.589mm,27.784mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-12(118.589mm,27.784mm) on Top Layer And Pad U6-13(118.589mm,28.584mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-12(118.589mm,27.784mm) on Top Layer And Pad U6-14(117.492mm,28.681mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-13(118.589mm,28.584mm) on Top Layer And Pad U6-14(117.492mm,28.681mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-14(117.492mm,28.681mm) on Top Layer And Pad U6-2(116.394mm,27.784mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-2(116.394mm,27.784mm) on Top Layer And Pad U6-3(116.394mm,26.984mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-3(116.394mm,26.984mm) on Top Layer And Pad U6-4(116.394mm,26.184mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-4(116.394mm,26.184mm) on Top Layer And Pad U6-5(116.394mm,25.384mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-5(116.394mm,25.384mm) on Top Layer And Pad U6-6(116.394mm,24.584mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-5(116.394mm,25.384mm) on Top Layer And Pad U6-7(117.492mm,24.486mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-6(116.394mm,24.584mm) on Top Layer And Pad U6-7(117.492mm,24.486mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-7(117.492mm,24.486mm) on Top Layer And Pad U6-8(118.589mm,24.584mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-7(117.492mm,24.486mm) on Top Layer And Pad U6-9(118.589mm,25.384mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U6-8(118.589mm,24.584mm) on Top Layer And Pad U6-9(118.589mm,25.384mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.051mm) Between Pad U7-1(116.521mm,20.618mm) on Top Layer And Pad U7-12(117.071mm,20.668mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.051mm) Between Pad U7-10(118.121mm,20.618mm) on Top Layer And Pad U7-11(117.571mm,20.668mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.051mm) Between Pad U7-11(117.571mm,20.668mm) on Top Layer And Pad U7-9(118.121mm,20.118mm) on Top Layer [Top Solder] Mask Sliver [0.031mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.051mm) Between Pad U7-12(117.071mm,20.668mm) on Top Layer And Pad U7-2(116.521mm,20.118mm) on Top Layer [Top Solder] Mask Sliver [0.031mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.051mm) Between Pad U7-3(116.521mm,19.618mm) on Top Layer And Pad U7-5(117.071mm,19.068mm) on Top Layer [Top Solder] Mask Sliver [0.031mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.051mm) Between Pad U7-4(116.521mm,19.118mm) on Top Layer And Pad U7-5(117.071mm,19.068mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.051mm) Between Pad U7-6(117.571mm,19.068mm) on Top Layer And Pad U7-7(118.121mm,19.118mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.051mm) Between Pad U7-6(117.571mm,19.068mm) on Top Layer And Pad U7-8(118.121mm,19.618mm) on Top Layer [Top Solder] Mask Sliver [0.031mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U8-1(134.28mm,75.395mm) on Top Layer And Pad U8-2(134.28mm,76.045mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.051mm) Between Pad U8-2(134.28mm,76.045mm) on Top Layer And Pad U8-3(134.28mm,76.695mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
Rule Violations :40

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(114.623mm,50.264mm) on Top Layer And Track (113.873mm,50.014mm)(113.873mm,50.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(76.523mm,59.662mm) on Top Layer And Track (75.773mm,59.412mm)(75.773mm,59.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(124.94mm,66.647mm) on Top Layer And Track (125.69mm,66.397mm)(125.69mm,66.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(116.972mm,56.388mm) on Top Layer And Track (116.722mm,55.638mm)(117.222mm,55.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(121.496mm,72.601mm) on Top Layer And Track (121.246mm,71.851mm)(121.746mm,71.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(121.75mm,62.441mm) on Top Layer And Track (121.5mm,61.691mm)(122mm,61.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(120.988mm,55.867mm) on Top Layer And Track (120.738mm,56.617mm)(121.238mm,56.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(123.782mm,62.314mm) on Top Layer And Track (123.532mm,61.564mm)(124.032mm,61.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(111.717mm,57.869mm) on Top Layer And Track (111.467mm,57.119mm)(111.967mm,57.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(120.988mm,23.452mm) on Top Layer And Track (120.738mm,22.702mm)(121.238mm,22.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(110.559mm,70.838mm) on Top Layer And Track (109.809mm,70.588mm)(109.809mm,71.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(116.013mm,15.285mm) on Top Layer And Track (115.763mm,14.535mm)(116.263mm,14.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(119.061mm,16.585mm) on Top Layer And Track (118.811mm,17.335mm)(119.311mm,17.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad C2-2(101.049mm,96.708mm) on Top Layer And Text "+" (101.43mm,96.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(117.537mm,16.585mm) on Top Layer And Track (117.287mm,17.335mm)(117.787mm,17.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(135.782mm,75.087mm) on Top Layer And Track (135.532mm,74.337mm)(136.032mm,74.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(130.64mm,74.76mm) on Top Layer And Track (130.39mm,74.01mm)(130.89mm,74.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(105.98mm,-13.413mm) on Top Layer And Track (105.73mm,-14.163mm)(106.23mm,-14.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(105.98mm,-20.114mm) on Top Layer And Track (105.73mm,-19.364mm)(106.23mm,-19.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(69.949mm,17.752mm) on Top Layer And Track (70.699mm,17.502mm)(70.699mm,18.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(76.904mm,17.752mm) on Top Layer And Track (76.154mm,17.502mm)(76.154mm,18.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C29-1(103.948mm,-21.287mm) on Top Layer And Track (103.698mm,-22.037mm)(104.198mm,-22.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(78.077mm,15.847mm) on Top Layer And Track (78.827mm,15.597mm)(78.827mm,16.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(99.017mm,96.731mm) on Top Layer And Track (98.767mm,95.981mm)(99.267mm,95.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad C31-2(109.431mm,-20.132mm) on Top Layer And Text "+" (109.812mm,-20.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(119.86mm,-14.76mm) on Top Layer And Track (120.61mm,-15.01mm)(120.61mm,-14.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(119.86mm,-12.728mm) on Top Layer And Track (120.61mm,-12.978mm)(120.61mm,-12.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(173.925mm,12.379mm) on Top Layer And Track (173.525mm,13.229mm)(174.325mm,13.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(84.659mm,80.705mm) on Top Layer And Track (85.409mm,80.455mm)(85.409mm,80.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(81.381mm,93.024mm) on Top Layer And Track (80.531mm,92.624mm)(80.531mm,93.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(101.535mm,132.863mm) on Top Layer And Track (101.135mm,133.713mm)(101.935mm,133.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(57.02mm,123.825mm) on Top Layer And Track (58.12mm,123.025mm)(58.12mm,124.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(57.02mm,123.825mm) on Top Layer And Track (58.12mm,123.025mm)(58.72mm,123.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(57.02mm,123.825mm) on Top Layer And Track (58.12mm,124.625mm)(58.72mm,124.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-2(59.82mm,123.825mm) on Top Layer And Track (58.12mm,123.025mm)(58.72mm,123.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-2(59.82mm,123.825mm) on Top Layer And Track (58.12mm,124.625mm)(58.72mm,124.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(130.371mm,72.235mm) on Top Layer And Track (129.621mm,71.985mm)(129.621mm,72.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C42-1(19.239mm,121.384mm) on Top Layer And Track (18.839mm,120.534mm)(19.639mm,120.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-1(35.622mm,129.28mm) on Top Layer And Track (34.972mm,130.23mm)(36.272mm,130.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(48.957mm,119.056mm) on Top Layer And Track (48.157mm,120.156mm)(48.157mm,120.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(48.957mm,119.056mm) on Top Layer And Track (48.157mm,120.156mm)(49.757mm,120.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(48.957mm,119.056mm) on Top Layer And Track (49.757mm,120.156mm)(49.757mm,120.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-2(48.957mm,121.856mm) on Top Layer And Track (48.157mm,120.156mm)(48.157mm,120.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-2(48.957mm,121.856mm) on Top Layer And Track (49.757mm,120.156mm)(49.757mm,120.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C45-1(66.929mm,117.587mm) on Top Layer And Track (66.679mm,116.837mm)(67.179mm,116.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-1(63.242mm,114.233mm) on Top Layer And Track (64.192mm,113.583mm)(64.192mm,114.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-1(172.147mm,10.879mm) on Top Layer And Track (171.897mm,10.129mm)(172.397mm,10.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-1(162.534mm,11.021mm) on Top Layer And Track (161.684mm,10.621mm)(161.684mm,11.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-1(164.288mm,9.624mm) on Top Layer And Track (165.038mm,9.374mm)(165.038mm,9.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(121.091mm,81.067mm) on Top Layer And Track (121.841mm,80.817mm)(121.841mm,81.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(127.792mm,81.067mm) on Top Layer And Track (127.042mm,80.817mm)(127.042mm,81.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(121.091mm,82.972mm) on Top Layer And Track (121.841mm,82.722mm)(121.841mm,83.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(125.814mm,75.522mm) on Top Layer And Track (125.564mm,74.772mm)(126.064mm,74.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(114.94mm,56.515mm) on Top Layer And Track (114.69mm,55.765mm)(115.19mm,55.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad D4-A(66.421mm,113.15mm) on Top Layer And Track (65.771mm,113.4mm)(65.771mm,114.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad D4-A(66.421mm,113.15mm) on Top Layer And Track (67.071mm,113.4mm)(67.071mm,114.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad D4-C(66.421mm,115.45mm) on Top Layer And Track (65.771mm,114.8mm)(65.771mm,115.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad D4-C(66.421mm,115.45mm) on Top Layer And Track (65.771mm,114.8mm)(67.071mm,114.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad D4-C(66.421mm,115.45mm) on Top Layer And Track (67.071mm,114.8mm)(67.071mm,115.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-0(15.339mm,27.785mm) on Multi-Layer And Track (13.291mm,24.446mm)(13.291mm,88.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-0(15.339mm,85.785mm) on Multi-Layer And Track (13.291mm,24.446mm)(13.291mm,88.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad P2-0(67.219mm,25.994mm) on Top Layer And Track (67.092mm,27.391mm)(67.092mm,32.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad P2-0(67.231mm,34.376mm) on Top Layer And Track (67.092mm,27.391mm)(67.092mm,32.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad P2-0(67.231mm,34.376mm) on Top Layer And Track (67.092mm,35.773mm)(67.092mm,36.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad P2-0(81.062mm,25.994mm) on Top Layer And Track (80.681mm,27.518mm)(80.681mm,32.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad P2-0(81.062mm,25.994mm) on Top Layer And Track (80.808mm,22.692mm)(80.808mm,24.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad P2-0(81.189mm,34.376mm) on Top Layer And Track (80.681mm,27.518mm)(80.681mm,32.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad P24-1(7.047mm,112.328mm) on Multi-Layer And Track (5.904mm,113.36mm)(8.19mm,113.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad P24-2(7.047mm,110.344mm) on Multi-Layer And Track (5.904mm,109.296mm)(8.19mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad P25-1(7.301mm,123.329mm) on Multi-Layer And Track (6.158mm,124.361mm)(8.444mm,124.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad P25-2(7.301mm,121.345mm) on Multi-Layer And Track (6.158mm,120.297mm)(8.444mm,120.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad P33-1(88.581mm,131.846mm) on Multi-Layer And Track (87.438mm,130.814mm)(89.724mm,130.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad P33-2(88.581mm,133.83mm) on Multi-Layer And Track (87.438mm,134.878mm)(89.724mm,134.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad P6-1(95.439mm,131.842mm) on Multi-Layer And Track (94.296mm,130.81mm)(96.582mm,130.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad P6-2(95.439mm,133.826mm) on Multi-Layer And Track (94.296mm,134.874mm)(96.582mm,134.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(64.2mm,111.947mm) on Top Layer And Text "C46" (64.217mm,115.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(64.2mm,111.947mm) on Top Layer And Track (62.5mm,111.147mm)(63.1mm,111.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(64.2mm,111.947mm) on Top Layer And Track (62.5mm,112.747mm)(63.1mm,112.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(61.4mm,111.947mm) on Top Layer And Track (62.5mm,111.147mm)(63.1mm,111.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(61.4mm,111.947mm) on Top Layer And Track (62.5mm,112.747mm)(63.1mm,112.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad R12-2(58.801mm,112.053mm) on Top Layer And Text "R12" (57.894mm,110.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad R13-1(57.277mm,112.053mm) on Top Layer And Text "R12" (57.894mm,110.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-1(74.554mm,53.623mm) on Top Layer And Track (73.754mm,53.553mm)(74.154mm,53.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-12(77.284mm,56.353mm) on Top Layer And Track (77.354mm,56.753mm)(77.354mm,57.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-13(76.554mm,57.083mm) on Top Layer And Track (76.954mm,57.153mm)(77.354mm,57.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-18(74.554mm,57.083mm) on Top Layer And Track (73.754mm,57.153mm)(74.154mm,57.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-19(73.824mm,56.353mm) on Top Layer And Track (73.754mm,56.753mm)(73.754mm,57.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-24(73.824mm,54.353mm) on Top Layer And Track (73.754mm,53.553mm)(73.754mm,53.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U15-7(168.845mm,9.751mm) on Top Layer And Track (167.345mm,11.251mm)(170.345mm,11.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U15-7(168.845mm,9.751mm) on Top Layer And Track (167.345mm,8.251mm)(170.345mm,8.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-6(76.554mm,53.623mm) on Top Layer And Track (76.954mm,53.553mm)(77.354mm,53.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-7(77.284mm,54.353mm) on Top Layer And Track (77.354mm,53.553mm)(77.354mm,53.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad U6-1(116.394mm,28.584mm) on Top Layer And Track (115.505mm,23.758mm)(115.505mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad U6-10(118.589mm,26.184mm) on Top Layer And Track (119.442mm,23.758mm)(119.442mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad U6-11(118.589mm,26.984mm) on Top Layer And Track (119.442mm,23.758mm)(119.442mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad U6-12(118.589mm,27.784mm) on Top Layer And Track (119.442mm,23.758mm)(119.442mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad U6-13(118.589mm,28.584mm) on Top Layer And Track (119.442mm,23.758mm)(119.442mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U6-14(117.492mm,28.681mm) on Top Layer And Track (115.505mm,29.473mm)(119.442mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad U6-2(116.394mm,27.784mm) on Top Layer And Track (115.505mm,23.758mm)(115.505mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad U6-3(116.394mm,26.984mm) on Top Layer And Track (115.505mm,23.758mm)(115.505mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad U6-4(116.394mm,26.184mm) on Top Layer And Track (115.505mm,23.758mm)(115.505mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad U6-5(116.394mm,25.384mm) on Top Layer And Track (115.505mm,23.758mm)(115.505mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad U6-6(116.394mm,24.584mm) on Top Layer And Track (115.505mm,23.758mm)(115.505mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad U6-7(117.492mm,24.486mm) on Top Layer And Track (115.505mm,23.758mm)(119.442mm,23.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad U6-8(118.589mm,24.584mm) on Top Layer And Track (119.442mm,23.758mm)(119.442mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad U6-9(118.589mm,25.384mm) on Top Layer And Track (119.442mm,23.758mm)(119.442mm,29.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-1(116.521mm,20.618mm) on Top Layer And Track (116.221mm,18.768mm)(116.221mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad U7-1(116.521mm,20.618mm) on Top Layer And Track (116.221mm,20.968mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad U7-10(118.121mm,20.618mm) on Top Layer And Track (116.221mm,20.968mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-10(118.121mm,20.618mm) on Top Layer And Track (118.421mm,18.768mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-11(117.571mm,20.668mm) on Top Layer And Track (116.221mm,20.968mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-12(117.071mm,20.668mm) on Top Layer And Track (116.221mm,20.968mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-2(116.521mm,20.118mm) on Top Layer And Track (116.221mm,18.768mm)(116.221mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-3(116.521mm,19.618mm) on Top Layer And Track (116.221mm,18.768mm)(116.221mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-4(116.521mm,19.118mm) on Top Layer And Track (116.221mm,18.768mm)(116.221mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad U7-4(116.521mm,19.118mm) on Top Layer And Track (116.221mm,18.768mm)(118.421mm,18.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-5(117.071mm,19.068mm) on Top Layer And Track (116.221mm,18.768mm)(118.421mm,18.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-6(117.571mm,19.068mm) on Top Layer And Track (116.221mm,18.768mm)(118.421mm,18.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad U7-7(118.121mm,19.118mm) on Top Layer And Track (116.221mm,18.768mm)(118.421mm,18.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-7(118.121mm,19.118mm) on Top Layer And Track (118.421mm,18.768mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-8(118.121mm,19.618mm) on Top Layer And Track (118.421mm,18.768mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad U7-9(118.121mm,20.118mm) on Top Layer And Track (118.421mm,18.768mm)(118.421mm,20.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U8-1(134.28mm,75.395mm) on Top Layer And Track (132.48mm,74.97mm)(133.88mm,74.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-1(134.28mm,75.395mm) on Top Layer And Track (133.88mm,74.97mm)(133.88mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-2(134.28mm,76.045mm) on Top Layer And Track (133.88mm,74.97mm)(133.88mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U8-3(134.28mm,76.695mm) on Top Layer And Track (132.48mm,77.12mm)(133.88mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-3(134.28mm,76.695mm) on Top Layer And Track (133.88mm,74.97mm)(133.88mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-4(132.08mm,76.695mm) on Top Layer And Track (132.48mm,74.97mm)(132.48mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U8-4(132.08mm,76.695mm) on Top Layer And Track (132.48mm,77.12mm)(133.88mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-5(132.08mm,75.395mm) on Top Layer And Track (132.48mm,74.97mm)(132.48mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U8-5(132.08mm,75.395mm) on Top Layer And Track (132.48mm,74.97mm)(133.88mm,74.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
Rule Violations :131

Processing Rule : Silk to Silk (Clearance=0.025mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.025mm) Between Text "40" (60.155mm,85.062mm) on Top Overlay And Track (61.291mm,24.446mm)(61.291mm,88.446mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.025mm) Between Text "C46" (64.217mm,115.419mm) on Top Overlay And Track (64.192mm,113.583mm)(64.192mm,114.883mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.025mm) Between Text "R12" (57.894mm,110.381mm) on Top Overlay And Text "R13" (56.111mm,110.263mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.025mm) Between Text "R13" (56.111mm,110.263mm) on Top Overlay And Text "R14" (54.081mm,110.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :4

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 181
Waived Violations : 0
Time Elapsed        : 00:00:02