{
  "schema_version": 0.1,
  "generators": {
    "pll-gen": {
      "path": "./generators/pll-gen/tsmc65lp/tools/PLL_GEN.py",
      "interfaces": [
        {
          "name": "PLL_APBS",
          "type": "apb-slave",
          "position": "E",
          "map":
            {
               "PCLK":"PCLK",
               "PRESETn":"PRESETn",
               "PSEL":"PSELx",
               "PADDR":{
                  "name":"PADDR",
                  "width":12},
               "PENABLE":"PENABLE",
               "PWRITE":"PWRITE",
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PWDATA":{
                  "name":"PWDATA",
                  "width":32},
               "PREADY":"PREADY",
               "PSLVERR":"PSLVERR"
            }
        }
      ],
      "ports": [
        {
          "position": "W",
          "direction": "in",
          "name": "CLKREF",
          "type": "clock"
        },
        {
          "position": "W",
          "direction": "out",
          "name": "CLK_OUT",
          "type": "clock"
        }
      ]
    },
    "adc-gen": {
      "path": "./generators/adc-gen/tools/adc-gen.py",
      "interfaces": [
        {
          "name": "ADC_APBS",
          "type": "apb-slave",
          "position": "E",
          "map":
            {
               "PCLK":"PCLK",
               "PRESETN":"PRESETn",
               "PCLKEN":"PCLKEN",
               "PSEL":"PSELx",
               "PADDR":{
                  "name":"PADDR",
                  "width":4},
               "PENABLE":"PENABLE",
               "PWRITE":"PWRITE",
               "PWDATA":{
                  "name":"PWDATA",
                  "width":32},
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PREADY":"PREADY",
               "PSLVERR":"PSLVERR"
            }
        }
      ],
      "ports": [
        {
          "direction": "in",
          "name": "clk",
          "type": "clock"
        },
        {
          "direction": "in",
          "name": "en",
          "type": "signal"
        },
        {
          "direction": "out",
          "name": "result",
          "type": "signal",
          "width": 8
        },
        {
          "direction": "in",
          "name": "vinp",
          "type": "power"
        },
        {
          "direction": "in",
          "name": "vinn",
          "type": "power"
        },
        {
          "direction": "in",
          "name": "vcm",
          "type": "power"
        }
      ]
    },
    "cdc-gen": {
      "path": "./generators/cdc-gen/tools/cdc-gen.py",
      "position": "E",
      "interfaces": [
        {
          "name": "CDC_APBS",
          "type": "apb-slave",
          "map":
            {
               "PCLK":"PCLK",
               "PRESETn":"PRESETn",
               "PSEL":"PSELx",
               "PADDR":{
                  "name":"PADDR",
                  "width":12},
               "PENABLE":"PENABLE",
               "PWRITE":"PWRITE",
               "PWDATA":{
                  "name":"PWDATA",
                  "width":32},
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PREADY":"PREADY",
               "PSLVERR":"PSLVERR"
            }
        }
      ],
      "ports": [
        {
          "direction": "out",
          "name": "CDC_CLKOUT_0",
          "type": "clock"
        },
        {
          "direction": "out",
          "name": "CDC_CLKOUT_1",
          "type": "clock"
        },
        {
          "direction": "inout",
          "name": "VIN_CDC",
          "type": "power"
        }
      ]
    },
    "dcdc-gen": {
      "path": "./generators/dcdc-gen",
      "interfaces": [
        {
          "addrwidth": 4,
          "datawidth": 32,
          "name": "DCDC_APBS",
          "type": "apb-slave",
          "map":
            {
               "PCLK":"PCLK",
               "PRESETN":"PRESETn",
               "PCLKEN":"PCLKEN",
               "PSEL":"PSELx",
               "PADDR":{
                  "name":"PADDR",
                  "width":4},
               "PENABLE":"PENABLE",
               "PWRITE":"PWRITE",
               "PWDATA":{
                  "name":"PWDATA",
                  "width":32},
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PREADY":"PREADY",
               "PSLVERR":"PSLVERR"
            }
        }
      ],
      "ports": [
        {
          "direction": "in",
          "name": "clk0",
          "type": "clock"
        },
        {
          "direction": "in",
          "name": "clk0b",
          "type": "clock"
        },
        {
          "direction": "in",
          "name": "clk1",
          "type": "clock"
        },
        {
          "direction": "in",
          "name": "clk1b",
          "type": "clock"
        },
        {
          "direction": "in",
          "name": "rst",
          "type": "reset"
        },
        {
          "direction": "in",
          "name": "rstb",
          "type": "reset"
        },
        {
          "direction": "in",
          "name": "NC",
          "type": "power"
        },
        {
          "direction": "out",
          "name": "VOUT",
          "type": "power"
        },
        {
          "direction": "in",
          "name": "VOUT2",
          "type": "power"
        },
        {
          "direction": "in",
          "name": "VOUT3",
          "type": "power"
        }
      ]
    },
    "ldo-gen": {
      "path": "./generators/ldo-gen/tools/ldo_gen.py",
      "position": "E",
      "interfaces": [
        {
          "name": "LDO_APBS",
          "type": "apb-slave",
          "map":
            {
               "PCLK":"PCLK",
               "PRESETn":"PRESETn",
               "PSEL":"PSELx",
               "PADDR":{
                  "name":"PADDR",
                  "width":12},
               "PENABLE":"PENABLE",
               "PWRITE":"PWRITE",
               "PWDATA":{
                  "name":"PWDATA",
                  "width":32},
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PREADY":"PREADY",
               "PSLVERR":"PSLVERR"
            }
        }
      ],
      "ports": [
        {
          "position": "N",
          "direction": "in",
          "name": "SRESETn",
          "type": "signal"
        },
        {
          "position": "N",
          "direction": "in",
          "name": "SS",
          "type": "signal"
        },
        {
          "position": "N",
          "direction": "in",
          "name": "SCLK",
          "type": "signal"
        },
        {
          "position": "N",
          "direction": "in",
          "name": "MOSI",
          "type": "signal"
        },
        {
          "position": "N",
          "direction": "out",
          "name": "MISO",
          "type": "signal"
        },
        {
          "position": "N",
          "direction": "in",
          "name": "CLK",
          "type": "clock"
        },
        {
          "position": "W",
          "direction": "in",
          "name": "VREF",
          "type": "signal"
        },
        {
          "position": "W",
          "direction": "in",
          "name": "SPI_APB_SEL",
          "type": "signal"
        }
      ]
    },
    "temp-sense-gen": {
      "path": "./generators/temp-sense-gen/tools/temp-sense-gen.py",
      "position": "E",
      "interfaces": [
        {
          "name": "TEMP_APBS",
          "type": "apb-slave",
          "map":
            {
               "PCLK":"PCLK",
               "PRESETn":"PRESETn",
               "PSEL":"PSELx",
               "PADDR":{
                  "name":"PADDR",
                  "width":12},
               "PENABLE":"PENABLE",
               "PWRITE":"PWRITE",
               "PWDATA":{
                  "name":"PWDATA",
                  "width":32},
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PREADY":"PREADY",
               "PSLVERR":"PSLVERR"
            }
          }
        ],
        "ports": [
          {
          "position": "W",
          "direction": "in",
          "name": "CLK_REF",
          "type": "clock"
          },
          {
          "position": "W",
          "direction": "out",
          "name": "CLKOUT",
          "type": "clock"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "VIN_TEMPSENSE",
          "type": "power"
          }
        ]
      },
    "memory-gen": {
      "path": "./generators/memory-gen/bin/MemGen.py",
      "interfaces": [
        {
          "name": "MEM_APBS",
          "type": "apb-slave",
          "position": "S",
          "map":
            {
               "pclk":"PCLK",
               "presetn":"PRESETn",
               "psel":"PSELx",
               "paddr":{
                  "name":"PADDR",
                  "width":12},
               "penable":"PENABLE",
               "pwrite":"PWRITE",
               "pwdata":{
                  "name":"PWDATA",
                  "width":32},
               "prdata":{
                  "name":"PRDATA",
                  "width":32},
               "pready":"PREADY",
               "pslverr":"PSLVERR"
              }
            }
          ],
        "ports": [
          {
          "position": "W",
          "direction": "in",
          "name": "TEST_MODE_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "CLK_IN_pad",
          "type": "clock"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "RESET_pad",
          "type": "reset"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "DATA_REQ_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "WE_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "SPI_CLOCK_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "SPI_MOSI_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "SPI_RST_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "SPI_SCLK_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "in",
          "name": "SPI_SS_pad",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "out",
          "name": "DOUT32_PO",
          "type": "signal"
          },
          {
          "position": "W",
          "direction": "out",
          "name": "SPI_MISO_PO",
          "type": "signal"
          }
         ]
       },
    "ldo_mux_rtl": {
      "path": "./private/tests/tool/tape_out/fasoc_test/src/ldo_mux.v"
    },
    "gpio_rtl": {
      "path": "./private/tests/tool/tape_out/fasoc_test/src/gpio_apb.v",
      "position": "E",
      "interfaces": [
        {
          "name": "GPIO_APBS",
          "type": "apb-slave",
          "map":
            {
               "PCLK":"PCLK",
               "PRESETn":"PRESETn",
               "PSEL":"PSELx",
               "PADDR":{
                  "name":"PADDR",
                  "width":12},
               "PENABLE":"PENABLE",
               "PWRITE":"PWRITE",
               "PWDATA":{
                  "name":"PWDATA",
                  "width":32},
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PREADY":"PREADY",
               "PSLVERR":"PSLVERR"
            }
        }
      ],
      "ports": [
        {
          "position": "N",
          "direction": "in",
          "name": "GPIO_0",
          "width": 32,
          "type": "signal"
        }
      ]
    },
    "m0mcu_rtl": {
      "path": "./private/tests/tool/tape_out/fasoc_test/m0sdk/systems/cortex_m0_mcu/verilog/m0_wrapper.v",
      "interfaces": [
        {
          "name": "M0_APB0",
          "type": "apb-slave",
          "map":
            {
               "apb0_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB1",
          "type": "apb-slave",
          "map":
            {
               "apb1_psel":"PSELx",
               "apb1_pready":"PREADY",
               "apb1_prdata":{
                  "name":"PRDATA",
                  "width":32},
               "apb1_pslverr":"PSLVERR"
            }
        },
        {
          "name": "M0_APB2",
          "type": "apb-slave",
          "map":
            {
               "apb2_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB3",
          "type": "apb-slave",
          "map":
            {
               "apb3_psel":"PSELx"
            }
        },
                {
          "name": "M0_APB4",
          "type": "apb-slave",
          "map":
            {
               "apb4_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB5",
          "type": "apb-slave",
          "map":
            {
               "apb5_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB6",
          "type": "apb-slave",
          "map":
            {
               "apb6_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB7",
          "type": "apb-slave",
          "map":
            {
               "apb7_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB8",
          "type": "apb-slave",
          "map":
            {
               "apb8_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB9",
          "type": "apb-slave",
          "map":
            {
               "apb9_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB10",
          "type": "apb-slave",
          "map":
            {
               "apb10_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB11",
          "type": "apb-slave",
          "map":
            {
               "apb11_psel":"PSELx"
            }
        },
                {
          "name": "M0_APB12",
          "type": "apb-slave",
          "map":
            {
               "apb12_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB13",
          "type": "apb-slave",
          "map":
            {
               "apb13_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB14",
          "type": "apb-slave",
          "map":
            {
               "apb14_psel":"PSELx"
            }
        },
        {
          "name": "M0_APB15",
          "type": "apb-slave",
          "map":
            {
               "apb15_psel":"PSELx"
            }
        }
      ]  
    },
    "cmsdk_apb_slave_mux_rtl": {
      "interfaces": [
        {
          "name": "APBM0",
          "type": "apb-master",
          "map":
            {
               "PSEL0":"PSELx",
               "PREADY0":"PREADY",
               "PRDATA0":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR0":"PSLVERR"
            }
        },
        {
          "name": "APBM1",
          "type": "apb-master",
          "map":
            {
               "PSEL1":"PSELx",
               "PREADY1":"PREADY",
               "PRDATA1":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR1":"PSLVERR"
            }
        },
        {
          "name": "APBM2",
          "type": "apb-master",
          "map":
            {
               "PSEL2":"PSELx",
               "PREADY2":"PREADY",
               "PRDATA2":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR2":"PSLVERR"
            }
        },
        {
          "name": "APBM3",
          "type": "apb-master",
          "map":
            {
               "PSEL3":"PSELx",
               "PREADY3":"PREADY",
               "PRDATA3":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR3":"PSLVERR"
            }
        },
                {
          "name": "APBM4",
          "type": "apb-master",
          "map":
            {
               "PSEL4":"PSELx",
               "PREADY4":"PREADY",
               "PRDATA4":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR4":"PSLVERR"
            }
        },
        {
          "name": "APBM5",
          "type": "apb-master",
          "map":
            {
               "PSEL5":"PSELx",
               "PREADY5":"PREADY",
               "PRDATA5":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR5":"PSLVERR"
            }
        },
        {
          "name": "APBM6",
          "type": "apb-master",
          "map":
            {
               "PSEL6":"PSELx",
               "PREADY6":"PREADY",
               "PRDATA6":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR6":"PSLVERR"
            }
        },
        {
          "name": "APBM7",
          "type": "apb-master",
          "map":
            {
               "PSEL7":"PSELx",
               "PREADY7":"PREADY",
               "PRDATA7":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR7":"PSLVERR"
            }
        },
        {
          "name": "APBM8",
          "type": "apb-master",
          "map":
            {
               "PSEL8":"PSELx",
               "PREADY8":"PREADY",
               "PRDATA8":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR8":"PSLVERR"
            }
        },
        {
          "name": "APBM9",
          "type": "apb-master",
          "map":
            {
               "PSEL9":"PSELx",
               "PREADY9":"PREADY",
               "PRDATA9":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR9":"PSLVERR"
            }
        },
        {
          "name": "APBM10",
          "type": "apb-master",
          "map":
            {
               "PSEL10":"PSELx",
               "PREADY10":"PREADY",
               "PRDATA10":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR10":"PSLVERR"
            }
        },
        {
          "name": "APBM11",
          "type": "apb-master",
          "map":
            {
               "PSEL11":"PSELx",
               "PREADY11":"PREADY",
               "PRDATA11":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR11":"PSLVERR"
            }
        },
                {
          "name": "APBM12",
          "type": "apb-master",
          "map":
            {
               "PSEL12":"PSELx",
               "PREADY12":"PREADY",
               "PRDATA12":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR12":"PSLVERR"
            }
        },
        {
          "name": "APBM13",
          "type": "apb-master",
          "map":
            {
               "PSEL13":"PSELx",
               "PREADY13":"PREADY",
               "PRDATA13":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR13":"PSLVERR"
            }
        },
        {
          "name": "APBM14",
          "type": "apb-master",
          "map":
            {
               "PSEL14":"PSELx",
               "PREADY14":"PREADY",
               "PRDATA14":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR14":"PSLVERR"
            }
        },
        {
          "name": "APBM15",
          "type": "apb-master",
          "map":
            {
               "PSEL15":"PSELx",
               "PREADY15":"PREADY",
               "PRDATA15":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR15":"PSLVERR"
            }
        },
        {
          "name": "APBS",
          "type": "apb-slave",
          "map":
            {
               "PSEL":"PSELx",
               "PREADY":"PREADY",
               "PRDATA":{
                  "name":"PRDATA",
                  "width":32},
               "PSLVERR":"PSLVERR"
            }
        }
      ]
    }
  }
}