// Seed: 1481528198
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign module_1.id_6 = 0;
  tri id_3;
  assign id_3 = id_2 ? 1 : -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input  wire  _id_0,
    output wand  id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wor   id_6
);
  assign id_1 = 1;
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire [id_0 : ""] id_9;
  assign id_6 = -1;
  assign id_1 = id_5 ? 1 : 1;
endmodule
