m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/mux_using_ifconditional
vmux_using_case
!s110 1597732660
!i10b 1
!s100 GCSeXePo]A23cgT]f5z8g1
In:L_Xc:@iKMihaCI<lHA=3
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/mux_using_case
w1597732621
8/home/sriram/Documents/Verilog/mux_using_case/mux_using_case.v
F/home/sriram/Documents/Verilog/mux_using_case/mux_using_case.v
L0 4
OV;L;10.5b;63
r1
!s85 0
31
!s108 1597732660.000000
!s107 /home/sriram/Documents/Verilog/mux_using_case/mux_using_case.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/mux_using_case/mux_using_case.v|
!i113 1
o-work work
tCvgOpt 0
