// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sat Jul 19 14:23:36 2025
// Host        : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_zoom_0_4_sim_netlist.v
// Design      : system_zoom_0_4
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_zoom_0_4,zoom,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "zoom,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (aclk,
    aresetn,
    sw_1,
    s_axis_tdata,
    s_axis_tlast,
    s_axis_tuser,
    s_axis_tvalid,
    s_axis_tready,
    m_axis_tdata,
    m_axis_tlast,
    m_axis_tuser,
    m_axis_tvalid,
    m_axis_tready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  input sw_1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [23:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TUSER" *) input s_axis_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [23:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) output m_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TUSER" *) output m_axis_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input m_axis_tready;

  wire aclk;
  wire aresetn;
  wire [23:0]m_axis_tdata;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tuser;
  wire m_axis_tvalid;
  wire [23:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tuser;
  wire s_axis_tvalid;
  wire sw_1;

  assign s_axis_tready = m_axis_tready;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zoom inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tuser(s_axis_tuser),
        .s_axis_tvalid(s_axis_tvalid),
        .sw_1(sw_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zoom
   (m_axis_tdata,
    m_axis_tvalid,
    m_axis_tuser,
    m_axis_tlast,
    aresetn,
    aclk,
    s_axis_tdata,
    s_axis_tlast,
    m_axis_tready,
    s_axis_tvalid,
    s_axis_tuser,
    sw_1);
  output [23:0]m_axis_tdata;
  output m_axis_tvalid;
  output m_axis_tuser;
  output m_axis_tlast;
  input aresetn;
  input aclk;
  input [23:0]s_axis_tdata;
  input s_axis_tlast;
  input m_axis_tready;
  input s_axis_tvalid;
  input s_axis_tuser;
  input sw_1;

  wire [5:0]B;
  wire [5:0]C;
  wire RSTB;
  wire RSTC;
  wire aclk;
  wire aresetn;
  wire in_output_box;
  wire [23:0]m_axis_tdata;
  wire \m_axis_tdata[0]_i_15_n_0 ;
  wire \m_axis_tdata[0]_i_16_n_0 ;
  wire \m_axis_tdata[0]_i_17_n_0 ;
  wire \m_axis_tdata[0]_i_18_n_0 ;
  wire \m_axis_tdata[0]_i_19_n_0 ;
  wire \m_axis_tdata[0]_i_1_n_0 ;
  wire \m_axis_tdata[0]_i_20_n_0 ;
  wire \m_axis_tdata[0]_i_21_n_0 ;
  wire \m_axis_tdata[0]_i_22_n_0 ;
  wire \m_axis_tdata[0]_i_23_n_0 ;
  wire \m_axis_tdata[0]_i_24_n_0 ;
  wire \m_axis_tdata[0]_i_25_n_0 ;
  wire \m_axis_tdata[0]_i_26_n_0 ;
  wire \m_axis_tdata[0]_i_27_n_0 ;
  wire \m_axis_tdata[0]_i_28_n_0 ;
  wire \m_axis_tdata[0]_i_29_n_0 ;
  wire \m_axis_tdata[0]_i_30_n_0 ;
  wire \m_axis_tdata[10]_i_15_n_0 ;
  wire \m_axis_tdata[10]_i_16_n_0 ;
  wire \m_axis_tdata[10]_i_17_n_0 ;
  wire \m_axis_tdata[10]_i_18_n_0 ;
  wire \m_axis_tdata[10]_i_19_n_0 ;
  wire \m_axis_tdata[10]_i_1_n_0 ;
  wire \m_axis_tdata[10]_i_20_n_0 ;
  wire \m_axis_tdata[10]_i_21_n_0 ;
  wire \m_axis_tdata[10]_i_22_n_0 ;
  wire \m_axis_tdata[10]_i_23_n_0 ;
  wire \m_axis_tdata[10]_i_24_n_0 ;
  wire \m_axis_tdata[10]_i_25_n_0 ;
  wire \m_axis_tdata[10]_i_26_n_0 ;
  wire \m_axis_tdata[10]_i_27_n_0 ;
  wire \m_axis_tdata[10]_i_28_n_0 ;
  wire \m_axis_tdata[10]_i_29_n_0 ;
  wire \m_axis_tdata[10]_i_30_n_0 ;
  wire \m_axis_tdata[11]_i_15_n_0 ;
  wire \m_axis_tdata[11]_i_16_n_0 ;
  wire \m_axis_tdata[11]_i_17_n_0 ;
  wire \m_axis_tdata[11]_i_18_n_0 ;
  wire \m_axis_tdata[11]_i_19_n_0 ;
  wire \m_axis_tdata[11]_i_1_n_0 ;
  wire \m_axis_tdata[11]_i_20_n_0 ;
  wire \m_axis_tdata[11]_i_21_n_0 ;
  wire \m_axis_tdata[11]_i_22_n_0 ;
  wire \m_axis_tdata[11]_i_23_n_0 ;
  wire \m_axis_tdata[11]_i_24_n_0 ;
  wire \m_axis_tdata[11]_i_25_n_0 ;
  wire \m_axis_tdata[11]_i_26_n_0 ;
  wire \m_axis_tdata[11]_i_27_n_0 ;
  wire \m_axis_tdata[11]_i_28_n_0 ;
  wire \m_axis_tdata[11]_i_29_n_0 ;
  wire \m_axis_tdata[11]_i_30_n_0 ;
  wire \m_axis_tdata[12]_i_15_n_0 ;
  wire \m_axis_tdata[12]_i_16_n_0 ;
  wire \m_axis_tdata[12]_i_17_n_0 ;
  wire \m_axis_tdata[12]_i_18_n_0 ;
  wire \m_axis_tdata[12]_i_19_n_0 ;
  wire \m_axis_tdata[12]_i_1_n_0 ;
  wire \m_axis_tdata[12]_i_20_n_0 ;
  wire \m_axis_tdata[12]_i_21_n_0 ;
  wire \m_axis_tdata[12]_i_22_n_0 ;
  wire \m_axis_tdata[12]_i_23_n_0 ;
  wire \m_axis_tdata[12]_i_24_n_0 ;
  wire \m_axis_tdata[12]_i_25_n_0 ;
  wire \m_axis_tdata[12]_i_26_n_0 ;
  wire \m_axis_tdata[12]_i_27_n_0 ;
  wire \m_axis_tdata[12]_i_28_n_0 ;
  wire \m_axis_tdata[12]_i_29_n_0 ;
  wire \m_axis_tdata[12]_i_30_n_0 ;
  wire \m_axis_tdata[13]_i_15_n_0 ;
  wire \m_axis_tdata[13]_i_16_n_0 ;
  wire \m_axis_tdata[13]_i_17_n_0 ;
  wire \m_axis_tdata[13]_i_18_n_0 ;
  wire \m_axis_tdata[13]_i_19_n_0 ;
  wire \m_axis_tdata[13]_i_1_n_0 ;
  wire \m_axis_tdata[13]_i_20_n_0 ;
  wire \m_axis_tdata[13]_i_21_n_0 ;
  wire \m_axis_tdata[13]_i_22_n_0 ;
  wire \m_axis_tdata[13]_i_23_n_0 ;
  wire \m_axis_tdata[13]_i_24_n_0 ;
  wire \m_axis_tdata[13]_i_25_n_0 ;
  wire \m_axis_tdata[13]_i_26_n_0 ;
  wire \m_axis_tdata[13]_i_27_n_0 ;
  wire \m_axis_tdata[13]_i_28_n_0 ;
  wire \m_axis_tdata[13]_i_29_n_0 ;
  wire \m_axis_tdata[13]_i_30_n_0 ;
  wire \m_axis_tdata[14]_i_15_n_0 ;
  wire \m_axis_tdata[14]_i_16_n_0 ;
  wire \m_axis_tdata[14]_i_17_n_0 ;
  wire \m_axis_tdata[14]_i_18_n_0 ;
  wire \m_axis_tdata[14]_i_19_n_0 ;
  wire \m_axis_tdata[14]_i_1_n_0 ;
  wire \m_axis_tdata[14]_i_20_n_0 ;
  wire \m_axis_tdata[14]_i_21_n_0 ;
  wire \m_axis_tdata[14]_i_22_n_0 ;
  wire \m_axis_tdata[14]_i_23_n_0 ;
  wire \m_axis_tdata[14]_i_24_n_0 ;
  wire \m_axis_tdata[14]_i_25_n_0 ;
  wire \m_axis_tdata[14]_i_26_n_0 ;
  wire \m_axis_tdata[14]_i_27_n_0 ;
  wire \m_axis_tdata[14]_i_28_n_0 ;
  wire \m_axis_tdata[14]_i_29_n_0 ;
  wire \m_axis_tdata[14]_i_30_n_0 ;
  wire \m_axis_tdata[15]_i_15_n_0 ;
  wire \m_axis_tdata[15]_i_16_n_0 ;
  wire \m_axis_tdata[15]_i_17_n_0 ;
  wire \m_axis_tdata[15]_i_18_n_0 ;
  wire \m_axis_tdata[15]_i_19_n_0 ;
  wire \m_axis_tdata[15]_i_1_n_0 ;
  wire \m_axis_tdata[15]_i_20_n_0 ;
  wire \m_axis_tdata[15]_i_21_n_0 ;
  wire \m_axis_tdata[15]_i_22_n_0 ;
  wire \m_axis_tdata[15]_i_23_n_0 ;
  wire \m_axis_tdata[15]_i_24_n_0 ;
  wire \m_axis_tdata[15]_i_25_n_0 ;
  wire \m_axis_tdata[15]_i_26_n_0 ;
  wire \m_axis_tdata[15]_i_27_n_0 ;
  wire \m_axis_tdata[15]_i_28_n_0 ;
  wire \m_axis_tdata[15]_i_29_n_0 ;
  wire \m_axis_tdata[15]_i_30_n_0 ;
  wire \m_axis_tdata[16]_i_15_n_0 ;
  wire \m_axis_tdata[16]_i_16_n_0 ;
  wire \m_axis_tdata[16]_i_17_n_0 ;
  wire \m_axis_tdata[16]_i_18_n_0 ;
  wire \m_axis_tdata[16]_i_19_n_0 ;
  wire \m_axis_tdata[16]_i_1_n_0 ;
  wire \m_axis_tdata[16]_i_20_n_0 ;
  wire \m_axis_tdata[16]_i_21_n_0 ;
  wire \m_axis_tdata[16]_i_22_n_0 ;
  wire \m_axis_tdata[16]_i_23_n_0 ;
  wire \m_axis_tdata[16]_i_24_n_0 ;
  wire \m_axis_tdata[16]_i_25_n_0 ;
  wire \m_axis_tdata[16]_i_26_n_0 ;
  wire \m_axis_tdata[16]_i_27_n_0 ;
  wire \m_axis_tdata[16]_i_28_n_0 ;
  wire \m_axis_tdata[16]_i_29_n_0 ;
  wire \m_axis_tdata[16]_i_30_n_0 ;
  wire \m_axis_tdata[17]_i_15_n_0 ;
  wire \m_axis_tdata[17]_i_16_n_0 ;
  wire \m_axis_tdata[17]_i_17_n_0 ;
  wire \m_axis_tdata[17]_i_18_n_0 ;
  wire \m_axis_tdata[17]_i_19_n_0 ;
  wire \m_axis_tdata[17]_i_1_n_0 ;
  wire \m_axis_tdata[17]_i_20_n_0 ;
  wire \m_axis_tdata[17]_i_21_n_0 ;
  wire \m_axis_tdata[17]_i_22_n_0 ;
  wire \m_axis_tdata[17]_i_23_n_0 ;
  wire \m_axis_tdata[17]_i_24_n_0 ;
  wire \m_axis_tdata[17]_i_25_n_0 ;
  wire \m_axis_tdata[17]_i_26_n_0 ;
  wire \m_axis_tdata[17]_i_27_n_0 ;
  wire \m_axis_tdata[17]_i_28_n_0 ;
  wire \m_axis_tdata[17]_i_29_n_0 ;
  wire \m_axis_tdata[17]_i_30_n_0 ;
  wire \m_axis_tdata[18]_i_15_n_0 ;
  wire \m_axis_tdata[18]_i_16_n_0 ;
  wire \m_axis_tdata[18]_i_17_n_0 ;
  wire \m_axis_tdata[18]_i_18_n_0 ;
  wire \m_axis_tdata[18]_i_19_n_0 ;
  wire \m_axis_tdata[18]_i_1_n_0 ;
  wire \m_axis_tdata[18]_i_20_n_0 ;
  wire \m_axis_tdata[18]_i_21_n_0 ;
  wire \m_axis_tdata[18]_i_22_n_0 ;
  wire \m_axis_tdata[18]_i_23_n_0 ;
  wire \m_axis_tdata[18]_i_24_n_0 ;
  wire \m_axis_tdata[18]_i_25_n_0 ;
  wire \m_axis_tdata[18]_i_26_n_0 ;
  wire \m_axis_tdata[18]_i_27_n_0 ;
  wire \m_axis_tdata[18]_i_28_n_0 ;
  wire \m_axis_tdata[18]_i_29_n_0 ;
  wire \m_axis_tdata[18]_i_30_n_0 ;
  wire \m_axis_tdata[19]_i_15_n_0 ;
  wire \m_axis_tdata[19]_i_16_n_0 ;
  wire \m_axis_tdata[19]_i_17_n_0 ;
  wire \m_axis_tdata[19]_i_18_n_0 ;
  wire \m_axis_tdata[19]_i_19_n_0 ;
  wire \m_axis_tdata[19]_i_1_n_0 ;
  wire \m_axis_tdata[19]_i_20_n_0 ;
  wire \m_axis_tdata[19]_i_21_n_0 ;
  wire \m_axis_tdata[19]_i_22_n_0 ;
  wire \m_axis_tdata[19]_i_23_n_0 ;
  wire \m_axis_tdata[19]_i_24_n_0 ;
  wire \m_axis_tdata[19]_i_25_n_0 ;
  wire \m_axis_tdata[19]_i_26_n_0 ;
  wire \m_axis_tdata[19]_i_27_n_0 ;
  wire \m_axis_tdata[19]_i_28_n_0 ;
  wire \m_axis_tdata[19]_i_29_n_0 ;
  wire \m_axis_tdata[19]_i_30_n_0 ;
  wire \m_axis_tdata[1]_i_15_n_0 ;
  wire \m_axis_tdata[1]_i_16_n_0 ;
  wire \m_axis_tdata[1]_i_17_n_0 ;
  wire \m_axis_tdata[1]_i_18_n_0 ;
  wire \m_axis_tdata[1]_i_19_n_0 ;
  wire \m_axis_tdata[1]_i_1_n_0 ;
  wire \m_axis_tdata[1]_i_20_n_0 ;
  wire \m_axis_tdata[1]_i_21_n_0 ;
  wire \m_axis_tdata[1]_i_22_n_0 ;
  wire \m_axis_tdata[1]_i_23_n_0 ;
  wire \m_axis_tdata[1]_i_24_n_0 ;
  wire \m_axis_tdata[1]_i_25_n_0 ;
  wire \m_axis_tdata[1]_i_26_n_0 ;
  wire \m_axis_tdata[1]_i_27_n_0 ;
  wire \m_axis_tdata[1]_i_28_n_0 ;
  wire \m_axis_tdata[1]_i_29_n_0 ;
  wire \m_axis_tdata[1]_i_30_n_0 ;
  wire \m_axis_tdata[20]_i_15_n_0 ;
  wire \m_axis_tdata[20]_i_16_n_0 ;
  wire \m_axis_tdata[20]_i_17_n_0 ;
  wire \m_axis_tdata[20]_i_18_n_0 ;
  wire \m_axis_tdata[20]_i_19_n_0 ;
  wire \m_axis_tdata[20]_i_1_n_0 ;
  wire \m_axis_tdata[20]_i_20_n_0 ;
  wire \m_axis_tdata[20]_i_21_n_0 ;
  wire \m_axis_tdata[20]_i_22_n_0 ;
  wire \m_axis_tdata[20]_i_23_n_0 ;
  wire \m_axis_tdata[20]_i_24_n_0 ;
  wire \m_axis_tdata[20]_i_25_n_0 ;
  wire \m_axis_tdata[20]_i_26_n_0 ;
  wire \m_axis_tdata[20]_i_27_n_0 ;
  wire \m_axis_tdata[20]_i_28_n_0 ;
  wire \m_axis_tdata[20]_i_29_n_0 ;
  wire \m_axis_tdata[20]_i_30_n_0 ;
  wire \m_axis_tdata[21]_i_15_n_0 ;
  wire \m_axis_tdata[21]_i_16_n_0 ;
  wire \m_axis_tdata[21]_i_17_n_0 ;
  wire \m_axis_tdata[21]_i_18_n_0 ;
  wire \m_axis_tdata[21]_i_19_n_0 ;
  wire \m_axis_tdata[21]_i_1_n_0 ;
  wire \m_axis_tdata[21]_i_20_n_0 ;
  wire \m_axis_tdata[21]_i_21_n_0 ;
  wire \m_axis_tdata[21]_i_22_n_0 ;
  wire \m_axis_tdata[21]_i_23_n_0 ;
  wire \m_axis_tdata[21]_i_24_n_0 ;
  wire \m_axis_tdata[21]_i_25_n_0 ;
  wire \m_axis_tdata[21]_i_26_n_0 ;
  wire \m_axis_tdata[21]_i_27_n_0 ;
  wire \m_axis_tdata[21]_i_28_n_0 ;
  wire \m_axis_tdata[21]_i_29_n_0 ;
  wire \m_axis_tdata[21]_i_30_n_0 ;
  wire \m_axis_tdata[22]_i_15_n_0 ;
  wire \m_axis_tdata[22]_i_16_n_0 ;
  wire \m_axis_tdata[22]_i_17_n_0 ;
  wire \m_axis_tdata[22]_i_18_n_0 ;
  wire \m_axis_tdata[22]_i_19_n_0 ;
  wire \m_axis_tdata[22]_i_1_n_0 ;
  wire \m_axis_tdata[22]_i_20_n_0 ;
  wire \m_axis_tdata[22]_i_21_n_0 ;
  wire \m_axis_tdata[22]_i_22_n_0 ;
  wire \m_axis_tdata[22]_i_23_n_0 ;
  wire \m_axis_tdata[22]_i_24_n_0 ;
  wire \m_axis_tdata[22]_i_25_n_0 ;
  wire \m_axis_tdata[22]_i_26_n_0 ;
  wire \m_axis_tdata[22]_i_27_n_0 ;
  wire \m_axis_tdata[22]_i_28_n_0 ;
  wire \m_axis_tdata[22]_i_29_n_0 ;
  wire \m_axis_tdata[22]_i_30_n_0 ;
  wire \m_axis_tdata[23]_i_10_n_0 ;
  wire \m_axis_tdata[23]_i_11_n_0 ;
  wire \m_axis_tdata[23]_i_12_n_0 ;
  wire \m_axis_tdata[23]_i_13_n_0 ;
  wire \m_axis_tdata[23]_i_14_n_0 ;
  wire \m_axis_tdata[23]_i_15_n_0 ;
  wire \m_axis_tdata[23]_i_1_n_0 ;
  wire \m_axis_tdata[23]_i_20_n_0 ;
  wire \m_axis_tdata[23]_i_21_n_0 ;
  wire \m_axis_tdata[23]_i_2_n_0 ;
  wire \m_axis_tdata[23]_i_30_n_0 ;
  wire \m_axis_tdata[23]_i_31_n_0 ;
  wire \m_axis_tdata[23]_i_32_n_0 ;
  wire \m_axis_tdata[23]_i_33_n_0 ;
  wire \m_axis_tdata[23]_i_34_n_0 ;
  wire \m_axis_tdata[23]_i_35_n_0 ;
  wire \m_axis_tdata[23]_i_36_n_0 ;
  wire \m_axis_tdata[23]_i_37_n_0 ;
  wire \m_axis_tdata[23]_i_38_n_0 ;
  wire \m_axis_tdata[23]_i_39_n_0 ;
  wire \m_axis_tdata[23]_i_3_n_0 ;
  wire \m_axis_tdata[23]_i_40_n_0 ;
  wire \m_axis_tdata[23]_i_41_n_0 ;
  wire \m_axis_tdata[23]_i_42_n_0 ;
  wire \m_axis_tdata[23]_i_43_n_0 ;
  wire \m_axis_tdata[23]_i_44_n_0 ;
  wire \m_axis_tdata[23]_i_45_n_0 ;
  wire \m_axis_tdata[23]_i_4_n_0 ;
  wire \m_axis_tdata[23]_i_5_n_0 ;
  wire \m_axis_tdata[23]_i_6_n_0 ;
  wire \m_axis_tdata[23]_i_9_n_0 ;
  wire \m_axis_tdata[2]_i_15_n_0 ;
  wire \m_axis_tdata[2]_i_16_n_0 ;
  wire \m_axis_tdata[2]_i_17_n_0 ;
  wire \m_axis_tdata[2]_i_18_n_0 ;
  wire \m_axis_tdata[2]_i_19_n_0 ;
  wire \m_axis_tdata[2]_i_1_n_0 ;
  wire \m_axis_tdata[2]_i_20_n_0 ;
  wire \m_axis_tdata[2]_i_21_n_0 ;
  wire \m_axis_tdata[2]_i_22_n_0 ;
  wire \m_axis_tdata[2]_i_23_n_0 ;
  wire \m_axis_tdata[2]_i_24_n_0 ;
  wire \m_axis_tdata[2]_i_25_n_0 ;
  wire \m_axis_tdata[2]_i_26_n_0 ;
  wire \m_axis_tdata[2]_i_27_n_0 ;
  wire \m_axis_tdata[2]_i_28_n_0 ;
  wire \m_axis_tdata[2]_i_29_n_0 ;
  wire \m_axis_tdata[2]_i_30_n_0 ;
  wire \m_axis_tdata[3]_i_15_n_0 ;
  wire \m_axis_tdata[3]_i_16_n_0 ;
  wire \m_axis_tdata[3]_i_17_n_0 ;
  wire \m_axis_tdata[3]_i_18_n_0 ;
  wire \m_axis_tdata[3]_i_19_n_0 ;
  wire \m_axis_tdata[3]_i_1_n_0 ;
  wire \m_axis_tdata[3]_i_20_n_0 ;
  wire \m_axis_tdata[3]_i_21_n_0 ;
  wire \m_axis_tdata[3]_i_22_n_0 ;
  wire \m_axis_tdata[3]_i_23_n_0 ;
  wire \m_axis_tdata[3]_i_24_n_0 ;
  wire \m_axis_tdata[3]_i_25_n_0 ;
  wire \m_axis_tdata[3]_i_26_n_0 ;
  wire \m_axis_tdata[3]_i_27_n_0 ;
  wire \m_axis_tdata[3]_i_28_n_0 ;
  wire \m_axis_tdata[3]_i_29_n_0 ;
  wire \m_axis_tdata[3]_i_30_n_0 ;
  wire \m_axis_tdata[4]_i_15_n_0 ;
  wire \m_axis_tdata[4]_i_16_n_0 ;
  wire \m_axis_tdata[4]_i_17_n_0 ;
  wire \m_axis_tdata[4]_i_18_n_0 ;
  wire \m_axis_tdata[4]_i_19_n_0 ;
  wire \m_axis_tdata[4]_i_1_n_0 ;
  wire \m_axis_tdata[4]_i_20_n_0 ;
  wire \m_axis_tdata[4]_i_21_n_0 ;
  wire \m_axis_tdata[4]_i_22_n_0 ;
  wire \m_axis_tdata[4]_i_23_n_0 ;
  wire \m_axis_tdata[4]_i_24_n_0 ;
  wire \m_axis_tdata[4]_i_25_n_0 ;
  wire \m_axis_tdata[4]_i_26_n_0 ;
  wire \m_axis_tdata[4]_i_27_n_0 ;
  wire \m_axis_tdata[4]_i_28_n_0 ;
  wire \m_axis_tdata[4]_i_29_n_0 ;
  wire \m_axis_tdata[4]_i_30_n_0 ;
  wire \m_axis_tdata[5]_i_15_n_0 ;
  wire \m_axis_tdata[5]_i_16_n_0 ;
  wire \m_axis_tdata[5]_i_17_n_0 ;
  wire \m_axis_tdata[5]_i_18_n_0 ;
  wire \m_axis_tdata[5]_i_19_n_0 ;
  wire \m_axis_tdata[5]_i_1_n_0 ;
  wire \m_axis_tdata[5]_i_20_n_0 ;
  wire \m_axis_tdata[5]_i_21_n_0 ;
  wire \m_axis_tdata[5]_i_22_n_0 ;
  wire \m_axis_tdata[5]_i_23_n_0 ;
  wire \m_axis_tdata[5]_i_24_n_0 ;
  wire \m_axis_tdata[5]_i_25_n_0 ;
  wire \m_axis_tdata[5]_i_26_n_0 ;
  wire \m_axis_tdata[5]_i_27_n_0 ;
  wire \m_axis_tdata[5]_i_28_n_0 ;
  wire \m_axis_tdata[5]_i_29_n_0 ;
  wire \m_axis_tdata[5]_i_30_n_0 ;
  wire \m_axis_tdata[6]_i_15_n_0 ;
  wire \m_axis_tdata[6]_i_16_n_0 ;
  wire \m_axis_tdata[6]_i_17_n_0 ;
  wire \m_axis_tdata[6]_i_18_n_0 ;
  wire \m_axis_tdata[6]_i_19_n_0 ;
  wire \m_axis_tdata[6]_i_1_n_0 ;
  wire \m_axis_tdata[6]_i_20_n_0 ;
  wire \m_axis_tdata[6]_i_21_n_0 ;
  wire \m_axis_tdata[6]_i_22_n_0 ;
  wire \m_axis_tdata[6]_i_23_n_0 ;
  wire \m_axis_tdata[6]_i_24_n_0 ;
  wire \m_axis_tdata[6]_i_25_n_0 ;
  wire \m_axis_tdata[6]_i_26_n_0 ;
  wire \m_axis_tdata[6]_i_27_n_0 ;
  wire \m_axis_tdata[6]_i_28_n_0 ;
  wire \m_axis_tdata[6]_i_29_n_0 ;
  wire \m_axis_tdata[6]_i_30_n_0 ;
  wire \m_axis_tdata[7]_i_15_n_0 ;
  wire \m_axis_tdata[7]_i_16_n_0 ;
  wire \m_axis_tdata[7]_i_17_n_0 ;
  wire \m_axis_tdata[7]_i_18_n_0 ;
  wire \m_axis_tdata[7]_i_19_n_0 ;
  wire \m_axis_tdata[7]_i_1_n_0 ;
  wire \m_axis_tdata[7]_i_20_n_0 ;
  wire \m_axis_tdata[7]_i_21_n_0 ;
  wire \m_axis_tdata[7]_i_22_n_0 ;
  wire \m_axis_tdata[7]_i_23_n_0 ;
  wire \m_axis_tdata[7]_i_24_n_0 ;
  wire \m_axis_tdata[7]_i_25_n_0 ;
  wire \m_axis_tdata[7]_i_26_n_0 ;
  wire \m_axis_tdata[7]_i_27_n_0 ;
  wire \m_axis_tdata[7]_i_28_n_0 ;
  wire \m_axis_tdata[7]_i_29_n_0 ;
  wire \m_axis_tdata[7]_i_30_n_0 ;
  wire \m_axis_tdata[8]_i_15_n_0 ;
  wire \m_axis_tdata[8]_i_16_n_0 ;
  wire \m_axis_tdata[8]_i_17_n_0 ;
  wire \m_axis_tdata[8]_i_18_n_0 ;
  wire \m_axis_tdata[8]_i_19_n_0 ;
  wire \m_axis_tdata[8]_i_1_n_0 ;
  wire \m_axis_tdata[8]_i_20_n_0 ;
  wire \m_axis_tdata[8]_i_21_n_0 ;
  wire \m_axis_tdata[8]_i_22_n_0 ;
  wire \m_axis_tdata[8]_i_23_n_0 ;
  wire \m_axis_tdata[8]_i_24_n_0 ;
  wire \m_axis_tdata[8]_i_25_n_0 ;
  wire \m_axis_tdata[8]_i_26_n_0 ;
  wire \m_axis_tdata[8]_i_27_n_0 ;
  wire \m_axis_tdata[8]_i_28_n_0 ;
  wire \m_axis_tdata[8]_i_29_n_0 ;
  wire \m_axis_tdata[8]_i_30_n_0 ;
  wire \m_axis_tdata[9]_i_15_n_0 ;
  wire \m_axis_tdata[9]_i_16_n_0 ;
  wire \m_axis_tdata[9]_i_17_n_0 ;
  wire \m_axis_tdata[9]_i_18_n_0 ;
  wire \m_axis_tdata[9]_i_19_n_0 ;
  wire \m_axis_tdata[9]_i_1_n_0 ;
  wire \m_axis_tdata[9]_i_20_n_0 ;
  wire \m_axis_tdata[9]_i_21_n_0 ;
  wire \m_axis_tdata[9]_i_22_n_0 ;
  wire \m_axis_tdata[9]_i_23_n_0 ;
  wire \m_axis_tdata[9]_i_24_n_0 ;
  wire \m_axis_tdata[9]_i_25_n_0 ;
  wire \m_axis_tdata[9]_i_26_n_0 ;
  wire \m_axis_tdata[9]_i_27_n_0 ;
  wire \m_axis_tdata[9]_i_28_n_0 ;
  wire \m_axis_tdata[9]_i_29_n_0 ;
  wire \m_axis_tdata[9]_i_30_n_0 ;
  wire \m_axis_tdata_reg[0]_i_10_n_0 ;
  wire \m_axis_tdata_reg[0]_i_11_n_0 ;
  wire \m_axis_tdata_reg[0]_i_12_n_0 ;
  wire \m_axis_tdata_reg[0]_i_13_n_0 ;
  wire \m_axis_tdata_reg[0]_i_14_n_0 ;
  wire \m_axis_tdata_reg[0]_i_3_n_0 ;
  wire \m_axis_tdata_reg[0]_i_4_n_0 ;
  wire \m_axis_tdata_reg[0]_i_5_n_0 ;
  wire \m_axis_tdata_reg[0]_i_6_n_0 ;
  wire \m_axis_tdata_reg[0]_i_7_n_0 ;
  wire \m_axis_tdata_reg[0]_i_8_n_0 ;
  wire \m_axis_tdata_reg[0]_i_9_n_0 ;
  wire \m_axis_tdata_reg[10]_i_10_n_0 ;
  wire \m_axis_tdata_reg[10]_i_11_n_0 ;
  wire \m_axis_tdata_reg[10]_i_12_n_0 ;
  wire \m_axis_tdata_reg[10]_i_13_n_0 ;
  wire \m_axis_tdata_reg[10]_i_14_n_0 ;
  wire \m_axis_tdata_reg[10]_i_3_n_0 ;
  wire \m_axis_tdata_reg[10]_i_4_n_0 ;
  wire \m_axis_tdata_reg[10]_i_5_n_0 ;
  wire \m_axis_tdata_reg[10]_i_6_n_0 ;
  wire \m_axis_tdata_reg[10]_i_7_n_0 ;
  wire \m_axis_tdata_reg[10]_i_8_n_0 ;
  wire \m_axis_tdata_reg[10]_i_9_n_0 ;
  wire \m_axis_tdata_reg[11]_i_10_n_0 ;
  wire \m_axis_tdata_reg[11]_i_11_n_0 ;
  wire \m_axis_tdata_reg[11]_i_12_n_0 ;
  wire \m_axis_tdata_reg[11]_i_13_n_0 ;
  wire \m_axis_tdata_reg[11]_i_14_n_0 ;
  wire \m_axis_tdata_reg[11]_i_3_n_0 ;
  wire \m_axis_tdata_reg[11]_i_4_n_0 ;
  wire \m_axis_tdata_reg[11]_i_5_n_0 ;
  wire \m_axis_tdata_reg[11]_i_6_n_0 ;
  wire \m_axis_tdata_reg[11]_i_7_n_0 ;
  wire \m_axis_tdata_reg[11]_i_8_n_0 ;
  wire \m_axis_tdata_reg[11]_i_9_n_0 ;
  wire \m_axis_tdata_reg[12]_i_10_n_0 ;
  wire \m_axis_tdata_reg[12]_i_11_n_0 ;
  wire \m_axis_tdata_reg[12]_i_12_n_0 ;
  wire \m_axis_tdata_reg[12]_i_13_n_0 ;
  wire \m_axis_tdata_reg[12]_i_14_n_0 ;
  wire \m_axis_tdata_reg[12]_i_3_n_0 ;
  wire \m_axis_tdata_reg[12]_i_4_n_0 ;
  wire \m_axis_tdata_reg[12]_i_5_n_0 ;
  wire \m_axis_tdata_reg[12]_i_6_n_0 ;
  wire \m_axis_tdata_reg[12]_i_7_n_0 ;
  wire \m_axis_tdata_reg[12]_i_8_n_0 ;
  wire \m_axis_tdata_reg[12]_i_9_n_0 ;
  wire \m_axis_tdata_reg[13]_i_10_n_0 ;
  wire \m_axis_tdata_reg[13]_i_11_n_0 ;
  wire \m_axis_tdata_reg[13]_i_12_n_0 ;
  wire \m_axis_tdata_reg[13]_i_13_n_0 ;
  wire \m_axis_tdata_reg[13]_i_14_n_0 ;
  wire \m_axis_tdata_reg[13]_i_3_n_0 ;
  wire \m_axis_tdata_reg[13]_i_4_n_0 ;
  wire \m_axis_tdata_reg[13]_i_5_n_0 ;
  wire \m_axis_tdata_reg[13]_i_6_n_0 ;
  wire \m_axis_tdata_reg[13]_i_7_n_0 ;
  wire \m_axis_tdata_reg[13]_i_8_n_0 ;
  wire \m_axis_tdata_reg[13]_i_9_n_0 ;
  wire \m_axis_tdata_reg[14]_i_10_n_0 ;
  wire \m_axis_tdata_reg[14]_i_11_n_0 ;
  wire \m_axis_tdata_reg[14]_i_12_n_0 ;
  wire \m_axis_tdata_reg[14]_i_13_n_0 ;
  wire \m_axis_tdata_reg[14]_i_14_n_0 ;
  wire \m_axis_tdata_reg[14]_i_3_n_0 ;
  wire \m_axis_tdata_reg[14]_i_4_n_0 ;
  wire \m_axis_tdata_reg[14]_i_5_n_0 ;
  wire \m_axis_tdata_reg[14]_i_6_n_0 ;
  wire \m_axis_tdata_reg[14]_i_7_n_0 ;
  wire \m_axis_tdata_reg[14]_i_8_n_0 ;
  wire \m_axis_tdata_reg[14]_i_9_n_0 ;
  wire \m_axis_tdata_reg[15]_i_10_n_0 ;
  wire \m_axis_tdata_reg[15]_i_11_n_0 ;
  wire \m_axis_tdata_reg[15]_i_12_n_0 ;
  wire \m_axis_tdata_reg[15]_i_13_n_0 ;
  wire \m_axis_tdata_reg[15]_i_14_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3_n_0 ;
  wire \m_axis_tdata_reg[15]_i_4_n_0 ;
  wire \m_axis_tdata_reg[15]_i_5_n_0 ;
  wire \m_axis_tdata_reg[15]_i_6_n_0 ;
  wire \m_axis_tdata_reg[15]_i_7_n_0 ;
  wire \m_axis_tdata_reg[15]_i_8_n_0 ;
  wire \m_axis_tdata_reg[15]_i_9_n_0 ;
  wire \m_axis_tdata_reg[16]_i_10_n_0 ;
  wire \m_axis_tdata_reg[16]_i_11_n_0 ;
  wire \m_axis_tdata_reg[16]_i_12_n_0 ;
  wire \m_axis_tdata_reg[16]_i_13_n_0 ;
  wire \m_axis_tdata_reg[16]_i_14_n_0 ;
  wire \m_axis_tdata_reg[16]_i_3_n_0 ;
  wire \m_axis_tdata_reg[16]_i_4_n_0 ;
  wire \m_axis_tdata_reg[16]_i_5_n_0 ;
  wire \m_axis_tdata_reg[16]_i_6_n_0 ;
  wire \m_axis_tdata_reg[16]_i_7_n_0 ;
  wire \m_axis_tdata_reg[16]_i_8_n_0 ;
  wire \m_axis_tdata_reg[16]_i_9_n_0 ;
  wire \m_axis_tdata_reg[17]_i_10_n_0 ;
  wire \m_axis_tdata_reg[17]_i_11_n_0 ;
  wire \m_axis_tdata_reg[17]_i_12_n_0 ;
  wire \m_axis_tdata_reg[17]_i_13_n_0 ;
  wire \m_axis_tdata_reg[17]_i_14_n_0 ;
  wire \m_axis_tdata_reg[17]_i_3_n_0 ;
  wire \m_axis_tdata_reg[17]_i_4_n_0 ;
  wire \m_axis_tdata_reg[17]_i_5_n_0 ;
  wire \m_axis_tdata_reg[17]_i_6_n_0 ;
  wire \m_axis_tdata_reg[17]_i_7_n_0 ;
  wire \m_axis_tdata_reg[17]_i_8_n_0 ;
  wire \m_axis_tdata_reg[17]_i_9_n_0 ;
  wire \m_axis_tdata_reg[18]_i_10_n_0 ;
  wire \m_axis_tdata_reg[18]_i_11_n_0 ;
  wire \m_axis_tdata_reg[18]_i_12_n_0 ;
  wire \m_axis_tdata_reg[18]_i_13_n_0 ;
  wire \m_axis_tdata_reg[18]_i_14_n_0 ;
  wire \m_axis_tdata_reg[18]_i_3_n_0 ;
  wire \m_axis_tdata_reg[18]_i_4_n_0 ;
  wire \m_axis_tdata_reg[18]_i_5_n_0 ;
  wire \m_axis_tdata_reg[18]_i_6_n_0 ;
  wire \m_axis_tdata_reg[18]_i_7_n_0 ;
  wire \m_axis_tdata_reg[18]_i_8_n_0 ;
  wire \m_axis_tdata_reg[18]_i_9_n_0 ;
  wire \m_axis_tdata_reg[19]_i_10_n_0 ;
  wire \m_axis_tdata_reg[19]_i_11_n_0 ;
  wire \m_axis_tdata_reg[19]_i_12_n_0 ;
  wire \m_axis_tdata_reg[19]_i_13_n_0 ;
  wire \m_axis_tdata_reg[19]_i_14_n_0 ;
  wire \m_axis_tdata_reg[19]_i_3_n_0 ;
  wire \m_axis_tdata_reg[19]_i_4_n_0 ;
  wire \m_axis_tdata_reg[19]_i_5_n_0 ;
  wire \m_axis_tdata_reg[19]_i_6_n_0 ;
  wire \m_axis_tdata_reg[19]_i_7_n_0 ;
  wire \m_axis_tdata_reg[19]_i_8_n_0 ;
  wire \m_axis_tdata_reg[19]_i_9_n_0 ;
  wire \m_axis_tdata_reg[1]_i_10_n_0 ;
  wire \m_axis_tdata_reg[1]_i_11_n_0 ;
  wire \m_axis_tdata_reg[1]_i_12_n_0 ;
  wire \m_axis_tdata_reg[1]_i_13_n_0 ;
  wire \m_axis_tdata_reg[1]_i_14_n_0 ;
  wire \m_axis_tdata_reg[1]_i_3_n_0 ;
  wire \m_axis_tdata_reg[1]_i_4_n_0 ;
  wire \m_axis_tdata_reg[1]_i_5_n_0 ;
  wire \m_axis_tdata_reg[1]_i_6_n_0 ;
  wire \m_axis_tdata_reg[1]_i_7_n_0 ;
  wire \m_axis_tdata_reg[1]_i_8_n_0 ;
  wire \m_axis_tdata_reg[1]_i_9_n_0 ;
  wire \m_axis_tdata_reg[20]_i_10_n_0 ;
  wire \m_axis_tdata_reg[20]_i_11_n_0 ;
  wire \m_axis_tdata_reg[20]_i_12_n_0 ;
  wire \m_axis_tdata_reg[20]_i_13_n_0 ;
  wire \m_axis_tdata_reg[20]_i_14_n_0 ;
  wire \m_axis_tdata_reg[20]_i_3_n_0 ;
  wire \m_axis_tdata_reg[20]_i_4_n_0 ;
  wire \m_axis_tdata_reg[20]_i_5_n_0 ;
  wire \m_axis_tdata_reg[20]_i_6_n_0 ;
  wire \m_axis_tdata_reg[20]_i_7_n_0 ;
  wire \m_axis_tdata_reg[20]_i_8_n_0 ;
  wire \m_axis_tdata_reg[20]_i_9_n_0 ;
  wire \m_axis_tdata_reg[21]_i_10_n_0 ;
  wire \m_axis_tdata_reg[21]_i_11_n_0 ;
  wire \m_axis_tdata_reg[21]_i_12_n_0 ;
  wire \m_axis_tdata_reg[21]_i_13_n_0 ;
  wire \m_axis_tdata_reg[21]_i_14_n_0 ;
  wire \m_axis_tdata_reg[21]_i_3_n_0 ;
  wire \m_axis_tdata_reg[21]_i_4_n_0 ;
  wire \m_axis_tdata_reg[21]_i_5_n_0 ;
  wire \m_axis_tdata_reg[21]_i_6_n_0 ;
  wire \m_axis_tdata_reg[21]_i_7_n_0 ;
  wire \m_axis_tdata_reg[21]_i_8_n_0 ;
  wire \m_axis_tdata_reg[21]_i_9_n_0 ;
  wire \m_axis_tdata_reg[22]_i_10_n_0 ;
  wire \m_axis_tdata_reg[22]_i_11_n_0 ;
  wire \m_axis_tdata_reg[22]_i_12_n_0 ;
  wire \m_axis_tdata_reg[22]_i_13_n_0 ;
  wire \m_axis_tdata_reg[22]_i_14_n_0 ;
  wire \m_axis_tdata_reg[22]_i_3_n_0 ;
  wire \m_axis_tdata_reg[22]_i_4_n_0 ;
  wire \m_axis_tdata_reg[22]_i_5_n_0 ;
  wire \m_axis_tdata_reg[22]_i_6_n_0 ;
  wire \m_axis_tdata_reg[22]_i_7_n_0 ;
  wire \m_axis_tdata_reg[22]_i_8_n_0 ;
  wire \m_axis_tdata_reg[22]_i_9_n_0 ;
  wire \m_axis_tdata_reg[23]_i_16_n_0 ;
  wire \m_axis_tdata_reg[23]_i_17_n_0 ;
  wire \m_axis_tdata_reg[23]_i_18_n_0 ;
  wire \m_axis_tdata_reg[23]_i_19_n_0 ;
  wire \m_axis_tdata_reg[23]_i_22_n_0 ;
  wire \m_axis_tdata_reg[23]_i_23_n_0 ;
  wire \m_axis_tdata_reg[23]_i_24_n_0 ;
  wire \m_axis_tdata_reg[23]_i_25_n_0 ;
  wire \m_axis_tdata_reg[23]_i_26_n_0 ;
  wire \m_axis_tdata_reg[23]_i_27_n_0 ;
  wire \m_axis_tdata_reg[23]_i_28_n_0 ;
  wire \m_axis_tdata_reg[23]_i_29_n_0 ;
  wire \m_axis_tdata_reg[2]_i_10_n_0 ;
  wire \m_axis_tdata_reg[2]_i_11_n_0 ;
  wire \m_axis_tdata_reg[2]_i_12_n_0 ;
  wire \m_axis_tdata_reg[2]_i_13_n_0 ;
  wire \m_axis_tdata_reg[2]_i_14_n_0 ;
  wire \m_axis_tdata_reg[2]_i_3_n_0 ;
  wire \m_axis_tdata_reg[2]_i_4_n_0 ;
  wire \m_axis_tdata_reg[2]_i_5_n_0 ;
  wire \m_axis_tdata_reg[2]_i_6_n_0 ;
  wire \m_axis_tdata_reg[2]_i_7_n_0 ;
  wire \m_axis_tdata_reg[2]_i_8_n_0 ;
  wire \m_axis_tdata_reg[2]_i_9_n_0 ;
  wire \m_axis_tdata_reg[3]_i_10_n_0 ;
  wire \m_axis_tdata_reg[3]_i_11_n_0 ;
  wire \m_axis_tdata_reg[3]_i_12_n_0 ;
  wire \m_axis_tdata_reg[3]_i_13_n_0 ;
  wire \m_axis_tdata_reg[3]_i_14_n_0 ;
  wire \m_axis_tdata_reg[3]_i_3_n_0 ;
  wire \m_axis_tdata_reg[3]_i_4_n_0 ;
  wire \m_axis_tdata_reg[3]_i_5_n_0 ;
  wire \m_axis_tdata_reg[3]_i_6_n_0 ;
  wire \m_axis_tdata_reg[3]_i_7_n_0 ;
  wire \m_axis_tdata_reg[3]_i_8_n_0 ;
  wire \m_axis_tdata_reg[3]_i_9_n_0 ;
  wire \m_axis_tdata_reg[4]_i_10_n_0 ;
  wire \m_axis_tdata_reg[4]_i_11_n_0 ;
  wire \m_axis_tdata_reg[4]_i_12_n_0 ;
  wire \m_axis_tdata_reg[4]_i_13_n_0 ;
  wire \m_axis_tdata_reg[4]_i_14_n_0 ;
  wire \m_axis_tdata_reg[4]_i_3_n_0 ;
  wire \m_axis_tdata_reg[4]_i_4_n_0 ;
  wire \m_axis_tdata_reg[4]_i_5_n_0 ;
  wire \m_axis_tdata_reg[4]_i_6_n_0 ;
  wire \m_axis_tdata_reg[4]_i_7_n_0 ;
  wire \m_axis_tdata_reg[4]_i_8_n_0 ;
  wire \m_axis_tdata_reg[4]_i_9_n_0 ;
  wire \m_axis_tdata_reg[5]_i_10_n_0 ;
  wire \m_axis_tdata_reg[5]_i_11_n_0 ;
  wire \m_axis_tdata_reg[5]_i_12_n_0 ;
  wire \m_axis_tdata_reg[5]_i_13_n_0 ;
  wire \m_axis_tdata_reg[5]_i_14_n_0 ;
  wire \m_axis_tdata_reg[5]_i_3_n_0 ;
  wire \m_axis_tdata_reg[5]_i_4_n_0 ;
  wire \m_axis_tdata_reg[5]_i_5_n_0 ;
  wire \m_axis_tdata_reg[5]_i_6_n_0 ;
  wire \m_axis_tdata_reg[5]_i_7_n_0 ;
  wire \m_axis_tdata_reg[5]_i_8_n_0 ;
  wire \m_axis_tdata_reg[5]_i_9_n_0 ;
  wire \m_axis_tdata_reg[6]_i_10_n_0 ;
  wire \m_axis_tdata_reg[6]_i_11_n_0 ;
  wire \m_axis_tdata_reg[6]_i_12_n_0 ;
  wire \m_axis_tdata_reg[6]_i_13_n_0 ;
  wire \m_axis_tdata_reg[6]_i_14_n_0 ;
  wire \m_axis_tdata_reg[6]_i_3_n_0 ;
  wire \m_axis_tdata_reg[6]_i_4_n_0 ;
  wire \m_axis_tdata_reg[6]_i_5_n_0 ;
  wire \m_axis_tdata_reg[6]_i_6_n_0 ;
  wire \m_axis_tdata_reg[6]_i_7_n_0 ;
  wire \m_axis_tdata_reg[6]_i_8_n_0 ;
  wire \m_axis_tdata_reg[6]_i_9_n_0 ;
  wire \m_axis_tdata_reg[7]_i_10_n_0 ;
  wire \m_axis_tdata_reg[7]_i_11_n_0 ;
  wire \m_axis_tdata_reg[7]_i_12_n_0 ;
  wire \m_axis_tdata_reg[7]_i_13_n_0 ;
  wire \m_axis_tdata_reg[7]_i_14_n_0 ;
  wire \m_axis_tdata_reg[7]_i_3_n_0 ;
  wire \m_axis_tdata_reg[7]_i_4_n_0 ;
  wire \m_axis_tdata_reg[7]_i_5_n_0 ;
  wire \m_axis_tdata_reg[7]_i_6_n_0 ;
  wire \m_axis_tdata_reg[7]_i_7_n_0 ;
  wire \m_axis_tdata_reg[7]_i_8_n_0 ;
  wire \m_axis_tdata_reg[7]_i_9_n_0 ;
  wire \m_axis_tdata_reg[8]_i_10_n_0 ;
  wire \m_axis_tdata_reg[8]_i_11_n_0 ;
  wire \m_axis_tdata_reg[8]_i_12_n_0 ;
  wire \m_axis_tdata_reg[8]_i_13_n_0 ;
  wire \m_axis_tdata_reg[8]_i_14_n_0 ;
  wire \m_axis_tdata_reg[8]_i_3_n_0 ;
  wire \m_axis_tdata_reg[8]_i_4_n_0 ;
  wire \m_axis_tdata_reg[8]_i_5_n_0 ;
  wire \m_axis_tdata_reg[8]_i_6_n_0 ;
  wire \m_axis_tdata_reg[8]_i_7_n_0 ;
  wire \m_axis_tdata_reg[8]_i_8_n_0 ;
  wire \m_axis_tdata_reg[8]_i_9_n_0 ;
  wire \m_axis_tdata_reg[9]_i_10_n_0 ;
  wire \m_axis_tdata_reg[9]_i_11_n_0 ;
  wire \m_axis_tdata_reg[9]_i_12_n_0 ;
  wire \m_axis_tdata_reg[9]_i_13_n_0 ;
  wire \m_axis_tdata_reg[9]_i_14_n_0 ;
  wire \m_axis_tdata_reg[9]_i_3_n_0 ;
  wire \m_axis_tdata_reg[9]_i_4_n_0 ;
  wire \m_axis_tdata_reg[9]_i_5_n_0 ;
  wire \m_axis_tdata_reg[9]_i_6_n_0 ;
  wire \m_axis_tdata_reg[9]_i_7_n_0 ;
  wire \m_axis_tdata_reg[9]_i_8_n_0 ;
  wire \m_axis_tdata_reg[9]_i_9_n_0 ;
  wire m_axis_tlast;
  wire m_axis_tlast_i_1_n_0;
  wire m_axis_tready;
  wire m_axis_tuser;
  wire m_axis_tuser_i_1_n_0;
  wire m_axis_tvalid;
  wire m_axis_tvalid_i_1_n_0;
  wire p_0_in4_out;
  wire p_3_in;
  wire pixel_mem_reg_0_63_0_2_i_1_n_0;
  wire pixel_mem_reg_0_63_0_2_i_2_n_0;
  wire pixel_mem_reg_0_63_0_2_i_4_n_0;
  wire pixel_mem_reg_0_63_0_2_n_0;
  wire pixel_mem_reg_0_63_0_2_n_1;
  wire pixel_mem_reg_0_63_0_2_n_2;
  wire pixel_mem_reg_0_63_12_14_n_0;
  wire pixel_mem_reg_0_63_12_14_n_1;
  wire pixel_mem_reg_0_63_12_14_n_2;
  wire pixel_mem_reg_0_63_15_17_n_0;
  wire pixel_mem_reg_0_63_15_17_n_1;
  wire pixel_mem_reg_0_63_15_17_n_2;
  wire pixel_mem_reg_0_63_18_20_n_0;
  wire pixel_mem_reg_0_63_18_20_n_1;
  wire pixel_mem_reg_0_63_18_20_n_2;
  wire pixel_mem_reg_0_63_21_23_n_0;
  wire pixel_mem_reg_0_63_21_23_n_1;
  wire pixel_mem_reg_0_63_21_23_n_2;
  wire pixel_mem_reg_0_63_3_5_n_0;
  wire pixel_mem_reg_0_63_3_5_n_1;
  wire pixel_mem_reg_0_63_3_5_n_2;
  wire pixel_mem_reg_0_63_6_8_n_0;
  wire pixel_mem_reg_0_63_6_8_n_1;
  wire pixel_mem_reg_0_63_6_8_n_2;
  wire pixel_mem_reg_0_63_9_11_n_0;
  wire pixel_mem_reg_0_63_9_11_n_1;
  wire pixel_mem_reg_0_63_9_11_n_2;
  wire pixel_mem_reg_1024_1087_0_2_i_1_n_0;
  wire pixel_mem_reg_1024_1087_0_2_n_0;
  wire pixel_mem_reg_1024_1087_0_2_n_1;
  wire pixel_mem_reg_1024_1087_0_2_n_2;
  wire pixel_mem_reg_1024_1087_12_14_n_0;
  wire pixel_mem_reg_1024_1087_12_14_n_1;
  wire pixel_mem_reg_1024_1087_12_14_n_2;
  wire pixel_mem_reg_1024_1087_15_17_n_0;
  wire pixel_mem_reg_1024_1087_15_17_n_1;
  wire pixel_mem_reg_1024_1087_15_17_n_2;
  wire pixel_mem_reg_1024_1087_18_20_n_0;
  wire pixel_mem_reg_1024_1087_18_20_n_1;
  wire pixel_mem_reg_1024_1087_18_20_n_2;
  wire pixel_mem_reg_1024_1087_21_23_n_0;
  wire pixel_mem_reg_1024_1087_21_23_n_1;
  wire pixel_mem_reg_1024_1087_21_23_n_2;
  wire pixel_mem_reg_1024_1087_3_5_n_0;
  wire pixel_mem_reg_1024_1087_3_5_n_1;
  wire pixel_mem_reg_1024_1087_3_5_n_2;
  wire pixel_mem_reg_1024_1087_6_8_n_0;
  wire pixel_mem_reg_1024_1087_6_8_n_1;
  wire pixel_mem_reg_1024_1087_6_8_n_2;
  wire pixel_mem_reg_1024_1087_9_11_n_0;
  wire pixel_mem_reg_1024_1087_9_11_n_1;
  wire pixel_mem_reg_1024_1087_9_11_n_2;
  wire pixel_mem_reg_1088_1151_0_2_i_1_n_0;
  wire pixel_mem_reg_1088_1151_0_2_n_0;
  wire pixel_mem_reg_1088_1151_0_2_n_1;
  wire pixel_mem_reg_1088_1151_0_2_n_2;
  wire pixel_mem_reg_1088_1151_12_14_n_0;
  wire pixel_mem_reg_1088_1151_12_14_n_1;
  wire pixel_mem_reg_1088_1151_12_14_n_2;
  wire pixel_mem_reg_1088_1151_15_17_n_0;
  wire pixel_mem_reg_1088_1151_15_17_n_1;
  wire pixel_mem_reg_1088_1151_15_17_n_2;
  wire pixel_mem_reg_1088_1151_18_20_n_0;
  wire pixel_mem_reg_1088_1151_18_20_n_1;
  wire pixel_mem_reg_1088_1151_18_20_n_2;
  wire pixel_mem_reg_1088_1151_21_23_n_0;
  wire pixel_mem_reg_1088_1151_21_23_n_1;
  wire pixel_mem_reg_1088_1151_21_23_n_2;
  wire pixel_mem_reg_1088_1151_3_5_n_0;
  wire pixel_mem_reg_1088_1151_3_5_n_1;
  wire pixel_mem_reg_1088_1151_3_5_n_2;
  wire pixel_mem_reg_1088_1151_6_8_n_0;
  wire pixel_mem_reg_1088_1151_6_8_n_1;
  wire pixel_mem_reg_1088_1151_6_8_n_2;
  wire pixel_mem_reg_1088_1151_9_11_n_0;
  wire pixel_mem_reg_1088_1151_9_11_n_1;
  wire pixel_mem_reg_1088_1151_9_11_n_2;
  wire pixel_mem_reg_1152_1215_0_2_i_1_n_0;
  wire pixel_mem_reg_1152_1215_0_2_n_0;
  wire pixel_mem_reg_1152_1215_0_2_n_1;
  wire pixel_mem_reg_1152_1215_0_2_n_2;
  wire pixel_mem_reg_1152_1215_12_14_n_0;
  wire pixel_mem_reg_1152_1215_12_14_n_1;
  wire pixel_mem_reg_1152_1215_12_14_n_2;
  wire pixel_mem_reg_1152_1215_15_17_n_0;
  wire pixel_mem_reg_1152_1215_15_17_n_1;
  wire pixel_mem_reg_1152_1215_15_17_n_2;
  wire pixel_mem_reg_1152_1215_18_20_n_0;
  wire pixel_mem_reg_1152_1215_18_20_n_1;
  wire pixel_mem_reg_1152_1215_18_20_n_2;
  wire pixel_mem_reg_1152_1215_21_23_n_0;
  wire pixel_mem_reg_1152_1215_21_23_n_1;
  wire pixel_mem_reg_1152_1215_21_23_n_2;
  wire pixel_mem_reg_1152_1215_3_5_n_0;
  wire pixel_mem_reg_1152_1215_3_5_n_1;
  wire pixel_mem_reg_1152_1215_3_5_n_2;
  wire pixel_mem_reg_1152_1215_6_8_n_0;
  wire pixel_mem_reg_1152_1215_6_8_n_1;
  wire pixel_mem_reg_1152_1215_6_8_n_2;
  wire pixel_mem_reg_1152_1215_9_11_n_0;
  wire pixel_mem_reg_1152_1215_9_11_n_1;
  wire pixel_mem_reg_1152_1215_9_11_n_2;
  wire pixel_mem_reg_1216_1279_0_2_i_1_n_0;
  wire pixel_mem_reg_1216_1279_0_2_n_0;
  wire pixel_mem_reg_1216_1279_0_2_n_1;
  wire pixel_mem_reg_1216_1279_0_2_n_2;
  wire pixel_mem_reg_1216_1279_12_14_n_0;
  wire pixel_mem_reg_1216_1279_12_14_n_1;
  wire pixel_mem_reg_1216_1279_12_14_n_2;
  wire pixel_mem_reg_1216_1279_15_17_n_0;
  wire pixel_mem_reg_1216_1279_15_17_n_1;
  wire pixel_mem_reg_1216_1279_15_17_n_2;
  wire pixel_mem_reg_1216_1279_18_20_n_0;
  wire pixel_mem_reg_1216_1279_18_20_n_1;
  wire pixel_mem_reg_1216_1279_18_20_n_2;
  wire pixel_mem_reg_1216_1279_21_23_n_0;
  wire pixel_mem_reg_1216_1279_21_23_n_1;
  wire pixel_mem_reg_1216_1279_21_23_n_2;
  wire pixel_mem_reg_1216_1279_3_5_n_0;
  wire pixel_mem_reg_1216_1279_3_5_n_1;
  wire pixel_mem_reg_1216_1279_3_5_n_2;
  wire pixel_mem_reg_1216_1279_6_8_n_0;
  wire pixel_mem_reg_1216_1279_6_8_n_1;
  wire pixel_mem_reg_1216_1279_6_8_n_2;
  wire pixel_mem_reg_1216_1279_9_11_n_0;
  wire pixel_mem_reg_1216_1279_9_11_n_1;
  wire pixel_mem_reg_1216_1279_9_11_n_2;
  wire pixel_mem_reg_1280_1343_0_2_i_1_n_0;
  wire pixel_mem_reg_1280_1343_0_2_n_0;
  wire pixel_mem_reg_1280_1343_0_2_n_1;
  wire pixel_mem_reg_1280_1343_0_2_n_2;
  wire pixel_mem_reg_1280_1343_12_14_n_0;
  wire pixel_mem_reg_1280_1343_12_14_n_1;
  wire pixel_mem_reg_1280_1343_12_14_n_2;
  wire pixel_mem_reg_1280_1343_15_17_n_0;
  wire pixel_mem_reg_1280_1343_15_17_n_1;
  wire pixel_mem_reg_1280_1343_15_17_n_2;
  wire pixel_mem_reg_1280_1343_18_20_n_0;
  wire pixel_mem_reg_1280_1343_18_20_n_1;
  wire pixel_mem_reg_1280_1343_18_20_n_2;
  wire pixel_mem_reg_1280_1343_21_23_n_0;
  wire pixel_mem_reg_1280_1343_21_23_n_1;
  wire pixel_mem_reg_1280_1343_21_23_n_2;
  wire pixel_mem_reg_1280_1343_3_5_n_0;
  wire pixel_mem_reg_1280_1343_3_5_n_1;
  wire pixel_mem_reg_1280_1343_3_5_n_2;
  wire pixel_mem_reg_1280_1343_6_8_n_0;
  wire pixel_mem_reg_1280_1343_6_8_n_1;
  wire pixel_mem_reg_1280_1343_6_8_n_2;
  wire pixel_mem_reg_1280_1343_9_11_n_0;
  wire pixel_mem_reg_1280_1343_9_11_n_1;
  wire pixel_mem_reg_1280_1343_9_11_n_2;
  wire pixel_mem_reg_128_191_0_2_i_1_n_0;
  wire pixel_mem_reg_128_191_0_2_i_2_n_0;
  wire pixel_mem_reg_128_191_0_2_n_0;
  wire pixel_mem_reg_128_191_0_2_n_1;
  wire pixel_mem_reg_128_191_0_2_n_2;
  wire pixel_mem_reg_128_191_12_14_n_0;
  wire pixel_mem_reg_128_191_12_14_n_1;
  wire pixel_mem_reg_128_191_12_14_n_2;
  wire pixel_mem_reg_128_191_15_17_n_0;
  wire pixel_mem_reg_128_191_15_17_n_1;
  wire pixel_mem_reg_128_191_15_17_n_2;
  wire pixel_mem_reg_128_191_18_20_n_0;
  wire pixel_mem_reg_128_191_18_20_n_1;
  wire pixel_mem_reg_128_191_18_20_n_2;
  wire pixel_mem_reg_128_191_21_23_n_0;
  wire pixel_mem_reg_128_191_21_23_n_1;
  wire pixel_mem_reg_128_191_21_23_n_2;
  wire pixel_mem_reg_128_191_3_5_n_0;
  wire pixel_mem_reg_128_191_3_5_n_1;
  wire pixel_mem_reg_128_191_3_5_n_2;
  wire pixel_mem_reg_128_191_6_8_n_0;
  wire pixel_mem_reg_128_191_6_8_n_1;
  wire pixel_mem_reg_128_191_6_8_n_2;
  wire pixel_mem_reg_128_191_9_11_n_0;
  wire pixel_mem_reg_128_191_9_11_n_1;
  wire pixel_mem_reg_128_191_9_11_n_2;
  wire pixel_mem_reg_1344_1407_0_2_i_1_n_0;
  wire pixel_mem_reg_1344_1407_0_2_n_0;
  wire pixel_mem_reg_1344_1407_0_2_n_1;
  wire pixel_mem_reg_1344_1407_0_2_n_2;
  wire pixel_mem_reg_1344_1407_12_14_n_0;
  wire pixel_mem_reg_1344_1407_12_14_n_1;
  wire pixel_mem_reg_1344_1407_12_14_n_2;
  wire pixel_mem_reg_1344_1407_15_17_n_0;
  wire pixel_mem_reg_1344_1407_15_17_n_1;
  wire pixel_mem_reg_1344_1407_15_17_n_2;
  wire pixel_mem_reg_1344_1407_18_20_n_0;
  wire pixel_mem_reg_1344_1407_18_20_n_1;
  wire pixel_mem_reg_1344_1407_18_20_n_2;
  wire pixel_mem_reg_1344_1407_21_23_n_0;
  wire pixel_mem_reg_1344_1407_21_23_n_1;
  wire pixel_mem_reg_1344_1407_21_23_n_2;
  wire pixel_mem_reg_1344_1407_3_5_n_0;
  wire pixel_mem_reg_1344_1407_3_5_n_1;
  wire pixel_mem_reg_1344_1407_3_5_n_2;
  wire pixel_mem_reg_1344_1407_6_8_n_0;
  wire pixel_mem_reg_1344_1407_6_8_n_1;
  wire pixel_mem_reg_1344_1407_6_8_n_2;
  wire pixel_mem_reg_1344_1407_9_11_n_0;
  wire pixel_mem_reg_1344_1407_9_11_n_1;
  wire pixel_mem_reg_1344_1407_9_11_n_2;
  wire pixel_mem_reg_1408_1471_0_2_i_1_n_0;
  wire pixel_mem_reg_1408_1471_0_2_n_0;
  wire pixel_mem_reg_1408_1471_0_2_n_1;
  wire pixel_mem_reg_1408_1471_0_2_n_2;
  wire pixel_mem_reg_1408_1471_12_14_n_0;
  wire pixel_mem_reg_1408_1471_12_14_n_1;
  wire pixel_mem_reg_1408_1471_12_14_n_2;
  wire pixel_mem_reg_1408_1471_15_17_n_0;
  wire pixel_mem_reg_1408_1471_15_17_n_1;
  wire pixel_mem_reg_1408_1471_15_17_n_2;
  wire pixel_mem_reg_1408_1471_18_20_n_0;
  wire pixel_mem_reg_1408_1471_18_20_n_1;
  wire pixel_mem_reg_1408_1471_18_20_n_2;
  wire pixel_mem_reg_1408_1471_21_23_n_0;
  wire pixel_mem_reg_1408_1471_21_23_n_1;
  wire pixel_mem_reg_1408_1471_21_23_n_2;
  wire pixel_mem_reg_1408_1471_3_5_n_0;
  wire pixel_mem_reg_1408_1471_3_5_n_1;
  wire pixel_mem_reg_1408_1471_3_5_n_2;
  wire pixel_mem_reg_1408_1471_6_8_n_0;
  wire pixel_mem_reg_1408_1471_6_8_n_1;
  wire pixel_mem_reg_1408_1471_6_8_n_2;
  wire pixel_mem_reg_1408_1471_9_11_n_0;
  wire pixel_mem_reg_1408_1471_9_11_n_1;
  wire pixel_mem_reg_1408_1471_9_11_n_2;
  wire pixel_mem_reg_1472_1535_0_2_i_1_n_0;
  wire pixel_mem_reg_1472_1535_0_2_n_0;
  wire pixel_mem_reg_1472_1535_0_2_n_1;
  wire pixel_mem_reg_1472_1535_0_2_n_2;
  wire pixel_mem_reg_1472_1535_12_14_n_0;
  wire pixel_mem_reg_1472_1535_12_14_n_1;
  wire pixel_mem_reg_1472_1535_12_14_n_2;
  wire pixel_mem_reg_1472_1535_15_17_n_0;
  wire pixel_mem_reg_1472_1535_15_17_n_1;
  wire pixel_mem_reg_1472_1535_15_17_n_2;
  wire pixel_mem_reg_1472_1535_18_20_n_0;
  wire pixel_mem_reg_1472_1535_18_20_n_1;
  wire pixel_mem_reg_1472_1535_18_20_n_2;
  wire pixel_mem_reg_1472_1535_21_23_n_0;
  wire pixel_mem_reg_1472_1535_21_23_n_1;
  wire pixel_mem_reg_1472_1535_21_23_n_2;
  wire pixel_mem_reg_1472_1535_3_5_n_0;
  wire pixel_mem_reg_1472_1535_3_5_n_1;
  wire pixel_mem_reg_1472_1535_3_5_n_2;
  wire pixel_mem_reg_1472_1535_6_8_n_0;
  wire pixel_mem_reg_1472_1535_6_8_n_1;
  wire pixel_mem_reg_1472_1535_6_8_n_2;
  wire pixel_mem_reg_1472_1535_9_11_n_0;
  wire pixel_mem_reg_1472_1535_9_11_n_1;
  wire pixel_mem_reg_1472_1535_9_11_n_2;
  wire pixel_mem_reg_1536_1599_0_2_i_1_n_0;
  wire pixel_mem_reg_1536_1599_0_2_n_0;
  wire pixel_mem_reg_1536_1599_0_2_n_1;
  wire pixel_mem_reg_1536_1599_0_2_n_2;
  wire pixel_mem_reg_1536_1599_12_14_n_0;
  wire pixel_mem_reg_1536_1599_12_14_n_1;
  wire pixel_mem_reg_1536_1599_12_14_n_2;
  wire pixel_mem_reg_1536_1599_15_17_n_0;
  wire pixel_mem_reg_1536_1599_15_17_n_1;
  wire pixel_mem_reg_1536_1599_15_17_n_2;
  wire pixel_mem_reg_1536_1599_18_20_n_0;
  wire pixel_mem_reg_1536_1599_18_20_n_1;
  wire pixel_mem_reg_1536_1599_18_20_n_2;
  wire pixel_mem_reg_1536_1599_21_23_n_0;
  wire pixel_mem_reg_1536_1599_21_23_n_1;
  wire pixel_mem_reg_1536_1599_21_23_n_2;
  wire pixel_mem_reg_1536_1599_3_5_n_0;
  wire pixel_mem_reg_1536_1599_3_5_n_1;
  wire pixel_mem_reg_1536_1599_3_5_n_2;
  wire pixel_mem_reg_1536_1599_6_8_n_0;
  wire pixel_mem_reg_1536_1599_6_8_n_1;
  wire pixel_mem_reg_1536_1599_6_8_n_2;
  wire pixel_mem_reg_1536_1599_9_11_n_0;
  wire pixel_mem_reg_1536_1599_9_11_n_1;
  wire pixel_mem_reg_1536_1599_9_11_n_2;
  wire pixel_mem_reg_1600_1663_0_2_i_1_n_0;
  wire pixel_mem_reg_1600_1663_0_2_n_0;
  wire pixel_mem_reg_1600_1663_0_2_n_1;
  wire pixel_mem_reg_1600_1663_0_2_n_2;
  wire pixel_mem_reg_1600_1663_12_14_n_0;
  wire pixel_mem_reg_1600_1663_12_14_n_1;
  wire pixel_mem_reg_1600_1663_12_14_n_2;
  wire pixel_mem_reg_1600_1663_15_17_n_0;
  wire pixel_mem_reg_1600_1663_15_17_n_1;
  wire pixel_mem_reg_1600_1663_15_17_n_2;
  wire pixel_mem_reg_1600_1663_18_20_n_0;
  wire pixel_mem_reg_1600_1663_18_20_n_1;
  wire pixel_mem_reg_1600_1663_18_20_n_2;
  wire pixel_mem_reg_1600_1663_21_23_n_0;
  wire pixel_mem_reg_1600_1663_21_23_n_1;
  wire pixel_mem_reg_1600_1663_21_23_n_2;
  wire pixel_mem_reg_1600_1663_3_5_n_0;
  wire pixel_mem_reg_1600_1663_3_5_n_1;
  wire pixel_mem_reg_1600_1663_3_5_n_2;
  wire pixel_mem_reg_1600_1663_6_8_n_0;
  wire pixel_mem_reg_1600_1663_6_8_n_1;
  wire pixel_mem_reg_1600_1663_6_8_n_2;
  wire pixel_mem_reg_1600_1663_9_11_n_0;
  wire pixel_mem_reg_1600_1663_9_11_n_1;
  wire pixel_mem_reg_1600_1663_9_11_n_2;
  wire pixel_mem_reg_1664_1727_0_2_i_1_n_0;
  wire pixel_mem_reg_1664_1727_0_2_n_0;
  wire pixel_mem_reg_1664_1727_0_2_n_1;
  wire pixel_mem_reg_1664_1727_0_2_n_2;
  wire pixel_mem_reg_1664_1727_12_14_n_0;
  wire pixel_mem_reg_1664_1727_12_14_n_1;
  wire pixel_mem_reg_1664_1727_12_14_n_2;
  wire pixel_mem_reg_1664_1727_15_17_n_0;
  wire pixel_mem_reg_1664_1727_15_17_n_1;
  wire pixel_mem_reg_1664_1727_15_17_n_2;
  wire pixel_mem_reg_1664_1727_18_20_n_0;
  wire pixel_mem_reg_1664_1727_18_20_n_1;
  wire pixel_mem_reg_1664_1727_18_20_n_2;
  wire pixel_mem_reg_1664_1727_21_23_n_0;
  wire pixel_mem_reg_1664_1727_21_23_n_1;
  wire pixel_mem_reg_1664_1727_21_23_n_2;
  wire pixel_mem_reg_1664_1727_3_5_n_0;
  wire pixel_mem_reg_1664_1727_3_5_n_1;
  wire pixel_mem_reg_1664_1727_3_5_n_2;
  wire pixel_mem_reg_1664_1727_6_8_n_0;
  wire pixel_mem_reg_1664_1727_6_8_n_1;
  wire pixel_mem_reg_1664_1727_6_8_n_2;
  wire pixel_mem_reg_1664_1727_9_11_n_0;
  wire pixel_mem_reg_1664_1727_9_11_n_1;
  wire pixel_mem_reg_1664_1727_9_11_n_2;
  wire pixel_mem_reg_1728_1791_0_2_i_1_n_0;
  wire pixel_mem_reg_1728_1791_0_2_n_0;
  wire pixel_mem_reg_1728_1791_0_2_n_1;
  wire pixel_mem_reg_1728_1791_0_2_n_2;
  wire pixel_mem_reg_1728_1791_12_14_n_0;
  wire pixel_mem_reg_1728_1791_12_14_n_1;
  wire pixel_mem_reg_1728_1791_12_14_n_2;
  wire pixel_mem_reg_1728_1791_15_17_n_0;
  wire pixel_mem_reg_1728_1791_15_17_n_1;
  wire pixel_mem_reg_1728_1791_15_17_n_2;
  wire pixel_mem_reg_1728_1791_18_20_n_0;
  wire pixel_mem_reg_1728_1791_18_20_n_1;
  wire pixel_mem_reg_1728_1791_18_20_n_2;
  wire pixel_mem_reg_1728_1791_21_23_n_0;
  wire pixel_mem_reg_1728_1791_21_23_n_1;
  wire pixel_mem_reg_1728_1791_21_23_n_2;
  wire pixel_mem_reg_1728_1791_3_5_n_0;
  wire pixel_mem_reg_1728_1791_3_5_n_1;
  wire pixel_mem_reg_1728_1791_3_5_n_2;
  wire pixel_mem_reg_1728_1791_6_8_n_0;
  wire pixel_mem_reg_1728_1791_6_8_n_1;
  wire pixel_mem_reg_1728_1791_6_8_n_2;
  wire pixel_mem_reg_1728_1791_9_11_n_0;
  wire pixel_mem_reg_1728_1791_9_11_n_1;
  wire pixel_mem_reg_1728_1791_9_11_n_2;
  wire pixel_mem_reg_1792_1855_0_2_i_1_n_0;
  wire pixel_mem_reg_1792_1855_0_2_i_2_n_0;
  wire pixel_mem_reg_1792_1855_0_2_n_0;
  wire pixel_mem_reg_1792_1855_0_2_n_1;
  wire pixel_mem_reg_1792_1855_0_2_n_2;
  wire pixel_mem_reg_1792_1855_12_14_n_0;
  wire pixel_mem_reg_1792_1855_12_14_n_1;
  wire pixel_mem_reg_1792_1855_12_14_n_2;
  wire pixel_mem_reg_1792_1855_15_17_n_0;
  wire pixel_mem_reg_1792_1855_15_17_n_1;
  wire pixel_mem_reg_1792_1855_15_17_n_2;
  wire pixel_mem_reg_1792_1855_18_20_n_0;
  wire pixel_mem_reg_1792_1855_18_20_n_1;
  wire pixel_mem_reg_1792_1855_18_20_n_2;
  wire pixel_mem_reg_1792_1855_21_23_n_0;
  wire pixel_mem_reg_1792_1855_21_23_n_1;
  wire pixel_mem_reg_1792_1855_21_23_n_2;
  wire pixel_mem_reg_1792_1855_3_5_n_0;
  wire pixel_mem_reg_1792_1855_3_5_n_1;
  wire pixel_mem_reg_1792_1855_3_5_n_2;
  wire pixel_mem_reg_1792_1855_6_8_n_0;
  wire pixel_mem_reg_1792_1855_6_8_n_1;
  wire pixel_mem_reg_1792_1855_6_8_n_2;
  wire pixel_mem_reg_1792_1855_9_11_n_0;
  wire pixel_mem_reg_1792_1855_9_11_n_1;
  wire pixel_mem_reg_1792_1855_9_11_n_2;
  wire pixel_mem_reg_1856_1919_0_2_i_1_n_0;
  wire pixel_mem_reg_1856_1919_0_2_n_0;
  wire pixel_mem_reg_1856_1919_0_2_n_1;
  wire pixel_mem_reg_1856_1919_0_2_n_2;
  wire pixel_mem_reg_1856_1919_12_14_n_0;
  wire pixel_mem_reg_1856_1919_12_14_n_1;
  wire pixel_mem_reg_1856_1919_12_14_n_2;
  wire pixel_mem_reg_1856_1919_15_17_n_0;
  wire pixel_mem_reg_1856_1919_15_17_n_1;
  wire pixel_mem_reg_1856_1919_15_17_n_2;
  wire pixel_mem_reg_1856_1919_18_20_n_0;
  wire pixel_mem_reg_1856_1919_18_20_n_1;
  wire pixel_mem_reg_1856_1919_18_20_n_2;
  wire pixel_mem_reg_1856_1919_21_23_n_0;
  wire pixel_mem_reg_1856_1919_21_23_n_1;
  wire pixel_mem_reg_1856_1919_21_23_n_2;
  wire pixel_mem_reg_1856_1919_3_5_n_0;
  wire pixel_mem_reg_1856_1919_3_5_n_1;
  wire pixel_mem_reg_1856_1919_3_5_n_2;
  wire pixel_mem_reg_1856_1919_6_8_n_0;
  wire pixel_mem_reg_1856_1919_6_8_n_1;
  wire pixel_mem_reg_1856_1919_6_8_n_2;
  wire pixel_mem_reg_1856_1919_9_11_n_0;
  wire pixel_mem_reg_1856_1919_9_11_n_1;
  wire pixel_mem_reg_1856_1919_9_11_n_2;
  wire pixel_mem_reg_1920_1983_0_2_i_1_n_0;
  wire pixel_mem_reg_1920_1983_0_2_n_0;
  wire pixel_mem_reg_1920_1983_0_2_n_1;
  wire pixel_mem_reg_1920_1983_0_2_n_2;
  wire pixel_mem_reg_1920_1983_12_14_n_0;
  wire pixel_mem_reg_1920_1983_12_14_n_1;
  wire pixel_mem_reg_1920_1983_12_14_n_2;
  wire pixel_mem_reg_1920_1983_15_17_n_0;
  wire pixel_mem_reg_1920_1983_15_17_n_1;
  wire pixel_mem_reg_1920_1983_15_17_n_2;
  wire pixel_mem_reg_1920_1983_18_20_n_0;
  wire pixel_mem_reg_1920_1983_18_20_n_1;
  wire pixel_mem_reg_1920_1983_18_20_n_2;
  wire pixel_mem_reg_1920_1983_21_23_n_0;
  wire pixel_mem_reg_1920_1983_21_23_n_1;
  wire pixel_mem_reg_1920_1983_21_23_n_2;
  wire pixel_mem_reg_1920_1983_3_5_n_0;
  wire pixel_mem_reg_1920_1983_3_5_n_1;
  wire pixel_mem_reg_1920_1983_3_5_n_2;
  wire pixel_mem_reg_1920_1983_6_8_n_0;
  wire pixel_mem_reg_1920_1983_6_8_n_1;
  wire pixel_mem_reg_1920_1983_6_8_n_2;
  wire pixel_mem_reg_1920_1983_9_11_n_0;
  wire pixel_mem_reg_1920_1983_9_11_n_1;
  wire pixel_mem_reg_1920_1983_9_11_n_2;
  wire pixel_mem_reg_192_255_0_2_i_1_n_0;
  wire pixel_mem_reg_192_255_0_2_n_0;
  wire pixel_mem_reg_192_255_0_2_n_1;
  wire pixel_mem_reg_192_255_0_2_n_2;
  wire pixel_mem_reg_192_255_12_14_n_0;
  wire pixel_mem_reg_192_255_12_14_n_1;
  wire pixel_mem_reg_192_255_12_14_n_2;
  wire pixel_mem_reg_192_255_15_17_n_0;
  wire pixel_mem_reg_192_255_15_17_n_1;
  wire pixel_mem_reg_192_255_15_17_n_2;
  wire pixel_mem_reg_192_255_18_20_n_0;
  wire pixel_mem_reg_192_255_18_20_n_1;
  wire pixel_mem_reg_192_255_18_20_n_2;
  wire pixel_mem_reg_192_255_21_23_n_0;
  wire pixel_mem_reg_192_255_21_23_n_1;
  wire pixel_mem_reg_192_255_21_23_n_2;
  wire pixel_mem_reg_192_255_3_5_n_0;
  wire pixel_mem_reg_192_255_3_5_n_1;
  wire pixel_mem_reg_192_255_3_5_n_2;
  wire pixel_mem_reg_192_255_6_8_n_0;
  wire pixel_mem_reg_192_255_6_8_n_1;
  wire pixel_mem_reg_192_255_6_8_n_2;
  wire pixel_mem_reg_192_255_9_11_n_0;
  wire pixel_mem_reg_192_255_9_11_n_1;
  wire pixel_mem_reg_192_255_9_11_n_2;
  wire pixel_mem_reg_1984_2047_0_2_i_1_n_0;
  wire pixel_mem_reg_1984_2047_0_2_n_0;
  wire pixel_mem_reg_1984_2047_0_2_n_1;
  wire pixel_mem_reg_1984_2047_0_2_n_2;
  wire pixel_mem_reg_1984_2047_12_14_n_0;
  wire pixel_mem_reg_1984_2047_12_14_n_1;
  wire pixel_mem_reg_1984_2047_12_14_n_2;
  wire pixel_mem_reg_1984_2047_15_17_n_0;
  wire pixel_mem_reg_1984_2047_15_17_n_1;
  wire pixel_mem_reg_1984_2047_15_17_n_2;
  wire pixel_mem_reg_1984_2047_18_20_n_0;
  wire pixel_mem_reg_1984_2047_18_20_n_1;
  wire pixel_mem_reg_1984_2047_18_20_n_2;
  wire pixel_mem_reg_1984_2047_21_23_n_0;
  wire pixel_mem_reg_1984_2047_21_23_n_1;
  wire pixel_mem_reg_1984_2047_21_23_n_2;
  wire pixel_mem_reg_1984_2047_3_5_n_0;
  wire pixel_mem_reg_1984_2047_3_5_n_1;
  wire pixel_mem_reg_1984_2047_3_5_n_2;
  wire pixel_mem_reg_1984_2047_6_8_n_0;
  wire pixel_mem_reg_1984_2047_6_8_n_1;
  wire pixel_mem_reg_1984_2047_6_8_n_2;
  wire pixel_mem_reg_1984_2047_9_11_n_0;
  wire pixel_mem_reg_1984_2047_9_11_n_1;
  wire pixel_mem_reg_1984_2047_9_11_n_2;
  wire pixel_mem_reg_2048_2111_0_2_i_1_n_0;
  wire pixel_mem_reg_2048_2111_0_2_n_0;
  wire pixel_mem_reg_2048_2111_0_2_n_1;
  wire pixel_mem_reg_2048_2111_0_2_n_2;
  wire pixel_mem_reg_2048_2111_12_14_n_0;
  wire pixel_mem_reg_2048_2111_12_14_n_1;
  wire pixel_mem_reg_2048_2111_12_14_n_2;
  wire pixel_mem_reg_2048_2111_15_17_n_0;
  wire pixel_mem_reg_2048_2111_15_17_n_1;
  wire pixel_mem_reg_2048_2111_15_17_n_2;
  wire pixel_mem_reg_2048_2111_18_20_n_0;
  wire pixel_mem_reg_2048_2111_18_20_n_1;
  wire pixel_mem_reg_2048_2111_18_20_n_2;
  wire pixel_mem_reg_2048_2111_21_23_n_0;
  wire pixel_mem_reg_2048_2111_21_23_n_1;
  wire pixel_mem_reg_2048_2111_21_23_n_2;
  wire pixel_mem_reg_2048_2111_3_5_n_0;
  wire pixel_mem_reg_2048_2111_3_5_n_1;
  wire pixel_mem_reg_2048_2111_3_5_n_2;
  wire pixel_mem_reg_2048_2111_6_8_n_0;
  wire pixel_mem_reg_2048_2111_6_8_n_1;
  wire pixel_mem_reg_2048_2111_6_8_n_2;
  wire pixel_mem_reg_2048_2111_9_11_n_0;
  wire pixel_mem_reg_2048_2111_9_11_n_1;
  wire pixel_mem_reg_2048_2111_9_11_n_2;
  wire pixel_mem_reg_2112_2175_0_2_i_1_n_0;
  wire pixel_mem_reg_2112_2175_0_2_n_0;
  wire pixel_mem_reg_2112_2175_0_2_n_1;
  wire pixel_mem_reg_2112_2175_0_2_n_2;
  wire pixel_mem_reg_2112_2175_12_14_n_0;
  wire pixel_mem_reg_2112_2175_12_14_n_1;
  wire pixel_mem_reg_2112_2175_12_14_n_2;
  wire pixel_mem_reg_2112_2175_15_17_n_0;
  wire pixel_mem_reg_2112_2175_15_17_n_1;
  wire pixel_mem_reg_2112_2175_15_17_n_2;
  wire pixel_mem_reg_2112_2175_18_20_n_0;
  wire pixel_mem_reg_2112_2175_18_20_n_1;
  wire pixel_mem_reg_2112_2175_18_20_n_2;
  wire pixel_mem_reg_2112_2175_21_23_n_0;
  wire pixel_mem_reg_2112_2175_21_23_n_1;
  wire pixel_mem_reg_2112_2175_21_23_n_2;
  wire pixel_mem_reg_2112_2175_3_5_n_0;
  wire pixel_mem_reg_2112_2175_3_5_n_1;
  wire pixel_mem_reg_2112_2175_3_5_n_2;
  wire pixel_mem_reg_2112_2175_6_8_n_0;
  wire pixel_mem_reg_2112_2175_6_8_n_1;
  wire pixel_mem_reg_2112_2175_6_8_n_2;
  wire pixel_mem_reg_2112_2175_9_11_n_0;
  wire pixel_mem_reg_2112_2175_9_11_n_1;
  wire pixel_mem_reg_2112_2175_9_11_n_2;
  wire pixel_mem_reg_2176_2239_0_2_i_1_n_0;
  wire pixel_mem_reg_2176_2239_0_2_n_0;
  wire pixel_mem_reg_2176_2239_0_2_n_1;
  wire pixel_mem_reg_2176_2239_0_2_n_2;
  wire pixel_mem_reg_2176_2239_12_14_n_0;
  wire pixel_mem_reg_2176_2239_12_14_n_1;
  wire pixel_mem_reg_2176_2239_12_14_n_2;
  wire pixel_mem_reg_2176_2239_15_17_n_0;
  wire pixel_mem_reg_2176_2239_15_17_n_1;
  wire pixel_mem_reg_2176_2239_15_17_n_2;
  wire pixel_mem_reg_2176_2239_18_20_n_0;
  wire pixel_mem_reg_2176_2239_18_20_n_1;
  wire pixel_mem_reg_2176_2239_18_20_n_2;
  wire pixel_mem_reg_2176_2239_21_23_n_0;
  wire pixel_mem_reg_2176_2239_21_23_n_1;
  wire pixel_mem_reg_2176_2239_21_23_n_2;
  wire pixel_mem_reg_2176_2239_3_5_n_0;
  wire pixel_mem_reg_2176_2239_3_5_n_1;
  wire pixel_mem_reg_2176_2239_3_5_n_2;
  wire pixel_mem_reg_2176_2239_6_8_n_0;
  wire pixel_mem_reg_2176_2239_6_8_n_1;
  wire pixel_mem_reg_2176_2239_6_8_n_2;
  wire pixel_mem_reg_2176_2239_9_11_n_0;
  wire pixel_mem_reg_2176_2239_9_11_n_1;
  wire pixel_mem_reg_2176_2239_9_11_n_2;
  wire pixel_mem_reg_2240_2303_0_2_i_1_n_0;
  wire pixel_mem_reg_2240_2303_0_2_n_0;
  wire pixel_mem_reg_2240_2303_0_2_n_1;
  wire pixel_mem_reg_2240_2303_0_2_n_2;
  wire pixel_mem_reg_2240_2303_12_14_n_0;
  wire pixel_mem_reg_2240_2303_12_14_n_1;
  wire pixel_mem_reg_2240_2303_12_14_n_2;
  wire pixel_mem_reg_2240_2303_15_17_n_0;
  wire pixel_mem_reg_2240_2303_15_17_n_1;
  wire pixel_mem_reg_2240_2303_15_17_n_2;
  wire pixel_mem_reg_2240_2303_18_20_n_0;
  wire pixel_mem_reg_2240_2303_18_20_n_1;
  wire pixel_mem_reg_2240_2303_18_20_n_2;
  wire pixel_mem_reg_2240_2303_21_23_n_0;
  wire pixel_mem_reg_2240_2303_21_23_n_1;
  wire pixel_mem_reg_2240_2303_21_23_n_2;
  wire pixel_mem_reg_2240_2303_3_5_n_0;
  wire pixel_mem_reg_2240_2303_3_5_n_1;
  wire pixel_mem_reg_2240_2303_3_5_n_2;
  wire pixel_mem_reg_2240_2303_6_8_n_0;
  wire pixel_mem_reg_2240_2303_6_8_n_1;
  wire pixel_mem_reg_2240_2303_6_8_n_2;
  wire pixel_mem_reg_2240_2303_9_11_n_0;
  wire pixel_mem_reg_2240_2303_9_11_n_1;
  wire pixel_mem_reg_2240_2303_9_11_n_2;
  wire pixel_mem_reg_2304_2367_0_2_i_1_n_0;
  wire pixel_mem_reg_2304_2367_0_2_n_0;
  wire pixel_mem_reg_2304_2367_0_2_n_1;
  wire pixel_mem_reg_2304_2367_0_2_n_2;
  wire pixel_mem_reg_2304_2367_12_14_n_0;
  wire pixel_mem_reg_2304_2367_12_14_n_1;
  wire pixel_mem_reg_2304_2367_12_14_n_2;
  wire pixel_mem_reg_2304_2367_15_17_n_0;
  wire pixel_mem_reg_2304_2367_15_17_n_1;
  wire pixel_mem_reg_2304_2367_15_17_n_2;
  wire pixel_mem_reg_2304_2367_18_20_n_0;
  wire pixel_mem_reg_2304_2367_18_20_n_1;
  wire pixel_mem_reg_2304_2367_18_20_n_2;
  wire pixel_mem_reg_2304_2367_21_23_n_0;
  wire pixel_mem_reg_2304_2367_21_23_n_1;
  wire pixel_mem_reg_2304_2367_21_23_n_2;
  wire pixel_mem_reg_2304_2367_3_5_n_0;
  wire pixel_mem_reg_2304_2367_3_5_n_1;
  wire pixel_mem_reg_2304_2367_3_5_n_2;
  wire pixel_mem_reg_2304_2367_6_8_n_0;
  wire pixel_mem_reg_2304_2367_6_8_n_1;
  wire pixel_mem_reg_2304_2367_6_8_n_2;
  wire pixel_mem_reg_2304_2367_9_11_n_0;
  wire pixel_mem_reg_2304_2367_9_11_n_1;
  wire pixel_mem_reg_2304_2367_9_11_n_2;
  wire pixel_mem_reg_2368_2431_0_2_i_1_n_0;
  wire pixel_mem_reg_2368_2431_0_2_n_0;
  wire pixel_mem_reg_2368_2431_0_2_n_1;
  wire pixel_mem_reg_2368_2431_0_2_n_2;
  wire pixel_mem_reg_2368_2431_12_14_n_0;
  wire pixel_mem_reg_2368_2431_12_14_n_1;
  wire pixel_mem_reg_2368_2431_12_14_n_2;
  wire pixel_mem_reg_2368_2431_15_17_n_0;
  wire pixel_mem_reg_2368_2431_15_17_n_1;
  wire pixel_mem_reg_2368_2431_15_17_n_2;
  wire pixel_mem_reg_2368_2431_18_20_n_0;
  wire pixel_mem_reg_2368_2431_18_20_n_1;
  wire pixel_mem_reg_2368_2431_18_20_n_2;
  wire pixel_mem_reg_2368_2431_21_23_n_0;
  wire pixel_mem_reg_2368_2431_21_23_n_1;
  wire pixel_mem_reg_2368_2431_21_23_n_2;
  wire pixel_mem_reg_2368_2431_3_5_n_0;
  wire pixel_mem_reg_2368_2431_3_5_n_1;
  wire pixel_mem_reg_2368_2431_3_5_n_2;
  wire pixel_mem_reg_2368_2431_6_8_n_0;
  wire pixel_mem_reg_2368_2431_6_8_n_1;
  wire pixel_mem_reg_2368_2431_6_8_n_2;
  wire pixel_mem_reg_2368_2431_9_11_n_0;
  wire pixel_mem_reg_2368_2431_9_11_n_1;
  wire pixel_mem_reg_2368_2431_9_11_n_2;
  wire pixel_mem_reg_2432_2495_0_2_i_1_n_0;
  wire pixel_mem_reg_2432_2495_0_2_n_0;
  wire pixel_mem_reg_2432_2495_0_2_n_1;
  wire pixel_mem_reg_2432_2495_0_2_n_2;
  wire pixel_mem_reg_2432_2495_12_14_n_0;
  wire pixel_mem_reg_2432_2495_12_14_n_1;
  wire pixel_mem_reg_2432_2495_12_14_n_2;
  wire pixel_mem_reg_2432_2495_15_17_n_0;
  wire pixel_mem_reg_2432_2495_15_17_n_1;
  wire pixel_mem_reg_2432_2495_15_17_n_2;
  wire pixel_mem_reg_2432_2495_18_20_n_0;
  wire pixel_mem_reg_2432_2495_18_20_n_1;
  wire pixel_mem_reg_2432_2495_18_20_n_2;
  wire pixel_mem_reg_2432_2495_21_23_n_0;
  wire pixel_mem_reg_2432_2495_21_23_n_1;
  wire pixel_mem_reg_2432_2495_21_23_n_2;
  wire pixel_mem_reg_2432_2495_3_5_n_0;
  wire pixel_mem_reg_2432_2495_3_5_n_1;
  wire pixel_mem_reg_2432_2495_3_5_n_2;
  wire pixel_mem_reg_2432_2495_6_8_n_0;
  wire pixel_mem_reg_2432_2495_6_8_n_1;
  wire pixel_mem_reg_2432_2495_6_8_n_2;
  wire pixel_mem_reg_2432_2495_9_11_n_0;
  wire pixel_mem_reg_2432_2495_9_11_n_1;
  wire pixel_mem_reg_2432_2495_9_11_n_2;
  wire pixel_mem_reg_2496_2559_0_2_i_1_n_0;
  wire pixel_mem_reg_2496_2559_0_2_n_0;
  wire pixel_mem_reg_2496_2559_0_2_n_1;
  wire pixel_mem_reg_2496_2559_0_2_n_2;
  wire pixel_mem_reg_2496_2559_12_14_n_0;
  wire pixel_mem_reg_2496_2559_12_14_n_1;
  wire pixel_mem_reg_2496_2559_12_14_n_2;
  wire pixel_mem_reg_2496_2559_15_17_n_0;
  wire pixel_mem_reg_2496_2559_15_17_n_1;
  wire pixel_mem_reg_2496_2559_15_17_n_2;
  wire pixel_mem_reg_2496_2559_18_20_n_0;
  wire pixel_mem_reg_2496_2559_18_20_n_1;
  wire pixel_mem_reg_2496_2559_18_20_n_2;
  wire pixel_mem_reg_2496_2559_21_23_n_0;
  wire pixel_mem_reg_2496_2559_21_23_n_1;
  wire pixel_mem_reg_2496_2559_21_23_n_2;
  wire pixel_mem_reg_2496_2559_3_5_n_0;
  wire pixel_mem_reg_2496_2559_3_5_n_1;
  wire pixel_mem_reg_2496_2559_3_5_n_2;
  wire pixel_mem_reg_2496_2559_6_8_n_0;
  wire pixel_mem_reg_2496_2559_6_8_n_1;
  wire pixel_mem_reg_2496_2559_6_8_n_2;
  wire pixel_mem_reg_2496_2559_9_11_n_0;
  wire pixel_mem_reg_2496_2559_9_11_n_1;
  wire pixel_mem_reg_2496_2559_9_11_n_2;
  wire pixel_mem_reg_2560_2623_0_2_i_1_n_0;
  wire pixel_mem_reg_2560_2623_0_2_n_0;
  wire pixel_mem_reg_2560_2623_0_2_n_1;
  wire pixel_mem_reg_2560_2623_0_2_n_2;
  wire pixel_mem_reg_2560_2623_12_14_n_0;
  wire pixel_mem_reg_2560_2623_12_14_n_1;
  wire pixel_mem_reg_2560_2623_12_14_n_2;
  wire pixel_mem_reg_2560_2623_15_17_n_0;
  wire pixel_mem_reg_2560_2623_15_17_n_1;
  wire pixel_mem_reg_2560_2623_15_17_n_2;
  wire pixel_mem_reg_2560_2623_18_20_n_0;
  wire pixel_mem_reg_2560_2623_18_20_n_1;
  wire pixel_mem_reg_2560_2623_18_20_n_2;
  wire pixel_mem_reg_2560_2623_21_23_n_0;
  wire pixel_mem_reg_2560_2623_21_23_n_1;
  wire pixel_mem_reg_2560_2623_21_23_n_2;
  wire pixel_mem_reg_2560_2623_3_5_n_0;
  wire pixel_mem_reg_2560_2623_3_5_n_1;
  wire pixel_mem_reg_2560_2623_3_5_n_2;
  wire pixel_mem_reg_2560_2623_6_8_n_0;
  wire pixel_mem_reg_2560_2623_6_8_n_1;
  wire pixel_mem_reg_2560_2623_6_8_n_2;
  wire pixel_mem_reg_2560_2623_9_11_n_0;
  wire pixel_mem_reg_2560_2623_9_11_n_1;
  wire pixel_mem_reg_2560_2623_9_11_n_2;
  wire pixel_mem_reg_256_319_0_2_i_1_n_0;
  wire pixel_mem_reg_256_319_0_2_i_2_n_0;
  wire pixel_mem_reg_256_319_0_2_n_0;
  wire pixel_mem_reg_256_319_0_2_n_1;
  wire pixel_mem_reg_256_319_0_2_n_2;
  wire pixel_mem_reg_256_319_12_14_n_0;
  wire pixel_mem_reg_256_319_12_14_n_1;
  wire pixel_mem_reg_256_319_12_14_n_2;
  wire pixel_mem_reg_256_319_15_17_n_0;
  wire pixel_mem_reg_256_319_15_17_n_1;
  wire pixel_mem_reg_256_319_15_17_n_2;
  wire pixel_mem_reg_256_319_18_20_n_0;
  wire pixel_mem_reg_256_319_18_20_n_1;
  wire pixel_mem_reg_256_319_18_20_n_2;
  wire pixel_mem_reg_256_319_21_23_n_0;
  wire pixel_mem_reg_256_319_21_23_n_1;
  wire pixel_mem_reg_256_319_21_23_n_2;
  wire pixel_mem_reg_256_319_3_5_n_0;
  wire pixel_mem_reg_256_319_3_5_n_1;
  wire pixel_mem_reg_256_319_3_5_n_2;
  wire pixel_mem_reg_256_319_6_8_n_0;
  wire pixel_mem_reg_256_319_6_8_n_1;
  wire pixel_mem_reg_256_319_6_8_n_2;
  wire pixel_mem_reg_256_319_9_11_n_0;
  wire pixel_mem_reg_256_319_9_11_n_1;
  wire pixel_mem_reg_256_319_9_11_n_2;
  wire pixel_mem_reg_2624_2687_0_2_i_1_n_0;
  wire pixel_mem_reg_2624_2687_0_2_n_0;
  wire pixel_mem_reg_2624_2687_0_2_n_1;
  wire pixel_mem_reg_2624_2687_0_2_n_2;
  wire pixel_mem_reg_2624_2687_12_14_n_0;
  wire pixel_mem_reg_2624_2687_12_14_n_1;
  wire pixel_mem_reg_2624_2687_12_14_n_2;
  wire pixel_mem_reg_2624_2687_15_17_n_0;
  wire pixel_mem_reg_2624_2687_15_17_n_1;
  wire pixel_mem_reg_2624_2687_15_17_n_2;
  wire pixel_mem_reg_2624_2687_18_20_n_0;
  wire pixel_mem_reg_2624_2687_18_20_n_1;
  wire pixel_mem_reg_2624_2687_18_20_n_2;
  wire pixel_mem_reg_2624_2687_21_23_n_0;
  wire pixel_mem_reg_2624_2687_21_23_n_1;
  wire pixel_mem_reg_2624_2687_21_23_n_2;
  wire pixel_mem_reg_2624_2687_3_5_n_0;
  wire pixel_mem_reg_2624_2687_3_5_n_1;
  wire pixel_mem_reg_2624_2687_3_5_n_2;
  wire pixel_mem_reg_2624_2687_6_8_n_0;
  wire pixel_mem_reg_2624_2687_6_8_n_1;
  wire pixel_mem_reg_2624_2687_6_8_n_2;
  wire pixel_mem_reg_2624_2687_9_11_n_0;
  wire pixel_mem_reg_2624_2687_9_11_n_1;
  wire pixel_mem_reg_2624_2687_9_11_n_2;
  wire pixel_mem_reg_2688_2751_0_2_i_1_n_0;
  wire pixel_mem_reg_2688_2751_0_2_n_0;
  wire pixel_mem_reg_2688_2751_0_2_n_1;
  wire pixel_mem_reg_2688_2751_0_2_n_2;
  wire pixel_mem_reg_2688_2751_12_14_n_0;
  wire pixel_mem_reg_2688_2751_12_14_n_1;
  wire pixel_mem_reg_2688_2751_12_14_n_2;
  wire pixel_mem_reg_2688_2751_15_17_n_0;
  wire pixel_mem_reg_2688_2751_15_17_n_1;
  wire pixel_mem_reg_2688_2751_15_17_n_2;
  wire pixel_mem_reg_2688_2751_18_20_n_0;
  wire pixel_mem_reg_2688_2751_18_20_n_1;
  wire pixel_mem_reg_2688_2751_18_20_n_2;
  wire pixel_mem_reg_2688_2751_21_23_n_0;
  wire pixel_mem_reg_2688_2751_21_23_n_1;
  wire pixel_mem_reg_2688_2751_21_23_n_2;
  wire pixel_mem_reg_2688_2751_3_5_n_0;
  wire pixel_mem_reg_2688_2751_3_5_n_1;
  wire pixel_mem_reg_2688_2751_3_5_n_2;
  wire pixel_mem_reg_2688_2751_6_8_n_0;
  wire pixel_mem_reg_2688_2751_6_8_n_1;
  wire pixel_mem_reg_2688_2751_6_8_n_2;
  wire pixel_mem_reg_2688_2751_9_11_n_0;
  wire pixel_mem_reg_2688_2751_9_11_n_1;
  wire pixel_mem_reg_2688_2751_9_11_n_2;
  wire pixel_mem_reg_2752_2815_0_2_i_1_n_0;
  wire pixel_mem_reg_2752_2815_0_2_n_0;
  wire pixel_mem_reg_2752_2815_0_2_n_1;
  wire pixel_mem_reg_2752_2815_0_2_n_2;
  wire pixel_mem_reg_2752_2815_12_14_n_0;
  wire pixel_mem_reg_2752_2815_12_14_n_1;
  wire pixel_mem_reg_2752_2815_12_14_n_2;
  wire pixel_mem_reg_2752_2815_15_17_n_0;
  wire pixel_mem_reg_2752_2815_15_17_n_1;
  wire pixel_mem_reg_2752_2815_15_17_n_2;
  wire pixel_mem_reg_2752_2815_18_20_n_0;
  wire pixel_mem_reg_2752_2815_18_20_n_1;
  wire pixel_mem_reg_2752_2815_18_20_n_2;
  wire pixel_mem_reg_2752_2815_21_23_n_0;
  wire pixel_mem_reg_2752_2815_21_23_n_1;
  wire pixel_mem_reg_2752_2815_21_23_n_2;
  wire pixel_mem_reg_2752_2815_3_5_n_0;
  wire pixel_mem_reg_2752_2815_3_5_n_1;
  wire pixel_mem_reg_2752_2815_3_5_n_2;
  wire pixel_mem_reg_2752_2815_6_8_n_0;
  wire pixel_mem_reg_2752_2815_6_8_n_1;
  wire pixel_mem_reg_2752_2815_6_8_n_2;
  wire pixel_mem_reg_2752_2815_9_11_n_0;
  wire pixel_mem_reg_2752_2815_9_11_n_1;
  wire pixel_mem_reg_2752_2815_9_11_n_2;
  wire pixel_mem_reg_2816_2879_0_2_i_1_n_0;
  wire pixel_mem_reg_2816_2879_0_2_n_0;
  wire pixel_mem_reg_2816_2879_0_2_n_1;
  wire pixel_mem_reg_2816_2879_0_2_n_2;
  wire pixel_mem_reg_2816_2879_12_14_n_0;
  wire pixel_mem_reg_2816_2879_12_14_n_1;
  wire pixel_mem_reg_2816_2879_12_14_n_2;
  wire pixel_mem_reg_2816_2879_15_17_n_0;
  wire pixel_mem_reg_2816_2879_15_17_n_1;
  wire pixel_mem_reg_2816_2879_15_17_n_2;
  wire pixel_mem_reg_2816_2879_18_20_n_0;
  wire pixel_mem_reg_2816_2879_18_20_n_1;
  wire pixel_mem_reg_2816_2879_18_20_n_2;
  wire pixel_mem_reg_2816_2879_21_23_n_0;
  wire pixel_mem_reg_2816_2879_21_23_n_1;
  wire pixel_mem_reg_2816_2879_21_23_n_2;
  wire pixel_mem_reg_2816_2879_3_5_n_0;
  wire pixel_mem_reg_2816_2879_3_5_n_1;
  wire pixel_mem_reg_2816_2879_3_5_n_2;
  wire pixel_mem_reg_2816_2879_6_8_n_0;
  wire pixel_mem_reg_2816_2879_6_8_n_1;
  wire pixel_mem_reg_2816_2879_6_8_n_2;
  wire pixel_mem_reg_2816_2879_9_11_n_0;
  wire pixel_mem_reg_2816_2879_9_11_n_1;
  wire pixel_mem_reg_2816_2879_9_11_n_2;
  wire pixel_mem_reg_2880_2943_0_2_i_1_n_0;
  wire pixel_mem_reg_2880_2943_0_2_n_0;
  wire pixel_mem_reg_2880_2943_0_2_n_1;
  wire pixel_mem_reg_2880_2943_0_2_n_2;
  wire pixel_mem_reg_2880_2943_12_14_n_0;
  wire pixel_mem_reg_2880_2943_12_14_n_1;
  wire pixel_mem_reg_2880_2943_12_14_n_2;
  wire pixel_mem_reg_2880_2943_15_17_n_0;
  wire pixel_mem_reg_2880_2943_15_17_n_1;
  wire pixel_mem_reg_2880_2943_15_17_n_2;
  wire pixel_mem_reg_2880_2943_18_20_n_0;
  wire pixel_mem_reg_2880_2943_18_20_n_1;
  wire pixel_mem_reg_2880_2943_18_20_n_2;
  wire pixel_mem_reg_2880_2943_21_23_n_0;
  wire pixel_mem_reg_2880_2943_21_23_n_1;
  wire pixel_mem_reg_2880_2943_21_23_n_2;
  wire pixel_mem_reg_2880_2943_3_5_n_0;
  wire pixel_mem_reg_2880_2943_3_5_n_1;
  wire pixel_mem_reg_2880_2943_3_5_n_2;
  wire pixel_mem_reg_2880_2943_6_8_n_0;
  wire pixel_mem_reg_2880_2943_6_8_n_1;
  wire pixel_mem_reg_2880_2943_6_8_n_2;
  wire pixel_mem_reg_2880_2943_9_11_n_0;
  wire pixel_mem_reg_2880_2943_9_11_n_1;
  wire pixel_mem_reg_2880_2943_9_11_n_2;
  wire pixel_mem_reg_2944_3007_0_2_i_1_n_0;
  wire pixel_mem_reg_2944_3007_0_2_n_0;
  wire pixel_mem_reg_2944_3007_0_2_n_1;
  wire pixel_mem_reg_2944_3007_0_2_n_2;
  wire pixel_mem_reg_2944_3007_12_14_n_0;
  wire pixel_mem_reg_2944_3007_12_14_n_1;
  wire pixel_mem_reg_2944_3007_12_14_n_2;
  wire pixel_mem_reg_2944_3007_15_17_n_0;
  wire pixel_mem_reg_2944_3007_15_17_n_1;
  wire pixel_mem_reg_2944_3007_15_17_n_2;
  wire pixel_mem_reg_2944_3007_18_20_n_0;
  wire pixel_mem_reg_2944_3007_18_20_n_1;
  wire pixel_mem_reg_2944_3007_18_20_n_2;
  wire pixel_mem_reg_2944_3007_21_23_n_0;
  wire pixel_mem_reg_2944_3007_21_23_n_1;
  wire pixel_mem_reg_2944_3007_21_23_n_2;
  wire pixel_mem_reg_2944_3007_3_5_n_0;
  wire pixel_mem_reg_2944_3007_3_5_n_1;
  wire pixel_mem_reg_2944_3007_3_5_n_2;
  wire pixel_mem_reg_2944_3007_6_8_n_0;
  wire pixel_mem_reg_2944_3007_6_8_n_1;
  wire pixel_mem_reg_2944_3007_6_8_n_2;
  wire pixel_mem_reg_2944_3007_9_11_n_0;
  wire pixel_mem_reg_2944_3007_9_11_n_1;
  wire pixel_mem_reg_2944_3007_9_11_n_2;
  wire pixel_mem_reg_3008_3071_0_2_i_1_n_0;
  wire pixel_mem_reg_3008_3071_0_2_n_0;
  wire pixel_mem_reg_3008_3071_0_2_n_1;
  wire pixel_mem_reg_3008_3071_0_2_n_2;
  wire pixel_mem_reg_3008_3071_12_14_n_0;
  wire pixel_mem_reg_3008_3071_12_14_n_1;
  wire pixel_mem_reg_3008_3071_12_14_n_2;
  wire pixel_mem_reg_3008_3071_15_17_n_0;
  wire pixel_mem_reg_3008_3071_15_17_n_1;
  wire pixel_mem_reg_3008_3071_15_17_n_2;
  wire pixel_mem_reg_3008_3071_18_20_n_0;
  wire pixel_mem_reg_3008_3071_18_20_n_1;
  wire pixel_mem_reg_3008_3071_18_20_n_2;
  wire pixel_mem_reg_3008_3071_21_23_n_0;
  wire pixel_mem_reg_3008_3071_21_23_n_1;
  wire pixel_mem_reg_3008_3071_21_23_n_2;
  wire pixel_mem_reg_3008_3071_3_5_n_0;
  wire pixel_mem_reg_3008_3071_3_5_n_1;
  wire pixel_mem_reg_3008_3071_3_5_n_2;
  wire pixel_mem_reg_3008_3071_6_8_n_0;
  wire pixel_mem_reg_3008_3071_6_8_n_1;
  wire pixel_mem_reg_3008_3071_6_8_n_2;
  wire pixel_mem_reg_3008_3071_9_11_n_0;
  wire pixel_mem_reg_3008_3071_9_11_n_1;
  wire pixel_mem_reg_3008_3071_9_11_n_2;
  wire pixel_mem_reg_3072_3135_0_2_i_1_n_0;
  wire pixel_mem_reg_3072_3135_0_2_n_0;
  wire pixel_mem_reg_3072_3135_0_2_n_1;
  wire pixel_mem_reg_3072_3135_0_2_n_2;
  wire pixel_mem_reg_3072_3135_12_14_n_0;
  wire pixel_mem_reg_3072_3135_12_14_n_1;
  wire pixel_mem_reg_3072_3135_12_14_n_2;
  wire pixel_mem_reg_3072_3135_15_17_n_0;
  wire pixel_mem_reg_3072_3135_15_17_n_1;
  wire pixel_mem_reg_3072_3135_15_17_n_2;
  wire pixel_mem_reg_3072_3135_18_20_n_0;
  wire pixel_mem_reg_3072_3135_18_20_n_1;
  wire pixel_mem_reg_3072_3135_18_20_n_2;
  wire pixel_mem_reg_3072_3135_21_23_n_0;
  wire pixel_mem_reg_3072_3135_21_23_n_1;
  wire pixel_mem_reg_3072_3135_21_23_n_2;
  wire pixel_mem_reg_3072_3135_3_5_n_0;
  wire pixel_mem_reg_3072_3135_3_5_n_1;
  wire pixel_mem_reg_3072_3135_3_5_n_2;
  wire pixel_mem_reg_3072_3135_6_8_n_0;
  wire pixel_mem_reg_3072_3135_6_8_n_1;
  wire pixel_mem_reg_3072_3135_6_8_n_2;
  wire pixel_mem_reg_3072_3135_9_11_n_0;
  wire pixel_mem_reg_3072_3135_9_11_n_1;
  wire pixel_mem_reg_3072_3135_9_11_n_2;
  wire pixel_mem_reg_3136_3199_0_2_i_1_n_0;
  wire pixel_mem_reg_3136_3199_0_2_n_0;
  wire pixel_mem_reg_3136_3199_0_2_n_1;
  wire pixel_mem_reg_3136_3199_0_2_n_2;
  wire pixel_mem_reg_3136_3199_12_14_n_0;
  wire pixel_mem_reg_3136_3199_12_14_n_1;
  wire pixel_mem_reg_3136_3199_12_14_n_2;
  wire pixel_mem_reg_3136_3199_15_17_n_0;
  wire pixel_mem_reg_3136_3199_15_17_n_1;
  wire pixel_mem_reg_3136_3199_15_17_n_2;
  wire pixel_mem_reg_3136_3199_18_20_n_0;
  wire pixel_mem_reg_3136_3199_18_20_n_1;
  wire pixel_mem_reg_3136_3199_18_20_n_2;
  wire pixel_mem_reg_3136_3199_21_23_n_0;
  wire pixel_mem_reg_3136_3199_21_23_n_1;
  wire pixel_mem_reg_3136_3199_21_23_n_2;
  wire pixel_mem_reg_3136_3199_3_5_n_0;
  wire pixel_mem_reg_3136_3199_3_5_n_1;
  wire pixel_mem_reg_3136_3199_3_5_n_2;
  wire pixel_mem_reg_3136_3199_6_8_n_0;
  wire pixel_mem_reg_3136_3199_6_8_n_1;
  wire pixel_mem_reg_3136_3199_6_8_n_2;
  wire pixel_mem_reg_3136_3199_9_11_n_0;
  wire pixel_mem_reg_3136_3199_9_11_n_1;
  wire pixel_mem_reg_3136_3199_9_11_n_2;
  wire pixel_mem_reg_3200_3263_0_2_i_1_n_0;
  wire pixel_mem_reg_3200_3263_0_2_n_0;
  wire pixel_mem_reg_3200_3263_0_2_n_1;
  wire pixel_mem_reg_3200_3263_0_2_n_2;
  wire pixel_mem_reg_3200_3263_12_14_n_0;
  wire pixel_mem_reg_3200_3263_12_14_n_1;
  wire pixel_mem_reg_3200_3263_12_14_n_2;
  wire pixel_mem_reg_3200_3263_15_17_n_0;
  wire pixel_mem_reg_3200_3263_15_17_n_1;
  wire pixel_mem_reg_3200_3263_15_17_n_2;
  wire pixel_mem_reg_3200_3263_18_20_n_0;
  wire pixel_mem_reg_3200_3263_18_20_n_1;
  wire pixel_mem_reg_3200_3263_18_20_n_2;
  wire pixel_mem_reg_3200_3263_21_23_n_0;
  wire pixel_mem_reg_3200_3263_21_23_n_1;
  wire pixel_mem_reg_3200_3263_21_23_n_2;
  wire pixel_mem_reg_3200_3263_3_5_n_0;
  wire pixel_mem_reg_3200_3263_3_5_n_1;
  wire pixel_mem_reg_3200_3263_3_5_n_2;
  wire pixel_mem_reg_3200_3263_6_8_n_0;
  wire pixel_mem_reg_3200_3263_6_8_n_1;
  wire pixel_mem_reg_3200_3263_6_8_n_2;
  wire pixel_mem_reg_3200_3263_9_11_n_0;
  wire pixel_mem_reg_3200_3263_9_11_n_1;
  wire pixel_mem_reg_3200_3263_9_11_n_2;
  wire pixel_mem_reg_320_383_0_2_i_1_n_0;
  wire pixel_mem_reg_320_383_0_2_n_0;
  wire pixel_mem_reg_320_383_0_2_n_1;
  wire pixel_mem_reg_320_383_0_2_n_2;
  wire pixel_mem_reg_320_383_12_14_n_0;
  wire pixel_mem_reg_320_383_12_14_n_1;
  wire pixel_mem_reg_320_383_12_14_n_2;
  wire pixel_mem_reg_320_383_15_17_n_0;
  wire pixel_mem_reg_320_383_15_17_n_1;
  wire pixel_mem_reg_320_383_15_17_n_2;
  wire pixel_mem_reg_320_383_18_20_n_0;
  wire pixel_mem_reg_320_383_18_20_n_1;
  wire pixel_mem_reg_320_383_18_20_n_2;
  wire pixel_mem_reg_320_383_21_23_n_0;
  wire pixel_mem_reg_320_383_21_23_n_1;
  wire pixel_mem_reg_320_383_21_23_n_2;
  wire pixel_mem_reg_320_383_3_5_n_0;
  wire pixel_mem_reg_320_383_3_5_n_1;
  wire pixel_mem_reg_320_383_3_5_n_2;
  wire pixel_mem_reg_320_383_6_8_n_0;
  wire pixel_mem_reg_320_383_6_8_n_1;
  wire pixel_mem_reg_320_383_6_8_n_2;
  wire pixel_mem_reg_320_383_9_11_n_0;
  wire pixel_mem_reg_320_383_9_11_n_1;
  wire pixel_mem_reg_320_383_9_11_n_2;
  wire pixel_mem_reg_3264_3327_0_2_i_1_n_0;
  wire pixel_mem_reg_3264_3327_0_2_n_0;
  wire pixel_mem_reg_3264_3327_0_2_n_1;
  wire pixel_mem_reg_3264_3327_0_2_n_2;
  wire pixel_mem_reg_3264_3327_12_14_n_0;
  wire pixel_mem_reg_3264_3327_12_14_n_1;
  wire pixel_mem_reg_3264_3327_12_14_n_2;
  wire pixel_mem_reg_3264_3327_15_17_n_0;
  wire pixel_mem_reg_3264_3327_15_17_n_1;
  wire pixel_mem_reg_3264_3327_15_17_n_2;
  wire pixel_mem_reg_3264_3327_18_20_n_0;
  wire pixel_mem_reg_3264_3327_18_20_n_1;
  wire pixel_mem_reg_3264_3327_18_20_n_2;
  wire pixel_mem_reg_3264_3327_21_23_n_0;
  wire pixel_mem_reg_3264_3327_21_23_n_1;
  wire pixel_mem_reg_3264_3327_21_23_n_2;
  wire pixel_mem_reg_3264_3327_3_5_n_0;
  wire pixel_mem_reg_3264_3327_3_5_n_1;
  wire pixel_mem_reg_3264_3327_3_5_n_2;
  wire pixel_mem_reg_3264_3327_6_8_n_0;
  wire pixel_mem_reg_3264_3327_6_8_n_1;
  wire pixel_mem_reg_3264_3327_6_8_n_2;
  wire pixel_mem_reg_3264_3327_9_11_n_0;
  wire pixel_mem_reg_3264_3327_9_11_n_1;
  wire pixel_mem_reg_3264_3327_9_11_n_2;
  wire pixel_mem_reg_3328_3391_0_2_i_1_n_0;
  wire pixel_mem_reg_3328_3391_0_2_i_2_n_0;
  wire pixel_mem_reg_3328_3391_0_2_n_0;
  wire pixel_mem_reg_3328_3391_0_2_n_1;
  wire pixel_mem_reg_3328_3391_0_2_n_2;
  wire pixel_mem_reg_3328_3391_12_14_n_0;
  wire pixel_mem_reg_3328_3391_12_14_n_1;
  wire pixel_mem_reg_3328_3391_12_14_n_2;
  wire pixel_mem_reg_3328_3391_15_17_n_0;
  wire pixel_mem_reg_3328_3391_15_17_n_1;
  wire pixel_mem_reg_3328_3391_15_17_n_2;
  wire pixel_mem_reg_3328_3391_18_20_n_0;
  wire pixel_mem_reg_3328_3391_18_20_n_1;
  wire pixel_mem_reg_3328_3391_18_20_n_2;
  wire pixel_mem_reg_3328_3391_21_23_n_0;
  wire pixel_mem_reg_3328_3391_21_23_n_1;
  wire pixel_mem_reg_3328_3391_21_23_n_2;
  wire pixel_mem_reg_3328_3391_3_5_n_0;
  wire pixel_mem_reg_3328_3391_3_5_n_1;
  wire pixel_mem_reg_3328_3391_3_5_n_2;
  wire pixel_mem_reg_3328_3391_6_8_n_0;
  wire pixel_mem_reg_3328_3391_6_8_n_1;
  wire pixel_mem_reg_3328_3391_6_8_n_2;
  wire pixel_mem_reg_3328_3391_9_11_n_0;
  wire pixel_mem_reg_3328_3391_9_11_n_1;
  wire pixel_mem_reg_3328_3391_9_11_n_2;
  wire pixel_mem_reg_3392_3455_0_2_i_1_n_0;
  wire pixel_mem_reg_3392_3455_0_2_i_2_n_0;
  wire pixel_mem_reg_3392_3455_0_2_n_0;
  wire pixel_mem_reg_3392_3455_0_2_n_1;
  wire pixel_mem_reg_3392_3455_0_2_n_2;
  wire pixel_mem_reg_3392_3455_12_14_n_0;
  wire pixel_mem_reg_3392_3455_12_14_n_1;
  wire pixel_mem_reg_3392_3455_12_14_n_2;
  wire pixel_mem_reg_3392_3455_15_17_n_0;
  wire pixel_mem_reg_3392_3455_15_17_n_1;
  wire pixel_mem_reg_3392_3455_15_17_n_2;
  wire pixel_mem_reg_3392_3455_18_20_n_0;
  wire pixel_mem_reg_3392_3455_18_20_n_1;
  wire pixel_mem_reg_3392_3455_18_20_n_2;
  wire pixel_mem_reg_3392_3455_21_23_n_0;
  wire pixel_mem_reg_3392_3455_21_23_n_1;
  wire pixel_mem_reg_3392_3455_21_23_n_2;
  wire pixel_mem_reg_3392_3455_3_5_n_0;
  wire pixel_mem_reg_3392_3455_3_5_n_1;
  wire pixel_mem_reg_3392_3455_3_5_n_2;
  wire pixel_mem_reg_3392_3455_6_8_n_0;
  wire pixel_mem_reg_3392_3455_6_8_n_1;
  wire pixel_mem_reg_3392_3455_6_8_n_2;
  wire pixel_mem_reg_3392_3455_9_11_n_0;
  wire pixel_mem_reg_3392_3455_9_11_n_1;
  wire pixel_mem_reg_3392_3455_9_11_n_2;
  wire pixel_mem_reg_3456_3519_0_2_i_1_n_0;
  wire pixel_mem_reg_3456_3519_0_2_n_0;
  wire pixel_mem_reg_3456_3519_0_2_n_1;
  wire pixel_mem_reg_3456_3519_0_2_n_2;
  wire pixel_mem_reg_3456_3519_12_14_n_0;
  wire pixel_mem_reg_3456_3519_12_14_n_1;
  wire pixel_mem_reg_3456_3519_12_14_n_2;
  wire pixel_mem_reg_3456_3519_15_17_n_0;
  wire pixel_mem_reg_3456_3519_15_17_n_1;
  wire pixel_mem_reg_3456_3519_15_17_n_2;
  wire pixel_mem_reg_3456_3519_18_20_n_0;
  wire pixel_mem_reg_3456_3519_18_20_n_1;
  wire pixel_mem_reg_3456_3519_18_20_n_2;
  wire pixel_mem_reg_3456_3519_21_23_n_0;
  wire pixel_mem_reg_3456_3519_21_23_n_1;
  wire pixel_mem_reg_3456_3519_21_23_n_2;
  wire pixel_mem_reg_3456_3519_3_5_n_0;
  wire pixel_mem_reg_3456_3519_3_5_n_1;
  wire pixel_mem_reg_3456_3519_3_5_n_2;
  wire pixel_mem_reg_3456_3519_6_8_n_0;
  wire pixel_mem_reg_3456_3519_6_8_n_1;
  wire pixel_mem_reg_3456_3519_6_8_n_2;
  wire pixel_mem_reg_3456_3519_9_11_n_0;
  wire pixel_mem_reg_3456_3519_9_11_n_1;
  wire pixel_mem_reg_3456_3519_9_11_n_2;
  wire pixel_mem_reg_3520_3583_0_2_i_1_n_0;
  wire pixel_mem_reg_3520_3583_0_2_n_0;
  wire pixel_mem_reg_3520_3583_0_2_n_1;
  wire pixel_mem_reg_3520_3583_0_2_n_2;
  wire pixel_mem_reg_3520_3583_12_14_n_0;
  wire pixel_mem_reg_3520_3583_12_14_n_1;
  wire pixel_mem_reg_3520_3583_12_14_n_2;
  wire pixel_mem_reg_3520_3583_15_17_n_0;
  wire pixel_mem_reg_3520_3583_15_17_n_1;
  wire pixel_mem_reg_3520_3583_15_17_n_2;
  wire pixel_mem_reg_3520_3583_18_20_n_0;
  wire pixel_mem_reg_3520_3583_18_20_n_1;
  wire pixel_mem_reg_3520_3583_18_20_n_2;
  wire pixel_mem_reg_3520_3583_21_23_n_0;
  wire pixel_mem_reg_3520_3583_21_23_n_1;
  wire pixel_mem_reg_3520_3583_21_23_n_2;
  wire pixel_mem_reg_3520_3583_3_5_n_0;
  wire pixel_mem_reg_3520_3583_3_5_n_1;
  wire pixel_mem_reg_3520_3583_3_5_n_2;
  wire pixel_mem_reg_3520_3583_6_8_n_0;
  wire pixel_mem_reg_3520_3583_6_8_n_1;
  wire pixel_mem_reg_3520_3583_6_8_n_2;
  wire pixel_mem_reg_3520_3583_9_11_n_0;
  wire pixel_mem_reg_3520_3583_9_11_n_1;
  wire pixel_mem_reg_3520_3583_9_11_n_2;
  wire pixel_mem_reg_3584_3647_0_2_i_1_n_0;
  wire pixel_mem_reg_3584_3647_0_2_i_2_n_0;
  wire pixel_mem_reg_3584_3647_0_2_n_0;
  wire pixel_mem_reg_3584_3647_0_2_n_1;
  wire pixel_mem_reg_3584_3647_0_2_n_2;
  wire pixel_mem_reg_3584_3647_12_14_n_0;
  wire pixel_mem_reg_3584_3647_12_14_n_1;
  wire pixel_mem_reg_3584_3647_12_14_n_2;
  wire pixel_mem_reg_3584_3647_15_17_n_0;
  wire pixel_mem_reg_3584_3647_15_17_n_1;
  wire pixel_mem_reg_3584_3647_15_17_n_2;
  wire pixel_mem_reg_3584_3647_18_20_n_0;
  wire pixel_mem_reg_3584_3647_18_20_n_1;
  wire pixel_mem_reg_3584_3647_18_20_n_2;
  wire pixel_mem_reg_3584_3647_21_23_n_0;
  wire pixel_mem_reg_3584_3647_21_23_n_1;
  wire pixel_mem_reg_3584_3647_21_23_n_2;
  wire pixel_mem_reg_3584_3647_3_5_n_0;
  wire pixel_mem_reg_3584_3647_3_5_n_1;
  wire pixel_mem_reg_3584_3647_3_5_n_2;
  wire pixel_mem_reg_3584_3647_6_8_n_0;
  wire pixel_mem_reg_3584_3647_6_8_n_1;
  wire pixel_mem_reg_3584_3647_6_8_n_2;
  wire pixel_mem_reg_3584_3647_9_11_n_0;
  wire pixel_mem_reg_3584_3647_9_11_n_1;
  wire pixel_mem_reg_3584_3647_9_11_n_2;
  wire pixel_mem_reg_3648_3711_0_2_i_1_n_0;
  wire pixel_mem_reg_3648_3711_0_2_n_0;
  wire pixel_mem_reg_3648_3711_0_2_n_1;
  wire pixel_mem_reg_3648_3711_0_2_n_2;
  wire pixel_mem_reg_3648_3711_12_14_n_0;
  wire pixel_mem_reg_3648_3711_12_14_n_1;
  wire pixel_mem_reg_3648_3711_12_14_n_2;
  wire pixel_mem_reg_3648_3711_15_17_n_0;
  wire pixel_mem_reg_3648_3711_15_17_n_1;
  wire pixel_mem_reg_3648_3711_15_17_n_2;
  wire pixel_mem_reg_3648_3711_18_20_n_0;
  wire pixel_mem_reg_3648_3711_18_20_n_1;
  wire pixel_mem_reg_3648_3711_18_20_n_2;
  wire pixel_mem_reg_3648_3711_21_23_n_0;
  wire pixel_mem_reg_3648_3711_21_23_n_1;
  wire pixel_mem_reg_3648_3711_21_23_n_2;
  wire pixel_mem_reg_3648_3711_3_5_n_0;
  wire pixel_mem_reg_3648_3711_3_5_n_1;
  wire pixel_mem_reg_3648_3711_3_5_n_2;
  wire pixel_mem_reg_3648_3711_6_8_n_0;
  wire pixel_mem_reg_3648_3711_6_8_n_1;
  wire pixel_mem_reg_3648_3711_6_8_n_2;
  wire pixel_mem_reg_3648_3711_9_11_n_0;
  wire pixel_mem_reg_3648_3711_9_11_n_1;
  wire pixel_mem_reg_3648_3711_9_11_n_2;
  wire pixel_mem_reg_3712_3775_0_2_i_1_n_0;
  wire pixel_mem_reg_3712_3775_0_2_n_0;
  wire pixel_mem_reg_3712_3775_0_2_n_1;
  wire pixel_mem_reg_3712_3775_0_2_n_2;
  wire pixel_mem_reg_3712_3775_12_14_n_0;
  wire pixel_mem_reg_3712_3775_12_14_n_1;
  wire pixel_mem_reg_3712_3775_12_14_n_2;
  wire pixel_mem_reg_3712_3775_15_17_n_0;
  wire pixel_mem_reg_3712_3775_15_17_n_1;
  wire pixel_mem_reg_3712_3775_15_17_n_2;
  wire pixel_mem_reg_3712_3775_18_20_n_0;
  wire pixel_mem_reg_3712_3775_18_20_n_1;
  wire pixel_mem_reg_3712_3775_18_20_n_2;
  wire pixel_mem_reg_3712_3775_21_23_n_0;
  wire pixel_mem_reg_3712_3775_21_23_n_1;
  wire pixel_mem_reg_3712_3775_21_23_n_2;
  wire pixel_mem_reg_3712_3775_3_5_n_0;
  wire pixel_mem_reg_3712_3775_3_5_n_1;
  wire pixel_mem_reg_3712_3775_3_5_n_2;
  wire pixel_mem_reg_3712_3775_6_8_n_0;
  wire pixel_mem_reg_3712_3775_6_8_n_1;
  wire pixel_mem_reg_3712_3775_6_8_n_2;
  wire pixel_mem_reg_3712_3775_9_11_n_0;
  wire pixel_mem_reg_3712_3775_9_11_n_1;
  wire pixel_mem_reg_3712_3775_9_11_n_2;
  wire pixel_mem_reg_3776_3839_0_2_i_1_n_0;
  wire pixel_mem_reg_3776_3839_0_2_n_0;
  wire pixel_mem_reg_3776_3839_0_2_n_1;
  wire pixel_mem_reg_3776_3839_0_2_n_2;
  wire pixel_mem_reg_3776_3839_12_14_n_0;
  wire pixel_mem_reg_3776_3839_12_14_n_1;
  wire pixel_mem_reg_3776_3839_12_14_n_2;
  wire pixel_mem_reg_3776_3839_15_17_n_0;
  wire pixel_mem_reg_3776_3839_15_17_n_1;
  wire pixel_mem_reg_3776_3839_15_17_n_2;
  wire pixel_mem_reg_3776_3839_18_20_n_0;
  wire pixel_mem_reg_3776_3839_18_20_n_1;
  wire pixel_mem_reg_3776_3839_18_20_n_2;
  wire pixel_mem_reg_3776_3839_21_23_n_0;
  wire pixel_mem_reg_3776_3839_21_23_n_1;
  wire pixel_mem_reg_3776_3839_21_23_n_2;
  wire pixel_mem_reg_3776_3839_3_5_n_0;
  wire pixel_mem_reg_3776_3839_3_5_n_1;
  wire pixel_mem_reg_3776_3839_3_5_n_2;
  wire pixel_mem_reg_3776_3839_6_8_n_0;
  wire pixel_mem_reg_3776_3839_6_8_n_1;
  wire pixel_mem_reg_3776_3839_6_8_n_2;
  wire pixel_mem_reg_3776_3839_9_11_n_0;
  wire pixel_mem_reg_3776_3839_9_11_n_1;
  wire pixel_mem_reg_3776_3839_9_11_n_2;
  wire pixel_mem_reg_3840_3903_0_2_i_1_n_0;
  wire pixel_mem_reg_3840_3903_0_2_n_0;
  wire pixel_mem_reg_3840_3903_0_2_n_1;
  wire pixel_mem_reg_3840_3903_0_2_n_2;
  wire pixel_mem_reg_3840_3903_12_14_n_0;
  wire pixel_mem_reg_3840_3903_12_14_n_1;
  wire pixel_mem_reg_3840_3903_12_14_n_2;
  wire pixel_mem_reg_3840_3903_15_17_n_0;
  wire pixel_mem_reg_3840_3903_15_17_n_1;
  wire pixel_mem_reg_3840_3903_15_17_n_2;
  wire pixel_mem_reg_3840_3903_18_20_n_0;
  wire pixel_mem_reg_3840_3903_18_20_n_1;
  wire pixel_mem_reg_3840_3903_18_20_n_2;
  wire pixel_mem_reg_3840_3903_21_23_n_0;
  wire pixel_mem_reg_3840_3903_21_23_n_1;
  wire pixel_mem_reg_3840_3903_21_23_n_2;
  wire pixel_mem_reg_3840_3903_3_5_n_0;
  wire pixel_mem_reg_3840_3903_3_5_n_1;
  wire pixel_mem_reg_3840_3903_3_5_n_2;
  wire pixel_mem_reg_3840_3903_6_8_n_0;
  wire pixel_mem_reg_3840_3903_6_8_n_1;
  wire pixel_mem_reg_3840_3903_6_8_n_2;
  wire pixel_mem_reg_3840_3903_9_11_n_0;
  wire pixel_mem_reg_3840_3903_9_11_n_1;
  wire pixel_mem_reg_3840_3903_9_11_n_2;
  wire pixel_mem_reg_384_447_0_2_i_1_n_0;
  wire pixel_mem_reg_384_447_0_2_n_0;
  wire pixel_mem_reg_384_447_0_2_n_1;
  wire pixel_mem_reg_384_447_0_2_n_2;
  wire pixel_mem_reg_384_447_12_14_n_0;
  wire pixel_mem_reg_384_447_12_14_n_1;
  wire pixel_mem_reg_384_447_12_14_n_2;
  wire pixel_mem_reg_384_447_15_17_n_0;
  wire pixel_mem_reg_384_447_15_17_n_1;
  wire pixel_mem_reg_384_447_15_17_n_2;
  wire pixel_mem_reg_384_447_18_20_n_0;
  wire pixel_mem_reg_384_447_18_20_n_1;
  wire pixel_mem_reg_384_447_18_20_n_2;
  wire pixel_mem_reg_384_447_21_23_n_0;
  wire pixel_mem_reg_384_447_21_23_n_1;
  wire pixel_mem_reg_384_447_21_23_n_2;
  wire pixel_mem_reg_384_447_3_5_n_0;
  wire pixel_mem_reg_384_447_3_5_n_1;
  wire pixel_mem_reg_384_447_3_5_n_2;
  wire pixel_mem_reg_384_447_6_8_n_0;
  wire pixel_mem_reg_384_447_6_8_n_1;
  wire pixel_mem_reg_384_447_6_8_n_2;
  wire pixel_mem_reg_384_447_9_11_n_0;
  wire pixel_mem_reg_384_447_9_11_n_1;
  wire pixel_mem_reg_384_447_9_11_n_2;
  wire pixel_mem_reg_3904_3967_0_2_i_1_n_0;
  wire pixel_mem_reg_3904_3967_0_2_n_0;
  wire pixel_mem_reg_3904_3967_0_2_n_1;
  wire pixel_mem_reg_3904_3967_0_2_n_2;
  wire pixel_mem_reg_3904_3967_12_14_n_0;
  wire pixel_mem_reg_3904_3967_12_14_n_1;
  wire pixel_mem_reg_3904_3967_12_14_n_2;
  wire pixel_mem_reg_3904_3967_15_17_n_0;
  wire pixel_mem_reg_3904_3967_15_17_n_1;
  wire pixel_mem_reg_3904_3967_15_17_n_2;
  wire pixel_mem_reg_3904_3967_18_20_n_0;
  wire pixel_mem_reg_3904_3967_18_20_n_1;
  wire pixel_mem_reg_3904_3967_18_20_n_2;
  wire pixel_mem_reg_3904_3967_21_23_n_0;
  wire pixel_mem_reg_3904_3967_21_23_n_1;
  wire pixel_mem_reg_3904_3967_21_23_n_2;
  wire pixel_mem_reg_3904_3967_3_5_n_0;
  wire pixel_mem_reg_3904_3967_3_5_n_1;
  wire pixel_mem_reg_3904_3967_3_5_n_2;
  wire pixel_mem_reg_3904_3967_6_8_n_0;
  wire pixel_mem_reg_3904_3967_6_8_n_1;
  wire pixel_mem_reg_3904_3967_6_8_n_2;
  wire pixel_mem_reg_3904_3967_9_11_n_0;
  wire pixel_mem_reg_3904_3967_9_11_n_1;
  wire pixel_mem_reg_3904_3967_9_11_n_2;
  wire pixel_mem_reg_3968_4031_0_2_i_1_n_0;
  wire pixel_mem_reg_3968_4031_0_2_n_0;
  wire pixel_mem_reg_3968_4031_0_2_n_1;
  wire pixel_mem_reg_3968_4031_0_2_n_2;
  wire pixel_mem_reg_3968_4031_12_14_n_0;
  wire pixel_mem_reg_3968_4031_12_14_n_1;
  wire pixel_mem_reg_3968_4031_12_14_n_2;
  wire pixel_mem_reg_3968_4031_15_17_n_0;
  wire pixel_mem_reg_3968_4031_15_17_n_1;
  wire pixel_mem_reg_3968_4031_15_17_n_2;
  wire pixel_mem_reg_3968_4031_18_20_n_0;
  wire pixel_mem_reg_3968_4031_18_20_n_1;
  wire pixel_mem_reg_3968_4031_18_20_n_2;
  wire pixel_mem_reg_3968_4031_21_23_n_0;
  wire pixel_mem_reg_3968_4031_21_23_n_1;
  wire pixel_mem_reg_3968_4031_21_23_n_2;
  wire pixel_mem_reg_3968_4031_3_5_n_0;
  wire pixel_mem_reg_3968_4031_3_5_n_1;
  wire pixel_mem_reg_3968_4031_3_5_n_2;
  wire pixel_mem_reg_3968_4031_6_8_n_0;
  wire pixel_mem_reg_3968_4031_6_8_n_1;
  wire pixel_mem_reg_3968_4031_6_8_n_2;
  wire pixel_mem_reg_3968_4031_9_11_n_0;
  wire pixel_mem_reg_3968_4031_9_11_n_1;
  wire pixel_mem_reg_3968_4031_9_11_n_2;
  wire pixel_mem_reg_4032_4095_0_2_i_1_n_0;
  wire pixel_mem_reg_4032_4095_0_2_n_0;
  wire pixel_mem_reg_4032_4095_0_2_n_1;
  wire pixel_mem_reg_4032_4095_0_2_n_2;
  wire pixel_mem_reg_4032_4095_12_14_n_0;
  wire pixel_mem_reg_4032_4095_12_14_n_1;
  wire pixel_mem_reg_4032_4095_12_14_n_2;
  wire pixel_mem_reg_4032_4095_15_17_n_0;
  wire pixel_mem_reg_4032_4095_15_17_n_1;
  wire pixel_mem_reg_4032_4095_15_17_n_2;
  wire pixel_mem_reg_4032_4095_18_20_n_0;
  wire pixel_mem_reg_4032_4095_18_20_n_1;
  wire pixel_mem_reg_4032_4095_18_20_n_2;
  wire pixel_mem_reg_4032_4095_21_23_n_0;
  wire pixel_mem_reg_4032_4095_21_23_n_1;
  wire pixel_mem_reg_4032_4095_21_23_n_2;
  wire pixel_mem_reg_4032_4095_3_5_n_0;
  wire pixel_mem_reg_4032_4095_3_5_n_1;
  wire pixel_mem_reg_4032_4095_3_5_n_2;
  wire pixel_mem_reg_4032_4095_6_8_n_0;
  wire pixel_mem_reg_4032_4095_6_8_n_1;
  wire pixel_mem_reg_4032_4095_6_8_n_2;
  wire pixel_mem_reg_4032_4095_9_11_n_0;
  wire pixel_mem_reg_4032_4095_9_11_n_1;
  wire pixel_mem_reg_4032_4095_9_11_n_2;
  wire pixel_mem_reg_448_511_0_2_i_1_n_0;
  wire pixel_mem_reg_448_511_0_2_i_2_n_0;
  wire pixel_mem_reg_448_511_0_2_n_0;
  wire pixel_mem_reg_448_511_0_2_n_1;
  wire pixel_mem_reg_448_511_0_2_n_2;
  wire pixel_mem_reg_448_511_12_14_n_0;
  wire pixel_mem_reg_448_511_12_14_n_1;
  wire pixel_mem_reg_448_511_12_14_n_2;
  wire pixel_mem_reg_448_511_15_17_n_0;
  wire pixel_mem_reg_448_511_15_17_n_1;
  wire pixel_mem_reg_448_511_15_17_n_2;
  wire pixel_mem_reg_448_511_18_20_n_0;
  wire pixel_mem_reg_448_511_18_20_n_1;
  wire pixel_mem_reg_448_511_18_20_n_2;
  wire pixel_mem_reg_448_511_21_23_n_0;
  wire pixel_mem_reg_448_511_21_23_n_1;
  wire pixel_mem_reg_448_511_21_23_n_2;
  wire pixel_mem_reg_448_511_3_5_n_0;
  wire pixel_mem_reg_448_511_3_5_n_1;
  wire pixel_mem_reg_448_511_3_5_n_2;
  wire pixel_mem_reg_448_511_6_8_n_0;
  wire pixel_mem_reg_448_511_6_8_n_1;
  wire pixel_mem_reg_448_511_6_8_n_2;
  wire pixel_mem_reg_448_511_9_11_n_0;
  wire pixel_mem_reg_448_511_9_11_n_1;
  wire pixel_mem_reg_448_511_9_11_n_2;
  wire pixel_mem_reg_512_575_0_2_i_1_n_0;
  wire pixel_mem_reg_512_575_0_2_n_0;
  wire pixel_mem_reg_512_575_0_2_n_1;
  wire pixel_mem_reg_512_575_0_2_n_2;
  wire pixel_mem_reg_512_575_12_14_n_0;
  wire pixel_mem_reg_512_575_12_14_n_1;
  wire pixel_mem_reg_512_575_12_14_n_2;
  wire pixel_mem_reg_512_575_15_17_n_0;
  wire pixel_mem_reg_512_575_15_17_n_1;
  wire pixel_mem_reg_512_575_15_17_n_2;
  wire pixel_mem_reg_512_575_18_20_n_0;
  wire pixel_mem_reg_512_575_18_20_n_1;
  wire pixel_mem_reg_512_575_18_20_n_2;
  wire pixel_mem_reg_512_575_21_23_n_0;
  wire pixel_mem_reg_512_575_21_23_n_1;
  wire pixel_mem_reg_512_575_21_23_n_2;
  wire pixel_mem_reg_512_575_3_5_n_0;
  wire pixel_mem_reg_512_575_3_5_n_1;
  wire pixel_mem_reg_512_575_3_5_n_2;
  wire pixel_mem_reg_512_575_6_8_n_0;
  wire pixel_mem_reg_512_575_6_8_n_1;
  wire pixel_mem_reg_512_575_6_8_n_2;
  wire pixel_mem_reg_512_575_9_11_n_0;
  wire pixel_mem_reg_512_575_9_11_n_1;
  wire pixel_mem_reg_512_575_9_11_n_2;
  wire pixel_mem_reg_576_639_0_2_i_1_n_0;
  wire pixel_mem_reg_576_639_0_2_n_0;
  wire pixel_mem_reg_576_639_0_2_n_1;
  wire pixel_mem_reg_576_639_0_2_n_2;
  wire pixel_mem_reg_576_639_12_14_n_0;
  wire pixel_mem_reg_576_639_12_14_n_1;
  wire pixel_mem_reg_576_639_12_14_n_2;
  wire pixel_mem_reg_576_639_15_17_n_0;
  wire pixel_mem_reg_576_639_15_17_n_1;
  wire pixel_mem_reg_576_639_15_17_n_2;
  wire pixel_mem_reg_576_639_18_20_n_0;
  wire pixel_mem_reg_576_639_18_20_n_1;
  wire pixel_mem_reg_576_639_18_20_n_2;
  wire pixel_mem_reg_576_639_21_23_n_0;
  wire pixel_mem_reg_576_639_21_23_n_1;
  wire pixel_mem_reg_576_639_21_23_n_2;
  wire pixel_mem_reg_576_639_3_5_n_0;
  wire pixel_mem_reg_576_639_3_5_n_1;
  wire pixel_mem_reg_576_639_3_5_n_2;
  wire pixel_mem_reg_576_639_6_8_n_0;
  wire pixel_mem_reg_576_639_6_8_n_1;
  wire pixel_mem_reg_576_639_6_8_n_2;
  wire pixel_mem_reg_576_639_9_11_n_0;
  wire pixel_mem_reg_576_639_9_11_n_1;
  wire pixel_mem_reg_576_639_9_11_n_2;
  wire pixel_mem_reg_640_703_0_2_i_1_n_0;
  wire pixel_mem_reg_640_703_0_2_n_0;
  wire pixel_mem_reg_640_703_0_2_n_1;
  wire pixel_mem_reg_640_703_0_2_n_2;
  wire pixel_mem_reg_640_703_12_14_n_0;
  wire pixel_mem_reg_640_703_12_14_n_1;
  wire pixel_mem_reg_640_703_12_14_n_2;
  wire pixel_mem_reg_640_703_15_17_n_0;
  wire pixel_mem_reg_640_703_15_17_n_1;
  wire pixel_mem_reg_640_703_15_17_n_2;
  wire pixel_mem_reg_640_703_18_20_n_0;
  wire pixel_mem_reg_640_703_18_20_n_1;
  wire pixel_mem_reg_640_703_18_20_n_2;
  wire pixel_mem_reg_640_703_21_23_n_0;
  wire pixel_mem_reg_640_703_21_23_n_1;
  wire pixel_mem_reg_640_703_21_23_n_2;
  wire pixel_mem_reg_640_703_3_5_n_0;
  wire pixel_mem_reg_640_703_3_5_n_1;
  wire pixel_mem_reg_640_703_3_5_n_2;
  wire pixel_mem_reg_640_703_6_8_n_0;
  wire pixel_mem_reg_640_703_6_8_n_1;
  wire pixel_mem_reg_640_703_6_8_n_2;
  wire pixel_mem_reg_640_703_9_11_n_0;
  wire pixel_mem_reg_640_703_9_11_n_1;
  wire pixel_mem_reg_640_703_9_11_n_2;
  wire pixel_mem_reg_64_127_0_2_i_1_n_0;
  wire pixel_mem_reg_64_127_0_2_i_2_n_0;
  wire pixel_mem_reg_64_127_0_2_n_0;
  wire pixel_mem_reg_64_127_0_2_n_1;
  wire pixel_mem_reg_64_127_0_2_n_2;
  wire pixel_mem_reg_64_127_12_14_n_0;
  wire pixel_mem_reg_64_127_12_14_n_1;
  wire pixel_mem_reg_64_127_12_14_n_2;
  wire pixel_mem_reg_64_127_15_17_n_0;
  wire pixel_mem_reg_64_127_15_17_n_1;
  wire pixel_mem_reg_64_127_15_17_n_2;
  wire pixel_mem_reg_64_127_18_20_n_0;
  wire pixel_mem_reg_64_127_18_20_n_1;
  wire pixel_mem_reg_64_127_18_20_n_2;
  wire pixel_mem_reg_64_127_21_23_n_0;
  wire pixel_mem_reg_64_127_21_23_n_1;
  wire pixel_mem_reg_64_127_21_23_n_2;
  wire pixel_mem_reg_64_127_3_5_n_0;
  wire pixel_mem_reg_64_127_3_5_n_1;
  wire pixel_mem_reg_64_127_3_5_n_2;
  wire pixel_mem_reg_64_127_6_8_n_0;
  wire pixel_mem_reg_64_127_6_8_n_1;
  wire pixel_mem_reg_64_127_6_8_n_2;
  wire pixel_mem_reg_64_127_9_11_n_0;
  wire pixel_mem_reg_64_127_9_11_n_1;
  wire pixel_mem_reg_64_127_9_11_n_2;
  wire pixel_mem_reg_704_767_0_2_i_1_n_0;
  wire pixel_mem_reg_704_767_0_2_n_0;
  wire pixel_mem_reg_704_767_0_2_n_1;
  wire pixel_mem_reg_704_767_0_2_n_2;
  wire pixel_mem_reg_704_767_12_14_n_0;
  wire pixel_mem_reg_704_767_12_14_n_1;
  wire pixel_mem_reg_704_767_12_14_n_2;
  wire pixel_mem_reg_704_767_15_17_n_0;
  wire pixel_mem_reg_704_767_15_17_n_1;
  wire pixel_mem_reg_704_767_15_17_n_2;
  wire pixel_mem_reg_704_767_18_20_n_0;
  wire pixel_mem_reg_704_767_18_20_n_1;
  wire pixel_mem_reg_704_767_18_20_n_2;
  wire pixel_mem_reg_704_767_21_23_n_0;
  wire pixel_mem_reg_704_767_21_23_n_1;
  wire pixel_mem_reg_704_767_21_23_n_2;
  wire pixel_mem_reg_704_767_3_5_n_0;
  wire pixel_mem_reg_704_767_3_5_n_1;
  wire pixel_mem_reg_704_767_3_5_n_2;
  wire pixel_mem_reg_704_767_6_8_n_0;
  wire pixel_mem_reg_704_767_6_8_n_1;
  wire pixel_mem_reg_704_767_6_8_n_2;
  wire pixel_mem_reg_704_767_9_11_n_0;
  wire pixel_mem_reg_704_767_9_11_n_1;
  wire pixel_mem_reg_704_767_9_11_n_2;
  wire pixel_mem_reg_768_831_0_2_i_1_n_0;
  wire pixel_mem_reg_768_831_0_2_n_0;
  wire pixel_mem_reg_768_831_0_2_n_1;
  wire pixel_mem_reg_768_831_0_2_n_2;
  wire pixel_mem_reg_768_831_12_14_n_0;
  wire pixel_mem_reg_768_831_12_14_n_1;
  wire pixel_mem_reg_768_831_12_14_n_2;
  wire pixel_mem_reg_768_831_15_17_n_0;
  wire pixel_mem_reg_768_831_15_17_n_1;
  wire pixel_mem_reg_768_831_15_17_n_2;
  wire pixel_mem_reg_768_831_18_20_n_0;
  wire pixel_mem_reg_768_831_18_20_n_1;
  wire pixel_mem_reg_768_831_18_20_n_2;
  wire pixel_mem_reg_768_831_21_23_n_0;
  wire pixel_mem_reg_768_831_21_23_n_1;
  wire pixel_mem_reg_768_831_21_23_n_2;
  wire pixel_mem_reg_768_831_3_5_n_0;
  wire pixel_mem_reg_768_831_3_5_n_1;
  wire pixel_mem_reg_768_831_3_5_n_2;
  wire pixel_mem_reg_768_831_6_8_n_0;
  wire pixel_mem_reg_768_831_6_8_n_1;
  wire pixel_mem_reg_768_831_6_8_n_2;
  wire pixel_mem_reg_768_831_9_11_n_0;
  wire pixel_mem_reg_768_831_9_11_n_1;
  wire pixel_mem_reg_768_831_9_11_n_2;
  wire pixel_mem_reg_832_895_0_2_i_1_n_0;
  wire pixel_mem_reg_832_895_0_2_i_2_n_0;
  wire pixel_mem_reg_832_895_0_2_n_0;
  wire pixel_mem_reg_832_895_0_2_n_1;
  wire pixel_mem_reg_832_895_0_2_n_2;
  wire pixel_mem_reg_832_895_12_14_n_0;
  wire pixel_mem_reg_832_895_12_14_n_1;
  wire pixel_mem_reg_832_895_12_14_n_2;
  wire pixel_mem_reg_832_895_15_17_n_0;
  wire pixel_mem_reg_832_895_15_17_n_1;
  wire pixel_mem_reg_832_895_15_17_n_2;
  wire pixel_mem_reg_832_895_18_20_n_0;
  wire pixel_mem_reg_832_895_18_20_n_1;
  wire pixel_mem_reg_832_895_18_20_n_2;
  wire pixel_mem_reg_832_895_21_23_n_0;
  wire pixel_mem_reg_832_895_21_23_n_1;
  wire pixel_mem_reg_832_895_21_23_n_2;
  wire pixel_mem_reg_832_895_3_5_n_0;
  wire pixel_mem_reg_832_895_3_5_n_1;
  wire pixel_mem_reg_832_895_3_5_n_2;
  wire pixel_mem_reg_832_895_6_8_n_0;
  wire pixel_mem_reg_832_895_6_8_n_1;
  wire pixel_mem_reg_832_895_6_8_n_2;
  wire pixel_mem_reg_832_895_9_11_n_0;
  wire pixel_mem_reg_832_895_9_11_n_1;
  wire pixel_mem_reg_832_895_9_11_n_2;
  wire pixel_mem_reg_896_959_0_2_i_1_n_0;
  wire pixel_mem_reg_896_959_0_2_i_2_n_0;
  wire pixel_mem_reg_896_959_0_2_n_0;
  wire pixel_mem_reg_896_959_0_2_n_1;
  wire pixel_mem_reg_896_959_0_2_n_2;
  wire pixel_mem_reg_896_959_12_14_n_0;
  wire pixel_mem_reg_896_959_12_14_n_1;
  wire pixel_mem_reg_896_959_12_14_n_2;
  wire pixel_mem_reg_896_959_15_17_n_0;
  wire pixel_mem_reg_896_959_15_17_n_1;
  wire pixel_mem_reg_896_959_15_17_n_2;
  wire pixel_mem_reg_896_959_18_20_n_0;
  wire pixel_mem_reg_896_959_18_20_n_1;
  wire pixel_mem_reg_896_959_18_20_n_2;
  wire pixel_mem_reg_896_959_21_23_n_0;
  wire pixel_mem_reg_896_959_21_23_n_1;
  wire pixel_mem_reg_896_959_21_23_n_2;
  wire pixel_mem_reg_896_959_3_5_n_0;
  wire pixel_mem_reg_896_959_3_5_n_1;
  wire pixel_mem_reg_896_959_3_5_n_2;
  wire pixel_mem_reg_896_959_6_8_n_0;
  wire pixel_mem_reg_896_959_6_8_n_1;
  wire pixel_mem_reg_896_959_6_8_n_2;
  wire pixel_mem_reg_896_959_9_11_n_0;
  wire pixel_mem_reg_896_959_9_11_n_1;
  wire pixel_mem_reg_896_959_9_11_n_2;
  wire pixel_mem_reg_960_1023_0_2_i_1_n_0;
  wire pixel_mem_reg_960_1023_0_2_n_0;
  wire pixel_mem_reg_960_1023_0_2_n_1;
  wire pixel_mem_reg_960_1023_0_2_n_2;
  wire pixel_mem_reg_960_1023_12_14_n_0;
  wire pixel_mem_reg_960_1023_12_14_n_1;
  wire pixel_mem_reg_960_1023_12_14_n_2;
  wire pixel_mem_reg_960_1023_15_17_n_0;
  wire pixel_mem_reg_960_1023_15_17_n_1;
  wire pixel_mem_reg_960_1023_15_17_n_2;
  wire pixel_mem_reg_960_1023_18_20_n_0;
  wire pixel_mem_reg_960_1023_18_20_n_1;
  wire pixel_mem_reg_960_1023_18_20_n_2;
  wire pixel_mem_reg_960_1023_21_23_n_0;
  wire pixel_mem_reg_960_1023_21_23_n_1;
  wire pixel_mem_reg_960_1023_21_23_n_2;
  wire pixel_mem_reg_960_1023_3_5_n_0;
  wire pixel_mem_reg_960_1023_3_5_n_1;
  wire pixel_mem_reg_960_1023_3_5_n_2;
  wire pixel_mem_reg_960_1023_6_8_n_0;
  wire pixel_mem_reg_960_1023_6_8_n_1;
  wire pixel_mem_reg_960_1023_6_8_n_2;
  wire pixel_mem_reg_960_1023_9_11_n_0;
  wire pixel_mem_reg_960_1023_9_11_n_1;
  wire pixel_mem_reg_960_1023_9_11_n_2;
  wire [23:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tuser;
  wire s_axis_tvalid;
  wire sw_1;
  wire \x_cnt[0]_i_2_n_0 ;
  wire \x_cnt_reg[0]_i_1_n_0 ;
  wire \x_cnt_reg[0]_i_1_n_1 ;
  wire \x_cnt_reg[0]_i_1_n_2 ;
  wire \x_cnt_reg[0]_i_1_n_3 ;
  wire \x_cnt_reg[0]_i_1_n_4 ;
  wire \x_cnt_reg[0]_i_1_n_5 ;
  wire \x_cnt_reg[0]_i_1_n_6 ;
  wire \x_cnt_reg[0]_i_1_n_7 ;
  wire \x_cnt_reg[2]_rep__0_n_0 ;
  wire \x_cnt_reg[2]_rep__1_n_0 ;
  wire \x_cnt_reg[2]_rep__2_n_0 ;
  wire \x_cnt_reg[2]_rep_n_0 ;
  wire \x_cnt_reg[4]_i_1_n_0 ;
  wire \x_cnt_reg[4]_i_1_n_1 ;
  wire \x_cnt_reg[4]_i_1_n_2 ;
  wire \x_cnt_reg[4]_i_1_n_3 ;
  wire \x_cnt_reg[4]_i_1_n_4 ;
  wire \x_cnt_reg[4]_i_1_n_5 ;
  wire \x_cnt_reg[4]_i_1_n_6 ;
  wire \x_cnt_reg[4]_i_1_n_7 ;
  wire \x_cnt_reg[8]_i_1_n_1 ;
  wire \x_cnt_reg[8]_i_1_n_2 ;
  wire \x_cnt_reg[8]_i_1_n_3 ;
  wire \x_cnt_reg[8]_i_1_n_4 ;
  wire \x_cnt_reg[8]_i_1_n_5 ;
  wire \x_cnt_reg[8]_i_1_n_6 ;
  wire \x_cnt_reg[8]_i_1_n_7 ;
  wire [11:6]x_cnt_reg__0__0;
  wire x_cnt_reg__0_n_0;
  wire x_cnt_reg__0_rep__0_n_0;
  wire x_cnt_reg__0_rep__10_n_0;
  wire x_cnt_reg__0_rep__11_n_0;
  wire x_cnt_reg__0_rep__12_n_0;
  wire x_cnt_reg__0_rep__13_n_0;
  wire x_cnt_reg__0_rep__1_n_0;
  wire x_cnt_reg__0_rep__2_n_0;
  wire x_cnt_reg__0_rep__3_n_0;
  wire x_cnt_reg__0_rep__4_n_0;
  wire x_cnt_reg__0_rep__5_n_0;
  wire x_cnt_reg__0_rep__6_n_0;
  wire x_cnt_reg__0_rep__7_n_0;
  wire x_cnt_reg__0_rep__8_n_0;
  wire x_cnt_reg__0_rep__9_n_0;
  wire x_cnt_reg__0_rep_n_0;
  wire x_cnt_reg__1_n_0;
  wire x_cnt_reg__1_rep__0_n_0;
  wire x_cnt_reg__1_rep__10_n_0;
  wire x_cnt_reg__1_rep__11_n_0;
  wire x_cnt_reg__1_rep__12_n_0;
  wire x_cnt_reg__1_rep__13_n_0;
  wire x_cnt_reg__1_rep__1_n_0;
  wire x_cnt_reg__1_rep__2_n_0;
  wire x_cnt_reg__1_rep__3_n_0;
  wire x_cnt_reg__1_rep__4_n_0;
  wire x_cnt_reg__1_rep__5_n_0;
  wire x_cnt_reg__1_rep__6_n_0;
  wire x_cnt_reg__1_rep__7_n_0;
  wire x_cnt_reg__1_rep__8_n_0;
  wire x_cnt_reg__1_rep__9_n_0;
  wire x_cnt_reg__1_rep_n_0;
  wire x_cnt_reg__2_i_1_n_0;
  wire x_cnt_reg__2_i_1_n_1;
  wire x_cnt_reg__2_i_1_n_2;
  wire x_cnt_reg__2_i_1_n_3;
  wire x_cnt_reg__2_n_0;
  wire x_cnt_reg__2_rep__0_n_0;
  wire x_cnt_reg__2_rep__10_n_0;
  wire x_cnt_reg__2_rep__11_n_0;
  wire x_cnt_reg__2_rep__12_n_0;
  wire x_cnt_reg__2_rep__13_n_0;
  wire x_cnt_reg__2_rep__1_n_0;
  wire x_cnt_reg__2_rep__2_n_0;
  wire x_cnt_reg__2_rep__3_n_0;
  wire x_cnt_reg__2_rep__4_n_0;
  wire x_cnt_reg__2_rep__5_n_0;
  wire x_cnt_reg__2_rep__6_n_0;
  wire x_cnt_reg__2_rep__7_n_0;
  wire x_cnt_reg__2_rep__8_n_0;
  wire x_cnt_reg__2_rep__9_n_0;
  wire x_cnt_reg__2_rep_n_0;
  wire x_cnt_reg__3_n_0;
  wire x_cnt_reg__3_rep__0_n_0;
  wire x_cnt_reg__3_rep__10_n_0;
  wire x_cnt_reg__3_rep__11_n_0;
  wire x_cnt_reg__3_rep__12_n_0;
  wire x_cnt_reg__3_rep__13_n_0;
  wire x_cnt_reg__3_rep__1_n_0;
  wire x_cnt_reg__3_rep__2_n_0;
  wire x_cnt_reg__3_rep__3_n_0;
  wire x_cnt_reg__3_rep__4_n_0;
  wire x_cnt_reg__3_rep__5_n_0;
  wire x_cnt_reg__3_rep__6_n_0;
  wire x_cnt_reg__3_rep__7_n_0;
  wire x_cnt_reg__3_rep__8_n_0;
  wire x_cnt_reg__3_rep__9_n_0;
  wire x_cnt_reg__3_rep_n_0;
  wire x_cnt_reg__4_n_0;
  wire x_cnt_reg__4_rep__0_n_0;
  wire x_cnt_reg__4_rep__10_n_0;
  wire x_cnt_reg__4_rep__11_n_0;
  wire x_cnt_reg__4_rep__12_n_0;
  wire x_cnt_reg__4_rep__13_n_0;
  wire x_cnt_reg__4_rep__1_n_0;
  wire x_cnt_reg__4_rep__2_n_0;
  wire x_cnt_reg__4_rep__3_n_0;
  wire x_cnt_reg__4_rep__4_n_0;
  wire x_cnt_reg__4_rep__5_n_0;
  wire x_cnt_reg__4_rep__6_n_0;
  wire x_cnt_reg__4_rep__7_n_0;
  wire x_cnt_reg__4_rep__8_n_0;
  wire x_cnt_reg__4_rep__9_n_0;
  wire x_cnt_reg__4_rep_n_0;
  wire [5:0]x_cnt_reg__5;
  wire x_cnt_reg_i_3_n_2;
  wire x_cnt_reg_i_3_n_3;
  wire x_cnt_reg_n_0;
  wire x_cnt_reg_rep__0_n_0;
  wire x_cnt_reg_rep__10_n_0;
  wire x_cnt_reg_rep__11_n_0;
  wire x_cnt_reg_rep__12_n_0;
  wire x_cnt_reg_rep__13_n_0;
  wire x_cnt_reg_rep__1_n_0;
  wire x_cnt_reg_rep__2_n_0;
  wire x_cnt_reg_rep__3_n_0;
  wire x_cnt_reg_rep__4_n_0;
  wire x_cnt_reg_rep__5_n_0;
  wire x_cnt_reg_rep__6_n_0;
  wire x_cnt_reg_rep__7_n_0;
  wire x_cnt_reg_rep__8_n_0;
  wire x_cnt_reg_rep__9_n_0;
  wire x_cnt_reg_rep_n_0;
  wire y_cnt;
  wire \y_cnt[0]_i_2_n_0 ;
  wire \y_cnt_reg[0]_i_1_n_0 ;
  wire \y_cnt_reg[0]_i_1_n_1 ;
  wire \y_cnt_reg[0]_i_1_n_2 ;
  wire \y_cnt_reg[0]_i_1_n_3 ;
  wire \y_cnt_reg[0]_i_1_n_4 ;
  wire \y_cnt_reg[0]_i_1_n_5 ;
  wire \y_cnt_reg[0]_i_1_n_6 ;
  wire \y_cnt_reg[0]_i_1_n_7 ;
  wire \y_cnt_reg[4]_i_1_n_0 ;
  wire \y_cnt_reg[4]_i_1_n_1 ;
  wire \y_cnt_reg[4]_i_1_n_2 ;
  wire \y_cnt_reg[4]_i_1_n_3 ;
  wire \y_cnt_reg[4]_i_1_n_4 ;
  wire \y_cnt_reg[4]_i_1_n_5 ;
  wire \y_cnt_reg[4]_i_1_n_6 ;
  wire \y_cnt_reg[4]_i_1_n_7 ;
  wire \y_cnt_reg[8]_i_1_n_1 ;
  wire \y_cnt_reg[8]_i_1_n_2 ;
  wire \y_cnt_reg[8]_i_1_n_3 ;
  wire \y_cnt_reg[8]_i_1_n_4 ;
  wire \y_cnt_reg[8]_i_1_n_5 ;
  wire \y_cnt_reg[8]_i_1_n_6 ;
  wire \y_cnt_reg[8]_i_1_n_7 ;
  wire [11:6]y_cnt_reg__0__0;
  wire y_cnt_reg__0_n_0;
  wire y_cnt_reg__1_n_0;
  wire y_cnt_reg__2_i_1_n_0;
  wire y_cnt_reg__2_i_1_n_1;
  wire y_cnt_reg__2_i_1_n_2;
  wire y_cnt_reg__2_i_1_n_3;
  wire y_cnt_reg__2_n_0;
  wire y_cnt_reg__2_rep_n_0;
  wire y_cnt_reg__3_n_0;
  wire y_cnt_reg__3_rep__0_n_0;
  wire y_cnt_reg__3_rep_n_0;
  wire y_cnt_reg__4_n_0;
  wire y_cnt_reg__4_rep__0_n_0;
  wire y_cnt_reg__4_rep_n_0;
  wire [5:0]y_cnt_reg__5;
  wire y_cnt_reg_i_3_n_2;
  wire y_cnt_reg_i_3_n_3;
  wire y_cnt_reg_n_0;
  wire [23:0]zoom_pixel;
  wire NLW_pixel_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1024_1087_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1088_1151_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1152_1215_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1216_1279_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1280_1343_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1344_1407_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1408_1471_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1472_1535_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1536_1599_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1600_1663_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1664_1727_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1728_1791_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1792_1855_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1856_1919_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1920_1983_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_1984_2047_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2048_2111_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2112_2175_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2176_2239_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2240_2303_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2304_2367_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2368_2431_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2432_2495_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2496_2559_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2560_2623_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2624_2687_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2688_2751_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2752_2815_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2816_2879_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2880_2943_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_2944_3007_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3008_3071_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3072_3135_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3136_3199_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3200_3263_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3264_3327_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3328_3391_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3392_3455_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3456_3519_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3520_3583_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3584_3647_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3648_3711_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3712_3775_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3776_3839_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3840_3903_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3904_3967_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_3968_4031_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_4032_4095_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_768_831_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_832_895_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_896_959_9_11_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_12_14_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_15_17_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_18_20_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_21_23_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_6_8_DOD_UNCONNECTED;
  wire NLW_pixel_mem_reg_960_1023_9_11_DOD_UNCONNECTED;
  wire [3:3]\NLW_x_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]NLW_x_cnt_reg__2_i_1_O_UNCONNECTED;
  wire [3:2]NLW_x_cnt_reg_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_x_cnt_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_y_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]NLW_y_cnt_reg__2_i_1_O_UNCONNECTED;
  wire [3:2]NLW_y_cnt_reg_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_y_cnt_reg_i_3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[0]_i_1 
       (.I0(zoom_pixel[0]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[0]),
        .O(\m_axis_tdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_15 
       (.I0(pixel_mem_reg_3264_3327_0_2_n_0),
        .I1(pixel_mem_reg_3200_3263_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_0_2_n_0),
        .O(\m_axis_tdata[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_16 
       (.I0(pixel_mem_reg_3520_3583_0_2_n_0),
        .I1(pixel_mem_reg_3456_3519_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_0_2_n_0),
        .O(\m_axis_tdata[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_17 
       (.I0(pixel_mem_reg_3776_3839_0_2_n_0),
        .I1(pixel_mem_reg_3712_3775_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_0_2_n_0),
        .O(\m_axis_tdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_18 
       (.I0(pixel_mem_reg_4032_4095_0_2_n_0),
        .I1(pixel_mem_reg_3968_4031_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_0_2_n_0),
        .O(\m_axis_tdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_19 
       (.I0(pixel_mem_reg_2240_2303_0_2_n_0),
        .I1(pixel_mem_reg_2176_2239_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_0_2_n_0),
        .O(\m_axis_tdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_2 
       (.I0(\m_axis_tdata_reg[0]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[0]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[0]_i_6_n_0 ),
        .O(zoom_pixel[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_20 
       (.I0(pixel_mem_reg_2496_2559_0_2_n_0),
        .I1(pixel_mem_reg_2432_2495_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_0_2_n_0),
        .O(\m_axis_tdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_21 
       (.I0(pixel_mem_reg_2752_2815_0_2_n_0),
        .I1(pixel_mem_reg_2688_2751_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_0_2_n_0),
        .O(\m_axis_tdata[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_22 
       (.I0(pixel_mem_reg_3008_3071_0_2_n_0),
        .I1(pixel_mem_reg_2944_3007_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_0_2_n_0),
        .O(\m_axis_tdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_23 
       (.I0(pixel_mem_reg_1216_1279_0_2_n_0),
        .I1(pixel_mem_reg_1152_1215_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_0_2_n_0),
        .O(\m_axis_tdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_24 
       (.I0(pixel_mem_reg_1472_1535_0_2_n_0),
        .I1(pixel_mem_reg_1408_1471_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_0_2_n_0),
        .O(\m_axis_tdata[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_25 
       (.I0(pixel_mem_reg_1728_1791_0_2_n_0),
        .I1(pixel_mem_reg_1664_1727_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_0_2_n_0),
        .O(\m_axis_tdata[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_26 
       (.I0(pixel_mem_reg_1984_2047_0_2_n_0),
        .I1(pixel_mem_reg_1920_1983_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_0_2_n_0),
        .O(\m_axis_tdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_27 
       (.I0(pixel_mem_reg_192_255_0_2_n_0),
        .I1(pixel_mem_reg_128_191_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_0_2_n_0),
        .O(\m_axis_tdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_28 
       (.I0(pixel_mem_reg_448_511_0_2_n_0),
        .I1(pixel_mem_reg_384_447_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_0_2_n_0),
        .O(\m_axis_tdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_29 
       (.I0(pixel_mem_reg_704_767_0_2_n_0),
        .I1(pixel_mem_reg_640_703_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_0_2_n_0),
        .O(\m_axis_tdata[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_30 
       (.I0(pixel_mem_reg_960_1023_0_2_n_0),
        .I1(pixel_mem_reg_896_959_0_2_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_0_2_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_0_2_n_0),
        .O(\m_axis_tdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[10]_i_1 
       (.I0(zoom_pixel[10]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[10]),
        .O(\m_axis_tdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_15 
       (.I0(pixel_mem_reg_3264_3327_9_11_n_1),
        .I1(pixel_mem_reg_3200_3263_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_9_11_n_1),
        .O(\m_axis_tdata[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_16 
       (.I0(pixel_mem_reg_3520_3583_9_11_n_1),
        .I1(pixel_mem_reg_3456_3519_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_9_11_n_1),
        .O(\m_axis_tdata[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_17 
       (.I0(pixel_mem_reg_3776_3839_9_11_n_1),
        .I1(pixel_mem_reg_3712_3775_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_9_11_n_1),
        .O(\m_axis_tdata[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_18 
       (.I0(pixel_mem_reg_4032_4095_9_11_n_1),
        .I1(pixel_mem_reg_3968_4031_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_9_11_n_1),
        .O(\m_axis_tdata[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_19 
       (.I0(pixel_mem_reg_2240_2303_9_11_n_1),
        .I1(pixel_mem_reg_2176_2239_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_9_11_n_1),
        .O(\m_axis_tdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_2 
       (.I0(\m_axis_tdata_reg[10]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[10]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[10]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[10]_i_6_n_0 ),
        .O(zoom_pixel[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_20 
       (.I0(pixel_mem_reg_2496_2559_9_11_n_1),
        .I1(pixel_mem_reg_2432_2495_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_9_11_n_1),
        .O(\m_axis_tdata[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_21 
       (.I0(pixel_mem_reg_2752_2815_9_11_n_1),
        .I1(pixel_mem_reg_2688_2751_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_9_11_n_1),
        .O(\m_axis_tdata[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_22 
       (.I0(pixel_mem_reg_3008_3071_9_11_n_1),
        .I1(pixel_mem_reg_2944_3007_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_9_11_n_1),
        .O(\m_axis_tdata[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_23 
       (.I0(pixel_mem_reg_1216_1279_9_11_n_1),
        .I1(pixel_mem_reg_1152_1215_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_9_11_n_1),
        .O(\m_axis_tdata[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_24 
       (.I0(pixel_mem_reg_1472_1535_9_11_n_1),
        .I1(pixel_mem_reg_1408_1471_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_9_11_n_1),
        .O(\m_axis_tdata[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_25 
       (.I0(pixel_mem_reg_1728_1791_9_11_n_1),
        .I1(pixel_mem_reg_1664_1727_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_9_11_n_1),
        .O(\m_axis_tdata[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_26 
       (.I0(pixel_mem_reg_1984_2047_9_11_n_1),
        .I1(pixel_mem_reg_1920_1983_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_9_11_n_1),
        .O(\m_axis_tdata[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_27 
       (.I0(pixel_mem_reg_192_255_9_11_n_1),
        .I1(pixel_mem_reg_128_191_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_9_11_n_1),
        .O(\m_axis_tdata[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_28 
       (.I0(pixel_mem_reg_448_511_9_11_n_1),
        .I1(pixel_mem_reg_384_447_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_9_11_n_1),
        .O(\m_axis_tdata[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_29 
       (.I0(pixel_mem_reg_704_767_9_11_n_1),
        .I1(pixel_mem_reg_640_703_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_9_11_n_1),
        .O(\m_axis_tdata[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[10]_i_30 
       (.I0(pixel_mem_reg_960_1023_9_11_n_1),
        .I1(pixel_mem_reg_896_959_9_11_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_9_11_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_9_11_n_1),
        .O(\m_axis_tdata[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[11]_i_1 
       (.I0(zoom_pixel[11]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[11]),
        .O(\m_axis_tdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_15 
       (.I0(pixel_mem_reg_3264_3327_9_11_n_2),
        .I1(pixel_mem_reg_3200_3263_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_9_11_n_2),
        .O(\m_axis_tdata[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_16 
       (.I0(pixel_mem_reg_3520_3583_9_11_n_2),
        .I1(pixel_mem_reg_3456_3519_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_9_11_n_2),
        .O(\m_axis_tdata[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_17 
       (.I0(pixel_mem_reg_3776_3839_9_11_n_2),
        .I1(pixel_mem_reg_3712_3775_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_9_11_n_2),
        .O(\m_axis_tdata[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_18 
       (.I0(pixel_mem_reg_4032_4095_9_11_n_2),
        .I1(pixel_mem_reg_3968_4031_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_9_11_n_2),
        .O(\m_axis_tdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_19 
       (.I0(pixel_mem_reg_2240_2303_9_11_n_2),
        .I1(pixel_mem_reg_2176_2239_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_9_11_n_2),
        .O(\m_axis_tdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_2 
       (.I0(\m_axis_tdata_reg[11]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[11]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[11]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[11]_i_6_n_0 ),
        .O(zoom_pixel[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_20 
       (.I0(pixel_mem_reg_2496_2559_9_11_n_2),
        .I1(pixel_mem_reg_2432_2495_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_9_11_n_2),
        .O(\m_axis_tdata[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_21 
       (.I0(pixel_mem_reg_2752_2815_9_11_n_2),
        .I1(pixel_mem_reg_2688_2751_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_9_11_n_2),
        .O(\m_axis_tdata[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_22 
       (.I0(pixel_mem_reg_3008_3071_9_11_n_2),
        .I1(pixel_mem_reg_2944_3007_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_9_11_n_2),
        .O(\m_axis_tdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_23 
       (.I0(pixel_mem_reg_1216_1279_9_11_n_2),
        .I1(pixel_mem_reg_1152_1215_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_9_11_n_2),
        .O(\m_axis_tdata[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_24 
       (.I0(pixel_mem_reg_1472_1535_9_11_n_2),
        .I1(pixel_mem_reg_1408_1471_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_9_11_n_2),
        .O(\m_axis_tdata[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_25 
       (.I0(pixel_mem_reg_1728_1791_9_11_n_2),
        .I1(pixel_mem_reg_1664_1727_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_9_11_n_2),
        .O(\m_axis_tdata[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_26 
       (.I0(pixel_mem_reg_1984_2047_9_11_n_2),
        .I1(pixel_mem_reg_1920_1983_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_9_11_n_2),
        .O(\m_axis_tdata[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_27 
       (.I0(pixel_mem_reg_192_255_9_11_n_2),
        .I1(pixel_mem_reg_128_191_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_9_11_n_2),
        .O(\m_axis_tdata[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_28 
       (.I0(pixel_mem_reg_448_511_9_11_n_2),
        .I1(pixel_mem_reg_384_447_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_9_11_n_2),
        .O(\m_axis_tdata[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_29 
       (.I0(pixel_mem_reg_704_767_9_11_n_2),
        .I1(pixel_mem_reg_640_703_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_9_11_n_2),
        .O(\m_axis_tdata[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[11]_i_30 
       (.I0(pixel_mem_reg_960_1023_9_11_n_2),
        .I1(pixel_mem_reg_896_959_9_11_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_9_11_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_9_11_n_2),
        .O(\m_axis_tdata[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[12]_i_1 
       (.I0(zoom_pixel[12]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[12]),
        .O(\m_axis_tdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_15 
       (.I0(pixel_mem_reg_3264_3327_12_14_n_0),
        .I1(pixel_mem_reg_3200_3263_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_12_14_n_0),
        .O(\m_axis_tdata[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_16 
       (.I0(pixel_mem_reg_3520_3583_12_14_n_0),
        .I1(pixel_mem_reg_3456_3519_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_12_14_n_0),
        .O(\m_axis_tdata[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_17 
       (.I0(pixel_mem_reg_3776_3839_12_14_n_0),
        .I1(pixel_mem_reg_3712_3775_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_12_14_n_0),
        .O(\m_axis_tdata[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_18 
       (.I0(pixel_mem_reg_4032_4095_12_14_n_0),
        .I1(pixel_mem_reg_3968_4031_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_12_14_n_0),
        .O(\m_axis_tdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_19 
       (.I0(pixel_mem_reg_2240_2303_12_14_n_0),
        .I1(pixel_mem_reg_2176_2239_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_12_14_n_0),
        .O(\m_axis_tdata[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_2 
       (.I0(\m_axis_tdata_reg[12]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[12]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[12]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[12]_i_6_n_0 ),
        .O(zoom_pixel[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_20 
       (.I0(pixel_mem_reg_2496_2559_12_14_n_0),
        .I1(pixel_mem_reg_2432_2495_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_12_14_n_0),
        .O(\m_axis_tdata[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_21 
       (.I0(pixel_mem_reg_2752_2815_12_14_n_0),
        .I1(pixel_mem_reg_2688_2751_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_12_14_n_0),
        .O(\m_axis_tdata[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_22 
       (.I0(pixel_mem_reg_3008_3071_12_14_n_0),
        .I1(pixel_mem_reg_2944_3007_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_12_14_n_0),
        .O(\m_axis_tdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_23 
       (.I0(pixel_mem_reg_1216_1279_12_14_n_0),
        .I1(pixel_mem_reg_1152_1215_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_12_14_n_0),
        .O(\m_axis_tdata[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_24 
       (.I0(pixel_mem_reg_1472_1535_12_14_n_0),
        .I1(pixel_mem_reg_1408_1471_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_12_14_n_0),
        .O(\m_axis_tdata[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_25 
       (.I0(pixel_mem_reg_1728_1791_12_14_n_0),
        .I1(pixel_mem_reg_1664_1727_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_12_14_n_0),
        .O(\m_axis_tdata[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_26 
       (.I0(pixel_mem_reg_1984_2047_12_14_n_0),
        .I1(pixel_mem_reg_1920_1983_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_12_14_n_0),
        .O(\m_axis_tdata[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_27 
       (.I0(pixel_mem_reg_192_255_12_14_n_0),
        .I1(pixel_mem_reg_128_191_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_12_14_n_0),
        .O(\m_axis_tdata[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_28 
       (.I0(pixel_mem_reg_448_511_12_14_n_0),
        .I1(pixel_mem_reg_384_447_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_12_14_n_0),
        .O(\m_axis_tdata[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_29 
       (.I0(pixel_mem_reg_704_767_12_14_n_0),
        .I1(pixel_mem_reg_640_703_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_12_14_n_0),
        .O(\m_axis_tdata[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[12]_i_30 
       (.I0(pixel_mem_reg_960_1023_12_14_n_0),
        .I1(pixel_mem_reg_896_959_12_14_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_12_14_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_12_14_n_0),
        .O(\m_axis_tdata[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[13]_i_1 
       (.I0(zoom_pixel[13]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[13]),
        .O(\m_axis_tdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_15 
       (.I0(pixel_mem_reg_3264_3327_12_14_n_1),
        .I1(pixel_mem_reg_3200_3263_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_12_14_n_1),
        .O(\m_axis_tdata[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_16 
       (.I0(pixel_mem_reg_3520_3583_12_14_n_1),
        .I1(pixel_mem_reg_3456_3519_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_12_14_n_1),
        .O(\m_axis_tdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_17 
       (.I0(pixel_mem_reg_3776_3839_12_14_n_1),
        .I1(pixel_mem_reg_3712_3775_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_12_14_n_1),
        .O(\m_axis_tdata[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_18 
       (.I0(pixel_mem_reg_4032_4095_12_14_n_1),
        .I1(pixel_mem_reg_3968_4031_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_12_14_n_1),
        .O(\m_axis_tdata[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_19 
       (.I0(pixel_mem_reg_2240_2303_12_14_n_1),
        .I1(pixel_mem_reg_2176_2239_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_12_14_n_1),
        .O(\m_axis_tdata[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_2 
       (.I0(\m_axis_tdata_reg[13]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[13]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[13]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[13]_i_6_n_0 ),
        .O(zoom_pixel[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_20 
       (.I0(pixel_mem_reg_2496_2559_12_14_n_1),
        .I1(pixel_mem_reg_2432_2495_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_12_14_n_1),
        .O(\m_axis_tdata[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_21 
       (.I0(pixel_mem_reg_2752_2815_12_14_n_1),
        .I1(pixel_mem_reg_2688_2751_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_12_14_n_1),
        .O(\m_axis_tdata[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_22 
       (.I0(pixel_mem_reg_3008_3071_12_14_n_1),
        .I1(pixel_mem_reg_2944_3007_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_12_14_n_1),
        .O(\m_axis_tdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_23 
       (.I0(pixel_mem_reg_1216_1279_12_14_n_1),
        .I1(pixel_mem_reg_1152_1215_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_12_14_n_1),
        .O(\m_axis_tdata[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_24 
       (.I0(pixel_mem_reg_1472_1535_12_14_n_1),
        .I1(pixel_mem_reg_1408_1471_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_12_14_n_1),
        .O(\m_axis_tdata[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_25 
       (.I0(pixel_mem_reg_1728_1791_12_14_n_1),
        .I1(pixel_mem_reg_1664_1727_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_12_14_n_1),
        .O(\m_axis_tdata[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_26 
       (.I0(pixel_mem_reg_1984_2047_12_14_n_1),
        .I1(pixel_mem_reg_1920_1983_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_12_14_n_1),
        .O(\m_axis_tdata[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_27 
       (.I0(pixel_mem_reg_192_255_12_14_n_1),
        .I1(pixel_mem_reg_128_191_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_12_14_n_1),
        .O(\m_axis_tdata[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_28 
       (.I0(pixel_mem_reg_448_511_12_14_n_1),
        .I1(pixel_mem_reg_384_447_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_12_14_n_1),
        .O(\m_axis_tdata[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_29 
       (.I0(pixel_mem_reg_704_767_12_14_n_1),
        .I1(pixel_mem_reg_640_703_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_12_14_n_1),
        .O(\m_axis_tdata[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[13]_i_30 
       (.I0(pixel_mem_reg_960_1023_12_14_n_1),
        .I1(pixel_mem_reg_896_959_12_14_n_1),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_12_14_n_1),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_12_14_n_1),
        .O(\m_axis_tdata[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[14]_i_1 
       (.I0(zoom_pixel[14]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[14]),
        .O(\m_axis_tdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_15 
       (.I0(pixel_mem_reg_3264_3327_12_14_n_2),
        .I1(pixel_mem_reg_3200_3263_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_12_14_n_2),
        .O(\m_axis_tdata[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_16 
       (.I0(pixel_mem_reg_3520_3583_12_14_n_2),
        .I1(pixel_mem_reg_3456_3519_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_12_14_n_2),
        .O(\m_axis_tdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_17 
       (.I0(pixel_mem_reg_3776_3839_12_14_n_2),
        .I1(pixel_mem_reg_3712_3775_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_12_14_n_2),
        .O(\m_axis_tdata[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_18 
       (.I0(pixel_mem_reg_4032_4095_12_14_n_2),
        .I1(pixel_mem_reg_3968_4031_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_12_14_n_2),
        .O(\m_axis_tdata[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_19 
       (.I0(pixel_mem_reg_2240_2303_12_14_n_2),
        .I1(pixel_mem_reg_2176_2239_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_12_14_n_2),
        .O(\m_axis_tdata[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_2 
       (.I0(\m_axis_tdata_reg[14]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[14]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[14]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[14]_i_6_n_0 ),
        .O(zoom_pixel[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_20 
       (.I0(pixel_mem_reg_2496_2559_12_14_n_2),
        .I1(pixel_mem_reg_2432_2495_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_12_14_n_2),
        .O(\m_axis_tdata[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_21 
       (.I0(pixel_mem_reg_2752_2815_12_14_n_2),
        .I1(pixel_mem_reg_2688_2751_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_12_14_n_2),
        .O(\m_axis_tdata[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_22 
       (.I0(pixel_mem_reg_3008_3071_12_14_n_2),
        .I1(pixel_mem_reg_2944_3007_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_12_14_n_2),
        .O(\m_axis_tdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_23 
       (.I0(pixel_mem_reg_1216_1279_12_14_n_2),
        .I1(pixel_mem_reg_1152_1215_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_12_14_n_2),
        .O(\m_axis_tdata[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_24 
       (.I0(pixel_mem_reg_1472_1535_12_14_n_2),
        .I1(pixel_mem_reg_1408_1471_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_12_14_n_2),
        .O(\m_axis_tdata[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_25 
       (.I0(pixel_mem_reg_1728_1791_12_14_n_2),
        .I1(pixel_mem_reg_1664_1727_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_12_14_n_2),
        .O(\m_axis_tdata[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_26 
       (.I0(pixel_mem_reg_1984_2047_12_14_n_2),
        .I1(pixel_mem_reg_1920_1983_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_12_14_n_2),
        .O(\m_axis_tdata[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_27 
       (.I0(pixel_mem_reg_192_255_12_14_n_2),
        .I1(pixel_mem_reg_128_191_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_12_14_n_2),
        .O(\m_axis_tdata[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_28 
       (.I0(pixel_mem_reg_448_511_12_14_n_2),
        .I1(pixel_mem_reg_384_447_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_12_14_n_2),
        .O(\m_axis_tdata[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_29 
       (.I0(pixel_mem_reg_704_767_12_14_n_2),
        .I1(pixel_mem_reg_640_703_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_12_14_n_2),
        .O(\m_axis_tdata[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[14]_i_30 
       (.I0(pixel_mem_reg_960_1023_12_14_n_2),
        .I1(pixel_mem_reg_896_959_12_14_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_12_14_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_12_14_n_2),
        .O(\m_axis_tdata[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[15]_i_1 
       (.I0(zoom_pixel[15]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[15]),
        .O(\m_axis_tdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_15 
       (.I0(pixel_mem_reg_3264_3327_15_17_n_0),
        .I1(pixel_mem_reg_3200_3263_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_15_17_n_0),
        .O(\m_axis_tdata[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_16 
       (.I0(pixel_mem_reg_3520_3583_15_17_n_0),
        .I1(pixel_mem_reg_3456_3519_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_15_17_n_0),
        .O(\m_axis_tdata[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_17 
       (.I0(pixel_mem_reg_3776_3839_15_17_n_0),
        .I1(pixel_mem_reg_3712_3775_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_15_17_n_0),
        .O(\m_axis_tdata[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_18 
       (.I0(pixel_mem_reg_4032_4095_15_17_n_0),
        .I1(pixel_mem_reg_3968_4031_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_15_17_n_0),
        .O(\m_axis_tdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_19 
       (.I0(pixel_mem_reg_2240_2303_15_17_n_0),
        .I1(pixel_mem_reg_2176_2239_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_15_17_n_0),
        .O(\m_axis_tdata[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_2 
       (.I0(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[15]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[15]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[15]_i_6_n_0 ),
        .O(zoom_pixel[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_20 
       (.I0(pixel_mem_reg_2496_2559_15_17_n_0),
        .I1(pixel_mem_reg_2432_2495_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_15_17_n_0),
        .O(\m_axis_tdata[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_21 
       (.I0(pixel_mem_reg_2752_2815_15_17_n_0),
        .I1(pixel_mem_reg_2688_2751_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_15_17_n_0),
        .O(\m_axis_tdata[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_22 
       (.I0(pixel_mem_reg_3008_3071_15_17_n_0),
        .I1(pixel_mem_reg_2944_3007_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_15_17_n_0),
        .O(\m_axis_tdata[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_23 
       (.I0(pixel_mem_reg_1216_1279_15_17_n_0),
        .I1(pixel_mem_reg_1152_1215_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_15_17_n_0),
        .O(\m_axis_tdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_24 
       (.I0(pixel_mem_reg_1472_1535_15_17_n_0),
        .I1(pixel_mem_reg_1408_1471_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_15_17_n_0),
        .O(\m_axis_tdata[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_25 
       (.I0(pixel_mem_reg_1728_1791_15_17_n_0),
        .I1(pixel_mem_reg_1664_1727_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_15_17_n_0),
        .O(\m_axis_tdata[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_26 
       (.I0(pixel_mem_reg_1984_2047_15_17_n_0),
        .I1(pixel_mem_reg_1920_1983_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_15_17_n_0),
        .O(\m_axis_tdata[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_27 
       (.I0(pixel_mem_reg_192_255_15_17_n_0),
        .I1(pixel_mem_reg_128_191_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_15_17_n_0),
        .O(\m_axis_tdata[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_28 
       (.I0(pixel_mem_reg_448_511_15_17_n_0),
        .I1(pixel_mem_reg_384_447_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_15_17_n_0),
        .O(\m_axis_tdata[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_29 
       (.I0(pixel_mem_reg_704_767_15_17_n_0),
        .I1(pixel_mem_reg_640_703_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_15_17_n_0),
        .O(\m_axis_tdata[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[15]_i_30 
       (.I0(pixel_mem_reg_960_1023_15_17_n_0),
        .I1(pixel_mem_reg_896_959_15_17_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_15_17_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_15_17_n_0),
        .O(\m_axis_tdata[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[16]_i_1 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[16]),
        .I4(in_output_box),
        .I5(s_axis_tdata[16]),
        .O(\m_axis_tdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_15 
       (.I0(pixel_mem_reg_3264_3327_15_17_n_1),
        .I1(pixel_mem_reg_3200_3263_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_15_17_n_1),
        .O(\m_axis_tdata[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_16 
       (.I0(pixel_mem_reg_3520_3583_15_17_n_1),
        .I1(pixel_mem_reg_3456_3519_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_15_17_n_1),
        .O(\m_axis_tdata[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_17 
       (.I0(pixel_mem_reg_3776_3839_15_17_n_1),
        .I1(pixel_mem_reg_3712_3775_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_15_17_n_1),
        .O(\m_axis_tdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_18 
       (.I0(pixel_mem_reg_4032_4095_15_17_n_1),
        .I1(pixel_mem_reg_3968_4031_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_15_17_n_1),
        .O(\m_axis_tdata[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_19 
       (.I0(pixel_mem_reg_2240_2303_15_17_n_1),
        .I1(pixel_mem_reg_2176_2239_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_15_17_n_1),
        .O(\m_axis_tdata[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_2 
       (.I0(\m_axis_tdata_reg[16]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[16]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[16]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[16]_i_6_n_0 ),
        .O(zoom_pixel[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_20 
       (.I0(pixel_mem_reg_2496_2559_15_17_n_1),
        .I1(pixel_mem_reg_2432_2495_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_15_17_n_1),
        .O(\m_axis_tdata[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_21 
       (.I0(pixel_mem_reg_2752_2815_15_17_n_1),
        .I1(pixel_mem_reg_2688_2751_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_15_17_n_1),
        .O(\m_axis_tdata[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_22 
       (.I0(pixel_mem_reg_3008_3071_15_17_n_1),
        .I1(pixel_mem_reg_2944_3007_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_15_17_n_1),
        .O(\m_axis_tdata[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_23 
       (.I0(pixel_mem_reg_1216_1279_15_17_n_1),
        .I1(pixel_mem_reg_1152_1215_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_15_17_n_1),
        .O(\m_axis_tdata[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_24 
       (.I0(pixel_mem_reg_1472_1535_15_17_n_1),
        .I1(pixel_mem_reg_1408_1471_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_15_17_n_1),
        .O(\m_axis_tdata[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_25 
       (.I0(pixel_mem_reg_1728_1791_15_17_n_1),
        .I1(pixel_mem_reg_1664_1727_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_15_17_n_1),
        .O(\m_axis_tdata[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_26 
       (.I0(pixel_mem_reg_1984_2047_15_17_n_1),
        .I1(pixel_mem_reg_1920_1983_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_15_17_n_1),
        .O(\m_axis_tdata[16]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_27 
       (.I0(pixel_mem_reg_192_255_15_17_n_1),
        .I1(pixel_mem_reg_128_191_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_15_17_n_1),
        .O(\m_axis_tdata[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_28 
       (.I0(pixel_mem_reg_448_511_15_17_n_1),
        .I1(pixel_mem_reg_384_447_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_15_17_n_1),
        .O(\m_axis_tdata[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_29 
       (.I0(pixel_mem_reg_704_767_15_17_n_1),
        .I1(pixel_mem_reg_640_703_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_15_17_n_1),
        .O(\m_axis_tdata[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[16]_i_30 
       (.I0(pixel_mem_reg_960_1023_15_17_n_1),
        .I1(pixel_mem_reg_896_959_15_17_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_15_17_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_15_17_n_1),
        .O(\m_axis_tdata[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[17]_i_1 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[17]),
        .I4(in_output_box),
        .I5(s_axis_tdata[17]),
        .O(\m_axis_tdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_15 
       (.I0(pixel_mem_reg_3264_3327_15_17_n_2),
        .I1(pixel_mem_reg_3200_3263_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_15_17_n_2),
        .O(\m_axis_tdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_16 
       (.I0(pixel_mem_reg_3520_3583_15_17_n_2),
        .I1(pixel_mem_reg_3456_3519_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_15_17_n_2),
        .O(\m_axis_tdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_17 
       (.I0(pixel_mem_reg_3776_3839_15_17_n_2),
        .I1(pixel_mem_reg_3712_3775_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_15_17_n_2),
        .O(\m_axis_tdata[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_18 
       (.I0(pixel_mem_reg_4032_4095_15_17_n_2),
        .I1(pixel_mem_reg_3968_4031_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_15_17_n_2),
        .O(\m_axis_tdata[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_19 
       (.I0(pixel_mem_reg_2240_2303_15_17_n_2),
        .I1(pixel_mem_reg_2176_2239_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_15_17_n_2),
        .O(\m_axis_tdata[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_2 
       (.I0(\m_axis_tdata_reg[17]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[17]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[17]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[17]_i_6_n_0 ),
        .O(zoom_pixel[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_20 
       (.I0(pixel_mem_reg_2496_2559_15_17_n_2),
        .I1(pixel_mem_reg_2432_2495_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_15_17_n_2),
        .O(\m_axis_tdata[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_21 
       (.I0(pixel_mem_reg_2752_2815_15_17_n_2),
        .I1(pixel_mem_reg_2688_2751_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_15_17_n_2),
        .O(\m_axis_tdata[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_22 
       (.I0(pixel_mem_reg_3008_3071_15_17_n_2),
        .I1(pixel_mem_reg_2944_3007_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_15_17_n_2),
        .O(\m_axis_tdata[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_23 
       (.I0(pixel_mem_reg_1216_1279_15_17_n_2),
        .I1(pixel_mem_reg_1152_1215_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_15_17_n_2),
        .O(\m_axis_tdata[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_24 
       (.I0(pixel_mem_reg_1472_1535_15_17_n_2),
        .I1(pixel_mem_reg_1408_1471_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_15_17_n_2),
        .O(\m_axis_tdata[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_25 
       (.I0(pixel_mem_reg_1728_1791_15_17_n_2),
        .I1(pixel_mem_reg_1664_1727_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_15_17_n_2),
        .O(\m_axis_tdata[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_26 
       (.I0(pixel_mem_reg_1984_2047_15_17_n_2),
        .I1(pixel_mem_reg_1920_1983_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_15_17_n_2),
        .O(\m_axis_tdata[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_27 
       (.I0(pixel_mem_reg_192_255_15_17_n_2),
        .I1(pixel_mem_reg_128_191_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_15_17_n_2),
        .O(\m_axis_tdata[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_28 
       (.I0(pixel_mem_reg_448_511_15_17_n_2),
        .I1(pixel_mem_reg_384_447_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_15_17_n_2),
        .O(\m_axis_tdata[17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_29 
       (.I0(pixel_mem_reg_704_767_15_17_n_2),
        .I1(pixel_mem_reg_640_703_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_15_17_n_2),
        .O(\m_axis_tdata[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[17]_i_30 
       (.I0(pixel_mem_reg_960_1023_15_17_n_2),
        .I1(pixel_mem_reg_896_959_15_17_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_15_17_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_15_17_n_2),
        .O(\m_axis_tdata[17]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[18]_i_1 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[18]),
        .I4(in_output_box),
        .I5(s_axis_tdata[18]),
        .O(\m_axis_tdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_15 
       (.I0(pixel_mem_reg_3264_3327_18_20_n_0),
        .I1(pixel_mem_reg_3200_3263_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_18_20_n_0),
        .O(\m_axis_tdata[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_16 
       (.I0(pixel_mem_reg_3520_3583_18_20_n_0),
        .I1(pixel_mem_reg_3456_3519_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_18_20_n_0),
        .O(\m_axis_tdata[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_17 
       (.I0(pixel_mem_reg_3776_3839_18_20_n_0),
        .I1(pixel_mem_reg_3712_3775_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_18_20_n_0),
        .O(\m_axis_tdata[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_18 
       (.I0(pixel_mem_reg_4032_4095_18_20_n_0),
        .I1(pixel_mem_reg_3968_4031_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_18_20_n_0),
        .O(\m_axis_tdata[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_19 
       (.I0(pixel_mem_reg_2240_2303_18_20_n_0),
        .I1(pixel_mem_reg_2176_2239_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_18_20_n_0),
        .O(\m_axis_tdata[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_2 
       (.I0(\m_axis_tdata_reg[18]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[18]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[18]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[18]_i_6_n_0 ),
        .O(zoom_pixel[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_20 
       (.I0(pixel_mem_reg_2496_2559_18_20_n_0),
        .I1(pixel_mem_reg_2432_2495_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_18_20_n_0),
        .O(\m_axis_tdata[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_21 
       (.I0(pixel_mem_reg_2752_2815_18_20_n_0),
        .I1(pixel_mem_reg_2688_2751_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_18_20_n_0),
        .O(\m_axis_tdata[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_22 
       (.I0(pixel_mem_reg_3008_3071_18_20_n_0),
        .I1(pixel_mem_reg_2944_3007_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_18_20_n_0),
        .O(\m_axis_tdata[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_23 
       (.I0(pixel_mem_reg_1216_1279_18_20_n_0),
        .I1(pixel_mem_reg_1152_1215_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_18_20_n_0),
        .O(\m_axis_tdata[18]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_24 
       (.I0(pixel_mem_reg_1472_1535_18_20_n_0),
        .I1(pixel_mem_reg_1408_1471_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_18_20_n_0),
        .O(\m_axis_tdata[18]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_25 
       (.I0(pixel_mem_reg_1728_1791_18_20_n_0),
        .I1(pixel_mem_reg_1664_1727_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_18_20_n_0),
        .O(\m_axis_tdata[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_26 
       (.I0(pixel_mem_reg_1984_2047_18_20_n_0),
        .I1(pixel_mem_reg_1920_1983_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_18_20_n_0),
        .O(\m_axis_tdata[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_27 
       (.I0(pixel_mem_reg_192_255_18_20_n_0),
        .I1(pixel_mem_reg_128_191_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_18_20_n_0),
        .O(\m_axis_tdata[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_28 
       (.I0(pixel_mem_reg_448_511_18_20_n_0),
        .I1(pixel_mem_reg_384_447_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_18_20_n_0),
        .O(\m_axis_tdata[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_29 
       (.I0(pixel_mem_reg_704_767_18_20_n_0),
        .I1(pixel_mem_reg_640_703_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_18_20_n_0),
        .O(\m_axis_tdata[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[18]_i_30 
       (.I0(pixel_mem_reg_960_1023_18_20_n_0),
        .I1(pixel_mem_reg_896_959_18_20_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_18_20_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_18_20_n_0),
        .O(\m_axis_tdata[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[19]_i_1 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[19]),
        .I4(in_output_box),
        .I5(s_axis_tdata[19]),
        .O(\m_axis_tdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_15 
       (.I0(pixel_mem_reg_3264_3327_18_20_n_1),
        .I1(pixel_mem_reg_3200_3263_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_18_20_n_1),
        .O(\m_axis_tdata[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_16 
       (.I0(pixel_mem_reg_3520_3583_18_20_n_1),
        .I1(pixel_mem_reg_3456_3519_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_18_20_n_1),
        .O(\m_axis_tdata[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_17 
       (.I0(pixel_mem_reg_3776_3839_18_20_n_1),
        .I1(pixel_mem_reg_3712_3775_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_18_20_n_1),
        .O(\m_axis_tdata[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_18 
       (.I0(pixel_mem_reg_4032_4095_18_20_n_1),
        .I1(pixel_mem_reg_3968_4031_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_18_20_n_1),
        .O(\m_axis_tdata[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_19 
       (.I0(pixel_mem_reg_2240_2303_18_20_n_1),
        .I1(pixel_mem_reg_2176_2239_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_18_20_n_1),
        .O(\m_axis_tdata[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_2 
       (.I0(\m_axis_tdata_reg[19]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[19]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[19]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[19]_i_6_n_0 ),
        .O(zoom_pixel[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_20 
       (.I0(pixel_mem_reg_2496_2559_18_20_n_1),
        .I1(pixel_mem_reg_2432_2495_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_18_20_n_1),
        .O(\m_axis_tdata[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_21 
       (.I0(pixel_mem_reg_2752_2815_18_20_n_1),
        .I1(pixel_mem_reg_2688_2751_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_18_20_n_1),
        .O(\m_axis_tdata[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_22 
       (.I0(pixel_mem_reg_3008_3071_18_20_n_1),
        .I1(pixel_mem_reg_2944_3007_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_18_20_n_1),
        .O(\m_axis_tdata[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_23 
       (.I0(pixel_mem_reg_1216_1279_18_20_n_1),
        .I1(pixel_mem_reg_1152_1215_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_18_20_n_1),
        .O(\m_axis_tdata[19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_24 
       (.I0(pixel_mem_reg_1472_1535_18_20_n_1),
        .I1(pixel_mem_reg_1408_1471_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_18_20_n_1),
        .O(\m_axis_tdata[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_25 
       (.I0(pixel_mem_reg_1728_1791_18_20_n_1),
        .I1(pixel_mem_reg_1664_1727_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_18_20_n_1),
        .O(\m_axis_tdata[19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_26 
       (.I0(pixel_mem_reg_1984_2047_18_20_n_1),
        .I1(pixel_mem_reg_1920_1983_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_18_20_n_1),
        .O(\m_axis_tdata[19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_27 
       (.I0(pixel_mem_reg_192_255_18_20_n_1),
        .I1(pixel_mem_reg_128_191_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_18_20_n_1),
        .O(\m_axis_tdata[19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_28 
       (.I0(pixel_mem_reg_448_511_18_20_n_1),
        .I1(pixel_mem_reg_384_447_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_18_20_n_1),
        .O(\m_axis_tdata[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_29 
       (.I0(pixel_mem_reg_704_767_18_20_n_1),
        .I1(pixel_mem_reg_640_703_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_18_20_n_1),
        .O(\m_axis_tdata[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[19]_i_30 
       (.I0(pixel_mem_reg_960_1023_18_20_n_1),
        .I1(pixel_mem_reg_896_959_18_20_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_18_20_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_18_20_n_1),
        .O(\m_axis_tdata[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[1]_i_1 
       (.I0(zoom_pixel[1]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[1]),
        .O(\m_axis_tdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_15 
       (.I0(pixel_mem_reg_3264_3327_0_2_n_1),
        .I1(pixel_mem_reg_3200_3263_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_0_2_n_1),
        .O(\m_axis_tdata[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_16 
       (.I0(pixel_mem_reg_3520_3583_0_2_n_1),
        .I1(pixel_mem_reg_3456_3519_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_0_2_n_1),
        .O(\m_axis_tdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_17 
       (.I0(pixel_mem_reg_3776_3839_0_2_n_1),
        .I1(pixel_mem_reg_3712_3775_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_0_2_n_1),
        .O(\m_axis_tdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_18 
       (.I0(pixel_mem_reg_4032_4095_0_2_n_1),
        .I1(pixel_mem_reg_3968_4031_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_0_2_n_1),
        .O(\m_axis_tdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_19 
       (.I0(pixel_mem_reg_2240_2303_0_2_n_1),
        .I1(pixel_mem_reg_2176_2239_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_0_2_n_1),
        .O(\m_axis_tdata[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_2 
       (.I0(\m_axis_tdata_reg[1]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[1]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[1]_i_6_n_0 ),
        .O(zoom_pixel[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_20 
       (.I0(pixel_mem_reg_2496_2559_0_2_n_1),
        .I1(pixel_mem_reg_2432_2495_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_0_2_n_1),
        .O(\m_axis_tdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_21 
       (.I0(pixel_mem_reg_2752_2815_0_2_n_1),
        .I1(pixel_mem_reg_2688_2751_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_0_2_n_1),
        .O(\m_axis_tdata[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_22 
       (.I0(pixel_mem_reg_3008_3071_0_2_n_1),
        .I1(pixel_mem_reg_2944_3007_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_0_2_n_1),
        .O(\m_axis_tdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_23 
       (.I0(pixel_mem_reg_1216_1279_0_2_n_1),
        .I1(pixel_mem_reg_1152_1215_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_0_2_n_1),
        .O(\m_axis_tdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_24 
       (.I0(pixel_mem_reg_1472_1535_0_2_n_1),
        .I1(pixel_mem_reg_1408_1471_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_0_2_n_1),
        .O(\m_axis_tdata[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_25 
       (.I0(pixel_mem_reg_1728_1791_0_2_n_1),
        .I1(pixel_mem_reg_1664_1727_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_0_2_n_1),
        .O(\m_axis_tdata[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_26 
       (.I0(pixel_mem_reg_1984_2047_0_2_n_1),
        .I1(pixel_mem_reg_1920_1983_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_0_2_n_1),
        .O(\m_axis_tdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_27 
       (.I0(pixel_mem_reg_192_255_0_2_n_1),
        .I1(pixel_mem_reg_128_191_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_0_2_n_1),
        .O(\m_axis_tdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_28 
       (.I0(pixel_mem_reg_448_511_0_2_n_1),
        .I1(pixel_mem_reg_384_447_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_0_2_n_1),
        .O(\m_axis_tdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_29 
       (.I0(pixel_mem_reg_704_767_0_2_n_1),
        .I1(pixel_mem_reg_640_703_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_0_2_n_1),
        .O(\m_axis_tdata[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_30 
       (.I0(pixel_mem_reg_960_1023_0_2_n_1),
        .I1(pixel_mem_reg_896_959_0_2_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_0_2_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_0_2_n_1),
        .O(\m_axis_tdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[20]_i_1 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[20]),
        .I4(in_output_box),
        .I5(s_axis_tdata[20]),
        .O(\m_axis_tdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_15 
       (.I0(pixel_mem_reg_3264_3327_18_20_n_2),
        .I1(pixel_mem_reg_3200_3263_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_18_20_n_2),
        .O(\m_axis_tdata[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_16 
       (.I0(pixel_mem_reg_3520_3583_18_20_n_2),
        .I1(pixel_mem_reg_3456_3519_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_18_20_n_2),
        .O(\m_axis_tdata[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_17 
       (.I0(pixel_mem_reg_3776_3839_18_20_n_2),
        .I1(pixel_mem_reg_3712_3775_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_18_20_n_2),
        .O(\m_axis_tdata[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_18 
       (.I0(pixel_mem_reg_4032_4095_18_20_n_2),
        .I1(pixel_mem_reg_3968_4031_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_18_20_n_2),
        .O(\m_axis_tdata[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_19 
       (.I0(pixel_mem_reg_2240_2303_18_20_n_2),
        .I1(pixel_mem_reg_2176_2239_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_18_20_n_2),
        .O(\m_axis_tdata[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_2 
       (.I0(\m_axis_tdata_reg[20]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[20]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[20]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[20]_i_6_n_0 ),
        .O(zoom_pixel[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_20 
       (.I0(pixel_mem_reg_2496_2559_18_20_n_2),
        .I1(pixel_mem_reg_2432_2495_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_18_20_n_2),
        .O(\m_axis_tdata[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_21 
       (.I0(pixel_mem_reg_2752_2815_18_20_n_2),
        .I1(pixel_mem_reg_2688_2751_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_18_20_n_2),
        .O(\m_axis_tdata[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_22 
       (.I0(pixel_mem_reg_3008_3071_18_20_n_2),
        .I1(pixel_mem_reg_2944_3007_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_18_20_n_2),
        .O(\m_axis_tdata[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_23 
       (.I0(pixel_mem_reg_1216_1279_18_20_n_2),
        .I1(pixel_mem_reg_1152_1215_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_18_20_n_2),
        .O(\m_axis_tdata[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_24 
       (.I0(pixel_mem_reg_1472_1535_18_20_n_2),
        .I1(pixel_mem_reg_1408_1471_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_18_20_n_2),
        .O(\m_axis_tdata[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_25 
       (.I0(pixel_mem_reg_1728_1791_18_20_n_2),
        .I1(pixel_mem_reg_1664_1727_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_18_20_n_2),
        .O(\m_axis_tdata[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_26 
       (.I0(pixel_mem_reg_1984_2047_18_20_n_2),
        .I1(pixel_mem_reg_1920_1983_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_18_20_n_2),
        .O(\m_axis_tdata[20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_27 
       (.I0(pixel_mem_reg_192_255_18_20_n_2),
        .I1(pixel_mem_reg_128_191_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_18_20_n_2),
        .O(\m_axis_tdata[20]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_28 
       (.I0(pixel_mem_reg_448_511_18_20_n_2),
        .I1(pixel_mem_reg_384_447_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_18_20_n_2),
        .O(\m_axis_tdata[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_29 
       (.I0(pixel_mem_reg_704_767_18_20_n_2),
        .I1(pixel_mem_reg_640_703_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_18_20_n_2),
        .O(\m_axis_tdata[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[20]_i_30 
       (.I0(pixel_mem_reg_960_1023_18_20_n_2),
        .I1(pixel_mem_reg_896_959_18_20_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_18_20_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_18_20_n_2),
        .O(\m_axis_tdata[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[21]_i_1 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[21]),
        .I4(in_output_box),
        .I5(s_axis_tdata[21]),
        .O(\m_axis_tdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_15 
       (.I0(pixel_mem_reg_3264_3327_21_23_n_0),
        .I1(pixel_mem_reg_3200_3263_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_21_23_n_0),
        .O(\m_axis_tdata[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_16 
       (.I0(pixel_mem_reg_3520_3583_21_23_n_0),
        .I1(pixel_mem_reg_3456_3519_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_21_23_n_0),
        .O(\m_axis_tdata[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_17 
       (.I0(pixel_mem_reg_3776_3839_21_23_n_0),
        .I1(pixel_mem_reg_3712_3775_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_21_23_n_0),
        .O(\m_axis_tdata[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_18 
       (.I0(pixel_mem_reg_4032_4095_21_23_n_0),
        .I1(pixel_mem_reg_3968_4031_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_21_23_n_0),
        .O(\m_axis_tdata[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_19 
       (.I0(pixel_mem_reg_2240_2303_21_23_n_0),
        .I1(pixel_mem_reg_2176_2239_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_21_23_n_0),
        .O(\m_axis_tdata[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_2 
       (.I0(\m_axis_tdata_reg[21]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[21]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[21]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[21]_i_6_n_0 ),
        .O(zoom_pixel[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_20 
       (.I0(pixel_mem_reg_2496_2559_21_23_n_0),
        .I1(pixel_mem_reg_2432_2495_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_21_23_n_0),
        .O(\m_axis_tdata[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_21 
       (.I0(pixel_mem_reg_2752_2815_21_23_n_0),
        .I1(pixel_mem_reg_2688_2751_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_21_23_n_0),
        .O(\m_axis_tdata[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_22 
       (.I0(pixel_mem_reg_3008_3071_21_23_n_0),
        .I1(pixel_mem_reg_2944_3007_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_21_23_n_0),
        .O(\m_axis_tdata[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_23 
       (.I0(pixel_mem_reg_1216_1279_21_23_n_0),
        .I1(pixel_mem_reg_1152_1215_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_21_23_n_0),
        .O(\m_axis_tdata[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_24 
       (.I0(pixel_mem_reg_1472_1535_21_23_n_0),
        .I1(pixel_mem_reg_1408_1471_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_21_23_n_0),
        .O(\m_axis_tdata[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_25 
       (.I0(pixel_mem_reg_1728_1791_21_23_n_0),
        .I1(pixel_mem_reg_1664_1727_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_21_23_n_0),
        .O(\m_axis_tdata[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_26 
       (.I0(pixel_mem_reg_1984_2047_21_23_n_0),
        .I1(pixel_mem_reg_1920_1983_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_21_23_n_0),
        .O(\m_axis_tdata[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_27 
       (.I0(pixel_mem_reg_192_255_21_23_n_0),
        .I1(pixel_mem_reg_128_191_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_21_23_n_0),
        .O(\m_axis_tdata[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_28 
       (.I0(pixel_mem_reg_448_511_21_23_n_0),
        .I1(pixel_mem_reg_384_447_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_21_23_n_0),
        .O(\m_axis_tdata[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_29 
       (.I0(pixel_mem_reg_704_767_21_23_n_0),
        .I1(pixel_mem_reg_640_703_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_21_23_n_0),
        .O(\m_axis_tdata[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[21]_i_30 
       (.I0(pixel_mem_reg_960_1023_21_23_n_0),
        .I1(pixel_mem_reg_896_959_21_23_n_0),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_21_23_n_0),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_21_23_n_0),
        .O(\m_axis_tdata[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[22]_i_1 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[22]),
        .I4(in_output_box),
        .I5(s_axis_tdata[22]),
        .O(\m_axis_tdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_15 
       (.I0(pixel_mem_reg_3264_3327_21_23_n_1),
        .I1(pixel_mem_reg_3200_3263_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_21_23_n_1),
        .O(\m_axis_tdata[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_16 
       (.I0(pixel_mem_reg_3520_3583_21_23_n_1),
        .I1(pixel_mem_reg_3456_3519_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_21_23_n_1),
        .O(\m_axis_tdata[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_17 
       (.I0(pixel_mem_reg_3776_3839_21_23_n_1),
        .I1(pixel_mem_reg_3712_3775_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_21_23_n_1),
        .O(\m_axis_tdata[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_18 
       (.I0(pixel_mem_reg_4032_4095_21_23_n_1),
        .I1(pixel_mem_reg_3968_4031_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_21_23_n_1),
        .O(\m_axis_tdata[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_19 
       (.I0(pixel_mem_reg_2240_2303_21_23_n_1),
        .I1(pixel_mem_reg_2176_2239_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_21_23_n_1),
        .O(\m_axis_tdata[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_2 
       (.I0(\m_axis_tdata_reg[22]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[22]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[22]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[22]_i_6_n_0 ),
        .O(zoom_pixel[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_20 
       (.I0(pixel_mem_reg_2496_2559_21_23_n_1),
        .I1(pixel_mem_reg_2432_2495_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_21_23_n_1),
        .O(\m_axis_tdata[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_21 
       (.I0(pixel_mem_reg_2752_2815_21_23_n_1),
        .I1(pixel_mem_reg_2688_2751_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_21_23_n_1),
        .O(\m_axis_tdata[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_22 
       (.I0(pixel_mem_reg_3008_3071_21_23_n_1),
        .I1(pixel_mem_reg_2944_3007_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_21_23_n_1),
        .O(\m_axis_tdata[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_23 
       (.I0(pixel_mem_reg_1216_1279_21_23_n_1),
        .I1(pixel_mem_reg_1152_1215_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_21_23_n_1),
        .O(\m_axis_tdata[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_24 
       (.I0(pixel_mem_reg_1472_1535_21_23_n_1),
        .I1(pixel_mem_reg_1408_1471_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_21_23_n_1),
        .O(\m_axis_tdata[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_25 
       (.I0(pixel_mem_reg_1728_1791_21_23_n_1),
        .I1(pixel_mem_reg_1664_1727_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_21_23_n_1),
        .O(\m_axis_tdata[22]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_26 
       (.I0(pixel_mem_reg_1984_2047_21_23_n_1),
        .I1(pixel_mem_reg_1920_1983_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_21_23_n_1),
        .O(\m_axis_tdata[22]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_27 
       (.I0(pixel_mem_reg_192_255_21_23_n_1),
        .I1(pixel_mem_reg_128_191_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_21_23_n_1),
        .O(\m_axis_tdata[22]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_28 
       (.I0(pixel_mem_reg_448_511_21_23_n_1),
        .I1(pixel_mem_reg_384_447_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_21_23_n_1),
        .O(\m_axis_tdata[22]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_29 
       (.I0(pixel_mem_reg_704_767_21_23_n_1),
        .I1(pixel_mem_reg_640_703_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_21_23_n_1),
        .O(\m_axis_tdata[22]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[22]_i_30 
       (.I0(pixel_mem_reg_960_1023_21_23_n_1),
        .I1(pixel_mem_reg_896_959_21_23_n_1),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_21_23_n_1),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_21_23_n_1),
        .O(\m_axis_tdata[22]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_axis_tdata[23]_i_1 
       (.I0(aresetn),
        .O(\m_axis_tdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \m_axis_tdata[23]_i_10 
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[4]),
        .I2(y_cnt_reg__5[3]),
        .I3(y_cnt_reg__5[2]),
        .O(\m_axis_tdata[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \m_axis_tdata[23]_i_11 
       (.I0(y_cnt_reg__0__0[7]),
        .I1(y_cnt_reg__0__0[6]),
        .I2(y_cnt_reg__5[1]),
        .I3(y_cnt_reg__5[0]),
        .O(\m_axis_tdata[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_axis_tdata[23]_i_12 
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[4]),
        .I2(y_cnt_reg__5[3]),
        .I3(y_cnt_reg__5[2]),
        .O(\m_axis_tdata[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_axis_tdata[23]_i_13 
       (.I0(y_cnt_reg__0__0[7]),
        .I1(y_cnt_reg__0__0[6]),
        .I2(y_cnt_reg__5[1]),
        .I3(y_cnt_reg__5[0]),
        .O(\m_axis_tdata[23]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_axis_tdata[23]_i_14 
       (.I0(x_cnt_reg__0__0[7]),
        .I1(x_cnt_reg__0__0[6]),
        .I2(x_cnt_reg__5[1]),
        .I3(x_cnt_reg__5[0]),
        .O(\m_axis_tdata[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \m_axis_tdata[23]_i_15 
       (.I0(x_cnt_reg__0__0[7]),
        .I1(x_cnt_reg__0__0[6]),
        .I2(x_cnt_reg__5[1]),
        .I3(x_cnt_reg__5[0]),
        .O(\m_axis_tdata[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata[23]_i_2 
       (.I0(m_axis_tready),
        .I1(s_axis_tvalid),
        .O(\m_axis_tdata[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \m_axis_tdata[23]_i_20 
       (.I0(x_cnt_reg__0__0[10]),
        .I1(x_cnt_reg__0__0[11]),
        .O(\m_axis_tdata[23]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \m_axis_tdata[23]_i_21 
       (.I0(x_cnt_reg__0__0[8]),
        .I1(x_cnt_reg__0__0[9]),
        .O(\m_axis_tdata[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \m_axis_tdata[23]_i_3 
       (.I0(\m_axis_tdata[23]_i_4_n_0 ),
        .I1(\m_axis_tdata[23]_i_5_n_0 ),
        .I2(\m_axis_tdata[23]_i_6_n_0 ),
        .I3(zoom_pixel[23]),
        .I4(in_output_box),
        .I5(s_axis_tdata[23]),
        .O(\m_axis_tdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_30 
       (.I0(pixel_mem_reg_3264_3327_21_23_n_2),
        .I1(pixel_mem_reg_3200_3263_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3136_3199_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3072_3135_21_23_n_2),
        .O(\m_axis_tdata[23]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_31 
       (.I0(pixel_mem_reg_3520_3583_21_23_n_2),
        .I1(pixel_mem_reg_3456_3519_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3392_3455_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3328_3391_21_23_n_2),
        .O(\m_axis_tdata[23]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_32 
       (.I0(pixel_mem_reg_3776_3839_21_23_n_2),
        .I1(pixel_mem_reg_3712_3775_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3648_3711_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3584_3647_21_23_n_2),
        .O(\m_axis_tdata[23]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_33 
       (.I0(pixel_mem_reg_4032_4095_21_23_n_2),
        .I1(pixel_mem_reg_3968_4031_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_3904_3967_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_3840_3903_21_23_n_2),
        .O(\m_axis_tdata[23]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_34 
       (.I0(pixel_mem_reg_2240_2303_21_23_n_2),
        .I1(pixel_mem_reg_2176_2239_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2112_2175_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2048_2111_21_23_n_2),
        .O(\m_axis_tdata[23]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_35 
       (.I0(pixel_mem_reg_2496_2559_21_23_n_2),
        .I1(pixel_mem_reg_2432_2495_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2368_2431_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2304_2367_21_23_n_2),
        .O(\m_axis_tdata[23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_36 
       (.I0(pixel_mem_reg_2752_2815_21_23_n_2),
        .I1(pixel_mem_reg_2688_2751_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2624_2687_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2560_2623_21_23_n_2),
        .O(\m_axis_tdata[23]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_37 
       (.I0(pixel_mem_reg_3008_3071_21_23_n_2),
        .I1(pixel_mem_reg_2944_3007_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_2880_2943_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_2816_2879_21_23_n_2),
        .O(\m_axis_tdata[23]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_38 
       (.I0(pixel_mem_reg_1216_1279_21_23_n_2),
        .I1(pixel_mem_reg_1152_1215_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1088_1151_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1024_1087_21_23_n_2),
        .O(\m_axis_tdata[23]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_39 
       (.I0(pixel_mem_reg_1472_1535_21_23_n_2),
        .I1(pixel_mem_reg_1408_1471_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1344_1407_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1280_1343_21_23_n_2),
        .O(\m_axis_tdata[23]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \m_axis_tdata[23]_i_4 
       (.I0(\m_axis_tdata[23]_i_9_n_0 ),
        .I1(\m_axis_tdata[23]_i_10_n_0 ),
        .I2(\m_axis_tdata[23]_i_11_n_0 ),
        .I3(\m_axis_tdata[23]_i_12_n_0 ),
        .I4(\m_axis_tdata[23]_i_13_n_0 ),
        .O(\m_axis_tdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_40 
       (.I0(pixel_mem_reg_1728_1791_21_23_n_2),
        .I1(pixel_mem_reg_1664_1727_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1600_1663_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1536_1599_21_23_n_2),
        .O(\m_axis_tdata[23]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_41 
       (.I0(pixel_mem_reg_1984_2047_21_23_n_2),
        .I1(pixel_mem_reg_1920_1983_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_1856_1919_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_1792_1855_21_23_n_2),
        .O(\m_axis_tdata[23]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_42 
       (.I0(pixel_mem_reg_192_255_21_23_n_2),
        .I1(pixel_mem_reg_128_191_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_64_127_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_0_63_21_23_n_2),
        .O(\m_axis_tdata[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_43 
       (.I0(pixel_mem_reg_448_511_21_23_n_2),
        .I1(pixel_mem_reg_384_447_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_320_383_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_256_319_21_23_n_2),
        .O(\m_axis_tdata[23]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_44 
       (.I0(pixel_mem_reg_704_767_21_23_n_2),
        .I1(pixel_mem_reg_640_703_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_576_639_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_512_575_21_23_n_2),
        .O(\m_axis_tdata[23]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_45 
       (.I0(pixel_mem_reg_960_1023_21_23_n_2),
        .I1(pixel_mem_reg_896_959_21_23_n_2),
        .I2(y_cnt_reg__3_n_0),
        .I3(pixel_mem_reg_832_895_21_23_n_2),
        .I4(y_cnt_reg__4_n_0),
        .I5(pixel_mem_reg_768_831_21_23_n_2),
        .O(\m_axis_tdata[23]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \m_axis_tdata[23]_i_5 
       (.I0(sw_1),
        .I1(x_cnt_reg__0__0[8]),
        .I2(x_cnt_reg__0__0[9]),
        .I3(x_cnt_reg__0__0[11]),
        .I4(x_cnt_reg__0__0[10]),
        .O(\m_axis_tdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA00000000000000C)) 
    \m_axis_tdata[23]_i_6 
       (.I0(\m_axis_tdata[23]_i_14_n_0 ),
        .I1(\m_axis_tdata[23]_i_15_n_0 ),
        .I2(x_cnt_reg__5[5]),
        .I3(x_cnt_reg__5[4]),
        .I4(x_cnt_reg__5[3]),
        .I5(x_cnt_reg__5[2]),
        .O(\m_axis_tdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[23]_i_7 
       (.I0(\m_axis_tdata_reg[23]_i_16_n_0 ),
        .I1(\m_axis_tdata_reg[23]_i_17_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[23]_i_18_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[23]_i_19_n_0 ),
        .O(zoom_pixel[23]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \m_axis_tdata[23]_i_8 
       (.I0(y_cnt_reg__0__0[9]),
        .I1(y_cnt_reg__0__0[8]),
        .I2(\m_axis_tdata[23]_i_20_n_0 ),
        .I3(y_cnt_reg__0__0[11]),
        .I4(y_cnt_reg__0__0[10]),
        .I5(\m_axis_tdata[23]_i_21_n_0 ),
        .O(in_output_box));
  LUT5 #(
    .INIT(32'h00000002)) 
    \m_axis_tdata[23]_i_9 
       (.I0(sw_1),
        .I1(y_cnt_reg__0__0[8]),
        .I2(y_cnt_reg__0__0[9]),
        .I3(y_cnt_reg__0__0[11]),
        .I4(y_cnt_reg__0__0[10]),
        .O(\m_axis_tdata[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[2]_i_1 
       (.I0(zoom_pixel[2]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[2]),
        .O(\m_axis_tdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_15 
       (.I0(pixel_mem_reg_3264_3327_0_2_n_2),
        .I1(pixel_mem_reg_3200_3263_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_0_2_n_2),
        .O(\m_axis_tdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_16 
       (.I0(pixel_mem_reg_3520_3583_0_2_n_2),
        .I1(pixel_mem_reg_3456_3519_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_0_2_n_2),
        .O(\m_axis_tdata[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_17 
       (.I0(pixel_mem_reg_3776_3839_0_2_n_2),
        .I1(pixel_mem_reg_3712_3775_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_0_2_n_2),
        .O(\m_axis_tdata[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_18 
       (.I0(pixel_mem_reg_4032_4095_0_2_n_2),
        .I1(pixel_mem_reg_3968_4031_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_0_2_n_2),
        .O(\m_axis_tdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_19 
       (.I0(pixel_mem_reg_2240_2303_0_2_n_2),
        .I1(pixel_mem_reg_2176_2239_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_0_2_n_2),
        .O(\m_axis_tdata[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_2 
       (.I0(\m_axis_tdata_reg[2]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[2]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[2]_i_6_n_0 ),
        .O(zoom_pixel[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_20 
       (.I0(pixel_mem_reg_2496_2559_0_2_n_2),
        .I1(pixel_mem_reg_2432_2495_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_0_2_n_2),
        .O(\m_axis_tdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_21 
       (.I0(pixel_mem_reg_2752_2815_0_2_n_2),
        .I1(pixel_mem_reg_2688_2751_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_0_2_n_2),
        .O(\m_axis_tdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_22 
       (.I0(pixel_mem_reg_3008_3071_0_2_n_2),
        .I1(pixel_mem_reg_2944_3007_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_0_2_n_2),
        .O(\m_axis_tdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_23 
       (.I0(pixel_mem_reg_1216_1279_0_2_n_2),
        .I1(pixel_mem_reg_1152_1215_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_0_2_n_2),
        .O(\m_axis_tdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_24 
       (.I0(pixel_mem_reg_1472_1535_0_2_n_2),
        .I1(pixel_mem_reg_1408_1471_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_0_2_n_2),
        .O(\m_axis_tdata[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_25 
       (.I0(pixel_mem_reg_1728_1791_0_2_n_2),
        .I1(pixel_mem_reg_1664_1727_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_0_2_n_2),
        .O(\m_axis_tdata[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_26 
       (.I0(pixel_mem_reg_1984_2047_0_2_n_2),
        .I1(pixel_mem_reg_1920_1983_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_0_2_n_2),
        .O(\m_axis_tdata[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_27 
       (.I0(pixel_mem_reg_192_255_0_2_n_2),
        .I1(pixel_mem_reg_128_191_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_0_2_n_2),
        .O(\m_axis_tdata[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_28 
       (.I0(pixel_mem_reg_448_511_0_2_n_2),
        .I1(pixel_mem_reg_384_447_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_0_2_n_2),
        .O(\m_axis_tdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_29 
       (.I0(pixel_mem_reg_704_767_0_2_n_2),
        .I1(pixel_mem_reg_640_703_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_0_2_n_2),
        .O(\m_axis_tdata[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_30 
       (.I0(pixel_mem_reg_960_1023_0_2_n_2),
        .I1(pixel_mem_reg_896_959_0_2_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_0_2_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_0_2_n_2),
        .O(\m_axis_tdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[3]_i_1 
       (.I0(zoom_pixel[3]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[3]),
        .O(\m_axis_tdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_15 
       (.I0(pixel_mem_reg_3264_3327_3_5_n_0),
        .I1(pixel_mem_reg_3200_3263_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_3_5_n_0),
        .O(\m_axis_tdata[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_16 
       (.I0(pixel_mem_reg_3520_3583_3_5_n_0),
        .I1(pixel_mem_reg_3456_3519_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_3_5_n_0),
        .O(\m_axis_tdata[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_17 
       (.I0(pixel_mem_reg_3776_3839_3_5_n_0),
        .I1(pixel_mem_reg_3712_3775_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_3_5_n_0),
        .O(\m_axis_tdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_18 
       (.I0(pixel_mem_reg_4032_4095_3_5_n_0),
        .I1(pixel_mem_reg_3968_4031_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_3_5_n_0),
        .O(\m_axis_tdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_19 
       (.I0(pixel_mem_reg_2240_2303_3_5_n_0),
        .I1(pixel_mem_reg_2176_2239_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_3_5_n_0),
        .O(\m_axis_tdata[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_2 
       (.I0(\m_axis_tdata_reg[3]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[3]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[3]_i_6_n_0 ),
        .O(zoom_pixel[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_20 
       (.I0(pixel_mem_reg_2496_2559_3_5_n_0),
        .I1(pixel_mem_reg_2432_2495_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_3_5_n_0),
        .O(\m_axis_tdata[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_21 
       (.I0(pixel_mem_reg_2752_2815_3_5_n_0),
        .I1(pixel_mem_reg_2688_2751_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_3_5_n_0),
        .O(\m_axis_tdata[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_22 
       (.I0(pixel_mem_reg_3008_3071_3_5_n_0),
        .I1(pixel_mem_reg_2944_3007_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_3_5_n_0),
        .O(\m_axis_tdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_23 
       (.I0(pixel_mem_reg_1216_1279_3_5_n_0),
        .I1(pixel_mem_reg_1152_1215_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_3_5_n_0),
        .O(\m_axis_tdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_24 
       (.I0(pixel_mem_reg_1472_1535_3_5_n_0),
        .I1(pixel_mem_reg_1408_1471_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_3_5_n_0),
        .O(\m_axis_tdata[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_25 
       (.I0(pixel_mem_reg_1728_1791_3_5_n_0),
        .I1(pixel_mem_reg_1664_1727_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_3_5_n_0),
        .O(\m_axis_tdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_26 
       (.I0(pixel_mem_reg_1984_2047_3_5_n_0),
        .I1(pixel_mem_reg_1920_1983_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_3_5_n_0),
        .O(\m_axis_tdata[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_27 
       (.I0(pixel_mem_reg_192_255_3_5_n_0),
        .I1(pixel_mem_reg_128_191_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_3_5_n_0),
        .O(\m_axis_tdata[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_28 
       (.I0(pixel_mem_reg_448_511_3_5_n_0),
        .I1(pixel_mem_reg_384_447_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_3_5_n_0),
        .O(\m_axis_tdata[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_29 
       (.I0(pixel_mem_reg_704_767_3_5_n_0),
        .I1(pixel_mem_reg_640_703_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_3_5_n_0),
        .O(\m_axis_tdata[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_30 
       (.I0(pixel_mem_reg_960_1023_3_5_n_0),
        .I1(pixel_mem_reg_896_959_3_5_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_3_5_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_3_5_n_0),
        .O(\m_axis_tdata[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[4]_i_1 
       (.I0(zoom_pixel[4]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[4]),
        .O(\m_axis_tdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_15 
       (.I0(pixel_mem_reg_3264_3327_3_5_n_1),
        .I1(pixel_mem_reg_3200_3263_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_3_5_n_1),
        .O(\m_axis_tdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_16 
       (.I0(pixel_mem_reg_3520_3583_3_5_n_1),
        .I1(pixel_mem_reg_3456_3519_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_3_5_n_1),
        .O(\m_axis_tdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_17 
       (.I0(pixel_mem_reg_3776_3839_3_5_n_1),
        .I1(pixel_mem_reg_3712_3775_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_3_5_n_1),
        .O(\m_axis_tdata[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_18 
       (.I0(pixel_mem_reg_4032_4095_3_5_n_1),
        .I1(pixel_mem_reg_3968_4031_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_3_5_n_1),
        .O(\m_axis_tdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_19 
       (.I0(pixel_mem_reg_2240_2303_3_5_n_1),
        .I1(pixel_mem_reg_2176_2239_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_3_5_n_1),
        .O(\m_axis_tdata[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_2 
       (.I0(\m_axis_tdata_reg[4]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[4]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[4]_i_6_n_0 ),
        .O(zoom_pixel[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_20 
       (.I0(pixel_mem_reg_2496_2559_3_5_n_1),
        .I1(pixel_mem_reg_2432_2495_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_3_5_n_1),
        .O(\m_axis_tdata[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_21 
       (.I0(pixel_mem_reg_2752_2815_3_5_n_1),
        .I1(pixel_mem_reg_2688_2751_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_3_5_n_1),
        .O(\m_axis_tdata[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_22 
       (.I0(pixel_mem_reg_3008_3071_3_5_n_1),
        .I1(pixel_mem_reg_2944_3007_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_3_5_n_1),
        .O(\m_axis_tdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_23 
       (.I0(pixel_mem_reg_1216_1279_3_5_n_1),
        .I1(pixel_mem_reg_1152_1215_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_3_5_n_1),
        .O(\m_axis_tdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_24 
       (.I0(pixel_mem_reg_1472_1535_3_5_n_1),
        .I1(pixel_mem_reg_1408_1471_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_3_5_n_1),
        .O(\m_axis_tdata[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_25 
       (.I0(pixel_mem_reg_1728_1791_3_5_n_1),
        .I1(pixel_mem_reg_1664_1727_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_3_5_n_1),
        .O(\m_axis_tdata[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_26 
       (.I0(pixel_mem_reg_1984_2047_3_5_n_1),
        .I1(pixel_mem_reg_1920_1983_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_3_5_n_1),
        .O(\m_axis_tdata[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_27 
       (.I0(pixel_mem_reg_192_255_3_5_n_1),
        .I1(pixel_mem_reg_128_191_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_3_5_n_1),
        .O(\m_axis_tdata[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_28 
       (.I0(pixel_mem_reg_448_511_3_5_n_1),
        .I1(pixel_mem_reg_384_447_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_3_5_n_1),
        .O(\m_axis_tdata[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_29 
       (.I0(pixel_mem_reg_704_767_3_5_n_1),
        .I1(pixel_mem_reg_640_703_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_3_5_n_1),
        .O(\m_axis_tdata[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_30 
       (.I0(pixel_mem_reg_960_1023_3_5_n_1),
        .I1(pixel_mem_reg_896_959_3_5_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_3_5_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_3_5_n_1),
        .O(\m_axis_tdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[5]_i_1 
       (.I0(zoom_pixel[5]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[5]),
        .O(\m_axis_tdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_15 
       (.I0(pixel_mem_reg_3264_3327_3_5_n_2),
        .I1(pixel_mem_reg_3200_3263_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_3_5_n_2),
        .O(\m_axis_tdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_16 
       (.I0(pixel_mem_reg_3520_3583_3_5_n_2),
        .I1(pixel_mem_reg_3456_3519_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_3_5_n_2),
        .O(\m_axis_tdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_17 
       (.I0(pixel_mem_reg_3776_3839_3_5_n_2),
        .I1(pixel_mem_reg_3712_3775_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_3_5_n_2),
        .O(\m_axis_tdata[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_18 
       (.I0(pixel_mem_reg_4032_4095_3_5_n_2),
        .I1(pixel_mem_reg_3968_4031_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_3_5_n_2),
        .O(\m_axis_tdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_19 
       (.I0(pixel_mem_reg_2240_2303_3_5_n_2),
        .I1(pixel_mem_reg_2176_2239_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_3_5_n_2),
        .O(\m_axis_tdata[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_2 
       (.I0(\m_axis_tdata_reg[5]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[5]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[5]_i_6_n_0 ),
        .O(zoom_pixel[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_20 
       (.I0(pixel_mem_reg_2496_2559_3_5_n_2),
        .I1(pixel_mem_reg_2432_2495_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_3_5_n_2),
        .O(\m_axis_tdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_21 
       (.I0(pixel_mem_reg_2752_2815_3_5_n_2),
        .I1(pixel_mem_reg_2688_2751_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_3_5_n_2),
        .O(\m_axis_tdata[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_22 
       (.I0(pixel_mem_reg_3008_3071_3_5_n_2),
        .I1(pixel_mem_reg_2944_3007_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_3_5_n_2),
        .O(\m_axis_tdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_23 
       (.I0(pixel_mem_reg_1216_1279_3_5_n_2),
        .I1(pixel_mem_reg_1152_1215_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_3_5_n_2),
        .O(\m_axis_tdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_24 
       (.I0(pixel_mem_reg_1472_1535_3_5_n_2),
        .I1(pixel_mem_reg_1408_1471_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_3_5_n_2),
        .O(\m_axis_tdata[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_25 
       (.I0(pixel_mem_reg_1728_1791_3_5_n_2),
        .I1(pixel_mem_reg_1664_1727_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_3_5_n_2),
        .O(\m_axis_tdata[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_26 
       (.I0(pixel_mem_reg_1984_2047_3_5_n_2),
        .I1(pixel_mem_reg_1920_1983_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_3_5_n_2),
        .O(\m_axis_tdata[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_27 
       (.I0(pixel_mem_reg_192_255_3_5_n_2),
        .I1(pixel_mem_reg_128_191_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_3_5_n_2),
        .O(\m_axis_tdata[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_28 
       (.I0(pixel_mem_reg_448_511_3_5_n_2),
        .I1(pixel_mem_reg_384_447_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_3_5_n_2),
        .O(\m_axis_tdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_29 
       (.I0(pixel_mem_reg_704_767_3_5_n_2),
        .I1(pixel_mem_reg_640_703_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_3_5_n_2),
        .O(\m_axis_tdata[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_30 
       (.I0(pixel_mem_reg_960_1023_3_5_n_2),
        .I1(pixel_mem_reg_896_959_3_5_n_2),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_3_5_n_2),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_3_5_n_2),
        .O(\m_axis_tdata[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[6]_i_1 
       (.I0(zoom_pixel[6]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[6]),
        .O(\m_axis_tdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_15 
       (.I0(pixel_mem_reg_3264_3327_6_8_n_0),
        .I1(pixel_mem_reg_3200_3263_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_6_8_n_0),
        .O(\m_axis_tdata[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_16 
       (.I0(pixel_mem_reg_3520_3583_6_8_n_0),
        .I1(pixel_mem_reg_3456_3519_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_6_8_n_0),
        .O(\m_axis_tdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_17 
       (.I0(pixel_mem_reg_3776_3839_6_8_n_0),
        .I1(pixel_mem_reg_3712_3775_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_6_8_n_0),
        .O(\m_axis_tdata[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_18 
       (.I0(pixel_mem_reg_4032_4095_6_8_n_0),
        .I1(pixel_mem_reg_3968_4031_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_6_8_n_0),
        .O(\m_axis_tdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_19 
       (.I0(pixel_mem_reg_2240_2303_6_8_n_0),
        .I1(pixel_mem_reg_2176_2239_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_6_8_n_0),
        .O(\m_axis_tdata[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_2 
       (.I0(\m_axis_tdata_reg[6]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[6]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[6]_i_6_n_0 ),
        .O(zoom_pixel[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_20 
       (.I0(pixel_mem_reg_2496_2559_6_8_n_0),
        .I1(pixel_mem_reg_2432_2495_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_6_8_n_0),
        .O(\m_axis_tdata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_21 
       (.I0(pixel_mem_reg_2752_2815_6_8_n_0),
        .I1(pixel_mem_reg_2688_2751_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_6_8_n_0),
        .O(\m_axis_tdata[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_22 
       (.I0(pixel_mem_reg_3008_3071_6_8_n_0),
        .I1(pixel_mem_reg_2944_3007_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_6_8_n_0),
        .O(\m_axis_tdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_23 
       (.I0(pixel_mem_reg_1216_1279_6_8_n_0),
        .I1(pixel_mem_reg_1152_1215_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_6_8_n_0),
        .O(\m_axis_tdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_24 
       (.I0(pixel_mem_reg_1472_1535_6_8_n_0),
        .I1(pixel_mem_reg_1408_1471_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_6_8_n_0),
        .O(\m_axis_tdata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_25 
       (.I0(pixel_mem_reg_1728_1791_6_8_n_0),
        .I1(pixel_mem_reg_1664_1727_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_6_8_n_0),
        .O(\m_axis_tdata[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_26 
       (.I0(pixel_mem_reg_1984_2047_6_8_n_0),
        .I1(pixel_mem_reg_1920_1983_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_6_8_n_0),
        .O(\m_axis_tdata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_27 
       (.I0(pixel_mem_reg_192_255_6_8_n_0),
        .I1(pixel_mem_reg_128_191_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_6_8_n_0),
        .O(\m_axis_tdata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_28 
       (.I0(pixel_mem_reg_448_511_6_8_n_0),
        .I1(pixel_mem_reg_384_447_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_6_8_n_0),
        .O(\m_axis_tdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_29 
       (.I0(pixel_mem_reg_704_767_6_8_n_0),
        .I1(pixel_mem_reg_640_703_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_6_8_n_0),
        .O(\m_axis_tdata[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_30 
       (.I0(pixel_mem_reg_960_1023_6_8_n_0),
        .I1(pixel_mem_reg_896_959_6_8_n_0),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_6_8_n_0),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_6_8_n_0),
        .O(\m_axis_tdata[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[7]_i_1 
       (.I0(zoom_pixel[7]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[7]),
        .O(\m_axis_tdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_15 
       (.I0(pixel_mem_reg_3264_3327_6_8_n_1),
        .I1(pixel_mem_reg_3200_3263_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3136_3199_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3072_3135_6_8_n_1),
        .O(\m_axis_tdata[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_16 
       (.I0(pixel_mem_reg_3520_3583_6_8_n_1),
        .I1(pixel_mem_reg_3456_3519_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3392_3455_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3328_3391_6_8_n_1),
        .O(\m_axis_tdata[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_17 
       (.I0(pixel_mem_reg_3776_3839_6_8_n_1),
        .I1(pixel_mem_reg_3712_3775_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3648_3711_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3584_3647_6_8_n_1),
        .O(\m_axis_tdata[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_18 
       (.I0(pixel_mem_reg_4032_4095_6_8_n_1),
        .I1(pixel_mem_reg_3968_4031_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_3904_3967_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_3840_3903_6_8_n_1),
        .O(\m_axis_tdata[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_19 
       (.I0(pixel_mem_reg_2240_2303_6_8_n_1),
        .I1(pixel_mem_reg_2176_2239_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2112_2175_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2048_2111_6_8_n_1),
        .O(\m_axis_tdata[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_2 
       (.I0(\m_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[7]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[7]_i_6_n_0 ),
        .O(zoom_pixel[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_20 
       (.I0(pixel_mem_reg_2496_2559_6_8_n_1),
        .I1(pixel_mem_reg_2432_2495_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2368_2431_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2304_2367_6_8_n_1),
        .O(\m_axis_tdata[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_21 
       (.I0(pixel_mem_reg_2752_2815_6_8_n_1),
        .I1(pixel_mem_reg_2688_2751_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2624_2687_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2560_2623_6_8_n_1),
        .O(\m_axis_tdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_22 
       (.I0(pixel_mem_reg_3008_3071_6_8_n_1),
        .I1(pixel_mem_reg_2944_3007_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_2880_2943_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_2816_2879_6_8_n_1),
        .O(\m_axis_tdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_23 
       (.I0(pixel_mem_reg_1216_1279_6_8_n_1),
        .I1(pixel_mem_reg_1152_1215_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1088_1151_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1024_1087_6_8_n_1),
        .O(\m_axis_tdata[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_24 
       (.I0(pixel_mem_reg_1472_1535_6_8_n_1),
        .I1(pixel_mem_reg_1408_1471_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1344_1407_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1280_1343_6_8_n_1),
        .O(\m_axis_tdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_25 
       (.I0(pixel_mem_reg_1728_1791_6_8_n_1),
        .I1(pixel_mem_reg_1664_1727_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1600_1663_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1536_1599_6_8_n_1),
        .O(\m_axis_tdata[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_26 
       (.I0(pixel_mem_reg_1984_2047_6_8_n_1),
        .I1(pixel_mem_reg_1920_1983_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_1856_1919_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_1792_1855_6_8_n_1),
        .O(\m_axis_tdata[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_27 
       (.I0(pixel_mem_reg_192_255_6_8_n_1),
        .I1(pixel_mem_reg_128_191_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_64_127_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_0_63_6_8_n_1),
        .O(\m_axis_tdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_28 
       (.I0(pixel_mem_reg_448_511_6_8_n_1),
        .I1(pixel_mem_reg_384_447_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_320_383_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_256_319_6_8_n_1),
        .O(\m_axis_tdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_29 
       (.I0(pixel_mem_reg_704_767_6_8_n_1),
        .I1(pixel_mem_reg_640_703_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_576_639_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_512_575_6_8_n_1),
        .O(\m_axis_tdata[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_30 
       (.I0(pixel_mem_reg_960_1023_6_8_n_1),
        .I1(pixel_mem_reg_896_959_6_8_n_1),
        .I2(y_cnt_reg__3_rep__0_n_0),
        .I3(pixel_mem_reg_832_895_6_8_n_1),
        .I4(y_cnt_reg__4_rep__0_n_0),
        .I5(pixel_mem_reg_768_831_6_8_n_1),
        .O(\m_axis_tdata[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[8]_i_1 
       (.I0(zoom_pixel[8]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[8]),
        .O(\m_axis_tdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_15 
       (.I0(pixel_mem_reg_3264_3327_6_8_n_2),
        .I1(pixel_mem_reg_3200_3263_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_6_8_n_2),
        .O(\m_axis_tdata[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_16 
       (.I0(pixel_mem_reg_3520_3583_6_8_n_2),
        .I1(pixel_mem_reg_3456_3519_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_6_8_n_2),
        .O(\m_axis_tdata[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_17 
       (.I0(pixel_mem_reg_3776_3839_6_8_n_2),
        .I1(pixel_mem_reg_3712_3775_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_6_8_n_2),
        .O(\m_axis_tdata[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_18 
       (.I0(pixel_mem_reg_4032_4095_6_8_n_2),
        .I1(pixel_mem_reg_3968_4031_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_6_8_n_2),
        .O(\m_axis_tdata[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_19 
       (.I0(pixel_mem_reg_2240_2303_6_8_n_2),
        .I1(pixel_mem_reg_2176_2239_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_6_8_n_2),
        .O(\m_axis_tdata[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_2 
       (.I0(\m_axis_tdata_reg[8]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[8]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[8]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[8]_i_6_n_0 ),
        .O(zoom_pixel[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_20 
       (.I0(pixel_mem_reg_2496_2559_6_8_n_2),
        .I1(pixel_mem_reg_2432_2495_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_6_8_n_2),
        .O(\m_axis_tdata[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_21 
       (.I0(pixel_mem_reg_2752_2815_6_8_n_2),
        .I1(pixel_mem_reg_2688_2751_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_6_8_n_2),
        .O(\m_axis_tdata[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_22 
       (.I0(pixel_mem_reg_3008_3071_6_8_n_2),
        .I1(pixel_mem_reg_2944_3007_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_6_8_n_2),
        .O(\m_axis_tdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_23 
       (.I0(pixel_mem_reg_1216_1279_6_8_n_2),
        .I1(pixel_mem_reg_1152_1215_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_6_8_n_2),
        .O(\m_axis_tdata[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_24 
       (.I0(pixel_mem_reg_1472_1535_6_8_n_2),
        .I1(pixel_mem_reg_1408_1471_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_6_8_n_2),
        .O(\m_axis_tdata[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_25 
       (.I0(pixel_mem_reg_1728_1791_6_8_n_2),
        .I1(pixel_mem_reg_1664_1727_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_6_8_n_2),
        .O(\m_axis_tdata[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_26 
       (.I0(pixel_mem_reg_1984_2047_6_8_n_2),
        .I1(pixel_mem_reg_1920_1983_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_6_8_n_2),
        .O(\m_axis_tdata[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_27 
       (.I0(pixel_mem_reg_192_255_6_8_n_2),
        .I1(pixel_mem_reg_128_191_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_6_8_n_2),
        .O(\m_axis_tdata[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_28 
       (.I0(pixel_mem_reg_448_511_6_8_n_2),
        .I1(pixel_mem_reg_384_447_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_6_8_n_2),
        .O(\m_axis_tdata[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_29 
       (.I0(pixel_mem_reg_704_767_6_8_n_2),
        .I1(pixel_mem_reg_640_703_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_6_8_n_2),
        .O(\m_axis_tdata[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[8]_i_30 
       (.I0(pixel_mem_reg_960_1023_6_8_n_2),
        .I1(pixel_mem_reg_896_959_6_8_n_2),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_6_8_n_2),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_6_8_n_2),
        .O(\m_axis_tdata[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \m_axis_tdata[9]_i_1 
       (.I0(zoom_pixel[9]),
        .I1(\m_axis_tdata[23]_i_4_n_0 ),
        .I2(\m_axis_tdata[23]_i_5_n_0 ),
        .I3(\m_axis_tdata[23]_i_6_n_0 ),
        .I4(in_output_box),
        .I5(s_axis_tdata[9]),
        .O(\m_axis_tdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_15 
       (.I0(pixel_mem_reg_3264_3327_9_11_n_0),
        .I1(pixel_mem_reg_3200_3263_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3136_3199_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3072_3135_9_11_n_0),
        .O(\m_axis_tdata[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_16 
       (.I0(pixel_mem_reg_3520_3583_9_11_n_0),
        .I1(pixel_mem_reg_3456_3519_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3392_3455_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3328_3391_9_11_n_0),
        .O(\m_axis_tdata[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_17 
       (.I0(pixel_mem_reg_3776_3839_9_11_n_0),
        .I1(pixel_mem_reg_3712_3775_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3648_3711_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3584_3647_9_11_n_0),
        .O(\m_axis_tdata[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_18 
       (.I0(pixel_mem_reg_4032_4095_9_11_n_0),
        .I1(pixel_mem_reg_3968_4031_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_3904_3967_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_3840_3903_9_11_n_0),
        .O(\m_axis_tdata[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_19 
       (.I0(pixel_mem_reg_2240_2303_9_11_n_0),
        .I1(pixel_mem_reg_2176_2239_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2112_2175_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2048_2111_9_11_n_0),
        .O(\m_axis_tdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_2 
       (.I0(\m_axis_tdata_reg[9]_i_3_n_0 ),
        .I1(\m_axis_tdata_reg[9]_i_4_n_0 ),
        .I2(y_cnt_reg_n_0),
        .I3(\m_axis_tdata_reg[9]_i_5_n_0 ),
        .I4(y_cnt_reg__0_n_0),
        .I5(\m_axis_tdata_reg[9]_i_6_n_0 ),
        .O(zoom_pixel[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_20 
       (.I0(pixel_mem_reg_2496_2559_9_11_n_0),
        .I1(pixel_mem_reg_2432_2495_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2368_2431_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2304_2367_9_11_n_0),
        .O(\m_axis_tdata[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_21 
       (.I0(pixel_mem_reg_2752_2815_9_11_n_0),
        .I1(pixel_mem_reg_2688_2751_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2624_2687_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2560_2623_9_11_n_0),
        .O(\m_axis_tdata[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_22 
       (.I0(pixel_mem_reg_3008_3071_9_11_n_0),
        .I1(pixel_mem_reg_2944_3007_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_2880_2943_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_2816_2879_9_11_n_0),
        .O(\m_axis_tdata[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_23 
       (.I0(pixel_mem_reg_1216_1279_9_11_n_0),
        .I1(pixel_mem_reg_1152_1215_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1088_1151_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1024_1087_9_11_n_0),
        .O(\m_axis_tdata[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_24 
       (.I0(pixel_mem_reg_1472_1535_9_11_n_0),
        .I1(pixel_mem_reg_1408_1471_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1344_1407_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1280_1343_9_11_n_0),
        .O(\m_axis_tdata[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_25 
       (.I0(pixel_mem_reg_1728_1791_9_11_n_0),
        .I1(pixel_mem_reg_1664_1727_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1600_1663_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1536_1599_9_11_n_0),
        .O(\m_axis_tdata[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_26 
       (.I0(pixel_mem_reg_1984_2047_9_11_n_0),
        .I1(pixel_mem_reg_1920_1983_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_1856_1919_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_1792_1855_9_11_n_0),
        .O(\m_axis_tdata[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_27 
       (.I0(pixel_mem_reg_192_255_9_11_n_0),
        .I1(pixel_mem_reg_128_191_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_64_127_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_0_63_9_11_n_0),
        .O(\m_axis_tdata[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_28 
       (.I0(pixel_mem_reg_448_511_9_11_n_0),
        .I1(pixel_mem_reg_384_447_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_320_383_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_256_319_9_11_n_0),
        .O(\m_axis_tdata[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_29 
       (.I0(pixel_mem_reg_704_767_9_11_n_0),
        .I1(pixel_mem_reg_640_703_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_576_639_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_512_575_9_11_n_0),
        .O(\m_axis_tdata[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[9]_i_30 
       (.I0(pixel_mem_reg_960_1023_9_11_n_0),
        .I1(pixel_mem_reg_896_959_9_11_n_0),
        .I2(y_cnt_reg__3_rep_n_0),
        .I3(pixel_mem_reg_832_895_9_11_n_0),
        .I4(y_cnt_reg__4_rep_n_0),
        .I5(pixel_mem_reg_768_831_9_11_n_0),
        .O(\m_axis_tdata[9]_i_30_n_0 ));
  FDRE \m_axis_tdata_reg[0] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[0]_i_1_n_0 ),
        .Q(m_axis_tdata[0]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[0]_i_10 
       (.I0(\m_axis_tdata[0]_i_21_n_0 ),
        .I1(\m_axis_tdata[0]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[0]_i_11 
       (.I0(\m_axis_tdata[0]_i_23_n_0 ),
        .I1(\m_axis_tdata[0]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[0]_i_12 
       (.I0(\m_axis_tdata[0]_i_25_n_0 ),
        .I1(\m_axis_tdata[0]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[0]_i_13 
       (.I0(\m_axis_tdata[0]_i_27_n_0 ),
        .I1(\m_axis_tdata[0]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[0]_i_14 
       (.I0(\m_axis_tdata[0]_i_29_n_0 ),
        .I1(\m_axis_tdata[0]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[0]_i_3 
       (.I0(\m_axis_tdata_reg[0]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[0]_i_4 
       (.I0(\m_axis_tdata_reg[0]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[0]_i_5 
       (.I0(\m_axis_tdata_reg[0]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[0]_i_6 
       (.I0(\m_axis_tdata_reg[0]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[0]_i_7 
       (.I0(\m_axis_tdata[0]_i_15_n_0 ),
        .I1(\m_axis_tdata[0]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[0]_i_8 
       (.I0(\m_axis_tdata[0]_i_17_n_0 ),
        .I1(\m_axis_tdata[0]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[0]_i_9 
       (.I0(\m_axis_tdata[0]_i_19_n_0 ),
        .I1(\m_axis_tdata[0]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[10] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[10]_i_1_n_0 ),
        .Q(m_axis_tdata[10]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[10]_i_10 
       (.I0(\m_axis_tdata[10]_i_21_n_0 ),
        .I1(\m_axis_tdata[10]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[10]_i_11 
       (.I0(\m_axis_tdata[10]_i_23_n_0 ),
        .I1(\m_axis_tdata[10]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[10]_i_12 
       (.I0(\m_axis_tdata[10]_i_25_n_0 ),
        .I1(\m_axis_tdata[10]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[10]_i_13 
       (.I0(\m_axis_tdata[10]_i_27_n_0 ),
        .I1(\m_axis_tdata[10]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[10]_i_14 
       (.I0(\m_axis_tdata[10]_i_29_n_0 ),
        .I1(\m_axis_tdata[10]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[10]_i_3 
       (.I0(\m_axis_tdata_reg[10]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[10]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[10]_i_4 
       (.I0(\m_axis_tdata_reg[10]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[10]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[10]_i_5 
       (.I0(\m_axis_tdata_reg[10]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[10]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[10]_i_6 
       (.I0(\m_axis_tdata_reg[10]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[10]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[10]_i_7 
       (.I0(\m_axis_tdata[10]_i_15_n_0 ),
        .I1(\m_axis_tdata[10]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[10]_i_8 
       (.I0(\m_axis_tdata[10]_i_17_n_0 ),
        .I1(\m_axis_tdata[10]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[10]_i_9 
       (.I0(\m_axis_tdata[10]_i_19_n_0 ),
        .I1(\m_axis_tdata[10]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[10]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[11] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[11]_i_1_n_0 ),
        .Q(m_axis_tdata[11]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[11]_i_10 
       (.I0(\m_axis_tdata[11]_i_21_n_0 ),
        .I1(\m_axis_tdata[11]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[11]_i_11 
       (.I0(\m_axis_tdata[11]_i_23_n_0 ),
        .I1(\m_axis_tdata[11]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[11]_i_12 
       (.I0(\m_axis_tdata[11]_i_25_n_0 ),
        .I1(\m_axis_tdata[11]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[11]_i_13 
       (.I0(\m_axis_tdata[11]_i_27_n_0 ),
        .I1(\m_axis_tdata[11]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[11]_i_14 
       (.I0(\m_axis_tdata[11]_i_29_n_0 ),
        .I1(\m_axis_tdata[11]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[11]_i_3 
       (.I0(\m_axis_tdata_reg[11]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[11]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[11]_i_4 
       (.I0(\m_axis_tdata_reg[11]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[11]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[11]_i_5 
       (.I0(\m_axis_tdata_reg[11]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[11]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[11]_i_6 
       (.I0(\m_axis_tdata_reg[11]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[11]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[11]_i_7 
       (.I0(\m_axis_tdata[11]_i_15_n_0 ),
        .I1(\m_axis_tdata[11]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[11]_i_8 
       (.I0(\m_axis_tdata[11]_i_17_n_0 ),
        .I1(\m_axis_tdata[11]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[11]_i_9 
       (.I0(\m_axis_tdata[11]_i_19_n_0 ),
        .I1(\m_axis_tdata[11]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[11]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[12] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[12]_i_1_n_0 ),
        .Q(m_axis_tdata[12]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[12]_i_10 
       (.I0(\m_axis_tdata[12]_i_21_n_0 ),
        .I1(\m_axis_tdata[12]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[12]_i_11 
       (.I0(\m_axis_tdata[12]_i_23_n_0 ),
        .I1(\m_axis_tdata[12]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[12]_i_12 
       (.I0(\m_axis_tdata[12]_i_25_n_0 ),
        .I1(\m_axis_tdata[12]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[12]_i_13 
       (.I0(\m_axis_tdata[12]_i_27_n_0 ),
        .I1(\m_axis_tdata[12]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[12]_i_14 
       (.I0(\m_axis_tdata[12]_i_29_n_0 ),
        .I1(\m_axis_tdata[12]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[12]_i_3 
       (.I0(\m_axis_tdata_reg[12]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[12]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[12]_i_4 
       (.I0(\m_axis_tdata_reg[12]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[12]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[12]_i_5 
       (.I0(\m_axis_tdata_reg[12]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[12]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[12]_i_6 
       (.I0(\m_axis_tdata_reg[12]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[12]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[12]_i_7 
       (.I0(\m_axis_tdata[12]_i_15_n_0 ),
        .I1(\m_axis_tdata[12]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[12]_i_8 
       (.I0(\m_axis_tdata[12]_i_17_n_0 ),
        .I1(\m_axis_tdata[12]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[12]_i_9 
       (.I0(\m_axis_tdata[12]_i_19_n_0 ),
        .I1(\m_axis_tdata[12]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[12]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[13] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[13]_i_1_n_0 ),
        .Q(m_axis_tdata[13]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[13]_i_10 
       (.I0(\m_axis_tdata[13]_i_21_n_0 ),
        .I1(\m_axis_tdata[13]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[13]_i_11 
       (.I0(\m_axis_tdata[13]_i_23_n_0 ),
        .I1(\m_axis_tdata[13]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[13]_i_12 
       (.I0(\m_axis_tdata[13]_i_25_n_0 ),
        .I1(\m_axis_tdata[13]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[13]_i_13 
       (.I0(\m_axis_tdata[13]_i_27_n_0 ),
        .I1(\m_axis_tdata[13]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[13]_i_14 
       (.I0(\m_axis_tdata[13]_i_29_n_0 ),
        .I1(\m_axis_tdata[13]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[13]_i_3 
       (.I0(\m_axis_tdata_reg[13]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[13]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[13]_i_4 
       (.I0(\m_axis_tdata_reg[13]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[13]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[13]_i_5 
       (.I0(\m_axis_tdata_reg[13]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[13]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[13]_i_6 
       (.I0(\m_axis_tdata_reg[13]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[13]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[13]_i_7 
       (.I0(\m_axis_tdata[13]_i_15_n_0 ),
        .I1(\m_axis_tdata[13]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[13]_i_8 
       (.I0(\m_axis_tdata[13]_i_17_n_0 ),
        .I1(\m_axis_tdata[13]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[13]_i_9 
       (.I0(\m_axis_tdata[13]_i_19_n_0 ),
        .I1(\m_axis_tdata[13]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[13]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[14] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[14]_i_1_n_0 ),
        .Q(m_axis_tdata[14]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[14]_i_10 
       (.I0(\m_axis_tdata[14]_i_21_n_0 ),
        .I1(\m_axis_tdata[14]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[14]_i_11 
       (.I0(\m_axis_tdata[14]_i_23_n_0 ),
        .I1(\m_axis_tdata[14]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[14]_i_12 
       (.I0(\m_axis_tdata[14]_i_25_n_0 ),
        .I1(\m_axis_tdata[14]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[14]_i_13 
       (.I0(\m_axis_tdata[14]_i_27_n_0 ),
        .I1(\m_axis_tdata[14]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[14]_i_14 
       (.I0(\m_axis_tdata[14]_i_29_n_0 ),
        .I1(\m_axis_tdata[14]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[14]_i_3 
       (.I0(\m_axis_tdata_reg[14]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[14]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[14]_i_4 
       (.I0(\m_axis_tdata_reg[14]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[14]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[14]_i_5 
       (.I0(\m_axis_tdata_reg[14]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[14]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[14]_i_6 
       (.I0(\m_axis_tdata_reg[14]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[14]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[14]_i_7 
       (.I0(\m_axis_tdata[14]_i_15_n_0 ),
        .I1(\m_axis_tdata[14]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[14]_i_8 
       (.I0(\m_axis_tdata[14]_i_17_n_0 ),
        .I1(\m_axis_tdata[14]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[14]_i_9 
       (.I0(\m_axis_tdata[14]_i_19_n_0 ),
        .I1(\m_axis_tdata[14]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[14]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[15] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[15]_i_1_n_0 ),
        .Q(m_axis_tdata[15]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[15]_i_10 
       (.I0(\m_axis_tdata[15]_i_21_n_0 ),
        .I1(\m_axis_tdata[15]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[15]_i_11 
       (.I0(\m_axis_tdata[15]_i_23_n_0 ),
        .I1(\m_axis_tdata[15]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[15]_i_12 
       (.I0(\m_axis_tdata[15]_i_25_n_0 ),
        .I1(\m_axis_tdata[15]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[15]_i_13 
       (.I0(\m_axis_tdata[15]_i_27_n_0 ),
        .I1(\m_axis_tdata[15]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[15]_i_14 
       (.I0(\m_axis_tdata[15]_i_29_n_0 ),
        .I1(\m_axis_tdata[15]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[15]_i_3 
       (.I0(\m_axis_tdata_reg[15]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[15]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[15]_i_4 
       (.I0(\m_axis_tdata_reg[15]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[15]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[15]_i_5 
       (.I0(\m_axis_tdata_reg[15]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[15]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[15]_i_6 
       (.I0(\m_axis_tdata_reg[15]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[15]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[15]_i_7 
       (.I0(\m_axis_tdata[15]_i_15_n_0 ),
        .I1(\m_axis_tdata[15]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[15]_i_8 
       (.I0(\m_axis_tdata[15]_i_17_n_0 ),
        .I1(\m_axis_tdata[15]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[15]_i_9 
       (.I0(\m_axis_tdata[15]_i_19_n_0 ),
        .I1(\m_axis_tdata[15]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[15]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[16] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[16]_i_1_n_0 ),
        .Q(m_axis_tdata[16]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[16]_i_10 
       (.I0(\m_axis_tdata[16]_i_21_n_0 ),
        .I1(\m_axis_tdata[16]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[16]_i_11 
       (.I0(\m_axis_tdata[16]_i_23_n_0 ),
        .I1(\m_axis_tdata[16]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[16]_i_12 
       (.I0(\m_axis_tdata[16]_i_25_n_0 ),
        .I1(\m_axis_tdata[16]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[16]_i_13 
       (.I0(\m_axis_tdata[16]_i_27_n_0 ),
        .I1(\m_axis_tdata[16]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[16]_i_14 
       (.I0(\m_axis_tdata[16]_i_29_n_0 ),
        .I1(\m_axis_tdata[16]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[16]_i_3 
       (.I0(\m_axis_tdata_reg[16]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[16]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[16]_i_4 
       (.I0(\m_axis_tdata_reg[16]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[16]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[16]_i_5 
       (.I0(\m_axis_tdata_reg[16]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[16]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[16]_i_6 
       (.I0(\m_axis_tdata_reg[16]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[16]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[16]_i_7 
       (.I0(\m_axis_tdata[16]_i_15_n_0 ),
        .I1(\m_axis_tdata[16]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[16]_i_8 
       (.I0(\m_axis_tdata[16]_i_17_n_0 ),
        .I1(\m_axis_tdata[16]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[16]_i_9 
       (.I0(\m_axis_tdata[16]_i_19_n_0 ),
        .I1(\m_axis_tdata[16]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[16]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[17] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[17]_i_1_n_0 ),
        .Q(m_axis_tdata[17]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[17]_i_10 
       (.I0(\m_axis_tdata[17]_i_21_n_0 ),
        .I1(\m_axis_tdata[17]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[17]_i_11 
       (.I0(\m_axis_tdata[17]_i_23_n_0 ),
        .I1(\m_axis_tdata[17]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[17]_i_12 
       (.I0(\m_axis_tdata[17]_i_25_n_0 ),
        .I1(\m_axis_tdata[17]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[17]_i_13 
       (.I0(\m_axis_tdata[17]_i_27_n_0 ),
        .I1(\m_axis_tdata[17]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[17]_i_14 
       (.I0(\m_axis_tdata[17]_i_29_n_0 ),
        .I1(\m_axis_tdata[17]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[17]_i_3 
       (.I0(\m_axis_tdata_reg[17]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[17]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[17]_i_4 
       (.I0(\m_axis_tdata_reg[17]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[17]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[17]_i_5 
       (.I0(\m_axis_tdata_reg[17]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[17]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[17]_i_6 
       (.I0(\m_axis_tdata_reg[17]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[17]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[17]_i_7 
       (.I0(\m_axis_tdata[17]_i_15_n_0 ),
        .I1(\m_axis_tdata[17]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[17]_i_8 
       (.I0(\m_axis_tdata[17]_i_17_n_0 ),
        .I1(\m_axis_tdata[17]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[17]_i_9 
       (.I0(\m_axis_tdata[17]_i_19_n_0 ),
        .I1(\m_axis_tdata[17]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[17]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[18] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[18]_i_1_n_0 ),
        .Q(m_axis_tdata[18]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[18]_i_10 
       (.I0(\m_axis_tdata[18]_i_21_n_0 ),
        .I1(\m_axis_tdata[18]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[18]_i_11 
       (.I0(\m_axis_tdata[18]_i_23_n_0 ),
        .I1(\m_axis_tdata[18]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[18]_i_12 
       (.I0(\m_axis_tdata[18]_i_25_n_0 ),
        .I1(\m_axis_tdata[18]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[18]_i_13 
       (.I0(\m_axis_tdata[18]_i_27_n_0 ),
        .I1(\m_axis_tdata[18]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[18]_i_14 
       (.I0(\m_axis_tdata[18]_i_29_n_0 ),
        .I1(\m_axis_tdata[18]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[18]_i_3 
       (.I0(\m_axis_tdata_reg[18]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[18]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[18]_i_4 
       (.I0(\m_axis_tdata_reg[18]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[18]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[18]_i_5 
       (.I0(\m_axis_tdata_reg[18]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[18]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[18]_i_6 
       (.I0(\m_axis_tdata_reg[18]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[18]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[18]_i_7 
       (.I0(\m_axis_tdata[18]_i_15_n_0 ),
        .I1(\m_axis_tdata[18]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[18]_i_8 
       (.I0(\m_axis_tdata[18]_i_17_n_0 ),
        .I1(\m_axis_tdata[18]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[18]_i_9 
       (.I0(\m_axis_tdata[18]_i_19_n_0 ),
        .I1(\m_axis_tdata[18]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[18]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[19] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[19]_i_1_n_0 ),
        .Q(m_axis_tdata[19]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[19]_i_10 
       (.I0(\m_axis_tdata[19]_i_21_n_0 ),
        .I1(\m_axis_tdata[19]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[19]_i_11 
       (.I0(\m_axis_tdata[19]_i_23_n_0 ),
        .I1(\m_axis_tdata[19]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[19]_i_12 
       (.I0(\m_axis_tdata[19]_i_25_n_0 ),
        .I1(\m_axis_tdata[19]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[19]_i_13 
       (.I0(\m_axis_tdata[19]_i_27_n_0 ),
        .I1(\m_axis_tdata[19]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[19]_i_14 
       (.I0(\m_axis_tdata[19]_i_29_n_0 ),
        .I1(\m_axis_tdata[19]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[19]_i_3 
       (.I0(\m_axis_tdata_reg[19]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[19]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[19]_i_4 
       (.I0(\m_axis_tdata_reg[19]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[19]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[19]_i_5 
       (.I0(\m_axis_tdata_reg[19]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[19]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[19]_i_6 
       (.I0(\m_axis_tdata_reg[19]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[19]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[19]_i_7 
       (.I0(\m_axis_tdata[19]_i_15_n_0 ),
        .I1(\m_axis_tdata[19]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[19]_i_8 
       (.I0(\m_axis_tdata[19]_i_17_n_0 ),
        .I1(\m_axis_tdata[19]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[19]_i_9 
       (.I0(\m_axis_tdata[19]_i_19_n_0 ),
        .I1(\m_axis_tdata[19]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[19]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[1] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[1]_i_1_n_0 ),
        .Q(m_axis_tdata[1]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[1]_i_10 
       (.I0(\m_axis_tdata[1]_i_21_n_0 ),
        .I1(\m_axis_tdata[1]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[1]_i_11 
       (.I0(\m_axis_tdata[1]_i_23_n_0 ),
        .I1(\m_axis_tdata[1]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[1]_i_12 
       (.I0(\m_axis_tdata[1]_i_25_n_0 ),
        .I1(\m_axis_tdata[1]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[1]_i_13 
       (.I0(\m_axis_tdata[1]_i_27_n_0 ),
        .I1(\m_axis_tdata[1]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[1]_i_14 
       (.I0(\m_axis_tdata[1]_i_29_n_0 ),
        .I1(\m_axis_tdata[1]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[1]_i_3 
       (.I0(\m_axis_tdata_reg[1]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[1]_i_4 
       (.I0(\m_axis_tdata_reg[1]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[1]_i_5 
       (.I0(\m_axis_tdata_reg[1]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[1]_i_6 
       (.I0(\m_axis_tdata_reg[1]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[1]_i_7 
       (.I0(\m_axis_tdata[1]_i_15_n_0 ),
        .I1(\m_axis_tdata[1]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[1]_i_8 
       (.I0(\m_axis_tdata[1]_i_17_n_0 ),
        .I1(\m_axis_tdata[1]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[1]_i_9 
       (.I0(\m_axis_tdata[1]_i_19_n_0 ),
        .I1(\m_axis_tdata[1]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[20] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[20]_i_1_n_0 ),
        .Q(m_axis_tdata[20]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[20]_i_10 
       (.I0(\m_axis_tdata[20]_i_21_n_0 ),
        .I1(\m_axis_tdata[20]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[20]_i_11 
       (.I0(\m_axis_tdata[20]_i_23_n_0 ),
        .I1(\m_axis_tdata[20]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[20]_i_12 
       (.I0(\m_axis_tdata[20]_i_25_n_0 ),
        .I1(\m_axis_tdata[20]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[20]_i_13 
       (.I0(\m_axis_tdata[20]_i_27_n_0 ),
        .I1(\m_axis_tdata[20]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[20]_i_14 
       (.I0(\m_axis_tdata[20]_i_29_n_0 ),
        .I1(\m_axis_tdata[20]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[20]_i_3 
       (.I0(\m_axis_tdata_reg[20]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[20]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[20]_i_4 
       (.I0(\m_axis_tdata_reg[20]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[20]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[20]_i_5 
       (.I0(\m_axis_tdata_reg[20]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[20]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[20]_i_6 
       (.I0(\m_axis_tdata_reg[20]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[20]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[20]_i_7 
       (.I0(\m_axis_tdata[20]_i_15_n_0 ),
        .I1(\m_axis_tdata[20]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[20]_i_8 
       (.I0(\m_axis_tdata[20]_i_17_n_0 ),
        .I1(\m_axis_tdata[20]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[20]_i_9 
       (.I0(\m_axis_tdata[20]_i_19_n_0 ),
        .I1(\m_axis_tdata[20]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[20]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[21] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[21]_i_1_n_0 ),
        .Q(m_axis_tdata[21]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[21]_i_10 
       (.I0(\m_axis_tdata[21]_i_21_n_0 ),
        .I1(\m_axis_tdata[21]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[21]_i_11 
       (.I0(\m_axis_tdata[21]_i_23_n_0 ),
        .I1(\m_axis_tdata[21]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[21]_i_12 
       (.I0(\m_axis_tdata[21]_i_25_n_0 ),
        .I1(\m_axis_tdata[21]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[21]_i_13 
       (.I0(\m_axis_tdata[21]_i_27_n_0 ),
        .I1(\m_axis_tdata[21]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[21]_i_14 
       (.I0(\m_axis_tdata[21]_i_29_n_0 ),
        .I1(\m_axis_tdata[21]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[21]_i_3 
       (.I0(\m_axis_tdata_reg[21]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[21]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[21]_i_4 
       (.I0(\m_axis_tdata_reg[21]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[21]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[21]_i_5 
       (.I0(\m_axis_tdata_reg[21]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[21]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[21]_i_6 
       (.I0(\m_axis_tdata_reg[21]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[21]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[21]_i_7 
       (.I0(\m_axis_tdata[21]_i_15_n_0 ),
        .I1(\m_axis_tdata[21]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[21]_i_8 
       (.I0(\m_axis_tdata[21]_i_17_n_0 ),
        .I1(\m_axis_tdata[21]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[21]_i_9 
       (.I0(\m_axis_tdata[21]_i_19_n_0 ),
        .I1(\m_axis_tdata[21]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[21]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[22] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[22]_i_1_n_0 ),
        .Q(m_axis_tdata[22]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[22]_i_10 
       (.I0(\m_axis_tdata[22]_i_21_n_0 ),
        .I1(\m_axis_tdata[22]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[22]_i_11 
       (.I0(\m_axis_tdata[22]_i_23_n_0 ),
        .I1(\m_axis_tdata[22]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[22]_i_12 
       (.I0(\m_axis_tdata[22]_i_25_n_0 ),
        .I1(\m_axis_tdata[22]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[22]_i_13 
       (.I0(\m_axis_tdata[22]_i_27_n_0 ),
        .I1(\m_axis_tdata[22]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[22]_i_14 
       (.I0(\m_axis_tdata[22]_i_29_n_0 ),
        .I1(\m_axis_tdata[22]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[22]_i_3 
       (.I0(\m_axis_tdata_reg[22]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[22]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[22]_i_4 
       (.I0(\m_axis_tdata_reg[22]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[22]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[22]_i_5 
       (.I0(\m_axis_tdata_reg[22]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[22]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[22]_i_6 
       (.I0(\m_axis_tdata_reg[22]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[22]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[22]_i_7 
       (.I0(\m_axis_tdata[22]_i_15_n_0 ),
        .I1(\m_axis_tdata[22]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[22]_i_8 
       (.I0(\m_axis_tdata[22]_i_17_n_0 ),
        .I1(\m_axis_tdata[22]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[22]_i_9 
       (.I0(\m_axis_tdata[22]_i_19_n_0 ),
        .I1(\m_axis_tdata[22]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[22]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[23] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[23]_i_3_n_0 ),
        .Q(m_axis_tdata[23]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF8 \m_axis_tdata_reg[23]_i_16 
       (.I0(\m_axis_tdata_reg[23]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[23]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_16_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[23]_i_17 
       (.I0(\m_axis_tdata_reg[23]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[23]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_17_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[23]_i_18 
       (.I0(\m_axis_tdata_reg[23]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[23]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_18_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[23]_i_19 
       (.I0(\m_axis_tdata_reg[23]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[23]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_19_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_22 
       (.I0(\m_axis_tdata[23]_i_30_n_0 ),
        .I1(\m_axis_tdata[23]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_22_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_23 
       (.I0(\m_axis_tdata[23]_i_32_n_0 ),
        .I1(\m_axis_tdata[23]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_23_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_24 
       (.I0(\m_axis_tdata[23]_i_34_n_0 ),
        .I1(\m_axis_tdata[23]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_24_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_25 
       (.I0(\m_axis_tdata[23]_i_36_n_0 ),
        .I1(\m_axis_tdata[23]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_25_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_26 
       (.I0(\m_axis_tdata[23]_i_38_n_0 ),
        .I1(\m_axis_tdata[23]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_26_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_27 
       (.I0(\m_axis_tdata[23]_i_40_n_0 ),
        .I1(\m_axis_tdata[23]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_27_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_28 
       (.I0(\m_axis_tdata[23]_i_42_n_0 ),
        .I1(\m_axis_tdata[23]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_28_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[23]_i_29 
       (.I0(\m_axis_tdata[23]_i_44_n_0 ),
        .I1(\m_axis_tdata[23]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[23]_i_29_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[2] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[2]_i_1_n_0 ),
        .Q(m_axis_tdata[2]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[2]_i_10 
       (.I0(\m_axis_tdata[2]_i_21_n_0 ),
        .I1(\m_axis_tdata[2]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[2]_i_11 
       (.I0(\m_axis_tdata[2]_i_23_n_0 ),
        .I1(\m_axis_tdata[2]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[2]_i_12 
       (.I0(\m_axis_tdata[2]_i_25_n_0 ),
        .I1(\m_axis_tdata[2]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[2]_i_13 
       (.I0(\m_axis_tdata[2]_i_27_n_0 ),
        .I1(\m_axis_tdata[2]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[2]_i_14 
       (.I0(\m_axis_tdata[2]_i_29_n_0 ),
        .I1(\m_axis_tdata[2]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[2]_i_3 
       (.I0(\m_axis_tdata_reg[2]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[2]_i_4 
       (.I0(\m_axis_tdata_reg[2]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[2]_i_5 
       (.I0(\m_axis_tdata_reg[2]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[2]_i_6 
       (.I0(\m_axis_tdata_reg[2]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[2]_i_7 
       (.I0(\m_axis_tdata[2]_i_15_n_0 ),
        .I1(\m_axis_tdata[2]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[2]_i_8 
       (.I0(\m_axis_tdata[2]_i_17_n_0 ),
        .I1(\m_axis_tdata[2]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[2]_i_9 
       (.I0(\m_axis_tdata[2]_i_19_n_0 ),
        .I1(\m_axis_tdata[2]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[3] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[3]_i_1_n_0 ),
        .Q(m_axis_tdata[3]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[3]_i_10 
       (.I0(\m_axis_tdata[3]_i_21_n_0 ),
        .I1(\m_axis_tdata[3]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[3]_i_11 
       (.I0(\m_axis_tdata[3]_i_23_n_0 ),
        .I1(\m_axis_tdata[3]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[3]_i_12 
       (.I0(\m_axis_tdata[3]_i_25_n_0 ),
        .I1(\m_axis_tdata[3]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[3]_i_13 
       (.I0(\m_axis_tdata[3]_i_27_n_0 ),
        .I1(\m_axis_tdata[3]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[3]_i_14 
       (.I0(\m_axis_tdata[3]_i_29_n_0 ),
        .I1(\m_axis_tdata[3]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[3]_i_3 
       (.I0(\m_axis_tdata_reg[3]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[3]_i_4 
       (.I0(\m_axis_tdata_reg[3]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[3]_i_5 
       (.I0(\m_axis_tdata_reg[3]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[3]_i_6 
       (.I0(\m_axis_tdata_reg[3]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[3]_i_7 
       (.I0(\m_axis_tdata[3]_i_15_n_0 ),
        .I1(\m_axis_tdata[3]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[3]_i_8 
       (.I0(\m_axis_tdata[3]_i_17_n_0 ),
        .I1(\m_axis_tdata[3]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[3]_i_9 
       (.I0(\m_axis_tdata[3]_i_19_n_0 ),
        .I1(\m_axis_tdata[3]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[4] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[4]_i_1_n_0 ),
        .Q(m_axis_tdata[4]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[4]_i_10 
       (.I0(\m_axis_tdata[4]_i_21_n_0 ),
        .I1(\m_axis_tdata[4]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[4]_i_11 
       (.I0(\m_axis_tdata[4]_i_23_n_0 ),
        .I1(\m_axis_tdata[4]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[4]_i_12 
       (.I0(\m_axis_tdata[4]_i_25_n_0 ),
        .I1(\m_axis_tdata[4]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[4]_i_13 
       (.I0(\m_axis_tdata[4]_i_27_n_0 ),
        .I1(\m_axis_tdata[4]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[4]_i_14 
       (.I0(\m_axis_tdata[4]_i_29_n_0 ),
        .I1(\m_axis_tdata[4]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[4]_i_3 
       (.I0(\m_axis_tdata_reg[4]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[4]_i_4 
       (.I0(\m_axis_tdata_reg[4]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[4]_i_5 
       (.I0(\m_axis_tdata_reg[4]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[4]_i_6 
       (.I0(\m_axis_tdata_reg[4]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[4]_i_7 
       (.I0(\m_axis_tdata[4]_i_15_n_0 ),
        .I1(\m_axis_tdata[4]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[4]_i_8 
       (.I0(\m_axis_tdata[4]_i_17_n_0 ),
        .I1(\m_axis_tdata[4]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[4]_i_9 
       (.I0(\m_axis_tdata[4]_i_19_n_0 ),
        .I1(\m_axis_tdata[4]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[5] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[5]_i_1_n_0 ),
        .Q(m_axis_tdata[5]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[5]_i_10 
       (.I0(\m_axis_tdata[5]_i_21_n_0 ),
        .I1(\m_axis_tdata[5]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[5]_i_11 
       (.I0(\m_axis_tdata[5]_i_23_n_0 ),
        .I1(\m_axis_tdata[5]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[5]_i_12 
       (.I0(\m_axis_tdata[5]_i_25_n_0 ),
        .I1(\m_axis_tdata[5]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[5]_i_13 
       (.I0(\m_axis_tdata[5]_i_27_n_0 ),
        .I1(\m_axis_tdata[5]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[5]_i_14 
       (.I0(\m_axis_tdata[5]_i_29_n_0 ),
        .I1(\m_axis_tdata[5]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[5]_i_3 
       (.I0(\m_axis_tdata_reg[5]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[5]_i_4 
       (.I0(\m_axis_tdata_reg[5]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[5]_i_5 
       (.I0(\m_axis_tdata_reg[5]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[5]_i_6 
       (.I0(\m_axis_tdata_reg[5]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[5]_i_7 
       (.I0(\m_axis_tdata[5]_i_15_n_0 ),
        .I1(\m_axis_tdata[5]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[5]_i_8 
       (.I0(\m_axis_tdata[5]_i_17_n_0 ),
        .I1(\m_axis_tdata[5]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[5]_i_9 
       (.I0(\m_axis_tdata[5]_i_19_n_0 ),
        .I1(\m_axis_tdata[5]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[6] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[6]_i_1_n_0 ),
        .Q(m_axis_tdata[6]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[6]_i_10 
       (.I0(\m_axis_tdata[6]_i_21_n_0 ),
        .I1(\m_axis_tdata[6]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[6]_i_11 
       (.I0(\m_axis_tdata[6]_i_23_n_0 ),
        .I1(\m_axis_tdata[6]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[6]_i_12 
       (.I0(\m_axis_tdata[6]_i_25_n_0 ),
        .I1(\m_axis_tdata[6]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[6]_i_13 
       (.I0(\m_axis_tdata[6]_i_27_n_0 ),
        .I1(\m_axis_tdata[6]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[6]_i_14 
       (.I0(\m_axis_tdata[6]_i_29_n_0 ),
        .I1(\m_axis_tdata[6]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[6]_i_3 
       (.I0(\m_axis_tdata_reg[6]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[6]_i_4 
       (.I0(\m_axis_tdata_reg[6]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[6]_i_5 
       (.I0(\m_axis_tdata_reg[6]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[6]_i_6 
       (.I0(\m_axis_tdata_reg[6]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[6]_i_7 
       (.I0(\m_axis_tdata[6]_i_15_n_0 ),
        .I1(\m_axis_tdata[6]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[6]_i_8 
       (.I0(\m_axis_tdata[6]_i_17_n_0 ),
        .I1(\m_axis_tdata[6]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[6]_i_9 
       (.I0(\m_axis_tdata[6]_i_19_n_0 ),
        .I1(\m_axis_tdata[6]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[7] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[7]_i_1_n_0 ),
        .Q(m_axis_tdata[7]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[7]_i_10 
       (.I0(\m_axis_tdata[7]_i_21_n_0 ),
        .I1(\m_axis_tdata[7]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_10_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[7]_i_11 
       (.I0(\m_axis_tdata[7]_i_23_n_0 ),
        .I1(\m_axis_tdata[7]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_11_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[7]_i_12 
       (.I0(\m_axis_tdata[7]_i_25_n_0 ),
        .I1(\m_axis_tdata[7]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_12_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[7]_i_13 
       (.I0(\m_axis_tdata[7]_i_27_n_0 ),
        .I1(\m_axis_tdata[7]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_13_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[7]_i_14 
       (.I0(\m_axis_tdata[7]_i_29_n_0 ),
        .I1(\m_axis_tdata[7]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_14_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF8 \m_axis_tdata_reg[7]_i_3 
       (.I0(\m_axis_tdata_reg[7]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[7]_i_4 
       (.I0(\m_axis_tdata_reg[7]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[7]_i_5 
       (.I0(\m_axis_tdata_reg[7]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[7]_i_6 
       (.I0(\m_axis_tdata_reg[7]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[7]_i_7 
       (.I0(\m_axis_tdata[7]_i_15_n_0 ),
        .I1(\m_axis_tdata[7]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_7_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[7]_i_8 
       (.I0(\m_axis_tdata[7]_i_17_n_0 ),
        .I1(\m_axis_tdata[7]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_8_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  MUXF7 \m_axis_tdata_reg[7]_i_9 
       (.I0(\m_axis_tdata[7]_i_19_n_0 ),
        .I1(\m_axis_tdata[7]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_9_n_0 ),
        .S(y_cnt_reg__2_rep_n_0));
  FDRE \m_axis_tdata_reg[8] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[8]_i_1_n_0 ),
        .Q(m_axis_tdata[8]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[8]_i_10 
       (.I0(\m_axis_tdata[8]_i_21_n_0 ),
        .I1(\m_axis_tdata[8]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[8]_i_11 
       (.I0(\m_axis_tdata[8]_i_23_n_0 ),
        .I1(\m_axis_tdata[8]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[8]_i_12 
       (.I0(\m_axis_tdata[8]_i_25_n_0 ),
        .I1(\m_axis_tdata[8]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[8]_i_13 
       (.I0(\m_axis_tdata[8]_i_27_n_0 ),
        .I1(\m_axis_tdata[8]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[8]_i_14 
       (.I0(\m_axis_tdata[8]_i_29_n_0 ),
        .I1(\m_axis_tdata[8]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[8]_i_3 
       (.I0(\m_axis_tdata_reg[8]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[8]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[8]_i_4 
       (.I0(\m_axis_tdata_reg[8]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[8]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[8]_i_5 
       (.I0(\m_axis_tdata_reg[8]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[8]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[8]_i_6 
       (.I0(\m_axis_tdata_reg[8]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[8]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[8]_i_7 
       (.I0(\m_axis_tdata[8]_i_15_n_0 ),
        .I1(\m_axis_tdata[8]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[8]_i_8 
       (.I0(\m_axis_tdata[8]_i_17_n_0 ),
        .I1(\m_axis_tdata[8]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[8]_i_9 
       (.I0(\m_axis_tdata[8]_i_19_n_0 ),
        .I1(\m_axis_tdata[8]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[8]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  FDRE \m_axis_tdata_reg[9] 
       (.C(aclk),
        .CE(\m_axis_tdata[23]_i_2_n_0 ),
        .D(\m_axis_tdata[9]_i_1_n_0 ),
        .Q(m_axis_tdata[9]),
        .R(\m_axis_tdata[23]_i_1_n_0 ));
  MUXF7 \m_axis_tdata_reg[9]_i_10 
       (.I0(\m_axis_tdata[9]_i_21_n_0 ),
        .I1(\m_axis_tdata[9]_i_22_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_10_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[9]_i_11 
       (.I0(\m_axis_tdata[9]_i_23_n_0 ),
        .I1(\m_axis_tdata[9]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_11_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[9]_i_12 
       (.I0(\m_axis_tdata[9]_i_25_n_0 ),
        .I1(\m_axis_tdata[9]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_12_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[9]_i_13 
       (.I0(\m_axis_tdata[9]_i_27_n_0 ),
        .I1(\m_axis_tdata[9]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_13_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[9]_i_14 
       (.I0(\m_axis_tdata[9]_i_29_n_0 ),
        .I1(\m_axis_tdata[9]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_14_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF8 \m_axis_tdata_reg[9]_i_3 
       (.I0(\m_axis_tdata_reg[9]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[9]_i_8_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_3_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[9]_i_4 
       (.I0(\m_axis_tdata_reg[9]_i_9_n_0 ),
        .I1(\m_axis_tdata_reg[9]_i_10_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_4_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[9]_i_5 
       (.I0(\m_axis_tdata_reg[9]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[9]_i_12_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_5_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF8 \m_axis_tdata_reg[9]_i_6 
       (.I0(\m_axis_tdata_reg[9]_i_13_n_0 ),
        .I1(\m_axis_tdata_reg[9]_i_14_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_6_n_0 ),
        .S(y_cnt_reg__1_n_0));
  MUXF7 \m_axis_tdata_reg[9]_i_7 
       (.I0(\m_axis_tdata[9]_i_15_n_0 ),
        .I1(\m_axis_tdata[9]_i_16_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_7_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[9]_i_8 
       (.I0(\m_axis_tdata[9]_i_17_n_0 ),
        .I1(\m_axis_tdata[9]_i_18_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_8_n_0 ),
        .S(y_cnt_reg__2_n_0));
  MUXF7 \m_axis_tdata_reg[9]_i_9 
       (.I0(\m_axis_tdata[9]_i_19_n_0 ),
        .I1(\m_axis_tdata[9]_i_20_n_0 ),
        .O(\m_axis_tdata_reg[9]_i_9_n_0 ),
        .S(y_cnt_reg__2_n_0));
  LUT5 #(
    .INIT(32'hEA2A0000)) 
    m_axis_tlast_i_1
       (.I0(m_axis_tlast),
        .I1(m_axis_tready),
        .I2(s_axis_tvalid),
        .I3(s_axis_tlast),
        .I4(aresetn),
        .O(m_axis_tlast_i_1_n_0));
  FDRE m_axis_tlast_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_axis_tlast_i_1_n_0),
        .Q(m_axis_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEA2A0000)) 
    m_axis_tuser_i_1
       (.I0(m_axis_tuser),
        .I1(m_axis_tready),
        .I2(s_axis_tvalid),
        .I3(s_axis_tuser),
        .I4(aresetn),
        .O(m_axis_tuser_i_1_n_0));
  FDRE m_axis_tuser_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_axis_tuser_i_1_n_0),
        .Q(m_axis_tuser),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB800)) 
    m_axis_tvalid_i_1
       (.I0(s_axis_tvalid),
        .I1(m_axis_tready),
        .I2(m_axis_tvalid),
        .I3(aresetn),
        .O(m_axis_tvalid_i_1_n_0));
  FDRE m_axis_tvalid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_axis_tvalid_i_1_n_0),
        .Q(m_axis_tvalid),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_0_63_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_0_2_n_0),
        .DOB(pixel_mem_reg_0_63_0_2_n_1),
        .DOC(pixel_mem_reg_0_63_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    pixel_mem_reg_0_63_0_2_i_1
       (.I0(pixel_mem_reg_0_63_0_2_i_2_n_0),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[1]),
        .I3(y_cnt_reg__5[0]),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    pixel_mem_reg_0_63_0_2_i_2
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_0_63_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    pixel_mem_reg_0_63_0_2_i_3
       (.I0(p_3_in),
        .I1(\m_axis_tdata[23]_i_21_n_0 ),
        .I2(x_cnt_reg__0__0[6]),
        .I3(x_cnt_reg__0__0[7]),
        .I4(\m_axis_tdata[23]_i_20_n_0 ),
        .I5(pixel_mem_reg_0_63_0_2_i_4_n_0),
        .O(p_0_in4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    pixel_mem_reg_0_63_0_2_i_4
       (.I0(y_cnt_reg__0__0[8]),
        .I1(y_cnt_reg__0__0[9]),
        .I2(y_cnt_reg__0__0[6]),
        .I3(y_cnt_reg__0__0[7]),
        .I4(y_cnt_reg__0__0[11]),
        .I5(y_cnt_reg__0__0[10]),
        .O(pixel_mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_0_63_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_12_14_n_0),
        .DOB(pixel_mem_reg_0_63_12_14_n_1),
        .DOC(pixel_mem_reg_0_63_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_0_63_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_15_17_n_0),
        .DOB(pixel_mem_reg_0_63_15_17_n_1),
        .DOC(pixel_mem_reg_0_63_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_0_63_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_18_20_n_0),
        .DOB(pixel_mem_reg_0_63_18_20_n_1),
        .DOC(pixel_mem_reg_0_63_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_0_63_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_21_23_n_0),
        .DOB(pixel_mem_reg_0_63_21_23_n_1),
        .DOC(pixel_mem_reg_0_63_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_0_63_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_3_5_n_0),
        .DOB(pixel_mem_reg_0_63_3_5_n_1),
        .DOC(pixel_mem_reg_0_63_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_0_63_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_6_8_n_0),
        .DOB(pixel_mem_reg_0_63_6_8_n_1),
        .DOC(pixel_mem_reg_0_63_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_0_63_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_0_63_9_11_n_0),
        .DOB(pixel_mem_reg_0_63_9_11_n_1),
        .DOC(pixel_mem_reg_0_63_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1024_1087_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_0_2_n_0),
        .DOB(pixel_mem_reg_1024_1087_0_2_n_1),
        .DOC(pixel_mem_reg_1024_1087_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    pixel_mem_reg_1024_1087_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(y_cnt_reg__5[5]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1024_1087_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_12_14_n_0),
        .DOB(pixel_mem_reg_1024_1087_12_14_n_1),
        .DOC(pixel_mem_reg_1024_1087_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1024_1087_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_15_17_n_0),
        .DOB(pixel_mem_reg_1024_1087_15_17_n_1),
        .DOC(pixel_mem_reg_1024_1087_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1024_1087_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_18_20_n_0),
        .DOB(pixel_mem_reg_1024_1087_18_20_n_1),
        .DOC(pixel_mem_reg_1024_1087_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1024_1087_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_21_23_n_0),
        .DOB(pixel_mem_reg_1024_1087_21_23_n_1),
        .DOC(pixel_mem_reg_1024_1087_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1024_1087_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_3_5_n_0),
        .DOB(pixel_mem_reg_1024_1087_3_5_n_1),
        .DOC(pixel_mem_reg_1024_1087_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1024_1087_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_6_8_n_0),
        .DOB(pixel_mem_reg_1024_1087_6_8_n_1),
        .DOC(pixel_mem_reg_1024_1087_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1024_1087_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1024_1087_9_11_n_0),
        .DOB(pixel_mem_reg_1024_1087_9_11_n_1),
        .DOC(pixel_mem_reg_1024_1087_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1024_1087_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1088_1151_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_0_2_n_0),
        .DOB(pixel_mem_reg_1088_1151_0_2_n_1),
        .DOC(pixel_mem_reg_1088_1151_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_1088_1151_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(y_cnt_reg__5[0]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_64_127_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[5]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1088_1151_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_12_14_n_0),
        .DOB(pixel_mem_reg_1088_1151_12_14_n_1),
        .DOC(pixel_mem_reg_1088_1151_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1088_1151_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_15_17_n_0),
        .DOB(pixel_mem_reg_1088_1151_15_17_n_1),
        .DOC(pixel_mem_reg_1088_1151_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1088_1151_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_18_20_n_0),
        .DOB(pixel_mem_reg_1088_1151_18_20_n_1),
        .DOC(pixel_mem_reg_1088_1151_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1088_1151_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_21_23_n_0),
        .DOB(pixel_mem_reg_1088_1151_21_23_n_1),
        .DOC(pixel_mem_reg_1088_1151_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1088_1151_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_3_5_n_0),
        .DOB(pixel_mem_reg_1088_1151_3_5_n_1),
        .DOC(pixel_mem_reg_1088_1151_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1088_1151_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_6_8_n_0),
        .DOB(pixel_mem_reg_1088_1151_6_8_n_1),
        .DOC(pixel_mem_reg_1088_1151_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1088_1151_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1088_1151_9_11_n_0),
        .DOB(pixel_mem_reg_1088_1151_9_11_n_1),
        .DOC(pixel_mem_reg_1088_1151_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1088_1151_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1152_1215_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_0_2_n_0),
        .DOB(pixel_mem_reg_1152_1215_0_2_n_1),
        .DOC(pixel_mem_reg_1152_1215_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_1152_1215_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(y_cnt_reg__5[1]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_128_191_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[5]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1152_1215_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_12_14_n_0),
        .DOB(pixel_mem_reg_1152_1215_12_14_n_1),
        .DOC(pixel_mem_reg_1152_1215_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1152_1215_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_15_17_n_0),
        .DOB(pixel_mem_reg_1152_1215_15_17_n_1),
        .DOC(pixel_mem_reg_1152_1215_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1152_1215_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_18_20_n_0),
        .DOB(pixel_mem_reg_1152_1215_18_20_n_1),
        .DOC(pixel_mem_reg_1152_1215_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1152_1215_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_21_23_n_0),
        .DOB(pixel_mem_reg_1152_1215_21_23_n_1),
        .DOC(pixel_mem_reg_1152_1215_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1152_1215_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_3_5_n_0),
        .DOB(pixel_mem_reg_1152_1215_3_5_n_1),
        .DOC(pixel_mem_reg_1152_1215_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1152_1215_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_6_8_n_0),
        .DOB(pixel_mem_reg_1152_1215_6_8_n_1),
        .DOC(pixel_mem_reg_1152_1215_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1152_1215_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1152_1215_9_11_n_0),
        .DOB(pixel_mem_reg_1152_1215_9_11_n_1),
        .DOC(pixel_mem_reg_1152_1215_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1152_1215_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1216_1279_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_0_2_n_0),
        .DOB(pixel_mem_reg_1216_1279_0_2_n_1),
        .DOC(pixel_mem_reg_1216_1279_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_1216_1279_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[2]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1216_1279_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_12_14_n_0),
        .DOB(pixel_mem_reg_1216_1279_12_14_n_1),
        .DOC(pixel_mem_reg_1216_1279_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1216_1279_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_15_17_n_0),
        .DOB(pixel_mem_reg_1216_1279_15_17_n_1),
        .DOC(pixel_mem_reg_1216_1279_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1216_1279_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_18_20_n_0),
        .DOB(pixel_mem_reg_1216_1279_18_20_n_1),
        .DOC(pixel_mem_reg_1216_1279_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1216_1279_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_21_23_n_0),
        .DOB(pixel_mem_reg_1216_1279_21_23_n_1),
        .DOC(pixel_mem_reg_1216_1279_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1216_1279_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_3_5_n_0),
        .DOB(pixel_mem_reg_1216_1279_3_5_n_1),
        .DOC(pixel_mem_reg_1216_1279_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1216_1279_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_6_8_n_0),
        .DOB(pixel_mem_reg_1216_1279_6_8_n_1),
        .DOC(pixel_mem_reg_1216_1279_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1216_1279_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1216_1279_9_11_n_0),
        .DOB(pixel_mem_reg_1216_1279_9_11_n_1),
        .DOC(pixel_mem_reg_1216_1279_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1216_1279_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1280_1343_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_0_2_n_0),
        .DOB(pixel_mem_reg_1280_1343_0_2_n_1),
        .DOC(pixel_mem_reg_1280_1343_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_1280_1343_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(y_cnt_reg__5[2]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[5]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1280_1343_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_12_14_n_0),
        .DOB(pixel_mem_reg_1280_1343_12_14_n_1),
        .DOC(pixel_mem_reg_1280_1343_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1280_1343_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_15_17_n_0),
        .DOB(pixel_mem_reg_1280_1343_15_17_n_1),
        .DOC(pixel_mem_reg_1280_1343_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1280_1343_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_18_20_n_0),
        .DOB(pixel_mem_reg_1280_1343_18_20_n_1),
        .DOC(pixel_mem_reg_1280_1343_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1280_1343_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_21_23_n_0),
        .DOB(pixel_mem_reg_1280_1343_21_23_n_1),
        .DOC(pixel_mem_reg_1280_1343_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1280_1343_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_3_5_n_0),
        .DOB(pixel_mem_reg_1280_1343_3_5_n_1),
        .DOC(pixel_mem_reg_1280_1343_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1280_1343_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_6_8_n_0),
        .DOB(pixel_mem_reg_1280_1343_6_8_n_1),
        .DOC(pixel_mem_reg_1280_1343_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1280_1343_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1280_1343_9_11_n_0),
        .DOB(pixel_mem_reg_1280_1343_9_11_n_1),
        .DOC(pixel_mem_reg_1280_1343_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1280_1343_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_128_191_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_0_2_n_0),
        .DOB(pixel_mem_reg_128_191_0_2_n_1),
        .DOC(pixel_mem_reg_128_191_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    pixel_mem_reg_128_191_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[5]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_128_191_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    pixel_mem_reg_128_191_0_2_i_2
       (.I0(y_cnt_reg__5[2]),
        .I1(y_cnt_reg__5[0]),
        .O(pixel_mem_reg_128_191_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_128_191_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_12_14_n_0),
        .DOB(pixel_mem_reg_128_191_12_14_n_1),
        .DOC(pixel_mem_reg_128_191_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_128_191_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_15_17_n_0),
        .DOB(pixel_mem_reg_128_191_15_17_n_1),
        .DOC(pixel_mem_reg_128_191_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_128_191_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_18_20_n_0),
        .DOB(pixel_mem_reg_128_191_18_20_n_1),
        .DOC(pixel_mem_reg_128_191_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_128_191_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_21_23_n_0),
        .DOB(pixel_mem_reg_128_191_21_23_n_1),
        .DOC(pixel_mem_reg_128_191_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_128_191_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_3_5_n_0),
        .DOB(pixel_mem_reg_128_191_3_5_n_1),
        .DOC(pixel_mem_reg_128_191_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_128_191_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_6_8_n_0),
        .DOB(pixel_mem_reg_128_191_6_8_n_1),
        .DOC(pixel_mem_reg_128_191_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_128_191_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_128_191_9_11_n_0),
        .DOB(pixel_mem_reg_128_191_9_11_n_1),
        .DOC(pixel_mem_reg_128_191_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1344_1407_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_0_2_n_0),
        .DOB(pixel_mem_reg_1344_1407_0_2_n_1),
        .DOC(pixel_mem_reg_1344_1407_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_1344_1407_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[3]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_832_895_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1344_1407_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_12_14_n_0),
        .DOB(pixel_mem_reg_1344_1407_12_14_n_1),
        .DOC(pixel_mem_reg_1344_1407_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1344_1407_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_15_17_n_0),
        .DOB(pixel_mem_reg_1344_1407_15_17_n_1),
        .DOC(pixel_mem_reg_1344_1407_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1344_1407_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_18_20_n_0),
        .DOB(pixel_mem_reg_1344_1407_18_20_n_1),
        .DOC(pixel_mem_reg_1344_1407_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1344_1407_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_21_23_n_0),
        .DOB(pixel_mem_reg_1344_1407_21_23_n_1),
        .DOC(pixel_mem_reg_1344_1407_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1344_1407_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_3_5_n_0),
        .DOB(pixel_mem_reg_1344_1407_3_5_n_1),
        .DOC(pixel_mem_reg_1344_1407_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1344_1407_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_6_8_n_0),
        .DOB(pixel_mem_reg_1344_1407_6_8_n_1),
        .DOC(pixel_mem_reg_1344_1407_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1344_1407_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1344_1407_9_11_n_0),
        .DOB(pixel_mem_reg_1344_1407_9_11_n_1),
        .DOC(pixel_mem_reg_1344_1407_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1344_1407_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1408_1471_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_0_2_n_0),
        .DOB(pixel_mem_reg_1408_1471_0_2_n_1),
        .DOC(pixel_mem_reg_1408_1471_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_1408_1471_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(y_cnt_reg__5[3]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_896_959_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1408_1471_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_12_14_n_0),
        .DOB(pixel_mem_reg_1408_1471_12_14_n_1),
        .DOC(pixel_mem_reg_1408_1471_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1408_1471_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_15_17_n_0),
        .DOB(pixel_mem_reg_1408_1471_15_17_n_1),
        .DOC(pixel_mem_reg_1408_1471_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1408_1471_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_18_20_n_0),
        .DOB(pixel_mem_reg_1408_1471_18_20_n_1),
        .DOC(pixel_mem_reg_1408_1471_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1408_1471_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_21_23_n_0),
        .DOB(pixel_mem_reg_1408_1471_21_23_n_1),
        .DOC(pixel_mem_reg_1408_1471_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1408_1471_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_3_5_n_0),
        .DOB(pixel_mem_reg_1408_1471_3_5_n_1),
        .DOC(pixel_mem_reg_1408_1471_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1408_1471_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_6_8_n_0),
        .DOB(pixel_mem_reg_1408_1471_6_8_n_1),
        .DOC(pixel_mem_reg_1408_1471_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1408_1471_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1408_1471_9_11_n_0),
        .DOB(pixel_mem_reg_1408_1471_9_11_n_1),
        .DOC(pixel_mem_reg_1408_1471_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1408_1471_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1472_1535_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_0_2_n_0),
        .DOB(pixel_mem_reg_1472_1535_0_2_n_1),
        .DOC(pixel_mem_reg_1472_1535_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_1472_1535_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[2]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1472_1535_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_12_14_n_0),
        .DOB(pixel_mem_reg_1472_1535_12_14_n_1),
        .DOC(pixel_mem_reg_1472_1535_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1472_1535_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_15_17_n_0),
        .DOB(pixel_mem_reg_1472_1535_15_17_n_1),
        .DOC(pixel_mem_reg_1472_1535_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1472_1535_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_18_20_n_0),
        .DOB(pixel_mem_reg_1472_1535_18_20_n_1),
        .DOC(pixel_mem_reg_1472_1535_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1472_1535_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_21_23_n_0),
        .DOB(pixel_mem_reg_1472_1535_21_23_n_1),
        .DOC(pixel_mem_reg_1472_1535_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1472_1535_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_3_5_n_0),
        .DOB(pixel_mem_reg_1472_1535_3_5_n_1),
        .DOC(pixel_mem_reg_1472_1535_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1472_1535_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_6_8_n_0),
        .DOB(pixel_mem_reg_1472_1535_6_8_n_1),
        .DOC(pixel_mem_reg_1472_1535_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1472_1535_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1472_1535_9_11_n_0),
        .DOB(pixel_mem_reg_1472_1535_9_11_n_1),
        .DOC(pixel_mem_reg_1472_1535_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1472_1535_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1536_1599_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_0_2_n_0),
        .DOB(pixel_mem_reg_1536_1599_0_2_n_1),
        .DOC(pixel_mem_reg_1536_1599_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_1536_1599_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(y_cnt_reg__5[3]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[5]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1536_1599_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_12_14_n_0),
        .DOB(pixel_mem_reg_1536_1599_12_14_n_1),
        .DOC(pixel_mem_reg_1536_1599_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1536_1599_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_15_17_n_0),
        .DOB(pixel_mem_reg_1536_1599_15_17_n_1),
        .DOC(pixel_mem_reg_1536_1599_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1536_1599_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_18_20_n_0),
        .DOB(pixel_mem_reg_1536_1599_18_20_n_1),
        .DOC(pixel_mem_reg_1536_1599_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1536_1599_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_21_23_n_0),
        .DOB(pixel_mem_reg_1536_1599_21_23_n_1),
        .DOC(pixel_mem_reg_1536_1599_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1536_1599_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_3_5_n_0),
        .DOB(pixel_mem_reg_1536_1599_3_5_n_1),
        .DOC(pixel_mem_reg_1536_1599_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1536_1599_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_6_8_n_0),
        .DOB(pixel_mem_reg_1536_1599_6_8_n_1),
        .DOC(pixel_mem_reg_1536_1599_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1536_1599_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1536_1599_9_11_n_0),
        .DOB(pixel_mem_reg_1536_1599_9_11_n_1),
        .DOC(pixel_mem_reg_1536_1599_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1536_1599_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1600_1663_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_0_2_n_0),
        .DOB(pixel_mem_reg_1600_1663_0_2_n_1),
        .DOC(pixel_mem_reg_1600_1663_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    pixel_mem_reg_1600_1663_0_2_i_1
       (.I0(pixel_mem_reg_64_127_0_2_i_2_n_0),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[0]),
        .I3(y_cnt_reg__5[3]),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1600_1663_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_12_14_n_0),
        .DOB(pixel_mem_reg_1600_1663_12_14_n_1),
        .DOC(pixel_mem_reg_1600_1663_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1600_1663_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_15_17_n_0),
        .DOB(pixel_mem_reg_1600_1663_15_17_n_1),
        .DOC(pixel_mem_reg_1600_1663_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1600_1663_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_18_20_n_0),
        .DOB(pixel_mem_reg_1600_1663_18_20_n_1),
        .DOC(pixel_mem_reg_1600_1663_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1600_1663_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_21_23_n_0),
        .DOB(pixel_mem_reg_1600_1663_21_23_n_1),
        .DOC(pixel_mem_reg_1600_1663_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1600_1663_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_3_5_n_0),
        .DOB(pixel_mem_reg_1600_1663_3_5_n_1),
        .DOC(pixel_mem_reg_1600_1663_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1600_1663_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_6_8_n_0),
        .DOB(pixel_mem_reg_1600_1663_6_8_n_1),
        .DOC(pixel_mem_reg_1600_1663_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1600_1663_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1600_1663_9_11_n_0),
        .DOB(pixel_mem_reg_1600_1663_9_11_n_1),
        .DOC(pixel_mem_reg_1600_1663_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1600_1663_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1664_1727_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_0_2_n_0),
        .DOB(pixel_mem_reg_1664_1727_0_2_n_1),
        .DOC(pixel_mem_reg_1664_1727_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    pixel_mem_reg_1664_1727_0_2_i_1
       (.I0(pixel_mem_reg_128_191_0_2_i_2_n_0),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[1]),
        .I3(y_cnt_reg__5[3]),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1664_1727_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_12_14_n_0),
        .DOB(pixel_mem_reg_1664_1727_12_14_n_1),
        .DOC(pixel_mem_reg_1664_1727_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1664_1727_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_15_17_n_0),
        .DOB(pixel_mem_reg_1664_1727_15_17_n_1),
        .DOC(pixel_mem_reg_1664_1727_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1664_1727_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_18_20_n_0),
        .DOB(pixel_mem_reg_1664_1727_18_20_n_1),
        .DOC(pixel_mem_reg_1664_1727_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1664_1727_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_21_23_n_0),
        .DOB(pixel_mem_reg_1664_1727_21_23_n_1),
        .DOC(pixel_mem_reg_1664_1727_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1664_1727_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_3_5_n_0),
        .DOB(pixel_mem_reg_1664_1727_3_5_n_1),
        .DOC(pixel_mem_reg_1664_1727_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1664_1727_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_6_8_n_0),
        .DOB(pixel_mem_reg_1664_1727_6_8_n_1),
        .DOC(pixel_mem_reg_1664_1727_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1664_1727_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1664_1727_9_11_n_0),
        .DOB(pixel_mem_reg_1664_1727_9_11_n_1),
        .DOC(pixel_mem_reg_1664_1727_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1664_1727_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1728_1791_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_0_2_n_0),
        .DOB(pixel_mem_reg_1728_1791_0_2_n_1),
        .DOC(pixel_mem_reg_1728_1791_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_1728_1791_0_2_i_1
       (.I0(y_cnt_reg__5[2]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1728_1791_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_12_14_n_0),
        .DOB(pixel_mem_reg_1728_1791_12_14_n_1),
        .DOC(pixel_mem_reg_1728_1791_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1728_1791_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_15_17_n_0),
        .DOB(pixel_mem_reg_1728_1791_15_17_n_1),
        .DOC(pixel_mem_reg_1728_1791_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1728_1791_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_18_20_n_0),
        .DOB(pixel_mem_reg_1728_1791_18_20_n_1),
        .DOC(pixel_mem_reg_1728_1791_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1728_1791_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_21_23_n_0),
        .DOB(pixel_mem_reg_1728_1791_21_23_n_1),
        .DOC(pixel_mem_reg_1728_1791_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1728_1791_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_3_5_n_0),
        .DOB(pixel_mem_reg_1728_1791_3_5_n_1),
        .DOC(pixel_mem_reg_1728_1791_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1728_1791_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_6_8_n_0),
        .DOB(pixel_mem_reg_1728_1791_6_8_n_1),
        .DOC(pixel_mem_reg_1728_1791_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1728_1791_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1728_1791_9_11_n_0),
        .DOB(pixel_mem_reg_1728_1791_9_11_n_1),
        .DOC(pixel_mem_reg_1728_1791_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1728_1791_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1792_1855_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_0_2_n_0),
        .DOB(pixel_mem_reg_1792_1855_0_2_n_1),
        .DOC(pixel_mem_reg_1792_1855_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_1792_1855_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[0]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_1792_1855_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    pixel_mem_reg_1792_1855_0_2_i_2
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_1792_1855_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1792_1855_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_12_14_n_0),
        .DOB(pixel_mem_reg_1792_1855_12_14_n_1),
        .DOC(pixel_mem_reg_1792_1855_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1792_1855_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_15_17_n_0),
        .DOB(pixel_mem_reg_1792_1855_15_17_n_1),
        .DOC(pixel_mem_reg_1792_1855_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1792_1855_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_18_20_n_0),
        .DOB(pixel_mem_reg_1792_1855_18_20_n_1),
        .DOC(pixel_mem_reg_1792_1855_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1792_1855_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_21_23_n_0),
        .DOB(pixel_mem_reg_1792_1855_21_23_n_1),
        .DOC(pixel_mem_reg_1792_1855_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1792_1855_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_3_5_n_0),
        .DOB(pixel_mem_reg_1792_1855_3_5_n_1),
        .DOC(pixel_mem_reg_1792_1855_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1792_1855_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_6_8_n_0),
        .DOB(pixel_mem_reg_1792_1855_6_8_n_1),
        .DOC(pixel_mem_reg_1792_1855_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1792_1855_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1792_1855_9_11_n_0),
        .DOB(pixel_mem_reg_1792_1855_9_11_n_1),
        .DOC(pixel_mem_reg_1792_1855_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1792_1855_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1856_1919_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_0_2_n_0),
        .DOB(pixel_mem_reg_1856_1919_0_2_n_1),
        .DOC(pixel_mem_reg_1856_1919_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_1856_1919_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_832_895_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1856_1919_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_12_14_n_0),
        .DOB(pixel_mem_reg_1856_1919_12_14_n_1),
        .DOC(pixel_mem_reg_1856_1919_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1856_1919_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_15_17_n_0),
        .DOB(pixel_mem_reg_1856_1919_15_17_n_1),
        .DOC(pixel_mem_reg_1856_1919_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1856_1919_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_18_20_n_0),
        .DOB(pixel_mem_reg_1856_1919_18_20_n_1),
        .DOC(pixel_mem_reg_1856_1919_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1856_1919_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_21_23_n_0),
        .DOB(pixel_mem_reg_1856_1919_21_23_n_1),
        .DOC(pixel_mem_reg_1856_1919_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1856_1919_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_3_5_n_0),
        .DOB(pixel_mem_reg_1856_1919_3_5_n_1),
        .DOC(pixel_mem_reg_1856_1919_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1856_1919_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_6_8_n_0),
        .DOB(pixel_mem_reg_1856_1919_6_8_n_1),
        .DOC(pixel_mem_reg_1856_1919_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1856_1919_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1856_1919_9_11_n_0),
        .DOB(pixel_mem_reg_1856_1919_9_11_n_1),
        .DOC(pixel_mem_reg_1856_1919_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1856_1919_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1920_1983_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_0_2_n_0),
        .DOB(pixel_mem_reg_1920_1983_0_2_n_1),
        .DOC(pixel_mem_reg_1920_1983_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_1920_1983_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_896_959_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1920_1983_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_12_14_n_0),
        .DOB(pixel_mem_reg_1920_1983_12_14_n_1),
        .DOC(pixel_mem_reg_1920_1983_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1920_1983_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_15_17_n_0),
        .DOB(pixel_mem_reg_1920_1983_15_17_n_1),
        .DOC(pixel_mem_reg_1920_1983_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1920_1983_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_18_20_n_0),
        .DOB(pixel_mem_reg_1920_1983_18_20_n_1),
        .DOC(pixel_mem_reg_1920_1983_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1920_1983_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_21_23_n_0),
        .DOB(pixel_mem_reg_1920_1983_21_23_n_1),
        .DOC(pixel_mem_reg_1920_1983_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1920_1983_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_3_5_n_0),
        .DOB(pixel_mem_reg_1920_1983_3_5_n_1),
        .DOC(pixel_mem_reg_1920_1983_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1920_1983_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_6_8_n_0),
        .DOB(pixel_mem_reg_1920_1983_6_8_n_1),
        .DOC(pixel_mem_reg_1920_1983_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1920_1983_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1920_1983_9_11_n_0),
        .DOB(pixel_mem_reg_1920_1983_9_11_n_1),
        .DOC(pixel_mem_reg_1920_1983_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1920_1983_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_192_255_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_0_2_n_0),
        .DOB(pixel_mem_reg_192_255_0_2_n_1),
        .DOC(pixel_mem_reg_192_255_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    pixel_mem_reg_192_255_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[0]),
        .I2(p_0_in4_out),
        .I3(y_cnt_reg__5[3]),
        .I4(y_cnt_reg__5[2]),
        .I5(pixel_mem_reg_0_63_0_2_i_2_n_0),
        .O(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_192_255_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_12_14_n_0),
        .DOB(pixel_mem_reg_192_255_12_14_n_1),
        .DOC(pixel_mem_reg_192_255_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_192_255_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_15_17_n_0),
        .DOB(pixel_mem_reg_192_255_15_17_n_1),
        .DOC(pixel_mem_reg_192_255_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_192_255_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_18_20_n_0),
        .DOB(pixel_mem_reg_192_255_18_20_n_1),
        .DOC(pixel_mem_reg_192_255_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_192_255_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_21_23_n_0),
        .DOB(pixel_mem_reg_192_255_21_23_n_1),
        .DOC(pixel_mem_reg_192_255_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_192_255_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_3_5_n_0),
        .DOB(pixel_mem_reg_192_255_3_5_n_1),
        .DOC(pixel_mem_reg_192_255_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_192_255_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_6_8_n_0),
        .DOB(pixel_mem_reg_192_255_6_8_n_1),
        .DOC(pixel_mem_reg_192_255_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_192_255_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_192_255_9_11_n_0),
        .DOB(pixel_mem_reg_192_255_9_11_n_1),
        .DOC(pixel_mem_reg_192_255_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_1984_2047_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_0_2_n_0),
        .DOB(pixel_mem_reg_1984_2047_0_2_n_1),
        .DOC(pixel_mem_reg_1984_2047_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    pixel_mem_reg_1984_2047_0_2_i_1
       (.I0(p_0_in4_out),
        .I1(y_cnt_reg__5[4]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_1984_2047_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_12_14_n_0),
        .DOB(pixel_mem_reg_1984_2047_12_14_n_1),
        .DOC(pixel_mem_reg_1984_2047_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_1984_2047_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_15_17_n_0),
        .DOB(pixel_mem_reg_1984_2047_15_17_n_1),
        .DOC(pixel_mem_reg_1984_2047_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_1984_2047_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_18_20_n_0),
        .DOB(pixel_mem_reg_1984_2047_18_20_n_1),
        .DOC(pixel_mem_reg_1984_2047_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_1984_2047_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_21_23_n_0),
        .DOB(pixel_mem_reg_1984_2047_21_23_n_1),
        .DOC(pixel_mem_reg_1984_2047_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_1984_2047_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_3_5_n_0),
        .DOB(pixel_mem_reg_1984_2047_3_5_n_1),
        .DOC(pixel_mem_reg_1984_2047_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_1984_2047_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_6_8_n_0),
        .DOB(pixel_mem_reg_1984_2047_6_8_n_1),
        .DOC(pixel_mem_reg_1984_2047_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_1984_2047_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_1984_2047_9_11_n_0),
        .DOB(pixel_mem_reg_1984_2047_9_11_n_1),
        .DOC(pixel_mem_reg_1984_2047_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_1984_2047_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2048_2111_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_0_2_n_0),
        .DOB(pixel_mem_reg_2048_2111_0_2_n_1),
        .DOC(pixel_mem_reg_2048_2111_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    pixel_mem_reg_2048_2111_0_2_i_1
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[4]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2048_2111_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_12_14_n_0),
        .DOB(pixel_mem_reg_2048_2111_12_14_n_1),
        .DOC(pixel_mem_reg_2048_2111_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2048_2111_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_15_17_n_0),
        .DOB(pixel_mem_reg_2048_2111_15_17_n_1),
        .DOC(pixel_mem_reg_2048_2111_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2048_2111_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_18_20_n_0),
        .DOB(pixel_mem_reg_2048_2111_18_20_n_1),
        .DOC(pixel_mem_reg_2048_2111_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2048_2111_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_21_23_n_0),
        .DOB(pixel_mem_reg_2048_2111_21_23_n_1),
        .DOC(pixel_mem_reg_2048_2111_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2048_2111_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_3_5_n_0),
        .DOB(pixel_mem_reg_2048_2111_3_5_n_1),
        .DOC(pixel_mem_reg_2048_2111_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2048_2111_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_6_8_n_0),
        .DOB(pixel_mem_reg_2048_2111_6_8_n_1),
        .DOC(pixel_mem_reg_2048_2111_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2048_2111_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2048_2111_9_11_n_0),
        .DOB(pixel_mem_reg_2048_2111_9_11_n_1),
        .DOC(pixel_mem_reg_2048_2111_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2048_2111_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2112_2175_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_0_2_n_0),
        .DOB(pixel_mem_reg_2112_2175_0_2_n_1),
        .DOC(pixel_mem_reg_2112_2175_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_2112_2175_0_2_i_1
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[0]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_64_127_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2112_2175_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_12_14_n_0),
        .DOB(pixel_mem_reg_2112_2175_12_14_n_1),
        .DOC(pixel_mem_reg_2112_2175_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2112_2175_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_15_17_n_0),
        .DOB(pixel_mem_reg_2112_2175_15_17_n_1),
        .DOC(pixel_mem_reg_2112_2175_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2112_2175_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_18_20_n_0),
        .DOB(pixel_mem_reg_2112_2175_18_20_n_1),
        .DOC(pixel_mem_reg_2112_2175_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2112_2175_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_21_23_n_0),
        .DOB(pixel_mem_reg_2112_2175_21_23_n_1),
        .DOC(pixel_mem_reg_2112_2175_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2112_2175_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_3_5_n_0),
        .DOB(pixel_mem_reg_2112_2175_3_5_n_1),
        .DOC(pixel_mem_reg_2112_2175_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2112_2175_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_6_8_n_0),
        .DOB(pixel_mem_reg_2112_2175_6_8_n_1),
        .DOC(pixel_mem_reg_2112_2175_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2112_2175_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2112_2175_9_11_n_0),
        .DOB(pixel_mem_reg_2112_2175_9_11_n_1),
        .DOC(pixel_mem_reg_2112_2175_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2112_2175_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2176_2239_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_0_2_n_0),
        .DOB(pixel_mem_reg_2176_2239_0_2_n_1),
        .DOC(pixel_mem_reg_2176_2239_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_2176_2239_0_2_i_1
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[1]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_128_191_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2176_2239_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_12_14_n_0),
        .DOB(pixel_mem_reg_2176_2239_12_14_n_1),
        .DOC(pixel_mem_reg_2176_2239_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2176_2239_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_15_17_n_0),
        .DOB(pixel_mem_reg_2176_2239_15_17_n_1),
        .DOC(pixel_mem_reg_2176_2239_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2176_2239_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_18_20_n_0),
        .DOB(pixel_mem_reg_2176_2239_18_20_n_1),
        .DOC(pixel_mem_reg_2176_2239_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2176_2239_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_21_23_n_0),
        .DOB(pixel_mem_reg_2176_2239_21_23_n_1),
        .DOC(pixel_mem_reg_2176_2239_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2176_2239_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_3_5_n_0),
        .DOB(pixel_mem_reg_2176_2239_3_5_n_1),
        .DOC(pixel_mem_reg_2176_2239_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2176_2239_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_6_8_n_0),
        .DOB(pixel_mem_reg_2176_2239_6_8_n_1),
        .DOC(pixel_mem_reg_2176_2239_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2176_2239_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2176_2239_9_11_n_0),
        .DOB(pixel_mem_reg_2176_2239_9_11_n_1),
        .DOC(pixel_mem_reg_2176_2239_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2176_2239_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2240_2303_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_0_2_n_0),
        .DOB(pixel_mem_reg_2240_2303_0_2_n_1),
        .DOC(pixel_mem_reg_2240_2303_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_2240_2303_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[2]),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2240_2303_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_12_14_n_0),
        .DOB(pixel_mem_reg_2240_2303_12_14_n_1),
        .DOC(pixel_mem_reg_2240_2303_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2240_2303_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_15_17_n_0),
        .DOB(pixel_mem_reg_2240_2303_15_17_n_1),
        .DOC(pixel_mem_reg_2240_2303_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2240_2303_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_18_20_n_0),
        .DOB(pixel_mem_reg_2240_2303_18_20_n_1),
        .DOC(pixel_mem_reg_2240_2303_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2240_2303_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_21_23_n_0),
        .DOB(pixel_mem_reg_2240_2303_21_23_n_1),
        .DOC(pixel_mem_reg_2240_2303_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2240_2303_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_3_5_n_0),
        .DOB(pixel_mem_reg_2240_2303_3_5_n_1),
        .DOC(pixel_mem_reg_2240_2303_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2240_2303_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_6_8_n_0),
        .DOB(pixel_mem_reg_2240_2303_6_8_n_1),
        .DOC(pixel_mem_reg_2240_2303_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2240_2303_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2240_2303_9_11_n_0),
        .DOB(pixel_mem_reg_2240_2303_9_11_n_1),
        .DOC(pixel_mem_reg_2240_2303_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2240_2303_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2304_2367_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_0_2_n_0),
        .DOB(pixel_mem_reg_2304_2367_0_2_n_1),
        .DOC(pixel_mem_reg_2304_2367_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_2304_2367_0_2_i_1
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[2]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2304_2367_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_12_14_n_0),
        .DOB(pixel_mem_reg_2304_2367_12_14_n_1),
        .DOC(pixel_mem_reg_2304_2367_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2304_2367_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_15_17_n_0),
        .DOB(pixel_mem_reg_2304_2367_15_17_n_1),
        .DOC(pixel_mem_reg_2304_2367_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2304_2367_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_18_20_n_0),
        .DOB(pixel_mem_reg_2304_2367_18_20_n_1),
        .DOC(pixel_mem_reg_2304_2367_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2304_2367_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_21_23_n_0),
        .DOB(pixel_mem_reg_2304_2367_21_23_n_1),
        .DOC(pixel_mem_reg_2304_2367_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2304_2367_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_3_5_n_0),
        .DOB(pixel_mem_reg_2304_2367_3_5_n_1),
        .DOC(pixel_mem_reg_2304_2367_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2304_2367_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_6_8_n_0),
        .DOB(pixel_mem_reg_2304_2367_6_8_n_1),
        .DOC(pixel_mem_reg_2304_2367_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2304_2367_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2304_2367_9_11_n_0),
        .DOB(pixel_mem_reg_2304_2367_9_11_n_1),
        .DOC(pixel_mem_reg_2304_2367_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2304_2367_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2368_2431_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_0_2_n_0),
        .DOB(pixel_mem_reg_2368_2431_0_2_n_1),
        .DOC(pixel_mem_reg_2368_2431_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_2368_2431_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[3]),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_832_895_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2368_2431_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_12_14_n_0),
        .DOB(pixel_mem_reg_2368_2431_12_14_n_1),
        .DOC(pixel_mem_reg_2368_2431_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2368_2431_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_15_17_n_0),
        .DOB(pixel_mem_reg_2368_2431_15_17_n_1),
        .DOC(pixel_mem_reg_2368_2431_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2368_2431_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_18_20_n_0),
        .DOB(pixel_mem_reg_2368_2431_18_20_n_1),
        .DOC(pixel_mem_reg_2368_2431_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2368_2431_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_21_23_n_0),
        .DOB(pixel_mem_reg_2368_2431_21_23_n_1),
        .DOC(pixel_mem_reg_2368_2431_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2368_2431_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_3_5_n_0),
        .DOB(pixel_mem_reg_2368_2431_3_5_n_1),
        .DOC(pixel_mem_reg_2368_2431_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2368_2431_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_6_8_n_0),
        .DOB(pixel_mem_reg_2368_2431_6_8_n_1),
        .DOC(pixel_mem_reg_2368_2431_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2368_2431_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2368_2431_9_11_n_0),
        .DOB(pixel_mem_reg_2368_2431_9_11_n_1),
        .DOC(pixel_mem_reg_2368_2431_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2368_2431_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2432_2495_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_0_2_n_0),
        .DOB(pixel_mem_reg_2432_2495_0_2_n_1),
        .DOC(pixel_mem_reg_2432_2495_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_2432_2495_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(y_cnt_reg__5[3]),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_896_959_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2432_2495_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_12_14_n_0),
        .DOB(pixel_mem_reg_2432_2495_12_14_n_1),
        .DOC(pixel_mem_reg_2432_2495_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2432_2495_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_15_17_n_0),
        .DOB(pixel_mem_reg_2432_2495_15_17_n_1),
        .DOC(pixel_mem_reg_2432_2495_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2432_2495_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_18_20_n_0),
        .DOB(pixel_mem_reg_2432_2495_18_20_n_1),
        .DOC(pixel_mem_reg_2432_2495_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2432_2495_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_21_23_n_0),
        .DOB(pixel_mem_reg_2432_2495_21_23_n_1),
        .DOC(pixel_mem_reg_2432_2495_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2432_2495_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_3_5_n_0),
        .DOB(pixel_mem_reg_2432_2495_3_5_n_1),
        .DOC(pixel_mem_reg_2432_2495_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2432_2495_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_6_8_n_0),
        .DOB(pixel_mem_reg_2432_2495_6_8_n_1),
        .DOC(pixel_mem_reg_2432_2495_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2432_2495_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2432_2495_9_11_n_0),
        .DOB(pixel_mem_reg_2432_2495_9_11_n_1),
        .DOC(pixel_mem_reg_2432_2495_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2432_2495_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2496_2559_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_0_2_n_0),
        .DOB(pixel_mem_reg_2496_2559_0_2_n_1),
        .DOC(pixel_mem_reg_2496_2559_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_2496_2559_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[2]),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2496_2559_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_12_14_n_0),
        .DOB(pixel_mem_reg_2496_2559_12_14_n_1),
        .DOC(pixel_mem_reg_2496_2559_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2496_2559_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_15_17_n_0),
        .DOB(pixel_mem_reg_2496_2559_15_17_n_1),
        .DOC(pixel_mem_reg_2496_2559_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2496_2559_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_18_20_n_0),
        .DOB(pixel_mem_reg_2496_2559_18_20_n_1),
        .DOC(pixel_mem_reg_2496_2559_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2496_2559_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_21_23_n_0),
        .DOB(pixel_mem_reg_2496_2559_21_23_n_1),
        .DOC(pixel_mem_reg_2496_2559_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2496_2559_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_3_5_n_0),
        .DOB(pixel_mem_reg_2496_2559_3_5_n_1),
        .DOC(pixel_mem_reg_2496_2559_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2496_2559_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_6_8_n_0),
        .DOB(pixel_mem_reg_2496_2559_6_8_n_1),
        .DOC(pixel_mem_reg_2496_2559_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2496_2559_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2496_2559_9_11_n_0),
        .DOB(pixel_mem_reg_2496_2559_9_11_n_1),
        .DOC(pixel_mem_reg_2496_2559_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2496_2559_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2560_2623_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_0_2_n_0),
        .DOB(pixel_mem_reg_2560_2623_0_2_n_1),
        .DOC(pixel_mem_reg_2560_2623_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_2560_2623_0_2_i_1
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[3]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2560_2623_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_12_14_n_0),
        .DOB(pixel_mem_reg_2560_2623_12_14_n_1),
        .DOC(pixel_mem_reg_2560_2623_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2560_2623_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_15_17_n_0),
        .DOB(pixel_mem_reg_2560_2623_15_17_n_1),
        .DOC(pixel_mem_reg_2560_2623_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2560_2623_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_18_20_n_0),
        .DOB(pixel_mem_reg_2560_2623_18_20_n_1),
        .DOC(pixel_mem_reg_2560_2623_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2560_2623_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_21_23_n_0),
        .DOB(pixel_mem_reg_2560_2623_21_23_n_1),
        .DOC(pixel_mem_reg_2560_2623_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2560_2623_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_3_5_n_0),
        .DOB(pixel_mem_reg_2560_2623_3_5_n_1),
        .DOC(pixel_mem_reg_2560_2623_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2560_2623_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_6_8_n_0),
        .DOB(pixel_mem_reg_2560_2623_6_8_n_1),
        .DOC(pixel_mem_reg_2560_2623_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2560_2623_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2560_2623_9_11_n_0),
        .DOB(pixel_mem_reg_2560_2623_9_11_n_1),
        .DOC(pixel_mem_reg_2560_2623_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2560_2623_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_256_319_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_0_2_n_0),
        .DOB(pixel_mem_reg_256_319_0_2_n_1),
        .DOC(pixel_mem_reg_256_319_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    pixel_mem_reg_256_319_0_2_i_1
       (.I0(y_cnt_reg__5[2]),
        .I1(y_cnt_reg__5[5]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    pixel_mem_reg_256_319_0_2_i_2
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[0]),
        .O(pixel_mem_reg_256_319_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_256_319_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_12_14_n_0),
        .DOB(pixel_mem_reg_256_319_12_14_n_1),
        .DOC(pixel_mem_reg_256_319_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_256_319_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_15_17_n_0),
        .DOB(pixel_mem_reg_256_319_15_17_n_1),
        .DOC(pixel_mem_reg_256_319_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_256_319_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_18_20_n_0),
        .DOB(pixel_mem_reg_256_319_18_20_n_1),
        .DOC(pixel_mem_reg_256_319_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_256_319_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_21_23_n_0),
        .DOB(pixel_mem_reg_256_319_21_23_n_1),
        .DOC(pixel_mem_reg_256_319_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_256_319_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_3_5_n_0),
        .DOB(pixel_mem_reg_256_319_3_5_n_1),
        .DOC(pixel_mem_reg_256_319_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_256_319_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_6_8_n_0),
        .DOB(pixel_mem_reg_256_319_6_8_n_1),
        .DOC(pixel_mem_reg_256_319_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_256_319_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_256_319_9_11_n_0),
        .DOB(pixel_mem_reg_256_319_9_11_n_1),
        .DOC(pixel_mem_reg_256_319_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2624_2687_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_0_2_n_0),
        .DOB(pixel_mem_reg_2624_2687_0_2_n_1),
        .DOC(pixel_mem_reg_2624_2687_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    pixel_mem_reg_2624_2687_0_2_i_1
       (.I0(pixel_mem_reg_64_127_0_2_i_2_n_0),
        .I1(y_cnt_reg__5[4]),
        .I2(y_cnt_reg__5[0]),
        .I3(y_cnt_reg__5[3]),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2624_2687_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_12_14_n_0),
        .DOB(pixel_mem_reg_2624_2687_12_14_n_1),
        .DOC(pixel_mem_reg_2624_2687_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2624_2687_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_15_17_n_0),
        .DOB(pixel_mem_reg_2624_2687_15_17_n_1),
        .DOC(pixel_mem_reg_2624_2687_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2624_2687_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_18_20_n_0),
        .DOB(pixel_mem_reg_2624_2687_18_20_n_1),
        .DOC(pixel_mem_reg_2624_2687_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2624_2687_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_21_23_n_0),
        .DOB(pixel_mem_reg_2624_2687_21_23_n_1),
        .DOC(pixel_mem_reg_2624_2687_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2624_2687_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_3_5_n_0),
        .DOB(pixel_mem_reg_2624_2687_3_5_n_1),
        .DOC(pixel_mem_reg_2624_2687_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2624_2687_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_6_8_n_0),
        .DOB(pixel_mem_reg_2624_2687_6_8_n_1),
        .DOC(pixel_mem_reg_2624_2687_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2624_2687_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2624_2687_9_11_n_0),
        .DOB(pixel_mem_reg_2624_2687_9_11_n_1),
        .DOC(pixel_mem_reg_2624_2687_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2624_2687_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2688_2751_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_0_2_n_0),
        .DOB(pixel_mem_reg_2688_2751_0_2_n_1),
        .DOC(pixel_mem_reg_2688_2751_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    pixel_mem_reg_2688_2751_0_2_i_1
       (.I0(pixel_mem_reg_128_191_0_2_i_2_n_0),
        .I1(y_cnt_reg__5[4]),
        .I2(y_cnt_reg__5[1]),
        .I3(y_cnt_reg__5[3]),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2688_2751_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_12_14_n_0),
        .DOB(pixel_mem_reg_2688_2751_12_14_n_1),
        .DOC(pixel_mem_reg_2688_2751_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2688_2751_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_15_17_n_0),
        .DOB(pixel_mem_reg_2688_2751_15_17_n_1),
        .DOC(pixel_mem_reg_2688_2751_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2688_2751_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_18_20_n_0),
        .DOB(pixel_mem_reg_2688_2751_18_20_n_1),
        .DOC(pixel_mem_reg_2688_2751_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2688_2751_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_21_23_n_0),
        .DOB(pixel_mem_reg_2688_2751_21_23_n_1),
        .DOC(pixel_mem_reg_2688_2751_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2688_2751_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_3_5_n_0),
        .DOB(pixel_mem_reg_2688_2751_3_5_n_1),
        .DOC(pixel_mem_reg_2688_2751_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2688_2751_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_6_8_n_0),
        .DOB(pixel_mem_reg_2688_2751_6_8_n_1),
        .DOC(pixel_mem_reg_2688_2751_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2688_2751_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2688_2751_9_11_n_0),
        .DOB(pixel_mem_reg_2688_2751_9_11_n_1),
        .DOC(pixel_mem_reg_2688_2751_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2688_2751_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2752_2815_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_0_2_n_0),
        .DOB(pixel_mem_reg_2752_2815_0_2_n_1),
        .DOC(pixel_mem_reg_2752_2815_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_2752_2815_0_2_i_1
       (.I0(y_cnt_reg__5[2]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2752_2815_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_12_14_n_0),
        .DOB(pixel_mem_reg_2752_2815_12_14_n_1),
        .DOC(pixel_mem_reg_2752_2815_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2752_2815_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_15_17_n_0),
        .DOB(pixel_mem_reg_2752_2815_15_17_n_1),
        .DOC(pixel_mem_reg_2752_2815_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2752_2815_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_18_20_n_0),
        .DOB(pixel_mem_reg_2752_2815_18_20_n_1),
        .DOC(pixel_mem_reg_2752_2815_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2752_2815_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_21_23_n_0),
        .DOB(pixel_mem_reg_2752_2815_21_23_n_1),
        .DOC(pixel_mem_reg_2752_2815_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2752_2815_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_3_5_n_0),
        .DOB(pixel_mem_reg_2752_2815_3_5_n_1),
        .DOC(pixel_mem_reg_2752_2815_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2752_2815_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_6_8_n_0),
        .DOB(pixel_mem_reg_2752_2815_6_8_n_1),
        .DOC(pixel_mem_reg_2752_2815_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2752_2815_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2752_2815_9_11_n_0),
        .DOB(pixel_mem_reg_2752_2815_9_11_n_1),
        .DOC(pixel_mem_reg_2752_2815_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2752_2815_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2816_2879_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_0_2_n_0),
        .DOB(pixel_mem_reg_2816_2879_0_2_n_1),
        .DOC(pixel_mem_reg_2816_2879_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_2816_2879_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[0]),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_1792_1855_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2816_2879_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_12_14_n_0),
        .DOB(pixel_mem_reg_2816_2879_12_14_n_1),
        .DOC(pixel_mem_reg_2816_2879_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2816_2879_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_15_17_n_0),
        .DOB(pixel_mem_reg_2816_2879_15_17_n_1),
        .DOC(pixel_mem_reg_2816_2879_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2816_2879_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_18_20_n_0),
        .DOB(pixel_mem_reg_2816_2879_18_20_n_1),
        .DOC(pixel_mem_reg_2816_2879_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2816_2879_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_21_23_n_0),
        .DOB(pixel_mem_reg_2816_2879_21_23_n_1),
        .DOC(pixel_mem_reg_2816_2879_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2816_2879_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_3_5_n_0),
        .DOB(pixel_mem_reg_2816_2879_3_5_n_1),
        .DOC(pixel_mem_reg_2816_2879_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2816_2879_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_6_8_n_0),
        .DOB(pixel_mem_reg_2816_2879_6_8_n_1),
        .DOC(pixel_mem_reg_2816_2879_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2816_2879_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2816_2879_9_11_n_0),
        .DOB(pixel_mem_reg_2816_2879_9_11_n_1),
        .DOC(pixel_mem_reg_2816_2879_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2816_2879_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2880_2943_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_0_2_n_0),
        .DOB(pixel_mem_reg_2880_2943_0_2_n_1),
        .DOC(pixel_mem_reg_2880_2943_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_2880_2943_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_832_895_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2880_2943_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_12_14_n_0),
        .DOB(pixel_mem_reg_2880_2943_12_14_n_1),
        .DOC(pixel_mem_reg_2880_2943_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2880_2943_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_15_17_n_0),
        .DOB(pixel_mem_reg_2880_2943_15_17_n_1),
        .DOC(pixel_mem_reg_2880_2943_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2880_2943_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_18_20_n_0),
        .DOB(pixel_mem_reg_2880_2943_18_20_n_1),
        .DOC(pixel_mem_reg_2880_2943_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2880_2943_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_21_23_n_0),
        .DOB(pixel_mem_reg_2880_2943_21_23_n_1),
        .DOC(pixel_mem_reg_2880_2943_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2880_2943_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_3_5_n_0),
        .DOB(pixel_mem_reg_2880_2943_3_5_n_1),
        .DOC(pixel_mem_reg_2880_2943_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2880_2943_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_6_8_n_0),
        .DOB(pixel_mem_reg_2880_2943_6_8_n_1),
        .DOC(pixel_mem_reg_2880_2943_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2880_2943_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2880_2943_9_11_n_0),
        .DOB(pixel_mem_reg_2880_2943_9_11_n_1),
        .DOC(pixel_mem_reg_2880_2943_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2880_2943_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_2944_3007_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_0_2_n_0),
        .DOB(pixel_mem_reg_2944_3007_0_2_n_1),
        .DOC(pixel_mem_reg_2944_3007_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_2944_3007_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_896_959_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_2944_3007_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_12_14_n_0),
        .DOB(pixel_mem_reg_2944_3007_12_14_n_1),
        .DOC(pixel_mem_reg_2944_3007_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_2944_3007_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_15_17_n_0),
        .DOB(pixel_mem_reg_2944_3007_15_17_n_1),
        .DOC(pixel_mem_reg_2944_3007_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_2944_3007_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_18_20_n_0),
        .DOB(pixel_mem_reg_2944_3007_18_20_n_1),
        .DOC(pixel_mem_reg_2944_3007_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_2944_3007_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_21_23_n_0),
        .DOB(pixel_mem_reg_2944_3007_21_23_n_1),
        .DOC(pixel_mem_reg_2944_3007_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_2944_3007_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_3_5_n_0),
        .DOB(pixel_mem_reg_2944_3007_3_5_n_1),
        .DOC(pixel_mem_reg_2944_3007_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_2944_3007_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_6_8_n_0),
        .DOB(pixel_mem_reg_2944_3007_6_8_n_1),
        .DOC(pixel_mem_reg_2944_3007_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_2944_3007_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_2944_3007_9_11_n_0),
        .DOB(pixel_mem_reg_2944_3007_9_11_n_1),
        .DOC(pixel_mem_reg_2944_3007_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_2944_3007_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3008_3071_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_0_2_n_0),
        .DOB(pixel_mem_reg_3008_3071_0_2_n_1),
        .DOC(pixel_mem_reg_3008_3071_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    pixel_mem_reg_3008_3071_0_2_i_1
       (.I0(p_0_in4_out),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3008_3071_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_12_14_n_0),
        .DOB(pixel_mem_reg_3008_3071_12_14_n_1),
        .DOC(pixel_mem_reg_3008_3071_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3008_3071_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_15_17_n_0),
        .DOB(pixel_mem_reg_3008_3071_15_17_n_1),
        .DOC(pixel_mem_reg_3008_3071_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3008_3071_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_18_20_n_0),
        .DOB(pixel_mem_reg_3008_3071_18_20_n_1),
        .DOC(pixel_mem_reg_3008_3071_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3008_3071_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_21_23_n_0),
        .DOB(pixel_mem_reg_3008_3071_21_23_n_1),
        .DOC(pixel_mem_reg_3008_3071_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3008_3071_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_3_5_n_0),
        .DOB(pixel_mem_reg_3008_3071_3_5_n_1),
        .DOC(pixel_mem_reg_3008_3071_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3008_3071_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_6_8_n_0),
        .DOB(pixel_mem_reg_3008_3071_6_8_n_1),
        .DOC(pixel_mem_reg_3008_3071_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3008_3071_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3008_3071_9_11_n_0),
        .DOB(pixel_mem_reg_3008_3071_9_11_n_1),
        .DOC(pixel_mem_reg_3008_3071_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3008_3071_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3072_3135_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_0_2_n_0),
        .DOB(pixel_mem_reg_3072_3135_0_2_n_1),
        .DOC(pixel_mem_reg_3072_3135_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    pixel_mem_reg_3072_3135_0_2_i_1
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[4]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3072_3135_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_12_14_n_0),
        .DOB(pixel_mem_reg_3072_3135_12_14_n_1),
        .DOC(pixel_mem_reg_3072_3135_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3072_3135_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_15_17_n_0),
        .DOB(pixel_mem_reg_3072_3135_15_17_n_1),
        .DOC(pixel_mem_reg_3072_3135_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3072_3135_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_18_20_n_0),
        .DOB(pixel_mem_reg_3072_3135_18_20_n_1),
        .DOC(pixel_mem_reg_3072_3135_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3072_3135_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_21_23_n_0),
        .DOB(pixel_mem_reg_3072_3135_21_23_n_1),
        .DOC(pixel_mem_reg_3072_3135_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3072_3135_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_3_5_n_0),
        .DOB(pixel_mem_reg_3072_3135_3_5_n_1),
        .DOC(pixel_mem_reg_3072_3135_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3072_3135_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_6_8_n_0),
        .DOB(pixel_mem_reg_3072_3135_6_8_n_1),
        .DOC(pixel_mem_reg_3072_3135_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3072_3135_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3072_3135_9_11_n_0),
        .DOB(pixel_mem_reg_3072_3135_9_11_n_1),
        .DOC(pixel_mem_reg_3072_3135_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3072_3135_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3136_3199_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_0_2_n_0),
        .DOB(pixel_mem_reg_3136_3199_0_2_n_1),
        .DOC(pixel_mem_reg_3136_3199_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    pixel_mem_reg_3136_3199_0_2_i_1
       (.I0(pixel_mem_reg_64_127_0_2_i_2_n_0),
        .I1(y_cnt_reg__5[3]),
        .I2(y_cnt_reg__5[0]),
        .I3(y_cnt_reg__5[4]),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3136_3199_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_12_14_n_0),
        .DOB(pixel_mem_reg_3136_3199_12_14_n_1),
        .DOC(pixel_mem_reg_3136_3199_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3136_3199_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_15_17_n_0),
        .DOB(pixel_mem_reg_3136_3199_15_17_n_1),
        .DOC(pixel_mem_reg_3136_3199_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3136_3199_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_18_20_n_0),
        .DOB(pixel_mem_reg_3136_3199_18_20_n_1),
        .DOC(pixel_mem_reg_3136_3199_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3136_3199_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_21_23_n_0),
        .DOB(pixel_mem_reg_3136_3199_21_23_n_1),
        .DOC(pixel_mem_reg_3136_3199_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3136_3199_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_3_5_n_0),
        .DOB(pixel_mem_reg_3136_3199_3_5_n_1),
        .DOC(pixel_mem_reg_3136_3199_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3136_3199_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_6_8_n_0),
        .DOB(pixel_mem_reg_3136_3199_6_8_n_1),
        .DOC(pixel_mem_reg_3136_3199_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3136_3199_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3136_3199_9_11_n_0),
        .DOB(pixel_mem_reg_3136_3199_9_11_n_1),
        .DOC(pixel_mem_reg_3136_3199_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3136_3199_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3200_3263_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_0_2_n_0),
        .DOB(pixel_mem_reg_3200_3263_0_2_n_1),
        .DOC(pixel_mem_reg_3200_3263_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    pixel_mem_reg_3200_3263_0_2_i_1
       (.I0(pixel_mem_reg_128_191_0_2_i_2_n_0),
        .I1(y_cnt_reg__5[3]),
        .I2(y_cnt_reg__5[1]),
        .I3(y_cnt_reg__5[4]),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3200_3263_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_12_14_n_0),
        .DOB(pixel_mem_reg_3200_3263_12_14_n_1),
        .DOC(pixel_mem_reg_3200_3263_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3200_3263_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_15_17_n_0),
        .DOB(pixel_mem_reg_3200_3263_15_17_n_1),
        .DOC(pixel_mem_reg_3200_3263_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3200_3263_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_18_20_n_0),
        .DOB(pixel_mem_reg_3200_3263_18_20_n_1),
        .DOC(pixel_mem_reg_3200_3263_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3200_3263_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_21_23_n_0),
        .DOB(pixel_mem_reg_3200_3263_21_23_n_1),
        .DOC(pixel_mem_reg_3200_3263_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3200_3263_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_3_5_n_0),
        .DOB(pixel_mem_reg_3200_3263_3_5_n_1),
        .DOC(pixel_mem_reg_3200_3263_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3200_3263_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_6_8_n_0),
        .DOB(pixel_mem_reg_3200_3263_6_8_n_1),
        .DOC(pixel_mem_reg_3200_3263_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3200_3263_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3200_3263_9_11_n_0),
        .DOB(pixel_mem_reg_3200_3263_9_11_n_1),
        .DOC(pixel_mem_reg_3200_3263_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3200_3263_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_320_383_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_0_2_n_0),
        .DOB(pixel_mem_reg_320_383_0_2_n_1),
        .DOC(pixel_mem_reg_320_383_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    pixel_mem_reg_320_383_0_2_i_1
       (.I0(y_cnt_reg__5[2]),
        .I1(y_cnt_reg__5[0]),
        .I2(p_0_in4_out),
        .I3(y_cnt_reg__5[3]),
        .I4(y_cnt_reg__5[1]),
        .I5(pixel_mem_reg_0_63_0_2_i_2_n_0),
        .O(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_320_383_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_12_14_n_0),
        .DOB(pixel_mem_reg_320_383_12_14_n_1),
        .DOC(pixel_mem_reg_320_383_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_320_383_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_15_17_n_0),
        .DOB(pixel_mem_reg_320_383_15_17_n_1),
        .DOC(pixel_mem_reg_320_383_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_320_383_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_18_20_n_0),
        .DOB(pixel_mem_reg_320_383_18_20_n_1),
        .DOC(pixel_mem_reg_320_383_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_320_383_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_21_23_n_0),
        .DOB(pixel_mem_reg_320_383_21_23_n_1),
        .DOC(pixel_mem_reg_320_383_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_320_383_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_3_5_n_0),
        .DOB(pixel_mem_reg_320_383_3_5_n_1),
        .DOC(pixel_mem_reg_320_383_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_320_383_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_6_8_n_0),
        .DOB(pixel_mem_reg_320_383_6_8_n_1),
        .DOC(pixel_mem_reg_320_383_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_320_383_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_320_383_9_11_n_0),
        .DOB(pixel_mem_reg_320_383_9_11_n_1),
        .DOC(pixel_mem_reg_320_383_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3264_3327_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_0_2_n_0),
        .DOB(pixel_mem_reg_3264_3327_0_2_n_1),
        .DOC(pixel_mem_reg_3264_3327_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_3264_3327_0_2_i_1
       (.I0(y_cnt_reg__5[2]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[3]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[5]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3264_3327_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_12_14_n_0),
        .DOB(pixel_mem_reg_3264_3327_12_14_n_1),
        .DOC(pixel_mem_reg_3264_3327_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3264_3327_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_15_17_n_0),
        .DOB(pixel_mem_reg_3264_3327_15_17_n_1),
        .DOC(pixel_mem_reg_3264_3327_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3264_3327_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_18_20_n_0),
        .DOB(pixel_mem_reg_3264_3327_18_20_n_1),
        .DOC(pixel_mem_reg_3264_3327_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3264_3327_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_21_23_n_0),
        .DOB(pixel_mem_reg_3264_3327_21_23_n_1),
        .DOC(pixel_mem_reg_3264_3327_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3264_3327_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_3_5_n_0),
        .DOB(pixel_mem_reg_3264_3327_3_5_n_1),
        .DOC(pixel_mem_reg_3264_3327_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3264_3327_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_6_8_n_0),
        .DOB(pixel_mem_reg_3264_3327_6_8_n_1),
        .DOC(pixel_mem_reg_3264_3327_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3264_3327_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3264_3327_9_11_n_0),
        .DOB(pixel_mem_reg_3264_3327_9_11_n_1),
        .DOC(pixel_mem_reg_3264_3327_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3264_3327_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3328_3391_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_0_2_n_0),
        .DOB(pixel_mem_reg_3328_3391_0_2_n_1),
        .DOC(pixel_mem_reg_3328_3391_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    pixel_mem_reg_3328_3391_0_2_i_1
       (.I0(pixel_mem_reg_3328_3391_0_2_i_2_n_0),
        .I1(y_cnt_reg__5[3]),
        .I2(y_cnt_reg__5[2]),
        .I3(y_cnt_reg__5[4]),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    pixel_mem_reg_3328_3391_0_2_i_2
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[0]),
        .O(pixel_mem_reg_3328_3391_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3328_3391_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_12_14_n_0),
        .DOB(pixel_mem_reg_3328_3391_12_14_n_1),
        .DOC(pixel_mem_reg_3328_3391_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3328_3391_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_15_17_n_0),
        .DOB(pixel_mem_reg_3328_3391_15_17_n_1),
        .DOC(pixel_mem_reg_3328_3391_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3328_3391_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_18_20_n_0),
        .DOB(pixel_mem_reg_3328_3391_18_20_n_1),
        .DOC(pixel_mem_reg_3328_3391_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3328_3391_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_21_23_n_0),
        .DOB(pixel_mem_reg_3328_3391_21_23_n_1),
        .DOC(pixel_mem_reg_3328_3391_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3328_3391_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_3_5_n_0),
        .DOB(pixel_mem_reg_3328_3391_3_5_n_1),
        .DOC(pixel_mem_reg_3328_3391_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3328_3391_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_6_8_n_0),
        .DOB(pixel_mem_reg_3328_3391_6_8_n_1),
        .DOC(pixel_mem_reg_3328_3391_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3328_3391_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3328_3391_9_11_n_0),
        .DOB(pixel_mem_reg_3328_3391_9_11_n_1),
        .DOC(pixel_mem_reg_3328_3391_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3328_3391_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3392_3455_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_0_2_n_0),
        .DOB(pixel_mem_reg_3392_3455_0_2_n_1),
        .DOC(pixel_mem_reg_3392_3455_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    pixel_mem_reg_3392_3455_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[3]),
        .I3(y_cnt_reg__5[0]),
        .I4(y_cnt_reg__5[2]),
        .I5(pixel_mem_reg_3392_3455_0_2_i_2_n_0),
        .O(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    pixel_mem_reg_3392_3455_0_2_i_2
       (.I0(y_cnt_reg__5[5]),
        .I1(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_3392_3455_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3392_3455_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_12_14_n_0),
        .DOB(pixel_mem_reg_3392_3455_12_14_n_1),
        .DOC(pixel_mem_reg_3392_3455_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3392_3455_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_15_17_n_0),
        .DOB(pixel_mem_reg_3392_3455_15_17_n_1),
        .DOC(pixel_mem_reg_3392_3455_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3392_3455_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_18_20_n_0),
        .DOB(pixel_mem_reg_3392_3455_18_20_n_1),
        .DOC(pixel_mem_reg_3392_3455_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3392_3455_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_21_23_n_0),
        .DOB(pixel_mem_reg_3392_3455_21_23_n_1),
        .DOC(pixel_mem_reg_3392_3455_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3392_3455_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_3_5_n_0),
        .DOB(pixel_mem_reg_3392_3455_3_5_n_1),
        .DOC(pixel_mem_reg_3392_3455_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3392_3455_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_6_8_n_0),
        .DOB(pixel_mem_reg_3392_3455_6_8_n_1),
        .DOC(pixel_mem_reg_3392_3455_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3392_3455_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3392_3455_9_11_n_0),
        .DOB(pixel_mem_reg_3392_3455_9_11_n_1),
        .DOC(pixel_mem_reg_3392_3455_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3392_3455_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3456_3519_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_0_2_n_0),
        .DOB(pixel_mem_reg_3456_3519_0_2_n_1),
        .DOC(pixel_mem_reg_3456_3519_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    pixel_mem_reg_3456_3519_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[3]),
        .I3(y_cnt_reg__5[1]),
        .I4(y_cnt_reg__5[2]),
        .I5(pixel_mem_reg_3392_3455_0_2_i_2_n_0),
        .O(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3456_3519_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_12_14_n_0),
        .DOB(pixel_mem_reg_3456_3519_12_14_n_1),
        .DOC(pixel_mem_reg_3456_3519_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3456_3519_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_15_17_n_0),
        .DOB(pixel_mem_reg_3456_3519_15_17_n_1),
        .DOC(pixel_mem_reg_3456_3519_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3456_3519_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_18_20_n_0),
        .DOB(pixel_mem_reg_3456_3519_18_20_n_1),
        .DOC(pixel_mem_reg_3456_3519_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3456_3519_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_21_23_n_0),
        .DOB(pixel_mem_reg_3456_3519_21_23_n_1),
        .DOC(pixel_mem_reg_3456_3519_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3456_3519_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_3_5_n_0),
        .DOB(pixel_mem_reg_3456_3519_3_5_n_1),
        .DOC(pixel_mem_reg_3456_3519_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3456_3519_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_6_8_n_0),
        .DOB(pixel_mem_reg_3456_3519_6_8_n_1),
        .DOC(pixel_mem_reg_3456_3519_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3456_3519_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3456_3519_9_11_n_0),
        .DOB(pixel_mem_reg_3456_3519_9_11_n_1),
        .DOC(pixel_mem_reg_3456_3519_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3456_3519_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3520_3583_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_0_2_n_0),
        .DOB(pixel_mem_reg_3520_3583_0_2_n_1),
        .DOC(pixel_mem_reg_3520_3583_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    pixel_mem_reg_3520_3583_0_2_i_1
       (.I0(p_0_in4_out),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[3]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[2]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3520_3583_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_12_14_n_0),
        .DOB(pixel_mem_reg_3520_3583_12_14_n_1),
        .DOC(pixel_mem_reg_3520_3583_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3520_3583_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_15_17_n_0),
        .DOB(pixel_mem_reg_3520_3583_15_17_n_1),
        .DOC(pixel_mem_reg_3520_3583_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3520_3583_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_18_20_n_0),
        .DOB(pixel_mem_reg_3520_3583_18_20_n_1),
        .DOC(pixel_mem_reg_3520_3583_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3520_3583_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_21_23_n_0),
        .DOB(pixel_mem_reg_3520_3583_21_23_n_1),
        .DOC(pixel_mem_reg_3520_3583_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3520_3583_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_3_5_n_0),
        .DOB(pixel_mem_reg_3520_3583_3_5_n_1),
        .DOC(pixel_mem_reg_3520_3583_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3520_3583_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_6_8_n_0),
        .DOB(pixel_mem_reg_3520_3583_6_8_n_1),
        .DOC(pixel_mem_reg_3520_3583_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3520_3583_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3520_3583_9_11_n_0),
        .DOB(pixel_mem_reg_3520_3583_9_11_n_1),
        .DOC(pixel_mem_reg_3520_3583_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3520_3583_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3584_3647_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_0_2_n_0),
        .DOB(pixel_mem_reg_3584_3647_0_2_n_1),
        .DOC(pixel_mem_reg_3584_3647_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_3584_3647_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[0]),
        .I2(y_cnt_reg__5[2]),
        .I3(pixel_mem_reg_3584_3647_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[5]),
        .O(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    pixel_mem_reg_3584_3647_0_2_i_2
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_3584_3647_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3584_3647_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_12_14_n_0),
        .DOB(pixel_mem_reg_3584_3647_12_14_n_1),
        .DOC(pixel_mem_reg_3584_3647_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3584_3647_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_15_17_n_0),
        .DOB(pixel_mem_reg_3584_3647_15_17_n_1),
        .DOC(pixel_mem_reg_3584_3647_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3584_3647_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_18_20_n_0),
        .DOB(pixel_mem_reg_3584_3647_18_20_n_1),
        .DOC(pixel_mem_reg_3584_3647_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3584_3647_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_21_23_n_0),
        .DOB(pixel_mem_reg_3584_3647_21_23_n_1),
        .DOC(pixel_mem_reg_3584_3647_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3584_3647_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_3_5_n_0),
        .DOB(pixel_mem_reg_3584_3647_3_5_n_1),
        .DOC(pixel_mem_reg_3584_3647_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3584_3647_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_6_8_n_0),
        .DOB(pixel_mem_reg_3584_3647_6_8_n_1),
        .DOC(pixel_mem_reg_3584_3647_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3584_3647_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3584_3647_9_11_n_0),
        .DOB(pixel_mem_reg_3584_3647_9_11_n_1),
        .DOC(pixel_mem_reg_3584_3647_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3584_3647_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3648_3711_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_0_2_n_0),
        .DOB(pixel_mem_reg_3648_3711_0_2_n_1),
        .DOC(pixel_mem_reg_3648_3711_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    pixel_mem_reg_3648_3711_0_2_i_1
       (.I0(y_cnt_reg__5[1]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[2]),
        .I3(y_cnt_reg__5[0]),
        .I4(y_cnt_reg__5[3]),
        .I5(pixel_mem_reg_3392_3455_0_2_i_2_n_0),
        .O(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3648_3711_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_12_14_n_0),
        .DOB(pixel_mem_reg_3648_3711_12_14_n_1),
        .DOC(pixel_mem_reg_3648_3711_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3648_3711_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_15_17_n_0),
        .DOB(pixel_mem_reg_3648_3711_15_17_n_1),
        .DOC(pixel_mem_reg_3648_3711_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3648_3711_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_18_20_n_0),
        .DOB(pixel_mem_reg_3648_3711_18_20_n_1),
        .DOC(pixel_mem_reg_3648_3711_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3648_3711_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_21_23_n_0),
        .DOB(pixel_mem_reg_3648_3711_21_23_n_1),
        .DOC(pixel_mem_reg_3648_3711_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3648_3711_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_3_5_n_0),
        .DOB(pixel_mem_reg_3648_3711_3_5_n_1),
        .DOC(pixel_mem_reg_3648_3711_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3648_3711_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_6_8_n_0),
        .DOB(pixel_mem_reg_3648_3711_6_8_n_1),
        .DOC(pixel_mem_reg_3648_3711_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3648_3711_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3648_3711_9_11_n_0),
        .DOB(pixel_mem_reg_3648_3711_9_11_n_1),
        .DOC(pixel_mem_reg_3648_3711_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3648_3711_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3712_3775_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_0_2_n_0),
        .DOB(pixel_mem_reg_3712_3775_0_2_n_1),
        .DOC(pixel_mem_reg_3712_3775_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    pixel_mem_reg_3712_3775_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[2]),
        .I3(y_cnt_reg__5[1]),
        .I4(y_cnt_reg__5[3]),
        .I5(pixel_mem_reg_3392_3455_0_2_i_2_n_0),
        .O(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3712_3775_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_12_14_n_0),
        .DOB(pixel_mem_reg_3712_3775_12_14_n_1),
        .DOC(pixel_mem_reg_3712_3775_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3712_3775_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_15_17_n_0),
        .DOB(pixel_mem_reg_3712_3775_15_17_n_1),
        .DOC(pixel_mem_reg_3712_3775_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3712_3775_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_18_20_n_0),
        .DOB(pixel_mem_reg_3712_3775_18_20_n_1),
        .DOC(pixel_mem_reg_3712_3775_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3712_3775_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_21_23_n_0),
        .DOB(pixel_mem_reg_3712_3775_21_23_n_1),
        .DOC(pixel_mem_reg_3712_3775_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3712_3775_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_3_5_n_0),
        .DOB(pixel_mem_reg_3712_3775_3_5_n_1),
        .DOC(pixel_mem_reg_3712_3775_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3712_3775_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_6_8_n_0),
        .DOB(pixel_mem_reg_3712_3775_6_8_n_1),
        .DOC(pixel_mem_reg_3712_3775_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3712_3775_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3712_3775_9_11_n_0),
        .DOB(pixel_mem_reg_3712_3775_9_11_n_1),
        .DOC(pixel_mem_reg_3712_3775_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3712_3775_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3776_3839_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_0_2_n_0),
        .DOB(pixel_mem_reg_3776_3839_0_2_n_1),
        .DOC(pixel_mem_reg_3776_3839_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    pixel_mem_reg_3776_3839_0_2_i_1
       (.I0(p_0_in4_out),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[2]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3776_3839_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_12_14_n_0),
        .DOB(pixel_mem_reg_3776_3839_12_14_n_1),
        .DOC(pixel_mem_reg_3776_3839_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3776_3839_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_15_17_n_0),
        .DOB(pixel_mem_reg_3776_3839_15_17_n_1),
        .DOC(pixel_mem_reg_3776_3839_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3776_3839_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_18_20_n_0),
        .DOB(pixel_mem_reg_3776_3839_18_20_n_1),
        .DOC(pixel_mem_reg_3776_3839_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3776_3839_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_21_23_n_0),
        .DOB(pixel_mem_reg_3776_3839_21_23_n_1),
        .DOC(pixel_mem_reg_3776_3839_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3776_3839_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_3_5_n_0),
        .DOB(pixel_mem_reg_3776_3839_3_5_n_1),
        .DOC(pixel_mem_reg_3776_3839_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3776_3839_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_6_8_n_0),
        .DOB(pixel_mem_reg_3776_3839_6_8_n_1),
        .DOC(pixel_mem_reg_3776_3839_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3776_3839_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3776_3839_9_11_n_0),
        .DOB(pixel_mem_reg_3776_3839_9_11_n_1),
        .DOC(pixel_mem_reg_3776_3839_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3776_3839_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3840_3903_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_0_2_n_0),
        .DOB(pixel_mem_reg_3840_3903_0_2_n_1),
        .DOC(pixel_mem_reg_3840_3903_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    pixel_mem_reg_3840_3903_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[1]),
        .I3(y_cnt_reg__5[3]),
        .I4(y_cnt_reg__5[2]),
        .I5(pixel_mem_reg_3392_3455_0_2_i_2_n_0),
        .O(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3840_3903_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_12_14_n_0),
        .DOB(pixel_mem_reg_3840_3903_12_14_n_1),
        .DOC(pixel_mem_reg_3840_3903_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3840_3903_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_15_17_n_0),
        .DOB(pixel_mem_reg_3840_3903_15_17_n_1),
        .DOC(pixel_mem_reg_3840_3903_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3840_3903_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_18_20_n_0),
        .DOB(pixel_mem_reg_3840_3903_18_20_n_1),
        .DOC(pixel_mem_reg_3840_3903_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3840_3903_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_21_23_n_0),
        .DOB(pixel_mem_reg_3840_3903_21_23_n_1),
        .DOC(pixel_mem_reg_3840_3903_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3840_3903_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_3_5_n_0),
        .DOB(pixel_mem_reg_3840_3903_3_5_n_1),
        .DOC(pixel_mem_reg_3840_3903_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3840_3903_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_6_8_n_0),
        .DOB(pixel_mem_reg_3840_3903_6_8_n_1),
        .DOC(pixel_mem_reg_3840_3903_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3840_3903_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3840_3903_9_11_n_0),
        .DOB(pixel_mem_reg_3840_3903_9_11_n_1),
        .DOC(pixel_mem_reg_3840_3903_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3840_3903_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_384_447_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_0_2_n_0),
        .DOB(pixel_mem_reg_384_447_0_2_n_1),
        .DOC(pixel_mem_reg_384_447_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    pixel_mem_reg_384_447_0_2_i_1
       (.I0(y_cnt_reg__5[2]),
        .I1(y_cnt_reg__5[1]),
        .I2(p_0_in4_out),
        .I3(y_cnt_reg__5[3]),
        .I4(y_cnt_reg__5[0]),
        .I5(pixel_mem_reg_0_63_0_2_i_2_n_0),
        .O(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_384_447_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_12_14_n_0),
        .DOB(pixel_mem_reg_384_447_12_14_n_1),
        .DOC(pixel_mem_reg_384_447_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_384_447_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_15_17_n_0),
        .DOB(pixel_mem_reg_384_447_15_17_n_1),
        .DOC(pixel_mem_reg_384_447_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_384_447_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_18_20_n_0),
        .DOB(pixel_mem_reg_384_447_18_20_n_1),
        .DOC(pixel_mem_reg_384_447_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_384_447_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_21_23_n_0),
        .DOB(pixel_mem_reg_384_447_21_23_n_1),
        .DOC(pixel_mem_reg_384_447_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_384_447_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_3_5_n_0),
        .DOB(pixel_mem_reg_384_447_3_5_n_1),
        .DOC(pixel_mem_reg_384_447_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_384_447_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_6_8_n_0),
        .DOB(pixel_mem_reg_384_447_6_8_n_1),
        .DOC(pixel_mem_reg_384_447_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_384_447_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_384_447_9_11_n_0),
        .DOB(pixel_mem_reg_384_447_9_11_n_1),
        .DOC(pixel_mem_reg_384_447_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3904_3967_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_0_2_n_0),
        .DOB(pixel_mem_reg_3904_3967_0_2_n_1),
        .DOC(pixel_mem_reg_3904_3967_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    pixel_mem_reg_3904_3967_0_2_i_1
       (.I0(p_0_in4_out),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[1]),
        .I3(pixel_mem_reg_832_895_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3904_3967_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_12_14_n_0),
        .DOB(pixel_mem_reg_3904_3967_12_14_n_1),
        .DOC(pixel_mem_reg_3904_3967_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3904_3967_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_15_17_n_0),
        .DOB(pixel_mem_reg_3904_3967_15_17_n_1),
        .DOC(pixel_mem_reg_3904_3967_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3904_3967_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_18_20_n_0),
        .DOB(pixel_mem_reg_3904_3967_18_20_n_1),
        .DOC(pixel_mem_reg_3904_3967_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3904_3967_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_21_23_n_0),
        .DOB(pixel_mem_reg_3904_3967_21_23_n_1),
        .DOC(pixel_mem_reg_3904_3967_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3904_3967_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_3_5_n_0),
        .DOB(pixel_mem_reg_3904_3967_3_5_n_1),
        .DOC(pixel_mem_reg_3904_3967_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3904_3967_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_6_8_n_0),
        .DOB(pixel_mem_reg_3904_3967_6_8_n_1),
        .DOC(pixel_mem_reg_3904_3967_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3904_3967_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3904_3967_9_11_n_0),
        .DOB(pixel_mem_reg_3904_3967_9_11_n_1),
        .DOC(pixel_mem_reg_3904_3967_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3904_3967_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_3968_4031_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_0_2_n_0),
        .DOB(pixel_mem_reg_3968_4031_0_2_n_1),
        .DOC(pixel_mem_reg_3968_4031_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    pixel_mem_reg_3968_4031_0_2_i_1
       (.I0(p_0_in4_out),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[0]),
        .I3(pixel_mem_reg_896_959_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[4]),
        .O(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_3968_4031_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_12_14_n_0),
        .DOB(pixel_mem_reg_3968_4031_12_14_n_1),
        .DOC(pixel_mem_reg_3968_4031_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_3968_4031_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_15_17_n_0),
        .DOB(pixel_mem_reg_3968_4031_15_17_n_1),
        .DOC(pixel_mem_reg_3968_4031_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_3968_4031_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_18_20_n_0),
        .DOB(pixel_mem_reg_3968_4031_18_20_n_1),
        .DOC(pixel_mem_reg_3968_4031_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_3968_4031_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_21_23_n_0),
        .DOB(pixel_mem_reg_3968_4031_21_23_n_1),
        .DOC(pixel_mem_reg_3968_4031_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_3968_4031_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_3_5_n_0),
        .DOB(pixel_mem_reg_3968_4031_3_5_n_1),
        .DOC(pixel_mem_reg_3968_4031_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_3968_4031_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_6_8_n_0),
        .DOB(pixel_mem_reg_3968_4031_6_8_n_1),
        .DOC(pixel_mem_reg_3968_4031_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_3968_4031_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_3968_4031_9_11_n_0),
        .DOB(pixel_mem_reg_3968_4031_9_11_n_1),
        .DOC(pixel_mem_reg_3968_4031_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_3968_4031_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_4032_4095_0_2
       (.ADDRA({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRB({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRC({x_cnt_reg_rep__13_n_0,x_cnt_reg__0_rep__13_n_0,x_cnt_reg__1_rep__13_n_0,x_cnt_reg__2_rep__13_n_0,x_cnt_reg__3_rep__13_n_0,x_cnt_reg__4_rep__13_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_0_2_n_0),
        .DOB(pixel_mem_reg_4032_4095_0_2_n_1),
        .DOC(pixel_mem_reg_4032_4095_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    pixel_mem_reg_4032_4095_0_2_i_1
       (.I0(p_0_in4_out),
        .I1(y_cnt_reg__5[5]),
        .I2(y_cnt_reg__5[4]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_4032_4095_12_14
       (.ADDRA({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRB({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRC({x_cnt_reg_rep__5_n_0,x_cnt_reg__0_rep__5_n_0,x_cnt_reg__1_rep__5_n_0,x_cnt_reg__2_rep__5_n_0,x_cnt_reg__3_rep__5_n_0,x_cnt_reg__4_rep__5_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_12_14_n_0),
        .DOB(pixel_mem_reg_4032_4095_12_14_n_1),
        .DOC(pixel_mem_reg_4032_4095_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_4032_4095_15_17
       (.ADDRA({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRB({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRC({x_cnt_reg_rep__3_n_0,x_cnt_reg__0_rep__3_n_0,x_cnt_reg__1_rep__3_n_0,x_cnt_reg__2_rep__3_n_0,x_cnt_reg__3_rep__3_n_0,x_cnt_reg__4_rep__3_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_15_17_n_0),
        .DOB(pixel_mem_reg_4032_4095_15_17_n_1),
        .DOC(pixel_mem_reg_4032_4095_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_4032_4095_18_20
       (.ADDRA({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRB({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRC({x_cnt_reg_rep__1_n_0,x_cnt_reg__0_rep__1_n_0,x_cnt_reg__1_rep__1_n_0,x_cnt_reg__2_rep__1_n_0,x_cnt_reg__3_rep__1_n_0,x_cnt_reg__4_rep__1_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_18_20_n_0),
        .DOB(pixel_mem_reg_4032_4095_18_20_n_1),
        .DOC(pixel_mem_reg_4032_4095_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_4032_4095_21_23
       (.ADDRA({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRB({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRC({x_cnt_reg_rep_n_0,x_cnt_reg__0_rep_n_0,x_cnt_reg__1_rep_n_0,x_cnt_reg__2_rep_n_0,x_cnt_reg__3_rep_n_0,x_cnt_reg__4_rep_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_21_23_n_0),
        .DOB(pixel_mem_reg_4032_4095_21_23_n_1),
        .DOC(pixel_mem_reg_4032_4095_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_4032_4095_3_5
       (.ADDRA({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRB({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRC({x_cnt_reg_rep__11_n_0,x_cnt_reg__0_rep__11_n_0,x_cnt_reg__1_rep__11_n_0,x_cnt_reg__2_rep__11_n_0,x_cnt_reg__3_rep__11_n_0,x_cnt_reg__4_rep__11_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_3_5_n_0),
        .DOB(pixel_mem_reg_4032_4095_3_5_n_1),
        .DOC(pixel_mem_reg_4032_4095_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_4032_4095_6_8
       (.ADDRA({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRB({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRC({x_cnt_reg_rep__9_n_0,x_cnt_reg__0_rep__9_n_0,x_cnt_reg__1_rep__9_n_0,x_cnt_reg__2_rep__9_n_0,x_cnt_reg__3_rep__9_n_0,x_cnt_reg__4_rep__9_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_6_8_n_0),
        .DOB(pixel_mem_reg_4032_4095_6_8_n_1),
        .DOC(pixel_mem_reg_4032_4095_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_4032_4095_9_11
       (.ADDRA({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRB({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRC({x_cnt_reg_rep__7_n_0,x_cnt_reg__0_rep__7_n_0,x_cnt_reg__1_rep__7_n_0,x_cnt_reg__2_rep__7_n_0,x_cnt_reg__3_rep__7_n_0,x_cnt_reg__4_rep__7_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_4032_4095_9_11_n_0),
        .DOB(pixel_mem_reg_4032_4095_9_11_n_1),
        .DOC(pixel_mem_reg_4032_4095_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_4032_4095_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_448_511_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_0_2_n_0),
        .DOB(pixel_mem_reg_448_511_0_2_n_1),
        .DOC(pixel_mem_reg_448_511_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_448_511_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[4]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_448_511_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    pixel_mem_reg_448_511_0_2_i_2
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[0]),
        .O(pixel_mem_reg_448_511_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_448_511_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_12_14_n_0),
        .DOB(pixel_mem_reg_448_511_12_14_n_1),
        .DOC(pixel_mem_reg_448_511_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_448_511_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_15_17_n_0),
        .DOB(pixel_mem_reg_448_511_15_17_n_1),
        .DOC(pixel_mem_reg_448_511_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_448_511_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_18_20_n_0),
        .DOB(pixel_mem_reg_448_511_18_20_n_1),
        .DOC(pixel_mem_reg_448_511_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_448_511_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_21_23_n_0),
        .DOB(pixel_mem_reg_448_511_21_23_n_1),
        .DOC(pixel_mem_reg_448_511_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_448_511_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_3_5_n_0),
        .DOB(pixel_mem_reg_448_511_3_5_n_1),
        .DOC(pixel_mem_reg_448_511_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_448_511_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_6_8_n_0),
        .DOB(pixel_mem_reg_448_511_6_8_n_1),
        .DOC(pixel_mem_reg_448_511_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_448_511_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_448_511_9_11_n_0),
        .DOB(pixel_mem_reg_448_511_9_11_n_1),
        .DOC(pixel_mem_reg_448_511_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_512_575_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_0_2_n_0),
        .DOB(pixel_mem_reg_512_575_0_2_n_1),
        .DOC(pixel_mem_reg_512_575_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    pixel_mem_reg_512_575_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[5]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_256_319_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_512_575_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_12_14_n_0),
        .DOB(pixel_mem_reg_512_575_12_14_n_1),
        .DOC(pixel_mem_reg_512_575_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_512_575_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_15_17_n_0),
        .DOB(pixel_mem_reg_512_575_15_17_n_1),
        .DOC(pixel_mem_reg_512_575_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_512_575_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_18_20_n_0),
        .DOB(pixel_mem_reg_512_575_18_20_n_1),
        .DOC(pixel_mem_reg_512_575_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_512_575_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_21_23_n_0),
        .DOB(pixel_mem_reg_512_575_21_23_n_1),
        .DOC(pixel_mem_reg_512_575_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_512_575_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_3_5_n_0),
        .DOB(pixel_mem_reg_512_575_3_5_n_1),
        .DOC(pixel_mem_reg_512_575_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_512_575_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_6_8_n_0),
        .DOB(pixel_mem_reg_512_575_6_8_n_1),
        .DOC(pixel_mem_reg_512_575_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_512_575_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_512_575_9_11_n_0),
        .DOB(pixel_mem_reg_512_575_9_11_n_1),
        .DOC(pixel_mem_reg_512_575_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_576_639_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_0_2_n_0),
        .DOB(pixel_mem_reg_576_639_0_2_n_1),
        .DOC(pixel_mem_reg_576_639_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    pixel_mem_reg_576_639_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[0]),
        .I2(p_0_in4_out),
        .I3(y_cnt_reg__5[2]),
        .I4(y_cnt_reg__5[1]),
        .I5(pixel_mem_reg_0_63_0_2_i_2_n_0),
        .O(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_576_639_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_12_14_n_0),
        .DOB(pixel_mem_reg_576_639_12_14_n_1),
        .DOC(pixel_mem_reg_576_639_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_576_639_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_15_17_n_0),
        .DOB(pixel_mem_reg_576_639_15_17_n_1),
        .DOC(pixel_mem_reg_576_639_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_576_639_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_18_20_n_0),
        .DOB(pixel_mem_reg_576_639_18_20_n_1),
        .DOC(pixel_mem_reg_576_639_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_576_639_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_21_23_n_0),
        .DOB(pixel_mem_reg_576_639_21_23_n_1),
        .DOC(pixel_mem_reg_576_639_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_576_639_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_3_5_n_0),
        .DOB(pixel_mem_reg_576_639_3_5_n_1),
        .DOC(pixel_mem_reg_576_639_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_576_639_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_6_8_n_0),
        .DOB(pixel_mem_reg_576_639_6_8_n_1),
        .DOC(pixel_mem_reg_576_639_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_576_639_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_576_639_9_11_n_0),
        .DOB(pixel_mem_reg_576_639_9_11_n_1),
        .DOC(pixel_mem_reg_576_639_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_640_703_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_0_2_n_0),
        .DOB(pixel_mem_reg_640_703_0_2_n_1),
        .DOC(pixel_mem_reg_640_703_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    pixel_mem_reg_640_703_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[1]),
        .I2(p_0_in4_out),
        .I3(y_cnt_reg__5[2]),
        .I4(y_cnt_reg__5[0]),
        .I5(pixel_mem_reg_0_63_0_2_i_2_n_0),
        .O(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_640_703_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_12_14_n_0),
        .DOB(pixel_mem_reg_640_703_12_14_n_1),
        .DOC(pixel_mem_reg_640_703_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_640_703_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_15_17_n_0),
        .DOB(pixel_mem_reg_640_703_15_17_n_1),
        .DOC(pixel_mem_reg_640_703_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_640_703_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_18_20_n_0),
        .DOB(pixel_mem_reg_640_703_18_20_n_1),
        .DOC(pixel_mem_reg_640_703_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_640_703_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_21_23_n_0),
        .DOB(pixel_mem_reg_640_703_21_23_n_1),
        .DOC(pixel_mem_reg_640_703_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_640_703_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_3_5_n_0),
        .DOB(pixel_mem_reg_640_703_3_5_n_1),
        .DOC(pixel_mem_reg_640_703_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_640_703_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_6_8_n_0),
        .DOB(pixel_mem_reg_640_703_6_8_n_1),
        .DOC(pixel_mem_reg_640_703_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_640_703_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_640_703_9_11_n_0),
        .DOB(pixel_mem_reg_640_703_9_11_n_1),
        .DOC(pixel_mem_reg_640_703_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_64_127_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_0_2_n_0),
        .DOB(pixel_mem_reg_64_127_0_2_n_1),
        .DOC(pixel_mem_reg_64_127_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    pixel_mem_reg_64_127_0_2_i_1
       (.I0(y_cnt_reg__5[0]),
        .I1(y_cnt_reg__5[5]),
        .I2(p_0_in4_out),
        .I3(pixel_mem_reg_64_127_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[4]),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    pixel_mem_reg_64_127_0_2_i_2
       (.I0(y_cnt_reg__5[2]),
        .I1(y_cnt_reg__5[1]),
        .O(pixel_mem_reg_64_127_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_64_127_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_12_14_n_0),
        .DOB(pixel_mem_reg_64_127_12_14_n_1),
        .DOC(pixel_mem_reg_64_127_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_64_127_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_15_17_n_0),
        .DOB(pixel_mem_reg_64_127_15_17_n_1),
        .DOC(pixel_mem_reg_64_127_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_64_127_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_18_20_n_0),
        .DOB(pixel_mem_reg_64_127_18_20_n_1),
        .DOC(pixel_mem_reg_64_127_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_64_127_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_21_23_n_0),
        .DOB(pixel_mem_reg_64_127_21_23_n_1),
        .DOC(pixel_mem_reg_64_127_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_64_127_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_3_5_n_0),
        .DOB(pixel_mem_reg_64_127_3_5_n_1),
        .DOC(pixel_mem_reg_64_127_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_64_127_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_6_8_n_0),
        .DOB(pixel_mem_reg_64_127_6_8_n_1),
        .DOC(pixel_mem_reg_64_127_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_64_127_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_64_127_9_11_n_0),
        .DOB(pixel_mem_reg_64_127_9_11_n_1),
        .DOC(pixel_mem_reg_64_127_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_704_767_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_0_2_n_0),
        .DOB(pixel_mem_reg_704_767_0_2_n_1),
        .DOC(pixel_mem_reg_704_767_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_704_767_0_2_i_1
       (.I0(y_cnt_reg__5[2]),
        .I1(y_cnt_reg__5[4]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_704_767_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_12_14_n_0),
        .DOB(pixel_mem_reg_704_767_12_14_n_1),
        .DOC(pixel_mem_reg_704_767_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_704_767_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_15_17_n_0),
        .DOB(pixel_mem_reg_704_767_15_17_n_1),
        .DOC(pixel_mem_reg_704_767_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_704_767_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_18_20_n_0),
        .DOB(pixel_mem_reg_704_767_18_20_n_1),
        .DOC(pixel_mem_reg_704_767_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_704_767_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_21_23_n_0),
        .DOB(pixel_mem_reg_704_767_21_23_n_1),
        .DOC(pixel_mem_reg_704_767_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_704_767_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_3_5_n_0),
        .DOB(pixel_mem_reg_704_767_3_5_n_1),
        .DOC(pixel_mem_reg_704_767_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_704_767_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_6_8_n_0),
        .DOB(pixel_mem_reg_704_767_6_8_n_1),
        .DOC(pixel_mem_reg_704_767_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_704_767_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_704_767_9_11_n_0),
        .DOB(pixel_mem_reg_704_767_9_11_n_1),
        .DOC(pixel_mem_reg_704_767_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_768_831_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_0_2_n_0),
        .DOB(pixel_mem_reg_768_831_0_2_n_1),
        .DOC(pixel_mem_reg_768_831_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    pixel_mem_reg_768_831_0_2_i_1
       (.I0(y_cnt_reg__5[3]),
        .I1(y_cnt_reg__5[2]),
        .I2(p_0_in4_out),
        .I3(y_cnt_reg__5[1]),
        .I4(y_cnt_reg__5[0]),
        .I5(pixel_mem_reg_0_63_0_2_i_2_n_0),
        .O(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_768_831_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_12_14_n_0),
        .DOB(pixel_mem_reg_768_831_12_14_n_1),
        .DOC(pixel_mem_reg_768_831_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_768_831_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_15_17_n_0),
        .DOB(pixel_mem_reg_768_831_15_17_n_1),
        .DOC(pixel_mem_reg_768_831_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_768_831_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_18_20_n_0),
        .DOB(pixel_mem_reg_768_831_18_20_n_1),
        .DOC(pixel_mem_reg_768_831_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_768_831_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_21_23_n_0),
        .DOB(pixel_mem_reg_768_831_21_23_n_1),
        .DOC(pixel_mem_reg_768_831_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_768_831_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_3_5_n_0),
        .DOB(pixel_mem_reg_768_831_3_5_n_1),
        .DOC(pixel_mem_reg_768_831_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_768_831_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_6_8_n_0),
        .DOB(pixel_mem_reg_768_831_6_8_n_1),
        .DOC(pixel_mem_reg_768_831_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_768_831_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_768_831_9_11_n_0),
        .DOB(pixel_mem_reg_768_831_9_11_n_1),
        .DOC(pixel_mem_reg_768_831_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_768_831_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_832_895_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_0_2_n_0),
        .DOB(pixel_mem_reg_832_895_0_2_n_1),
        .DOC(pixel_mem_reg_832_895_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_832_895_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(y_cnt_reg__5[1]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_832_895_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    pixel_mem_reg_832_895_0_2_i_2
       (.I0(y_cnt_reg__5[0]),
        .I1(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_832_895_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_832_895_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_12_14_n_0),
        .DOB(pixel_mem_reg_832_895_12_14_n_1),
        .DOC(pixel_mem_reg_832_895_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_832_895_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_15_17_n_0),
        .DOB(pixel_mem_reg_832_895_15_17_n_1),
        .DOC(pixel_mem_reg_832_895_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_832_895_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_18_20_n_0),
        .DOB(pixel_mem_reg_832_895_18_20_n_1),
        .DOC(pixel_mem_reg_832_895_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_832_895_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_21_23_n_0),
        .DOB(pixel_mem_reg_832_895_21_23_n_1),
        .DOC(pixel_mem_reg_832_895_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_832_895_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_3_5_n_0),
        .DOB(pixel_mem_reg_832_895_3_5_n_1),
        .DOC(pixel_mem_reg_832_895_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_832_895_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_6_8_n_0),
        .DOB(pixel_mem_reg_832_895_6_8_n_1),
        .DOC(pixel_mem_reg_832_895_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_832_895_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_832_895_9_11_n_0),
        .DOB(pixel_mem_reg_832_895_9_11_n_1),
        .DOC(pixel_mem_reg_832_895_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_832_895_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_896_959_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_0_2_n_0),
        .DOB(pixel_mem_reg_896_959_0_2_n_1),
        .DOC(pixel_mem_reg_896_959_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    pixel_mem_reg_896_959_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(y_cnt_reg__5[0]),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_896_959_0_2_i_2_n_0),
        .I4(p_0_in4_out),
        .I5(y_cnt_reg__5[3]),
        .O(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    pixel_mem_reg_896_959_0_2_i_2
       (.I0(y_cnt_reg__5[1]),
        .I1(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_896_959_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_896_959_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_12_14_n_0),
        .DOB(pixel_mem_reg_896_959_12_14_n_1),
        .DOC(pixel_mem_reg_896_959_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_896_959_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_15_17_n_0),
        .DOB(pixel_mem_reg_896_959_15_17_n_1),
        .DOC(pixel_mem_reg_896_959_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_896_959_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_18_20_n_0),
        .DOB(pixel_mem_reg_896_959_18_20_n_1),
        .DOC(pixel_mem_reg_896_959_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_896_959_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_21_23_n_0),
        .DOB(pixel_mem_reg_896_959_21_23_n_1),
        .DOC(pixel_mem_reg_896_959_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_896_959_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_3_5_n_0),
        .DOB(pixel_mem_reg_896_959_3_5_n_1),
        .DOC(pixel_mem_reg_896_959_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_896_959_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_6_8_n_0),
        .DOB(pixel_mem_reg_896_959_6_8_n_1),
        .DOC(pixel_mem_reg_896_959_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_896_959_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_896_959_9_11_n_0),
        .DOB(pixel_mem_reg_896_959_9_11_n_1),
        .DOC(pixel_mem_reg_896_959_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_896_959_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M pixel_mem_reg_960_1023_0_2
       (.ADDRA({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRB({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRC({x_cnt_reg_rep__12_n_0,x_cnt_reg__0_rep__12_n_0,x_cnt_reg__1_rep__12_n_0,x_cnt_reg__2_rep__12_n_0,x_cnt_reg__3_rep__12_n_0,x_cnt_reg__4_rep__12_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_0_2_n_0),
        .DOB(pixel_mem_reg_960_1023_0_2_n_1),
        .DOC(pixel_mem_reg_960_1023_0_2_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    pixel_mem_reg_960_1023_0_2_i_1
       (.I0(y_cnt_reg__5[4]),
        .I1(p_0_in4_out),
        .I2(y_cnt_reg__5[5]),
        .I3(pixel_mem_reg_448_511_0_2_i_2_n_0),
        .I4(y_cnt_reg__5[3]),
        .I5(y_cnt_reg__5[2]),
        .O(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M pixel_mem_reg_960_1023_12_14
       (.ADDRA({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRB({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRC({x_cnt_reg_rep__4_n_0,x_cnt_reg__0_rep__4_n_0,x_cnt_reg__1_rep__4_n_0,x_cnt_reg__2_rep__4_n_0,x_cnt_reg__3_rep__4_n_0,x_cnt_reg__4_rep__4_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[12]),
        .DIB(s_axis_tdata[13]),
        .DIC(s_axis_tdata[14]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_12_14_n_0),
        .DOB(pixel_mem_reg_960_1023_12_14_n_1),
        .DOC(pixel_mem_reg_960_1023_12_14_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_12_14_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M pixel_mem_reg_960_1023_15_17
       (.ADDRA({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRB({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRC({x_cnt_reg_rep__2_n_0,x_cnt_reg__0_rep__2_n_0,x_cnt_reg__1_rep__2_n_0,x_cnt_reg__2_rep__2_n_0,x_cnt_reg__3_rep__2_n_0,x_cnt_reg__4_rep__2_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[15]),
        .DIB(s_axis_tdata[16]),
        .DIC(s_axis_tdata[17]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_15_17_n_0),
        .DOB(pixel_mem_reg_960_1023_15_17_n_1),
        .DOC(pixel_mem_reg_960_1023_15_17_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_15_17_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M pixel_mem_reg_960_1023_18_20
       (.ADDRA({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRB({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRC({x_cnt_reg_rep__0_n_0,x_cnt_reg__0_rep__0_n_0,x_cnt_reg__1_rep__0_n_0,x_cnt_reg__2_rep__0_n_0,x_cnt_reg__3_rep__0_n_0,x_cnt_reg__4_rep__0_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__2_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[18]),
        .DIB(s_axis_tdata[19]),
        .DIC(s_axis_tdata[20]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_18_20_n_0),
        .DOB(pixel_mem_reg_960_1023_18_20_n_1),
        .DOC(pixel_mem_reg_960_1023_18_20_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_18_20_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M pixel_mem_reg_960_1023_21_23
       (.ADDRA({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRB({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRC({x_cnt_reg_n_0,x_cnt_reg__0_n_0,x_cnt_reg__1_n_0,x_cnt_reg__2_n_0,x_cnt_reg__3_n_0,x_cnt_reg__4_n_0}),
        .ADDRD(x_cnt_reg__5),
        .DIA(s_axis_tdata[21]),
        .DIB(s_axis_tdata[22]),
        .DIC(s_axis_tdata[23]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_21_23_n_0),
        .DOB(pixel_mem_reg_960_1023_21_23_n_1),
        .DOC(pixel_mem_reg_960_1023_21_23_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_21_23_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M pixel_mem_reg_960_1023_3_5
       (.ADDRA({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRB({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRC({x_cnt_reg_rep__10_n_0,x_cnt_reg__0_rep__10_n_0,x_cnt_reg__1_rep__10_n_0,x_cnt_reg__2_rep__10_n_0,x_cnt_reg__3_rep__10_n_0,x_cnt_reg__4_rep__10_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_3_5_n_0),
        .DOB(pixel_mem_reg_960_1023_3_5_n_1),
        .DOC(pixel_mem_reg_960_1023_3_5_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M pixel_mem_reg_960_1023_6_8
       (.ADDRA({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRB({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRC({x_cnt_reg_rep__8_n_0,x_cnt_reg__0_rep__8_n_0,x_cnt_reg__1_rep__8_n_0,x_cnt_reg__2_rep__8_n_0,x_cnt_reg__3_rep__8_n_0,x_cnt_reg__4_rep__8_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__0_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[6]),
        .DIB(s_axis_tdata[7]),
        .DIC(s_axis_tdata[8]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_6_8_n_0),
        .DOB(pixel_mem_reg_960_1023_6_8_n_1),
        .DOC(pixel_mem_reg_960_1023_6_8_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_6_8_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "inst/pixel_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M pixel_mem_reg_960_1023_9_11
       (.ADDRA({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRB({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRC({x_cnt_reg_rep__6_n_0,x_cnt_reg__0_rep__6_n_0,x_cnt_reg__1_rep__6_n_0,x_cnt_reg__2_rep__6_n_0,x_cnt_reg__3_rep__6_n_0,x_cnt_reg__4_rep__6_n_0}),
        .ADDRD({x_cnt_reg__5[5:3],\x_cnt_reg[2]_rep__1_n_0 ,x_cnt_reg__5[1:0]}),
        .DIA(s_axis_tdata[9]),
        .DIB(s_axis_tdata[10]),
        .DIC(s_axis_tdata[11]),
        .DID(1'b0),
        .DOA(pixel_mem_reg_960_1023_9_11_n_0),
        .DOB(pixel_mem_reg_960_1023_9_11_n_1),
        .DOC(pixel_mem_reg_960_1023_9_11_n_2),
        .DOD(NLW_pixel_mem_reg_960_1023_9_11_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(pixel_mem_reg_960_1023_0_2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_cnt[0]_i_2 
       (.I0(x_cnt_reg__5[0]),
        .O(\x_cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF333B333)) 
    x_cnt_i_1
       (.I0(s_axis_tlast),
        .I1(aresetn),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(s_axis_tuser),
        .O(RSTC));
  LUT2 #(
    .INIT(4'h8)) 
    x_cnt_i_2
       (.I0(s_axis_tvalid),
        .I1(m_axis_tready),
        .O(p_3_in));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_n_0),
        .R(RSTC));
  FDRE \x_cnt_reg[0] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_7 ),
        .Q(x_cnt_reg__5[0]),
        .R(RSTC));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\x_cnt_reg[0]_i_1_n_0 ,\x_cnt_reg[0]_i_1_n_1 ,\x_cnt_reg[0]_i_1_n_2 ,\x_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\x_cnt_reg[0]_i_1_n_4 ,\x_cnt_reg[0]_i_1_n_5 ,\x_cnt_reg[0]_i_1_n_6 ,\x_cnt_reg[0]_i_1_n_7 }),
        .S({x_cnt_reg__5[3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1],\x_cnt[0]_i_2_n_0 }));
  FDRE \x_cnt_reg[10] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[8]_i_1_n_5 ),
        .Q(x_cnt_reg__0__0[10]),
        .R(RSTC));
  FDRE \x_cnt_reg[11] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[8]_i_1_n_4 ),
        .Q(x_cnt_reg__0__0[11]),
        .R(RSTC));
  FDRE \x_cnt_reg[1] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_6 ),
        .Q(x_cnt_reg__5[1]),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg[2]" *) 
  FDRE \x_cnt_reg[2] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_5 ),
        .Q(x_cnt_reg__5[2]),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg[2]" *) 
  FDRE \x_cnt_reg[2]_rep 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_5 ),
        .Q(\x_cnt_reg[2]_rep_n_0 ),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg[2]" *) 
  FDRE \x_cnt_reg[2]_rep__0 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_5 ),
        .Q(\x_cnt_reg[2]_rep__0_n_0 ),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg[2]" *) 
  FDRE \x_cnt_reg[2]_rep__1 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_5 ),
        .Q(\x_cnt_reg[2]_rep__1_n_0 ),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg[2]" *) 
  FDRE \x_cnt_reg[2]_rep__2 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_5 ),
        .Q(\x_cnt_reg[2]_rep__2_n_0 ),
        .R(RSTC));
  FDRE \x_cnt_reg[3] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[0]_i_1_n_4 ),
        .Q(x_cnt_reg__5[3]),
        .R(RSTC));
  FDRE \x_cnt_reg[4] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[4]_i_1_n_7 ),
        .Q(x_cnt_reg__5[4]),
        .R(RSTC));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_cnt_reg[4]_i_1 
       (.CI(\x_cnt_reg[0]_i_1_n_0 ),
        .CO({\x_cnt_reg[4]_i_1_n_0 ,\x_cnt_reg[4]_i_1_n_1 ,\x_cnt_reg[4]_i_1_n_2 ,\x_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_cnt_reg[4]_i_1_n_4 ,\x_cnt_reg[4]_i_1_n_5 ,\x_cnt_reg[4]_i_1_n_6 ,\x_cnt_reg[4]_i_1_n_7 }),
        .S({x_cnt_reg__0__0[7:6],x_cnt_reg__5[5:4]}));
  FDRE \x_cnt_reg[5] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[4]_i_1_n_6 ),
        .Q(x_cnt_reg__5[5]),
        .R(RSTC));
  FDRE \x_cnt_reg[6] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[4]_i_1_n_5 ),
        .Q(x_cnt_reg__0__0[6]),
        .R(RSTC));
  FDRE \x_cnt_reg[7] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[4]_i_1_n_4 ),
        .Q(x_cnt_reg__0__0[7]),
        .R(RSTC));
  FDRE \x_cnt_reg[8] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[8]_i_1_n_7 ),
        .Q(x_cnt_reg__0__0[8]),
        .R(RSTC));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_cnt_reg[8]_i_1 
       (.CI(\x_cnt_reg[4]_i_1_n_0 ),
        .CO({\NLW_x_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\x_cnt_reg[8]_i_1_n_1 ,\x_cnt_reg[8]_i_1_n_2 ,\x_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_cnt_reg[8]_i_1_n_4 ,\x_cnt_reg[8]_i_1_n_5 ,\x_cnt_reg[8]_i_1_n_6 ,\x_cnt_reg[8]_i_1_n_7 }),
        .S(x_cnt_reg__0__0[11:8]));
  FDRE \x_cnt_reg[9] 
       (.C(aclk),
        .CE(p_3_in),
        .D(\x_cnt_reg[8]_i_1_n_6 ),
        .Q(x_cnt_reg__0__0[9]),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__0
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__0_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__1
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__1_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__10
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__10_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__11
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__11_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__12
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__12_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__13
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__13_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__2
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__2_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__3
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__3_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__4
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__4_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__5
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__5_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__6
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__6_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__7
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__7_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__8
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__8_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__0" *) 
  FDRE x_cnt_reg__0_rep__9
       (.C(aclk),
        .CE(p_3_in),
        .D(C[4]),
        .Q(x_cnt_reg__0_rep__9_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__0
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__0_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__1
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__1_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__10
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__10_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__11
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__11_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__12
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__12_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__13
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__13_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__2
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__2_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__3
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__3_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__4
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__4_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__5
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__5_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__6
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__6_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__7
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__7_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__8
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__8_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__1" *) 
  FDRE x_cnt_reg__1_rep__9
       (.C(aclk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(x_cnt_reg__1_rep__9_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_n_0),
        .R(RSTC));
  CARRY4 x_cnt_reg__2_i_1
       (.CI(1'b0),
        .CO({x_cnt_reg__2_i_1_n_0,x_cnt_reg__2_i_1_n_1,x_cnt_reg__2_i_1_n_2,x_cnt_reg__2_i_1_n_3}),
        .CYINIT(x_cnt_reg__5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({C[2:0],NLW_x_cnt_reg__2_i_1_O_UNCONNECTED[0]}),
        .S({x_cnt_reg__5[4:3],\x_cnt_reg[2]_rep_n_0 ,x_cnt_reg__5[1]}));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__0
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__0_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__1
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__1_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__10
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__10_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__11
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__11_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__12
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__12_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__13
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__13_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__2
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__2_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__3
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__3_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__4
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__4_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__5
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__5_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__6
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__6_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__7
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__7_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__8
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__8_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__2" *) 
  FDRE x_cnt_reg__2_rep__9
       (.C(aclk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(x_cnt_reg__2_rep__9_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__0
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__0_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__1
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__1_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__10
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__10_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__11
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__11_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__12
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__12_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__13
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__13_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__2
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__2_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__3
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__3_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__4
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__4_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__5
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__5_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__6
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__6_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__7
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__7_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__8
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__8_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__3" *) 
  FDRE x_cnt_reg__3_rep__9
       (.C(aclk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(x_cnt_reg__3_rep__9_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__0
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__0_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__1
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__1_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__10
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__10_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__11
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__11_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__12
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__12_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__13
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__13_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__2
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__2_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__3
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__3_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__4
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__4_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__5
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__5_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__6
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__6_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__7
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__7_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__8
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__8_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg__4" *) 
  FDRE x_cnt_reg__4_rep__9
       (.C(aclk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(x_cnt_reg__4_rep__9_n_0),
        .R(RSTC));
  CARRY4 x_cnt_reg_i_3
       (.CI(x_cnt_reg__2_i_1_n_0),
        .CO({NLW_x_cnt_reg_i_3_CO_UNCONNECTED[3:2],x_cnt_reg_i_3_n_2,x_cnt_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_cnt_reg_i_3_O_UNCONNECTED[3],C[5:3]}),
        .S({1'b0,x_cnt_reg__0__0[7:6],x_cnt_reg__5[5]}));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__0
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__0_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__1
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__1_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__10
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__10_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__11
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__11_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__12
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__12_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__13
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__13_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__2
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__2_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__3
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__3_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__4
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__4_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__5
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__5_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__6
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__6_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__7
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__7_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__8
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__8_n_0),
        .R(RSTC));
  (* ORIG_CELL_NAME = "x_cnt_reg" *) 
  FDRE x_cnt_reg_rep__9
       (.C(aclk),
        .CE(p_3_in),
        .D(C[5]),
        .Q(x_cnt_reg_rep__9_n_0),
        .R(RSTC));
  LUT1 #(
    .INIT(2'h1)) 
    \y_cnt[0]_i_2 
       (.I0(y_cnt_reg__5[0]),
        .O(\y_cnt[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h80FF)) 
    y_cnt_i_1
       (.I0(s_axis_tuser),
        .I1(s_axis_tvalid),
        .I2(m_axis_tready),
        .I3(aresetn),
        .O(RSTB));
  LUT3 #(
    .INIT(8'h80)) 
    y_cnt_i_2
       (.I0(m_axis_tready),
        .I1(s_axis_tvalid),
        .I2(s_axis_tlast),
        .O(y_cnt));
  FDRE y_cnt_reg
       (.C(aclk),
        .CE(y_cnt),
        .D(B[5]),
        .Q(y_cnt_reg_n_0),
        .R(RSTB));
  FDRE \y_cnt_reg[0] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[0]_i_1_n_7 ),
        .Q(y_cnt_reg__5[0]),
        .R(RSTB));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_cnt_reg[0]_i_1_n_0 ,\y_cnt_reg[0]_i_1_n_1 ,\y_cnt_reg[0]_i_1_n_2 ,\y_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_cnt_reg[0]_i_1_n_4 ,\y_cnt_reg[0]_i_1_n_5 ,\y_cnt_reg[0]_i_1_n_6 ,\y_cnt_reg[0]_i_1_n_7 }),
        .S({y_cnt_reg__5[3:1],\y_cnt[0]_i_2_n_0 }));
  FDRE \y_cnt_reg[10] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[8]_i_1_n_5 ),
        .Q(y_cnt_reg__0__0[10]),
        .R(RSTB));
  FDRE \y_cnt_reg[11] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[8]_i_1_n_4 ),
        .Q(y_cnt_reg__0__0[11]),
        .R(RSTB));
  FDRE \y_cnt_reg[1] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[0]_i_1_n_6 ),
        .Q(y_cnt_reg__5[1]),
        .R(RSTB));
  FDRE \y_cnt_reg[2] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[0]_i_1_n_5 ),
        .Q(y_cnt_reg__5[2]),
        .R(RSTB));
  FDRE \y_cnt_reg[3] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[0]_i_1_n_4 ),
        .Q(y_cnt_reg__5[3]),
        .R(RSTB));
  FDRE \y_cnt_reg[4] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[4]_i_1_n_7 ),
        .Q(y_cnt_reg__5[4]),
        .R(RSTB));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_cnt_reg[4]_i_1 
       (.CI(\y_cnt_reg[0]_i_1_n_0 ),
        .CO({\y_cnt_reg[4]_i_1_n_0 ,\y_cnt_reg[4]_i_1_n_1 ,\y_cnt_reg[4]_i_1_n_2 ,\y_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_cnt_reg[4]_i_1_n_4 ,\y_cnt_reg[4]_i_1_n_5 ,\y_cnt_reg[4]_i_1_n_6 ,\y_cnt_reg[4]_i_1_n_7 }),
        .S({y_cnt_reg__0__0[7:6],y_cnt_reg__5[5:4]}));
  FDRE \y_cnt_reg[5] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[4]_i_1_n_6 ),
        .Q(y_cnt_reg__5[5]),
        .R(RSTB));
  FDRE \y_cnt_reg[6] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[4]_i_1_n_5 ),
        .Q(y_cnt_reg__0__0[6]),
        .R(RSTB));
  FDRE \y_cnt_reg[7] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[4]_i_1_n_4 ),
        .Q(y_cnt_reg__0__0[7]),
        .R(RSTB));
  FDRE \y_cnt_reg[8] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[8]_i_1_n_7 ),
        .Q(y_cnt_reg__0__0[8]),
        .R(RSTB));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_cnt_reg[8]_i_1 
       (.CI(\y_cnt_reg[4]_i_1_n_0 ),
        .CO({\NLW_y_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\y_cnt_reg[8]_i_1_n_1 ,\y_cnt_reg[8]_i_1_n_2 ,\y_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_cnt_reg[8]_i_1_n_4 ,\y_cnt_reg[8]_i_1_n_5 ,\y_cnt_reg[8]_i_1_n_6 ,\y_cnt_reg[8]_i_1_n_7 }),
        .S(y_cnt_reg__0__0[11:8]));
  FDRE \y_cnt_reg[9] 
       (.C(aclk),
        .CE(y_cnt),
        .D(\y_cnt_reg[8]_i_1_n_6 ),
        .Q(y_cnt_reg__0__0[9]),
        .R(RSTB));
  FDRE y_cnt_reg__0
       (.C(aclk),
        .CE(y_cnt),
        .D(B[4]),
        .Q(y_cnt_reg__0_n_0),
        .R(RSTB));
  FDRE y_cnt_reg__1
       (.C(aclk),
        .CE(y_cnt),
        .D(B[3]),
        .Q(y_cnt_reg__1_n_0),
        .R(RSTB));
  (* ORIG_CELL_NAME = "y_cnt_reg__2" *) 
  FDRE y_cnt_reg__2
       (.C(aclk),
        .CE(y_cnt),
        .D(B[2]),
        .Q(y_cnt_reg__2_n_0),
        .R(RSTB));
  CARRY4 y_cnt_reg__2_i_1
       (.CI(1'b0),
        .CO({y_cnt_reg__2_i_1_n_0,y_cnt_reg__2_i_1_n_1,y_cnt_reg__2_i_1_n_2,y_cnt_reg__2_i_1_n_3}),
        .CYINIT(y_cnt_reg__5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({B[2:0],NLW_y_cnt_reg__2_i_1_O_UNCONNECTED[0]}),
        .S(y_cnt_reg__5[4:1]));
  (* ORIG_CELL_NAME = "y_cnt_reg__2" *) 
  FDRE y_cnt_reg__2_rep
       (.C(aclk),
        .CE(y_cnt),
        .D(B[2]),
        .Q(y_cnt_reg__2_rep_n_0),
        .R(RSTB));
  (* ORIG_CELL_NAME = "y_cnt_reg__3" *) 
  FDRE y_cnt_reg__3
       (.C(aclk),
        .CE(y_cnt),
        .D(B[1]),
        .Q(y_cnt_reg__3_n_0),
        .R(RSTB));
  (* ORIG_CELL_NAME = "y_cnt_reg__3" *) 
  FDRE y_cnt_reg__3_rep
       (.C(aclk),
        .CE(y_cnt),
        .D(B[1]),
        .Q(y_cnt_reg__3_rep_n_0),
        .R(RSTB));
  (* ORIG_CELL_NAME = "y_cnt_reg__3" *) 
  FDRE y_cnt_reg__3_rep__0
       (.C(aclk),
        .CE(y_cnt),
        .D(B[1]),
        .Q(y_cnt_reg__3_rep__0_n_0),
        .R(RSTB));
  (* ORIG_CELL_NAME = "y_cnt_reg__4" *) 
  FDRE y_cnt_reg__4
       (.C(aclk),
        .CE(y_cnt),
        .D(B[0]),
        .Q(y_cnt_reg__4_n_0),
        .R(RSTB));
  (* ORIG_CELL_NAME = "y_cnt_reg__4" *) 
  FDRE y_cnt_reg__4_rep
       (.C(aclk),
        .CE(y_cnt),
        .D(B[0]),
        .Q(y_cnt_reg__4_rep_n_0),
        .R(RSTB));
  (* ORIG_CELL_NAME = "y_cnt_reg__4" *) 
  FDRE y_cnt_reg__4_rep__0
       (.C(aclk),
        .CE(y_cnt),
        .D(B[0]),
        .Q(y_cnt_reg__4_rep__0_n_0),
        .R(RSTB));
  CARRY4 y_cnt_reg_i_3
       (.CI(y_cnt_reg__2_i_1_n_0),
        .CO({NLW_y_cnt_reg_i_3_CO_UNCONNECTED[3:2],y_cnt_reg_i_3_n_2,y_cnt_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_cnt_reg_i_3_O_UNCONNECTED[3],B[5:3]}),
        .S({1'b0,y_cnt_reg__0__0[7:6],y_cnt_reg__5[5]}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
