# 75daysRTL
75 Days of RTL covering all the designs used in logic circuits for VLSI.
Language Used - Verilog 
Software Used - Vivado Ml 2022.2

Day 1 - Half Adder using Verilog
