/*
Oscar Reyes-Sanchez, CMPE
Digital Systems
September 15, 2022
Two-bit 4 to 1 mux
*/

module part4 (SW, LEDR, HEX0);

	input  [9:0]SW;
	output [9:0]LEDR;
	output [6:0]HEX0;
	
	assign HEX0 = SW[6:0];
	
endmodule