INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP1/TP1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP1/TP1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP1/TP1.srcs/sim_1/new/Contro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Contro_tb
