{
  "design": {
    "design_info": {
      "boundary_crc": "0x110D739F688790E7",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Demodulator.gen/sources_1/bd/Demodulator_over",
      "name": "Demodulator_over",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "FSK_Block_correction_0": ""
    },
    "ports": {
      "data_in": {
        "direction": "I",
        "left": "79",
        "right": "0"
      },
      "data_out": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      }
    },
    "components": {
      "FSK_Block_correction_0": {
        "vlnv": "xilinx.com:module_ref:FSK_Block_correction:1.0",
        "xci_name": "Demodulator_over_FSK_Block_correction_0_1",
        "xci_path": "ip\\Demodulator_over_FSK_Block_correction_0_1\\Demodulator_over_FSK_Block_correction_0_1.xci",
        "inst_hier_path": "FSK_Block_correction_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FSK_Block_correction",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "79",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "FSK_Block_correction_0_data_out": {
        "ports": [
          "FSK_Block_correction_0/data_out",
          "data_out"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "FSK_Block_correction_0/clk"
        ]
      },
      "data_in_1": {
        "ports": [
          "data_in",
          "FSK_Block_correction_0/data_in"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "FSK_Block_correction_0/rst"
        ]
      }
    }
  }
}