Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Desktop/CS-M152-A/lab3/top_tb_isim_beh.exe -prj /home/ise/Desktop/CS-M152-A/lab3/top_tb_beh.prj work.top_tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab3/stopwatch.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab3/top_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95016 KB
Fuse CPU Usage: 1350 ms
Compiling module debouncer
Compiling module clk_div
Compiling module stopwatch
Compiling module seven_seg_display
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /home/ise/Desktop/CS-M152-A/lab3/top_tb_isim_beh.exe
Fuse Memory Usage: 653300 KB
Fuse CPU Usage: 1400 ms
GCC CPU Usage: 690 ms
