$date
   Sun Apr 27 21:23:23 2025 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module mac $end
    $var reg 1 ! clk $end
    $var reg 1 " reset $end
    $var reg 8 # a $end
    $var reg 8 $ b $end
    $var reg 1 % enable $end
    $var reg 16 & result $end
    $var reg 1 ' overflow $end
    $var reg 16 ( acc $end
    $var reg 16 ) product $end
  $upscope $end

$enddefinitions $end

$dumpvars
0!
0"
b00000000 #
b00000000 $
0%
b0000000000000000 &
0'
b0000000000000000 (
b0000000000000000 )
$end
1"
#5
1!
#10
0!
0"
b01100100 #
b01100100 $
1%
b0010011100010000 )
#15
1!
b0010011100010000 (
b0010011100010000 &
#20
0!
#25
1!
b0100111000100000 (
b0100111000100000 &
#30
0!
#35
1!
b0111010100110000 (
b0111010100110000 &
#40
0!
#45
1!
b1001110001000000 (
b1001110001000000 &
#50
0!
#55
1!
b1100001101010000 (
b1100001101010000 &
#60
0!
#65
1!
b1110101001100000 (
b1110101001100000 &
#70
0!
#75
1!
1'
b1111111111111111 (
b1111111111111111 &
#80
0!
