#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7f31b1d840 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
P_0x7f7f31b15b50 .param/l "PRD" 0 2 11, +C4<00000000000000000000000000000010>;
v0x7f7f31b1e5a0_0 .net "BWDA", 0 0, L_0x7f7f31b36000;  1 drivers
v0x7f7f31b35100_0 .net "BWDB", 0 0, L_0x7f7f31b36260;  1 drivers
v0x7f7f31b351d0_0 .net "Ball_SM_DONE", 0 0, v0x7f7f31b31290_0;  1 drivers
v0x7f7f31b352a0_0 .var "DisableA", 0 0;
v0x7f7f31b35330_0 .var "DisableB", 0 0;
v0x7f7f31b35400_0 .net "Enable", 0 0, L_0x7f7f31b35e00;  1 drivers
v0x7f7f31b354d0_0 .var "Enable_Ball_SM", 0 0;
v0x7f7f31b355a0_0 .var "Enable_Goal_SM", 0 0;
v0x7f7f31b35670_0 .net "FWDA", 0 0, L_0x7f7f31b35f10;  1 drivers
v0x7f7f31b35780_0 .net "FWDB", 0 0, L_0x7f7f31b36170;  1 drivers
v0x7f7f31b35810_0 .net "Goal_SM_Done", 0 0, v0x7f7f31b2fdb0_0;  1 drivers
v0x7f7f31b358e0_0 .var "IR_10K_Reciever", 0 0;
v0x7f7f31b359b0_0 .var "IR_1K_Reciever", 0 0;
v0x7f7f31b35a80_0 .var "IR_Ball_Detection", 0 0;
v0x7f7f31b35b50_0 .var "Inductance_Sense", 0 0;
v0x7f7f31b35be0_0 .var "LR_Mic_Signal", 0 0;
v0x7f7f31b35c70_0 .var "clk", 0 0;
S_0x7f7f31b1d9b0 .scope module, "UUT" "DriveTrainTop" 2 7, 3 23 0, S_0x7f7f31b1d840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "DisableA";
    .port_info 1 /INPUT 1 "DisableB";
    .port_info 2 /INPUT 1 "Inductance_Sense";
    .port_info 3 /INPUT 1 "Enable_Ball_SM";
    .port_info 4 /INPUT 1 "IR_Ball_Detection";
    .port_info 5 /INPUT 1 "LR_Mic_Signal";
    .port_info 6 /INPUT 1 "Enable_Goal_SM";
    .port_info 7 /INPUT 1 "IR_1K_Reciever";
    .port_info 8 /INPUT 1 "IR_10K_Reciever";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /OUTPUT 1 "Enable";
    .port_info 11 /OUTPUT 1 "FWDA";
    .port_info 12 /OUTPUT 1 "BWDA";
    .port_info 13 /OUTPUT 1 "FWDB";
    .port_info 14 /OUTPUT 1 "BWDB";
    .port_info 15 /OUTPUT 1 "Goal_SM_Done";
    .port_info 16 /OUTPUT 1 "Ball_SM_Done";
v0x7f7f31b33e40_0 .net "BWDA", 0 0, L_0x7f7f31b36000;  alias, 1 drivers
v0x7f7f31b33ef0_0 .net "BWDB", 0 0, L_0x7f7f31b36260;  alias, 1 drivers
RS_0x7f7f31a32008 .resolv tri, v0x7f7f31b145c0_0, v0x7f7f31b30ff0_0;
v0x7f7f31b33f80_0 .net8 "BWD_A", 0 0, RS_0x7f7f31a32008;  2 drivers
RS_0x7f7f31a32038 .resolv tri, v0x7f7f31b2fc50_0, v0x7f7f31b310a0_0;
v0x7f7f31b34010_0 .net8 "BWD_B", 0 0, RS_0x7f7f31a32038;  2 drivers
v0x7f7f31b340a0_0 .net "Ball_SM_Done", 0 0, v0x7f7f31b31290_0;  alias, 1 drivers
v0x7f7f31b34170_0 .net "DisableA", 0 0, v0x7f7f31b352a0_0;  1 drivers
v0x7f7f31b34200_0 .net "DisableB", 0 0, v0x7f7f31b35330_0;  1 drivers
RS_0x7f7f31a320c8 .resolv tri, v0x7f7f31b2fe50_0, v0x7f7f31b31360_0;
v0x7f7f31b34290_0 .net8 "Duty_SelA", 1 0, RS_0x7f7f31a320c8;  2 drivers
RS_0x7f7f31a320f8 .resolv tri, v0x7f7f31b2ff40_0, v0x7f7f31b31400_0;
v0x7f7f31b34320_0 .net8 "Duty_SelB", 1 0, RS_0x7f7f31a320f8;  2 drivers
v0x7f7f31b34430_0 .net "Enable", 0 0, L_0x7f7f31b35e00;  alias, 1 drivers
v0x7f7f31b344e0_0 .net "Enable_Ball_SM", 0 0, v0x7f7f31b354d0_0;  1 drivers
v0x7f7f31b34570_0 .net "Enable_Goal_SM", 0 0, v0x7f7f31b355a0_0;  1 drivers
v0x7f7f31b34600_0 .net "FWDA", 0 0, L_0x7f7f31b35f10;  alias, 1 drivers
v0x7f7f31b346b0_0 .net "FWDB", 0 0, L_0x7f7f31b36170;  alias, 1 drivers
RS_0x7f7f31a32158 .resolv tri, v0x7f7f31b30090_0, v0x7f7f31b31540_0;
v0x7f7f31b34760_0 .net8 "FWD_A", 0 0, RS_0x7f7f31a32158;  2 drivers
RS_0x7f7f31a32188 .resolv tri, v0x7f7f31b30130_0, v0x7f7f31b31670_0;
v0x7f7f31b347f0_0 .net8 "FWD_B", 0 0, RS_0x7f7f31a32188;  2 drivers
v0x7f7f31b34880_0 .net "Goal_SM_Done", 0 0, v0x7f7f31b2fdb0_0;  alias, 1 drivers
v0x7f7f31b34a30_0 .net "IR_10K_Reciever", 0 0, v0x7f7f31b358e0_0;  1 drivers
v0x7f7f31b34ac0_0 .net "IR_1K_Reciever", 0 0, v0x7f7f31b359b0_0;  1 drivers
v0x7f7f31b34b50_0 .net "IR_Ball_Detection", 0 0, v0x7f7f31b35a80_0;  1 drivers
v0x7f7f31b34be0_0 .net "Inductance_Sense", 0 0, v0x7f7f31b35b50_0;  1 drivers
v0x7f7f31b34cb0_0 .net "LR_Mic_Signal", 0 0, v0x7f7f31b35be0_0;  1 drivers
v0x7f7f31b34d40_0 .net "PWM_Signal_A", 0 0, v0x7f7f31b32840_0;  1 drivers
v0x7f7f31b34e10_0 .net "PWM_Signal_B", 0 0, v0x7f7f31b32f30_0;  1 drivers
v0x7f7f31b34ee0_0 .net "Pause", 0 0, v0x7f7f31b32070_0;  1 drivers
v0x7f7f31b34f70_0 .net "clk", 0 0, v0x7f7f31b35c70_0;  1 drivers
L_0x7f7f31b35e70 .concat [ 1 1 0 0], v0x7f7f31b35330_0, v0x7f7f31b352a0_0;
S_0x7f7f31b13b20 .scope module, "U1" "GoalDirectionControl" 3 32, 4 20 0, S_0x7f7f31b1d9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "IR_1k";
    .port_info 5 /INPUT 1 "IR_10k";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7f7f31b14be0 .param/l "IDLE" 0 4 25, C4<000>;
P_0x7f7f31b14c20 .param/l "INDUCTANCE" 0 4 30, C4<101>;
P_0x7f7f31b14c60 .param/l "PAUSE" 0 4 29, C4<100>;
P_0x7f7f31b14ca0 .param/l "SMALL_LEFT" 0 4 28, C4<011>;
P_0x7f7f31b14ce0 .param/l "SMALL_RIGHT" 0 4 27, C4<010>;
P_0x7f7f31b14d20 .param/l "TURN_RIGHT" 0 4 26, C4<001>;
v0x7f7f31b145c0_0 .var "BWD_A", 0 0;
v0x7f7f31b2fc50_0 .var "BWD_B", 0 0;
v0x7f7f31b2fcf0_0 .var "COUNT", 28 0;
v0x7f7f31b2fdb0_0 .var "Done", 0 0;
v0x7f7f31b2fe50_0 .var "Duty_SelA", 1 0;
v0x7f7f31b2ff40_0 .var "Duty_SelB", 1 0;
v0x7f7f31b2fff0_0 .net "Enable", 0 0, v0x7f7f31b355a0_0;  alias, 1 drivers
v0x7f7f31b30090_0 .var "FWD_A", 0 0;
v0x7f7f31b30130_0 .var "FWD_B", 0 0;
v0x7f7f31b30240_0 .var "IND_FLG", 0 0;
v0x7f7f31b302d0_0 .net "IR_10k", 0 0, v0x7f7f31b358e0_0;  alias, 1 drivers
v0x7f7f31b30370_0 .net "IR_1k", 0 0, v0x7f7f31b359b0_0;  alias, 1 drivers
v0x7f7f31b30410_0 .net "Inductance", 0 0, v0x7f7f31b35b50_0;  alias, 1 drivers
v0x7f7f31b304b0_0 .var "PREV_STATE", 2 0;
v0x7f7f31b30560_0 .net "Pause", 0 0, v0x7f7f31b32070_0;  alias, 1 drivers
v0x7f7f31b30600_0 .var "SL_FLG", 0 0;
v0x7f7f31b306a0_0 .var "SR_FLG", 0 0;
v0x7f7f31b30830_0 .var "STATE", 2 0;
v0x7f7f31b308c0_0 .net "clk", 0 0, v0x7f7f31b35c70_0;  alias, 1 drivers
E_0x7f7f31b14ea0 .event posedge, v0x7f7f31b308c0_0;
S_0x7f7f31b30a90 .scope module, "U2" "BallDirectionControl" 3 33, 5 22 0, S_0x7f7f31b1d9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "BallSignal";
    .port_info 3 /INPUT 1 "Pause";
    .port_info 4 /INPUT 1 "Inductance";
    .port_info 5 /INPUT 1 "Ball_Detect";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7f7f31b30c00 .param/l "IDLE" 0 5 25, C4<000>;
P_0x7f7f31b30c40 .param/l "INDUCTANCE" 0 5 27, C4<010>;
P_0x7f7f31b30c80 .param/l "PAUSE" 0 5 26, C4<001>;
P_0x7f7f31b30cc0 .param/l "TURN_LEFT" 0 5 29, C4<100>;
P_0x7f7f31b30d00 .param/l "TURN_RIGHT" 0 5 28, C4<011>;
v0x7f7f31b30ff0_0 .var "BWD_A", 0 0;
v0x7f7f31b310a0_0 .var "BWD_B", 0 0;
v0x7f7f31b31150_0 .net "BallSignal", 0 0, v0x7f7f31b35be0_0;  alias, 1 drivers
v0x7f7f31b31200_0 .net "Ball_Detect", 0 0, v0x7f7f31b35a80_0;  alias, 1 drivers
v0x7f7f31b31290_0 .var "Done", 0 0;
v0x7f7f31b31360_0 .var "Duty_SelA", 1 0;
v0x7f7f31b31400_0 .var "Duty_SelB", 1 0;
v0x7f7f31b314b0_0 .net "Enable", 0 0, v0x7f7f31b354d0_0;  alias, 1 drivers
v0x7f7f31b31540_0 .var "FWD_A", 0 0;
v0x7f7f31b31670_0 .var "FWD_B", 0 0;
v0x7f7f31b31700_0 .var "IND_COUNT", 28 0;
v0x7f7f31b31790_0 .var "IND_FLG", 0 0;
v0x7f7f31b31820_0 .net "Inductance", 0 0, v0x7f7f31b35b50_0;  alias, 1 drivers
v0x7f7f31b318d0_0 .var "PREV_STATE", 2 0;
v0x7f7f31b31960_0 .net "Pause", 0 0, v0x7f7f31b32070_0;  alias, 1 drivers
v0x7f7f31b31a10_0 .var "STATE", 2 0;
v0x7f7f31b31ab0_0 .net "clk", 0 0, v0x7f7f31b35c70_0;  alias, 1 drivers
S_0x7f7f31b31d10 .scope module, "U3" "DisableHandler" 3 34, 6 3 0, S_0x7f7f31b1d9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SnsDisable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Enable";
    .port_info 3 /OUTPUT 1 "Pause";
L_0x7f7f31b35e00 .functor NOT 1, v0x7f7f31b31fe0_0, C4<0>, C4<0>, C4<0>;
v0x7f7f31b31f50_0 .net "Enable", 0 0, L_0x7f7f31b35e00;  alias, 1 drivers
v0x7f7f31b31fe0_0 .var "HalfPause", 0 0;
v0x7f7f31b32070_0 .var "Pause", 0 0;
v0x7f7f31b32140_0 .net "SnsDisable", 1 0, L_0x7f7f31b35e70;  1 drivers
v0x7f7f31b321d0_0 .var "Timer", 26 0;
v0x7f7f31b322a0_0 .net "clk", 0 0, v0x7f7f31b35c70_0;  alias, 1 drivers
S_0x7f7f31b32390 .scope module, "U4A" "MotorPWM" 3 35, 7 18 0, S_0x7f7f31b1d9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7f7f31b32550 .param/l "HalfDuty" 0 7 21, C4<01100001101010>;
P_0x7f7f31b32590 .param/l "QuarterDuty" 0 7 20, C4<00110000110101>;
P_0x7f7f31b325d0 .param/l "ThreeQuarterDuty" 0 7 22, C4<10010010011111>;
v0x7f7f31b32790_0 .net8 "DutyCycle", 1 0, RS_0x7f7f31a320c8;  alias, 2 drivers
v0x7f7f31b32840_0 .var "PulseSignal", 0 0;
v0x7f7f31b328e0_0 .net "clk", 0 0, v0x7f7f31b35c70_0;  alias, 1 drivers
v0x7f7f31b32970_0 .var "count", 13 0;
S_0x7f7f31b32a60 .scope module, "U4B" "MotorPWM" 3 36, 7 18 0, S_0x7f7f31b1d9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7f7f31b32c60 .param/l "HalfDuty" 0 7 21, C4<01100001101010>;
P_0x7f7f31b32ca0 .param/l "QuarterDuty" 0 7 20, C4<00110000110101>;
P_0x7f7f31b32ce0 .param/l "ThreeQuarterDuty" 0 7 22, C4<10010010011111>;
v0x7f7f31b32e90_0 .net8 "DutyCycle", 1 0, RS_0x7f7f31a320f8;  alias, 2 drivers
v0x7f7f31b32f30_0 .var "PulseSignal", 0 0;
v0x7f7f31b32fd0_0 .net "clk", 0 0, v0x7f7f31b35c70_0;  alias, 1 drivers
v0x7f7f31b330e0_0 .var "count", 13 0;
S_0x7f7f31b331d0 .scope module, "U5A" "PWMEncoder" 3 37, 8 19 0, S_0x7f7f31b1d9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7f7f31b35f10 .functor AND 1, RS_0x7f7f31a32158, v0x7f7f31b32840_0, C4<1>, C4<1>;
L_0x7f7f31b36000 .functor AND 1, RS_0x7f7f31a32008, v0x7f7f31b32840_0, C4<1>, C4<1>;
v0x7f7f31b33410_0 .net8 "BWD", 0 0, RS_0x7f7f31a32008;  alias, 2 drivers
v0x7f7f31b334e0_0 .net8 "FWD", 0 0, RS_0x7f7f31a32158;  alias, 2 drivers
v0x7f7f31b335b0_0 .net "Pulse", 0 0, v0x7f7f31b32840_0;  alias, 1 drivers
v0x7f7f31b33640_0 .net "SerialOut1", 0 0, L_0x7f7f31b35f10;  alias, 1 drivers
v0x7f7f31b336d0_0 .net "SerialOut2", 0 0, L_0x7f7f31b36000;  alias, 1 drivers
S_0x7f7f31b33800 .scope module, "U5B" "PWMEncoder" 3 38, 8 19 0, S_0x7f7f31b1d9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7f7f31b36170 .functor AND 1, RS_0x7f7f31a32188, v0x7f7f31b32f30_0, C4<1>, C4<1>;
L_0x7f7f31b36260 .functor AND 1, RS_0x7f7f31a32038, v0x7f7f31b32f30_0, C4<1>, C4<1>;
v0x7f7f31b33a40_0 .net8 "BWD", 0 0, RS_0x7f7f31a32038;  alias, 2 drivers
v0x7f7f31b33b10_0 .net8 "FWD", 0 0, RS_0x7f7f31a32188;  alias, 2 drivers
v0x7f7f31b33be0_0 .net "Pulse", 0 0, v0x7f7f31b32f30_0;  alias, 1 drivers
v0x7f7f31b33c70_0 .net "SerialOut1", 0 0, L_0x7f7f31b36170;  alias, 1 drivers
v0x7f7f31b33d00_0 .net "SerialOut2", 0 0, L_0x7f7f31b36260;  alias, 1 drivers
    .scope S_0x7f7f31b13b20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b30090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b30130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b145c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b2fc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b2fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7f31b2fe50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7f31b2ff40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f31b30830_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f31b304b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b306a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b30600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b30240_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f7f31b2fcf0_0, 0, 29;
    %end;
    .thread T_0;
    .scope S_0x7f7f31b13b20;
T_1 ;
    %wait E_0x7f7f31b14ea0;
    %load/vec4 v0x7f7f31b30830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x7f7f31b2fff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0x7f7f31b30830_0, 0, 3;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f7f31b304b0_0, 0, 3;
    %load/vec4 v0x7f7f31b30560_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v0x7f7f31b30410_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.11, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.12, 9;
T_1.11 ; End of true expr.
    %load/vec4 v0x7f7f31b30370_0;
    %flag_set/vec4 10;
    %jmp/0 T_1.13, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.14, 10;
T_1.13 ; End of true expr.
    %load/vec4 v0x7f7f31b302d0_0;
    %flag_set/vec4 11;
    %jmp/0 T_1.15, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.16, 11;
T_1.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.16, 11;
 ; End of false expr.
    %blend;
T_1.16;
    %jmp/0 T_1.14, 10;
 ; End of false expr.
    %blend;
T_1.14;
    %jmp/0 T_1.12, 9;
 ; End of false expr.
    %blend;
T_1.12;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0x7f7f31b30830_0, 0, 3;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7f7f31b306a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0x7f7f31b30830_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f7f31b304b0_0, 0, 3;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x7f7f31b30600_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x7f7f31b30830_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f7f31b304b0_0, 0, 3;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x7f7f31b30560_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %load/vec4 v0x7f7f31b304b0_0;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x7f7f31b30830_0, 0, 3;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x7f7f31b30240_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.23, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.24, 8;
T_1.23 ; End of true expr.
    %load/vec4 v0x7f7f31b30410_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.26, 9;
T_1.25 ; End of true expr.
    %load/vec4 v0x7f7f31b304b0_0;
    %jmp/0 T_1.26, 9;
 ; End of false expr.
    %blend;
T_1.26;
    %jmp/0 T_1.24, 8;
 ; End of false expr.
    %blend;
T_1.24;
    %store/vec4 v0x7f7f31b30830_0, 0, 3;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7f7f31b30830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %jmp T_1.33;
T_1.27 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b145c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30130_0, 0, 1;
    %store/vec4 v0x7f7f31b30090_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b2ff40_0, 0, 2;
    %store/vec4 v0x7f7f31b2fe50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fdb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30240_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30600_0, 0, 1;
    %store/vec4 v0x7f7f31b306a0_0, 0, 1;
    %jmp T_1.33;
T_1.28 ;
    %pushi/vec4 12, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b145c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30130_0, 0, 1;
    %store/vec4 v0x7f7f31b30090_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b2ff40_0, 0, 2;
    %store/vec4 v0x7f7f31b2fe50_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fdb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30240_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30600_0, 0, 1;
    %store/vec4 v0x7f7f31b306a0_0, 0, 1;
    %jmp T_1.33;
T_1.29 ;
    %pushi/vec4 12, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b145c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30130_0, 0, 1;
    %store/vec4 v0x7f7f31b30090_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b2ff40_0, 0, 2;
    %store/vec4 v0x7f7f31b2fe50_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fdb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30240_0, 0, 1;
    %store/vec4 v0x7f7f31b30600_0, 0, 1;
    %load/vec4 v0x7f7f31b2fcf0_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f7f31b2fcf0_0, 0, 29;
    %load/vec4 v0x7f7f31b2fcf0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.34, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b306a0_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f7f31b2fcf0_0, 0, 29;
T_1.34 ;
    %jmp T_1.33;
T_1.30 ;
    %pushi/vec4 12, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b145c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30130_0, 0, 1;
    %store/vec4 v0x7f7f31b30090_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b2ff40_0, 0, 2;
    %store/vec4 v0x7f7f31b2fe50_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fdb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30240_0, 0, 1;
    %store/vec4 v0x7f7f31b306a0_0, 0, 1;
    %load/vec4 v0x7f7f31b2fcf0_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f7f31b2fcf0_0, 0, 29;
    %load/vec4 v0x7f7f31b2fcf0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.36, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b30600_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f7f31b2fcf0_0, 0, 29;
T_1.36 ;
    %jmp T_1.33;
T_1.31 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b145c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30130_0, 0, 1;
    %store/vec4 v0x7f7f31b30090_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b2ff40_0, 0, 2;
    %store/vec4 v0x7f7f31b2fe50_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fdb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30240_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30600_0, 0, 1;
    %store/vec4 v0x7f7f31b306a0_0, 0, 1;
    %jmp T_1.33;
T_1.32 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fc50_0, 0, 1;
    %store/vec4 v0x7f7f31b145c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30130_0, 0, 1;
    %store/vec4 v0x7f7f31b30090_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b2ff40_0, 0, 2;
    %store/vec4 v0x7f7f31b2fe50_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b2fdb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30600_0, 0, 1;
    %store/vec4 v0x7f7f31b306a0_0, 0, 1;
    %load/vec4 v0x7f7f31b2fcf0_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f7f31b2fcf0_0, 0, 29;
    %load/vec4 v0x7f7f31b2fcf0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.38, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b30240_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f7f31b2fcf0_0, 0, 29;
T_1.38 ;
    %jmp T_1.33;
T_1.33 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7f31b30a90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b30ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b310a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b31290_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7f31b31360_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7f31b31400_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f31b318d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b31790_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f7f31b31700_0, 0, 29;
    %end;
    .thread T_2;
    .scope S_0x7f7f31b30a90;
T_3 ;
    %wait E_0x7f7f31b14ea0;
    %load/vec4 v0x7f7f31b31200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f7f31b31a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7f7f31b314b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7f7f31b31960_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %load/vec4 v0x7f7f31b318d0_0;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x7f7f31b31790_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %load/vec4 v0x7f7f31b31820_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.15, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.16, 9;
T_3.15 ; End of true expr.
    %load/vec4 v0x7f7f31b318d0_0;
    %jmp/0 T_3.16, 9;
 ; End of false expr.
    %blend;
T_3.16;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f7f31b318d0_0, 0, 3;
    %load/vec4 v0x7f7f31b31960_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %load/vec4 v0x7f7f31b31820_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.19, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.20, 9;
T_3.19 ; End of true expr.
    %load/vec4 v0x7f7f31b31150_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.21, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.22, 10;
T_3.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.22, 10;
 ; End of false expr.
    %blend;
T_3.22;
    %jmp/0 T_3.20, 9;
 ; End of false expr.
    %blend;
T_3.20;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f7f31b318d0_0, 0, 3;
    %load/vec4 v0x7f7f31b31960_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %load/vec4 v0x7f7f31b31820_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.25, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.26, 9;
T_3.25 ; End of true expr.
    %load/vec4 v0x7f7f31b31150_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.27, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.28, 10;
T_3.27 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.28, 10;
 ; End of false expr.
    %blend;
T_3.28;
    %jmp/0 T_3.26, 9;
 ; End of false expr.
    %blend;
T_3.26;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %store/vec4 v0x7f7f31b31a10_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %load/vec4 v0x7f7f31b31a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b310a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b31670_0, 0, 1;
    %store/vec4 v0x7f7f31b31540_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b31400_0, 0, 2;
    %store/vec4 v0x7f7f31b31360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b31790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b31290_0, 0, 1;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b310a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b30ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b31670_0, 0, 1;
    %store/vec4 v0x7f7f31b31540_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b31400_0, 0, 2;
    %store/vec4 v0x7f7f31b31360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b31790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31290_0, 0, 1;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b310a0_0, 0, 1;
    %store/vec4 v0x7f7f31b30ff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b31670_0, 0, 1;
    %store/vec4 v0x7f7f31b31540_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f7f31b31400_0, 0, 2;
    %store/vec4 v0x7f7f31b31360_0, 0, 2;
    %load/vec4 v0x7f7f31b31700_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f7f31b31700_0, 0, 29;
    %load/vec4 v0x7f7f31b31700_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.35, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31790_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f7f31b31700_0, 0, 29;
T_3.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31290_0, 0, 1;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b310a0_0, 0, 1;
    %store/vec4 v0x7f7f31b30ff0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b31670_0, 0, 1;
    %store/vec4 v0x7f7f31b31540_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f7f31b31360_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7f31b31400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b31790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31290_0, 0, 1;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b310a0_0, 0, 1;
    %store/vec4 v0x7f7f31b30ff0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f7f31b31670_0, 0, 1;
    %store/vec4 v0x7f7f31b31540_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7f31b31360_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f7f31b31400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b31790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31290_0, 0, 1;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7f31b31d10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32070_0, 0, 1;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x7f7f31b321d0_0, 0, 27;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b31fe0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7f7f31b31d10;
T_5 ;
    %wait E_0x7f7f31b14ea0;
    %load/vec4 v0x7f7f31b32140_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f7f31b32140_0;
    %parti/s 1, 0, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x7f7f31b31fe0_0, 0;
    %assign/vec4 v0x7f7f31b32070_0, 0;
T_5.0 ;
    %load/vec4 v0x7f7f31b32070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f7f31b321d0_0;
    %addi 1, 0, 27;
    %assign/vec4 v0x7f7f31b321d0_0, 0;
T_5.2 ;
    %load/vec4 v0x7f7f31b321d0_0;
    %cmpi/u 7500, 0, 27;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x7f7f31b321d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f31b32070_0, 0;
T_5.4 ;
    %load/vec4 v0x7f7f31b321d0_0;
    %cmpi/u 3750, 0, 27;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f31b31fe0_0, 0;
T_5.6 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7f31b32390;
T_6 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f7f31b32970_0, 0, 14;
    %end;
    .thread T_6;
    .scope S_0x7f7f31b32390;
T_7 ;
    %wait E_0x7f7f31b14ea0;
    %load/vec4 v0x7f7f31b32970_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f7f31b32970_0, 0, 14;
    %load/vec4 v0x7f7f31b32970_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f7f31b32970_0, 0, 14;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f7f31b32970_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f7f31b32970_0, 0, 14;
T_7.1 ;
    %load/vec4 v0x7f7f31b32790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7f7f31b32970_0;
    %cmpi/u 3125, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
T_7.9 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7f7f31b32970_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_7.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
T_7.11 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7f7f31b32970_0;
    %cmpi/u 9375, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_7.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
T_7.13 ;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32840_0, 0, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f7f31b32a60;
T_8 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f7f31b330e0_0, 0, 14;
    %end;
    .thread T_8;
    .scope S_0x7f7f31b32a60;
T_9 ;
    %wait E_0x7f7f31b14ea0;
    %load/vec4 v0x7f7f31b330e0_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f7f31b330e0_0, 0, 14;
    %load/vec4 v0x7f7f31b330e0_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f7f31b330e0_0, 0, 14;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f7f31b330e0_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f7f31b330e0_0, 0, 14;
T_9.1 ;
    %load/vec4 v0x7f7f31b32e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x7f7f31b330e0_0;
    %cmpi/u 3125, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_9.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
T_9.9 ;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x7f7f31b330e0_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
T_9.11 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x7f7f31b330e0_0;
    %cmpi/u 9375, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_9.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
T_9.13 ;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b32f30_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f7f31b1d840;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b352a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b354d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b355a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b358e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35c70_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7f7f31b1d840;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0x7f7f31b35c70_0;
    %inv;
    %store/vec4 v0x7f7f31b35c70_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f7f31b1d840;
T_12 ;
    %vpi_call 2 16 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7f31b1d840 {0 0 0};
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b354d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b354d0_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35be0_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b352a0_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35330_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f31b35b50_0, 0, 1;
    %delay 25000, 0;
    %delay 75000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f31b35b50_0, 0, 1;
    %delay 75000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "MainProject/DriveTrain/DriveTrainTop/DTC_Rev1_TB.v";
    "./MainProject/DriveTrain/DriveTrainTop/DriveTrainControl_Rev1.v";
    "./MainProject/DriveTrain/DirectionControl/DC_IR_Rev1.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Rev2.v";
    "./MainProject/DriveTrain/DisableHandler/DisableHandler.v";
    "./MainProject/DriveTrain/MotorPWM/MotorPWM.v";
    "./MainProject/DriveTrain/PWMEncoder/PWMEncoder.v";
