
*** Running vivado
    with args -log design_1_axi_stream_to_galapa_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_stream_to_galapa_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_axi_stream_to_galapa_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/ip_deployment_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/ip-bridge'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/project_StreamingFCLayer_Batch_3/sol1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.414 ; gain = 28.750 ; free physical = 57079 ; free virtual = 122420
Command: synth_design -top design_1_axi_stream_to_galapa_0_0 -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15890 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2538.887 ; gain = 0.000 ; free physical = 47788 ; free virtual = 113129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_stream_to_galapa_0_0' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ip/design_1_axi_stream_to_galapa_0_0/synth/design_1_axi_stream_to_galapa_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_to_galapagos_bridge' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/3c1c/src/axis_galapagos_bridge.v:23]
	Parameter AXI_STREAM_DATA_WIDTH bound to: 320 - type: integer 
	Parameter AXI_STREAM_NUM_TRANSFERS bound to: 1 - type: integer 
	Parameter GALAPAGOS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter STATE_INPUT_COLLECTION bound to: 2'b00 
	Parameter STATE_DATA_WIDTH_CONVERSION bound to: 2'b01 
	Parameter STATE_OUTPUT_TRANSMISSION bound to: 2'b10 
	Parameter AXI_STREAM_PACKET_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_width_converter' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/3c1c/src/data_width_converter.v:27]
	Parameter INPUT_WIDTH bound to: 320 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 512 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_DATA_WIDTH_CONVERSION bound to: 2'b01 
	Parameter STATE_OUTPUT_TRANSMISSION bound to: 2'b10 
	Parameter LAST_TRANSFER_WIDTH bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/3c1c/src/data_width_converter.v:106]
INFO: [Synth 8-6155] done synthesizing module 'data_width_converter' (1#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/3c1c/src/data_width_converter.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/3c1c/src/axis_galapagos_bridge.v:138]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_to_galapagos_bridge' (2#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/3c1c/src/axis_galapagos_bridge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_stream_to_galapa_0_0' (3#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ip/design_1_axi_stream_to_galapa_0_0/synth/design_1_axi_stream_to_galapa_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2538.887 ; gain = 0.000 ; free physical = 47632 ; free virtual = 112974
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.887 ; gain = 0.000 ; free physical = 47845 ; free virtual = 113186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.887 ; gain = 0.000 ; free physical = 47844 ; free virtual = 113185
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.727 ; gain = 0.000 ; free physical = 47219 ; free virtual = 112560
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2710.539 ; gain = 22.812 ; free physical = 47243 ; free virtual = 112584
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2710.539 ; gain = 171.652 ; free physical = 47408 ; free virtual = 112749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2710.539 ; gain = 171.652 ; free physical = 47409 ; free virtual = 112751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2710.539 ; gain = 171.652 ; free physical = 47416 ; free virtual = 112757
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'r_output_last_reg' into 'r_output_valid_reg' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/3c1c/src/data_width_converter.v:83]
INFO: [Synth 8-802] inferred FSM for state register 'r_core_state_reg' in module 'data_width_converter'
INFO: [Synth 8-802] inferred FSM for state register 'r_core_state_reg' in module 'axi_stream_to_galapagos_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
STATE_DATA_WIDTH_CONVERSION |                              010 |                               01
STATE_OUTPUT_TRANSMISSION |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_core_state_reg' using encoding 'one-hot' in module 'data_width_converter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  STATE_INPUT_COLLECTION |                              001 |                               00
STATE_DATA_WIDTH_CONVERSION |                              010 |                               01
STATE_OUTPUT_TRANSMISSION |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_core_state_reg' using encoding 'one-hot' in module 'axi_stream_to_galapagos_bridge'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2710.539 ; gain = 171.652 ; free physical = 47439 ; free virtual = 112781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              320 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    320 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_width_converter 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    512 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module axi_stream_to_galapagos_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[0]' (FDRE) to 'inst/dwc/r_input_keep_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[1]' (FDRE) to 'inst/dwc/r_input_keep_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[2]' (FDRE) to 'inst/dwc/r_input_keep_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[3]' (FDRE) to 'inst/dwc/r_input_keep_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[4]' (FDRE) to 'inst/dwc/r_input_keep_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[5]' (FDRE) to 'inst/dwc/r_input_keep_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[6]' (FDRE) to 'inst/dwc/r_input_keep_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[7]' (FDRE) to 'inst/dwc/r_input_keep_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[8]' (FDRE) to 'inst/dwc/r_input_keep_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[9]' (FDRE) to 'inst/dwc/r_input_keep_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[10]' (FDRE) to 'inst/dwc/r_input_keep_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[11]' (FDRE) to 'inst/dwc/r_input_keep_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[12]' (FDRE) to 'inst/dwc/r_input_keep_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[13]' (FDRE) to 'inst/dwc/r_input_keep_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[14]' (FDRE) to 'inst/dwc/r_input_keep_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[15]' (FDRE) to 'inst/dwc/r_input_keep_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[16]' (FDRE) to 'inst/dwc/r_input_keep_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[17]' (FDRE) to 'inst/dwc/r_input_keep_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[18]' (FDRE) to 'inst/dwc/r_input_keep_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[19]' (FDRE) to 'inst/dwc/r_input_keep_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[20]' (FDRE) to 'inst/dwc/r_input_keep_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[21]' (FDRE) to 'inst/dwc/r_input_keep_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[22]' (FDRE) to 'inst/dwc/r_input_keep_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[23]' (FDRE) to 'inst/dwc/r_input_keep_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[24]' (FDRE) to 'inst/dwc/r_input_keep_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[25]' (FDRE) to 'inst/dwc/r_input_keep_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[26]' (FDRE) to 'inst/dwc/r_input_keep_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[27]' (FDRE) to 'inst/dwc/r_input_keep_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[28]' (FDRE) to 'inst/dwc/r_input_keep_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[29]' (FDRE) to 'inst/dwc/r_input_keep_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[30]' (FDRE) to 'inst/dwc/r_input_keep_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[31]' (FDRE) to 'inst/dwc/r_input_keep_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[32]' (FDRE) to 'inst/dwc/r_input_keep_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[33]' (FDRE) to 'inst/dwc/r_input_keep_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[34]' (FDRE) to 'inst/dwc/r_input_keep_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[35]' (FDRE) to 'inst/dwc/r_input_keep_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[36]' (FDRE) to 'inst/dwc/r_input_keep_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[37]' (FDRE) to 'inst/dwc/r_input_keep_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_input_keep_reg[38]' (FDRE) to 'inst/dwc/r_input_keep_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[40]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[41]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[42]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[43]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[44]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[45]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[46]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[47]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[48]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[49]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[50]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[51]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[52]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[53]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[54]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[55]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[56]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[57]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[58]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[59]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[60]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[61]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[62]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_keep_reg[63]' (FDRE) to 'inst/dwc/r_output_data_reg[320]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[320]' (FDRE) to 'inst/dwc/r_output_data_reg[321]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[321]' (FDRE) to 'inst/dwc/r_output_data_reg[322]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[322]' (FDRE) to 'inst/dwc/r_output_data_reg[323]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[323]' (FDRE) to 'inst/dwc/r_output_data_reg[324]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[324]' (FDRE) to 'inst/dwc/r_output_data_reg[325]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[325]' (FDRE) to 'inst/dwc/r_output_data_reg[326]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[326]' (FDRE) to 'inst/dwc/r_output_data_reg[327]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[327]' (FDRE) to 'inst/dwc/r_output_data_reg[328]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[328]' (FDRE) to 'inst/dwc/r_output_data_reg[329]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[329]' (FDRE) to 'inst/dwc/r_output_data_reg[330]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[330]' (FDRE) to 'inst/dwc/r_output_data_reg[331]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[331]' (FDRE) to 'inst/dwc/r_output_data_reg[332]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[332]' (FDRE) to 'inst/dwc/r_output_data_reg[333]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[333]' (FDRE) to 'inst/dwc/r_output_data_reg[334]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[334]' (FDRE) to 'inst/dwc/r_output_data_reg[335]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[335]' (FDRE) to 'inst/dwc/r_output_data_reg[336]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[336]' (FDRE) to 'inst/dwc/r_output_data_reg[337]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[337]' (FDRE) to 'inst/dwc/r_output_data_reg[338]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[338]' (FDRE) to 'inst/dwc/r_output_data_reg[339]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[339]' (FDRE) to 'inst/dwc/r_output_data_reg[340]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[340]' (FDRE) to 'inst/dwc/r_output_data_reg[341]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[341]' (FDRE) to 'inst/dwc/r_output_data_reg[342]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[342]' (FDRE) to 'inst/dwc/r_output_data_reg[343]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[343]' (FDRE) to 'inst/dwc/r_output_data_reg[344]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[344]' (FDRE) to 'inst/dwc/r_output_data_reg[345]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[345]' (FDRE) to 'inst/dwc/r_output_data_reg[346]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[346]' (FDRE) to 'inst/dwc/r_output_data_reg[347]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[347]' (FDRE) to 'inst/dwc/r_output_data_reg[348]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[348]' (FDRE) to 'inst/dwc/r_output_data_reg[349]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[349]' (FDRE) to 'inst/dwc/r_output_data_reg[350]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[350]' (FDRE) to 'inst/dwc/r_output_data_reg[351]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[351]' (FDRE) to 'inst/dwc/r_output_data_reg[352]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[352]' (FDRE) to 'inst/dwc/r_output_data_reg[353]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[353]' (FDRE) to 'inst/dwc/r_output_data_reg[354]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[354]' (FDRE) to 'inst/dwc/r_output_data_reg[355]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[355]' (FDRE) to 'inst/dwc/r_output_data_reg[356]'
INFO: [Synth 8-3886] merging instance 'inst/dwc/r_output_data_reg[356]' (FDRE) to 'inst/dwc/r_output_data_reg[357]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dwc/r_output_data_reg[511] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2710.539 ; gain = 171.652 ; free physical = 47236 ; free virtual = 112577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:44 . Memory (MB): peak = 3125.461 ; gain = 586.574 ; free physical = 43153 ; free virtual = 108495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:44 . Memory (MB): peak = 3126.461 ; gain = 587.574 ; free physical = 43155 ; free virtual = 108497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:45 . Memory (MB): peak = 3146.492 ; gain = 607.605 ; free physical = 43145 ; free virtual = 108486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:46 . Memory (MB): peak = 3152.430 ; gain = 613.543 ; free physical = 42993 ; free virtual = 108334
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:46 . Memory (MB): peak = 3152.430 ; gain = 613.543 ; free physical = 42996 ; free virtual = 108337
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:46 . Memory (MB): peak = 3152.430 ; gain = 613.543 ; free physical = 43003 ; free virtual = 108344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:46 . Memory (MB): peak = 3152.430 ; gain = 613.543 ; free physical = 43000 ; free virtual = 108341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3152.430 ; gain = 613.543 ; free physical = 43002 ; free virtual = 108344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3152.430 ; gain = 613.543 ; free physical = 43011 ; free virtual = 108353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |   648|
|3     |LUT3 |   329|
|4     |LUT5 |     4|
|5     |LUT6 |     2|
|6     |FDRE |  1296|
|7     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------------------------+------+
|      |Instance |Module                         |Cells |
+------+---------+-------------------------------+------+
|1     |top      |                               |  2282|
|2     |  inst   |axi_stream_to_galapagos_bridge |  2282|
|3     |    dwc  |data_width_converter           |  1626|
+------+---------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3152.430 ; gain = 613.543 ; free physical = 43010 ; free virtual = 108351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:38 . Memory (MB): peak = 3152.430 ; gain = 441.891 ; free physical = 43050 ; free virtual = 108391
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 3152.438 ; gain = 613.543 ; free physical = 43056 ; free virtual = 108398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.070 ; gain = 0.000 ; free physical = 46659 ; free virtual = 112001
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:02:23 . Memory (MB): peak = 3233.070 ; gain = 1810.656 ; free physical = 46737 ; free virtual = 112078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.070 ; gain = 0.000 ; free physical = 46736 ; free virtual = 112077
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.runs/design_1_axi_stream_to_galapa_0_0_synth_1/design_1_axi_stream_to_galapa_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_stream_to_galapa_0_0, cache-ID = a5ab296a9d963cf5
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.082 ; gain = 0.000 ; free physical = 46974 ; free virtual = 112315
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.runs/design_1_axi_stream_to_galapa_0_0_synth_1/design_1_axi_stream_to_galapa_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_stream_to_galapa_0_0_utilization_synth.rpt -pb design_1_axi_stream_to_galapa_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  4 21:41:10 2020...
