\BOOKMARK [2][]{Outline0.1}{Dissertation Objectives:}{}% 1
\BOOKMARK [2][]{Outline0.2}{Introduction}{}% 2
\BOOKMARK [3][]{Outline0.2.1.5}{Working Flow}{Outline0.2}% 3
\BOOKMARK [3][]{Outline0.2.2.6}{Why is NoC used and why do we need its partitioning?}{Outline0.2}% 4
\BOOKMARK [3][]{Outline0.2.3.8}{NoC Architecture}{Outline0.2}% 5
\BOOKMARK [3][]{Outline0.2.4.14}{CONNECT NoC Tool}{Outline0.2}% 6
\BOOKMARK [3][]{Outline0.2.5.15}{Flit- Structure and NoC Parameters}{Outline0.2}% 7
\BOOKMARK [2][]{Outline0.3}{Automated NoC Partitioning}{}% 8
\BOOKMARK [3][]{Outline0.3.1.16}{Router Details}{Outline0.3}% 9
\BOOKMARK [3][]{Outline0.3.2.17}{Partitioning Links}{Outline0.3}% 10
\BOOKMARK [3][]{Outline0.3.3.18}{Partitioning Script}{Outline0.3}% 11
\BOOKMARK [2][]{Outline0.4}{Inter-chip Communication Module}{}% 12
\BOOKMARK [3][]{Outline0.4.1.19}{High Speed Serial Interface Integration with Partitioned NoC}{Outline0.4}% 13
\BOOKMARK [3][]{Outline0.4.2.24}{Quasi-SERDES Physical Link Module}{Outline0.4}% 14
\BOOKMARK [2][]{Outline0.5}{PG-LDPC Implementation on un-partitioned/partitioned NoC}{}% 15
\BOOKMARK [3][]{Outline0.5.1.27}{Tanner Graph formation}{Outline0.5}% 16
\BOOKMARK [3][]{Outline0.5.2.29}{Bit-Flipping Algorithm}{Outline0.5}% 17
\BOOKMARK [3][]{Outline0.5.3.30}{PG-LDPC \(7,3\) Implementation using NoC}{Outline0.5}% 18
\BOOKMARK [3][]{Outline0.5.4.31}{Results and Comparison}{Outline0.5}% 19
\BOOKMARK [2][]{Outline0.6}{Independent platform for HW/SW Co-design}{}% 20
\BOOKMARK [3][]{Outline0.6.1.34}{Raspberry Pi and DE0 Nano}{Outline0.6}% 21
\BOOKMARK [3][]{Outline0.6.2.36}{FPGA/CPLD Configuration using urJTAG}{Outline0.6}% 22
\BOOKMARK [2][]{Outline0.7}{Summary, Conclusion and Future Work}{}% 23
\BOOKMARK [3][]{Outline0.7.1.38}{Summary}{Outline0.7}% 24
\BOOKMARK [3][]{Outline0.7.2.40}{Future Work}{Outline0.7}% 25
\BOOKMARK [3][]{Outline0.7.3.42}{References}{Outline0.7}% 26
