<dec f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='50' type='bool'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='91' u='r' c='_ZNK4llvm13CoalescerPair9isFlippedEv'/>
<offset>208</offset>
<doc f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='48'>/// True when DstReg and SrcReg are reversed from the original
    /// copy instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='401' u='w' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='414' u='w' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='471' u='w' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='471' u='r' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='490' u='w' c='_ZN4llvm13CoalescerPair4flipEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='490' u='r' c='_ZN4llvm13CoalescerPair4flipEv'/>
