[2025-09-18 09:55:09] START suite=qualcomm_srv trace=srv684_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv684_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2607386 heartbeat IPC: 3.835 cumulative IPC: 3.835 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5052984 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5052984 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5052985 heartbeat IPC: 4.089 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14067691 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23139030 heartbeat IPC: 1.102 cumulative IPC: 1.106 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32153242 heartbeat IPC: 1.109 cumulative IPC: 1.107 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41229405 heartbeat IPC: 1.102 cumulative IPC: 1.106 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50271674 heartbeat IPC: 1.106 cumulative IPC: 1.106 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 59274942 heartbeat IPC: 1.111 cumulative IPC: 1.107 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 68398486 heartbeat IPC: 1.096 cumulative IPC: 1.105 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 77436883 heartbeat IPC: 1.106 cumulative IPC: 1.105 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv684_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 86490897 heartbeat IPC: 1.104 cumulative IPC: 1.105 (Simulation time: 00 hr 11 min 46 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90510441 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 00 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90510441 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv684_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.105 instructions: 100000000 cycles: 90510441
CPU 0 Branch Prediction Accuracy: 90.89% MPKI: 16.01 Average ROB Occupancy at Mispredict: 26.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3791
BRANCH_INDIRECT: 0.4179
BRANCH_CONDITIONAL: 13.08
BRANCH_DIRECT_CALL: 0.92
BRANCH_INDIRECT_CALL: 0.6027
BRANCH_RETURN: 0.6146


====Backend Stall Breakdown====
ROB_STALL: 75952
LQ_STALL: 0
SQ_STALL: 550392


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 109.2
REPLAY_LOAD: 85.02857
NON_REPLAY_LOAD: 20.104933

== Total ==
ADDR_TRANS: 6006
REPLAY_LOAD: 5952
NON_REPLAY_LOAD: 63994

== Counts ==
ADDR_TRANS: 55
REPLAY_LOAD: 70
NON_REPLAY_LOAD: 3183

cpu0->cpu0_STLB TOTAL        ACCESS:    1864475 HIT:    1860278 MISS:       4197 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1864475 HIT:    1860278 MISS:       4197 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 245 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8575944 HIT:    7454765 MISS:    1121179 MSHR_MERGE:      55323
cpu0->cpu0_L2C LOAD         ACCESS:    6756610 HIT:    5903077 MISS:     853533 MSHR_MERGE:       7459
cpu0->cpu0_L2C RFO          ACCESS:     558880 HIT:     404463 MISS:     154417 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     256244 HIT:     163402 MISS:      92842 MSHR_MERGE:      47864
cpu0->cpu0_L2C WRITE        ACCESS:     996629 HIT:     983419 MISS:      13210 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7581 HIT:        404 MISS:       7177 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     207345 ISSUED:     175297 USEFUL:      10905 USELESS:      12589
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15030621 HIT:    8059566 MISS:    6971055 MSHR_MERGE:    1644330
cpu0->cpu0_L1I LOAD         ACCESS:   15030621 HIT:    8059566 MISS:    6971055 MSHR_MERGE:    1644330
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.76 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30920100 HIT:   27253585 MISS:    3666515 MSHR_MERGE:    1581588
cpu0->cpu0_L1D LOAD         ACCESS:   17100264 HIT:   15279080 MISS:    1821184 MSHR_MERGE:     391300
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     462010 HIT:     300593 MISS:     161417 MSHR_MERGE:      72842
cpu0->cpu0_L1D WRITE        ACCESS:   13349267 HIT:   11673037 MISS:    1676230 MSHR_MERGE:    1117343
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8559 HIT:        875 MISS:       7684 MSHR_MERGE:        103
cpu0->cpu0_L1D PREFETCH REQUESTED:     676667 ISSUED:     462010 USEFUL:      19166 USELESS:      43285
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12466350 HIT:   10556568 MISS:    1909782 MSHR_MERGE:     956904
cpu0->cpu0_ITLB LOAD         ACCESS:   12466350 HIT:   10556568 MISS:    1909782 MSHR_MERGE:     956904
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.084 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28886359 HIT:   27659406 MISS:    1226953 MSHR_MERGE:     315356
cpu0->cpu0_DTLB LOAD         ACCESS:   28886359 HIT:   27659406 MISS:    1226953 MSHR_MERGE:     315356
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.047 cycles
cpu0->LLC TOTAL        ACCESS:    1291394 HIT:    1231411 MISS:      59983 MSHR_MERGE:       1810
cpu0->LLC LOAD         ACCESS:     846074 HIT:     829138 MISS:      16936 MSHR_MERGE:        192
cpu0->LLC RFO          ACCESS:     154417 HIT:     127040 MISS:      27377 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      44978 HIT:      33549 MISS:      11429 MSHR_MERGE:       1618
cpu0->LLC WRITE        ACCESS:     238748 HIT:     238518 MISS:        230 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7177 HIT:       3166 MISS:       4011 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3416
  ROW_BUFFER_MISS:      54523
  AVG DBUS CONGESTED CYCLE: 3.398
Channel 0 WQ ROW_BUFFER_HIT:        907
  ROW_BUFFER_MISS:      21694
  FULL:          0
Channel 0 REFRESHES ISSUED:       7542

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510123       440535        80826         2243
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          204          339          232
  STLB miss resolved @ L2C                0           38           76          176           57
  STLB miss resolved @ LLC                0          197          374         1530          576
  STLB miss resolved @ MEM                0            3          250         2252         2114

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162817        47663      1276077       126589          449
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           59          127           20
  STLB miss resolved @ L2C                0           41           69           41            7
  STLB miss resolved @ LLC                0           75          197          466           58
  STLB miss resolved @ MEM                0            0           71          238           85
[2025-09-18 10:08:09] END   suite=qualcomm_srv trace=srv684_ap (rc=0)
