
# Team 21 Reduced RISCV CPU 

### Team 21 Participants and responsibilities

- Mohammed Tayyab Khalid - Test bench 
- Ziean Ahmad Sheikh - Control unit, instruction memory and sign extend block
- Ronit Ravi - ALU and register file block
- Daniel Dehghan - Program counter block




### Challenges Encountered

After dividing the tasks, it was agreed that everyone would regroup after they finished with their part of the CPU. We did just that, except everyone's System Verilog files had some issues.
No one tested their part of the CPU, so when we put everything together, we ran into multiple errors on Ubuntu. 
Everyone reviewed the top file of the CPU to see where 

