
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126002                       # Number of seconds simulated
sim_ticks                                126001809108                       # Number of ticks simulated
final_tick                               1267637144739                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58398                       # Simulator instruction rate (inst/s)
host_op_rate                                    76089                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3216575                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895312                       # Number of bytes of host memory used
host_seconds                                 39172.67                       # Real time elapsed on the host
sim_insts                                  2287586946                       # Number of instructions simulated
sim_ops                                    2980619128                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1847680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1249152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3100160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1120384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1120384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14435                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9759                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24220                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8753                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8753                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14663916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9913762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                24604091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8891809                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8891809                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8891809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14663916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9913762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33495900                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151262677                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22316845                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19558132                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1742370                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11044909                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10775975                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552879                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54316                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117694920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124039558                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22316845                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12328854                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25244573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5702387                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2053443                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13414009                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148942768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123698195     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271380      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2333856      1.57%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946711      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566518      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3861363      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          846667      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          661641      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10756437      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148942768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147537                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.820028                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116761643                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3179971                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25031234                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25259                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3944653                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399251                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140014644                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3944653                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117232121                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1540804                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793261                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24574693                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       857229                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139027023                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89754                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       522443                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184640411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630821827                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630821827                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35744239                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19863                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2695706                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23140160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82435                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001912                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137406250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129071327                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104456                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22850266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49023145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148942768                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95212156     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21898227     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10978188      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7203240      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506667      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3884710      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742538      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434778      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82264      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148942768                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324021     59.68%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138234     25.46%     85.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80634     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101903806     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081754      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21615701     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460145      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129071327                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.853293                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542889                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004206                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407732767                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160276689                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126149566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129614216                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240651                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4210089                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139658                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3944653                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1032290                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52203                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137426114                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23140160                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493013                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          192                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879030                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127683057                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21282107                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388270                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25742063                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19665122                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459956                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.844115                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126262206                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126149566                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72858005                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173038714                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.833977                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421050                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23815475                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1747142                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144998115                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783538                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659609                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102791570     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386313     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837090      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647313      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014206      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068794      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4456396      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901480      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894953      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144998115                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894953                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280530223                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278798870                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2319909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.512627                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.512627                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.661102                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.661102                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590649035                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165739496                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146816917                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151262677                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23338428                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19241193                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2082779                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9600278                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8955993                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2448037                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91949                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    113702156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128173605                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23338428                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11404030                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26796803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6164753                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3672850                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13190945                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1723860                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148219131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.061882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121422328     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1396002      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1979723      1.34%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2587040      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2901181      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2157429      1.46%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1247892      0.84%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1824832      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12702704      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148219131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154291                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.847358                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112449849                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5343124                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26317261                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61806                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4047090                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3725964                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154672608                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4047090                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113228867                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1116385                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2829815                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25602907                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1394066                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153648563                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          979                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        280959                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       576028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          804                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    214260045                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    717817960                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    717817960                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175085635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39174395                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40565                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23473                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4211143                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14600226                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7582912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125218                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1648289                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149333231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139752267                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27304                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21483273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50692826                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6331                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148219131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.942876                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89079752     60.10%     60.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23823108     16.07%     76.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13197448      8.90%     85.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8504003      5.74%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7807997      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3113570      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1891705      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       540198      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       261350      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148219131                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          66811     22.66%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         98550     33.42%     56.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       129521     43.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117332255     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2132092      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17092      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12744171      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7526657      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139752267                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.923904                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             294882                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002110                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428045847                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170857361                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137084939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140047149                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       340873                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3046344                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       177875                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4047090                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         844648                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113936                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149373746                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1418204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14600226                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7582912                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23423                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         86973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1224821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2399123                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137865666                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12570727                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1886597                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20095958                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19321096                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7525231                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.911432                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137085201                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137084939                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80298996                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218128692                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.906271                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368127                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102541364                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126027065                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23356541                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34184                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2116833                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144172041                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.681906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     93086544     64.57%     64.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24562006     17.04%     81.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9648661      6.69%     88.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4962816      3.44%     91.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4331598      3.00%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2080436      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1800109      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848905      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2850966      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144172041                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102541364                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126027065                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18958916                       # Number of memory references committed
system.switch_cpus1.commit.loads             11553879                       # Number of loads committed
system.switch_cpus1.commit.membars              17092                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18075998                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113595489                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2571508                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2850966                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           290704681                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302814355                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47787                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3043546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102541364                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126027065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102541364                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.475138                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.475138                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.677903                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.677903                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       621218505                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190195083                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144878671                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34184                       # number of misc regfile writes
system.l20.replacements                         14449                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213145                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22641                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.414116                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.843217                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.433240                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5147.119706                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2852.603837                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022686                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000785                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628311                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348218                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35022                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35022                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9365                       # number of Writeback hits
system.l20.Writeback_hits::total                 9365                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35022                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35022                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35022                       # number of overall hits
system.l20.overall_hits::total                  35022                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14435                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14449                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14435                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14449                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14435                       # number of overall misses
system.l20.overall_misses::total                14449                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3326968                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3445111970                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3448438938                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3326968                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3445111970                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3448438938                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3326968                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3445111970                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3448438938                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49457                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49471                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9365                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9365                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49457                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49471                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49457                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49471                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291870                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.292070                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291870                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.292070                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291870                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.292070                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 238663.801178                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 238662.809745                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 238663.801178                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 238662.809745                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 238663.801178                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 238662.809745                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2281                       # number of writebacks
system.l20.writebacks::total                     2281                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14435                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14449                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14435                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14449                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14435                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14449                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2579094110                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2581579197                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2579094110                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2581579197                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2579094110                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2581579197                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291870                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.292070                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291870                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.292070                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291870                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.292070                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178669.491514                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 178668.364385                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 178669.491514                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 178668.364385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 178669.491514                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 178668.364385                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9773                       # number of replacements
system.l21.tagsinuse                      8191.996493                       # Cycle average of tags in use
system.l21.total_refs                          601470                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17965                       # Sample count of references to valid blocks.
system.l21.avg_refs                         33.480100                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          337.797551                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.897863                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4014.977707                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3831.323372                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.041235                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000964                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.490110                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.467691                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43778                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43778                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26012                       # number of Writeback hits
system.l21.Writeback_hits::total                26012                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43778                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43778                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43778                       # number of overall hits
system.l21.overall_hits::total                  43778                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9759                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9771                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9759                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9771                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9759                       # number of overall misses
system.l21.overall_misses::total                 9771                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3374382                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2729421705                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2732796087                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3374382                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2729421705                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2732796087                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3374382                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2729421705                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2732796087                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53537                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53549                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26012                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26012                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53537                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53549                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53537                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53549                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.182285                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.182468                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.182285                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.182468                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.182285                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.182468                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 281198.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279682.519213                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 279684.381025                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 281198.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279682.519213                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 279684.381025                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 281198.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279682.519213                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 279684.381025                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6472                       # number of writebacks
system.l21.writebacks::total                     6472                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9759                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9771                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9759                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9771                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9759                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9771                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2653313                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2142992558                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2145645871                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2653313                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2142992558                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2145645871                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2653313                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2142992558                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2145645871                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.182285                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.182468                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.182285                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.182468                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.182285                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.182468                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 221109.416667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219591.408751                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 219593.273053                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 221109.416667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 219591.408751                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 219593.273053                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 221109.416667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 219591.408751                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 219593.273053                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989531                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013446106                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873283.005545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989531                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13413992                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13413992                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13413992                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13413992                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13413992                       # number of overall hits
system.cpu0.icache.overall_hits::total       13413992                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4273584                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4273584                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4273584                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4273584                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4273584                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4273584                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13414009                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13414009                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13414009                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13414009                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13414009                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13414009                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 251387.294118                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 251387.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 251387.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3443168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3443168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3443168                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 245940.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49457                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245035249                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49713                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4928.997425                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.321607                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.678393                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825475                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174525                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19252476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19252476                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23585968                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23585968                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23585968                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23585968                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185605                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185605                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185605                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185605                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185605                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25838901498                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25838901498                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25838901498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25838901498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25838901498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25838901498                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19438081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19438081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23771573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23771573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23771573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23771573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009549                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009549                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007808                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007808                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007808                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007808                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139214.468888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139214.468888                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139214.468888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139214.468888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139214.468888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139214.468888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9365                       # number of writebacks
system.cpu0.dcache.writebacks::total             9365                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136148                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       136148                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       136148                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       136148                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       136148                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49457                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49457                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49457                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49457                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49457                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5846590813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5846590813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5846590813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5846590813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5846590813                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5846590813                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118215.638090                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 118215.638090                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 118215.638090                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 118215.638090                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 118215.638090                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 118215.638090                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997193                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098244125                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs                   2218675                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997193                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019226                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13190930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13190930                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13190930                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13190930                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13190930                       # number of overall hits
system.cpu1.icache.overall_hits::total       13190930                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4191512                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4191512                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4191512                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4191512                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4191512                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4191512                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13190945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13190945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13190945                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13190945                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13190945                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13190945                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 279434.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 279434.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 279434.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 279434.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 279434.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 279434.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3474003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3474003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3474003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3474003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3474003                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3474003                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 289500.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 289500.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 289500.250000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 289500.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 289500.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 289500.250000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53537                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185843309                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53793                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3454.786106                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.716396                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.283604                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912955                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087045                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9360159                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9360159                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7366755                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7366755                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18124                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18124                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17092                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16726914                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16726914                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16726914                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16726914                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156127                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3117                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3117                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       159244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        159244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       159244                       # number of overall misses
system.cpu1.dcache.overall_misses::total       159244                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20151692563                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20151692563                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    664781523                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    664781523                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20816474086                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20816474086                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20816474086                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20816474086                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9516286                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9516286                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7369872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7369872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16886158                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16886158                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16886158                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16886158                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016406                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016406                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009430                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009430                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009430                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009430                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129072.438227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129072.438227                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 213276.074110                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 213276.074110                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 130720.617957                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130720.617957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 130720.617957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130720.617957                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1325133                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 220855.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26012                       # number of writebacks
system.cpu1.dcache.writebacks::total            26012                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       102590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       102590                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3117                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105707                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105707                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105707                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105707                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53537                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53537                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53537                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5676565793                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5676565793                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5676565793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5676565793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5676565793                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5676565793                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003170                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003170                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003170                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003170                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106030.703868                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106030.703868                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106030.703868                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106030.703868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106030.703868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106030.703868                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
