m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/altera/15.1
vadd_1
Z0 !s110 1456980486
!i10b 1
!s100 GHW8A3ihNKan4:F1jO_bX2
IPHV__98Mjcfzi??:zB7Pj0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog
Z3 w1456773775
Z4 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_1.v
Z5 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_1.v
L0 1
Z6 OV;L;10.4b;61
r1
!s85 0
31
Z7 !s108 1456980486.000000
Z8 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_1.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_1.v|
!i113 1
Z10 o-work work
vadd_1_tb
R0
!i10b 1
!s100 o?0=^z4YGVcYP>iJ89Z@P1
I]bS<l7fWELK7bOWTz@ikL2
R1
R2
R3
R4
R5
Z11 L0 13
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
vadress_extend
Z12 !s110 1456980483
!i10b 1
!s100 i[]a=eLCPim0PaDMJBdjW1
I8aK[dW<noQmfM9]eIk4<_1
R1
R2
Z13 w1455489609
Z14 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v
Z15 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v
L0 1
R6
r1
!s85 0
31
Z16 !s108 1456980483.000000
Z17 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v|
Z18 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v|
!i113 1
R10
vadress_extend_tb
R12
!i10b 1
!s100 :mD@3I;jTQgNo<iIzLg[V2
I<Jm1C^7@]Ozg4[bYV7k>Z2
R1
R2
R13
R14
R15
R11
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
valu_32b
Z19 !s110 1456980485
!i10b 1
!s100 aBid56nKM6OV`ZSP0]Bc70
I4OTo>0zoAcB9X;mje_URD1
R1
R2
Z20 w1456980472
Z21 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v
Z22 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v
L0 1
R6
r1
!s85 0
31
Z23 !s108 1456980485.000000
Z24 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v|
Z25 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v|
!i113 1
R10
valu_32b_tb
R19
!i10b 1
!s100 Wjz3nGYWz3I<@d68Y@cU?0
IR@OIcPE_VQO<3RX2Z=?O01
R1
R2
R20
R21
R22
L0 117
R6
r1
!s85 0
31
R23
R24
R25
!i113 1
R10
vcomparator
Z26 !s110 1456980484
!i10b 1
!s100 RcIaH=j=dmh>HiY0QnmJM3
IO<5TUz<WQ]k3HlVzmhn`J1
R1
R2
Z27 w1456965503
Z28 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v
Z29 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v
L0 2
R6
r1
!s85 0
31
Z30 !s108 1456980484.000000
Z31 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v|
Z32 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v|
!i113 1
R10
vcomparator_tb
R26
!i10b 1
!s100 1DEFhQg:6cCXnCMHj:W8l2
INl=On=N@XMn8NU35ADUjU3
R1
R2
R27
R28
R29
L0 34
R6
r1
!s85 0
31
R30
R31
R32
!i113 1
R10
vcontrol_unit
R26
!i10b 1
!s100 NLIMN69AXW>bRZR6hcdfF1
I:hjG`hfoKmjCe1jKJB4kl0
R1
R2
Z33 w1456962320
Z34 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
Z35 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
L0 1
R6
r1
!s85 0
31
R30
Z36 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v|
Z37 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v|
!i113 1
R10
vcontrol_unit_tb
R26
!i10b 1
!s100 Ybi92XPoVlz0a1el6U?H21
IXbKk=H:bc36hUgKK9@ULb2
R1
R2
R33
R34
R35
L0 82
R6
r1
!s85 0
31
R30
R36
R37
!i113 1
R10
vex_wb_register
R19
!i10b 1
!s100 hYIbzVnCad;nkF?gGH?m=3
I>FQI@HM3UzDP<26h4IVk_0
R1
R2
w1456760970
8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ex_wb_register.v
FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ex_wb_register.v
L0 1
R6
r1
!s85 0
31
R23
!s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ex_wb_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ex_wb_register.v|
!i113 1
R10
vfo_ex_register
R0
!i10b 1
!s100 k[TLWZl>?TD6eC9?lFDSV0
IQjaHR_PN?66K12n>oI]`_3
R1
R2
w1456760937
8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/fo_ex_register.v
FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/fo_ex_register.v
L0 1
R6
r1
!s85 0
31
R23
!s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/fo_ex_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/fo_ex_register.v|
!i113 1
R10
vid_fo_register
R0
!i10b 1
!s100 ale4R3<:6n`AH0PVk9Pk21
IP4l]4=E:e8^_I;G^?8?mP3
R1
R2
w1456760974
8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/id_fo_register.v
FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/id_fo_register.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/id_fo_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/id_fo_register.v|
!i113 1
R10
vif_id_register
R19
!i10b 1
!s100 WP5diN>K[IX[>Sm^:CL3b0
I0nnj3Bl4aR0YVLdAjjW873
R1
R2
w1456760972
8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/if_id_register.v
FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/if_id_register.v
L0 1
R6
r1
!s85 0
31
R23
!s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/if_id_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/if_id_register.v|
!i113 1
R10
vmux2_32b
R12
!i10b 1
!s100 lh9<<A>4mPQFJEE]E<:zW3
I`DPmC[RcNz=3zO4kmcG>e3
R1
R2
Z38 w1455489658
Z39 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v
Z40 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v
L0 1
R6
r1
!s85 0
31
R16
Z41 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v|
Z42 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v|
!i113 1
R10
vmux2_32b_tb
R12
!i10b 1
!s100 8M[]F>njEhlFAR`l@iM<T0
Ih]1l0[TF[B7m9BgN^EiS02
R1
R2
R38
R39
R40
Z43 L0 17
R6
r1
!s85 0
31
R16
R41
R42
!i113 1
R10
vmux2_4b
Z44 !s110 1456943836
!i10b 1
!s100 B2<f3MZG4W`0Dd1O8g?Dk0
I=zg0dKz:=ic9nTGJUXdg71
R1
R2
Z45 w1456931374
Z46 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_4b.v
Z47 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_4b.v
L0 1
R6
r1
!s85 0
31
Z48 !s108 1456943836.000000
Z49 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_4b.v|
Z50 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_4b.v|
!i113 1
R10
vmux2_4b_tb
R44
!i10b 1
!s100 HceT19EBd@9eEn2G5=_DQ1
IUSCH88Ah3zcPH_??k:>QG0
R1
R2
R45
R46
R47
R43
R6
r1
!s85 0
31
R48
R49
R50
!i113 1
R10
vmux3_32b
Z51 !s110 1456877209
!i10b 1
!s100 Qh7C5Zg1TaX1mFRzX]=7n1
I65JG<_4@`2aTJ=Y40Z6Mc0
R1
Z52 dC:/Users/Thiago/Desktop/verilog
Z53 w1456860005
Z54 8C:/Users/Thiago/Desktop/verilog/mux3_32b.v
Z55 FC:/Users/Thiago/Desktop/verilog/mux3_32b.v
L0 1
R6
r1
!s85 0
31
Z56 !s108 1456877209.000000
Z57 !s107 C:/Users/Thiago/Desktop/verilog/mux3_32b.v|
Z58 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Thiago/Desktop/verilog/mux3_32b.v|
!i113 1
R10
vmux3_32b_PC
R12
!i10b 1
!s100 >RVzFB4fenB23aXUFaSBP1
ICzj>K=O54F_?N6NG_lF1Y0
R1
R2
Z59 w1456961733
Z60 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v
Z61 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v
L0 1
R6
r1
!s85 0
31
R16
Z62 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v|
Z63 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v|
!i113 1
R10
nmux3_32b_@p@c
vmux3_32b_PC_tb
R12
!i10b 1
!s100 cf`V01D8iH[X[QbO_>c]82
IkMYdm`QE;i@ONl?Cn:Hoe2
R1
R2
R59
R60
R61
L0 25
R6
r1
!s85 0
31
R16
R62
R63
!i113 1
R10
nmux3_32b_@p@c_tb
vmux3_32b_tb
R51
!i10b 1
!s100 Od[@XkUA0ND9Z8QVZEizM1
Ik2d[VBXPcTc_giim:Q1fk0
R1
R52
R53
R54
R55
Z64 L0 18
R6
r1
!s85 0
31
R56
R57
R58
!i113 1
R10
vmux3_4b
R0
!i10b 1
!s100 6ie5MDI_kZKBSZ_lTI0FL2
Id]BN7l@lj9@mNlWGE;0Wi3
R1
R2
Z65 w1456931422
Z66 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_4b.v
Z67 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_4b.v
L0 1
R6
r1
!s85 0
31
R7
Z68 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_4b.v|
Z69 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_4b.v|
!i113 1
R10
vmux3_4b_tb
R0
!i10b 1
!s100 haI7`B1;CCJ@>KCU@NS0N0
IioC5Eaoi6ln>N]QclFH8O2
R1
R2
R65
R66
R67
R64
R6
r1
!s85 0
31
R7
R68
R69
!i113 1
R10
vpc
R12
!i10b 1
!s100 >Y;433YZ@__jTei>9^<5F1
IUNYQLKaN=WO_>X20iKk<m3
R1
R2
Z70 w1456762483
Z71 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v
Z72 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v
L0 1
R6
r1
!s85 0
31
R16
Z73 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v|
Z74 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v|
!i113 1
R10
vpc_tb
R12
!i10b 1
!s100 ][BjLmO8;6[caR4dBM?X83
IHKbdTUc3SDIS2Jg=bo_]L1
R1
R2
R70
R71
R72
R64
R6
r1
!s85 0
31
R16
R73
R74
!i113 1
R10
vprocessor
R26
!i10b 1
!s100 GjFM^>PY>J?fJI:gnMcDd1
IBCF;YEL_ic]_G<Z]eLnV<3
R1
R2
Z75 w1456978249
Z76 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v
Z77 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v
L0 1
R6
r1
!s85 0
31
R30
Z78 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v|
Z79 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v|
!i113 1
R10
vprocessor_tb
R26
!i10b 1
!s100 HcPMzZkm:Y?XEb@l4;I1N1
IUHDoYBIzXRYkj4mg6:IN?0
R1
R2
R75
R76
R77
L0 45
R6
r1
!s85 0
31
R30
R78
R79
!i113 1
R10
Eram
Z80 w1456932638
Z81 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z82 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z83 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z84 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z85 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z86 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd
Z87 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd
l0
L29
V9^iE4SVERGAE0kZ0`;hii0
!s100 8g4^R4mJO>iod1mX6nlP_3
Z88 OV;C;10.4b;61
32
R19
!i10b 1
R30
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd|
Z90 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd|
!i113 1
Z91 o-work work -2002 -explicit
Z92 tExplicit 1
Aram_arch
R81
R82
R83
R84
R85
Z93 DEx4 work 3 ram 0 22 9^iE4SVERGAE0kZ0`;hii0
l47
L44
VZSTkgS7l__>2e4GNLNHkV3
!s100 @GLa^D0BM6zT`A_gn1ImT3
R88
32
R19
!i10b 1
R30
R89
R90
!i113 1
R91
R92
Eram_tb
R80
R83
R82
R85
R81
R84
R2
R86
R87
l0
L131
V9B@MIInF[6nXM7`cj[hhd2
!s100 2:;5<@>aHbXif7DLj=G>21
R88
32
R19
!i10b 1
R30
R89
R90
!i113 1
R91
R92
Atb_architecture
R83
R82
R85
R81
R84
Z94 DEx4 work 6 ram_tb 0 22 9B@MIInF[6nXM7`cj[hhd2
l157
L136
VDJ^9k228gSWN7HZU7;Ib:1
!s100 <SHOFa==HWh:R1P>jZ5`E0
R88
32
R19
!i10b 1
R30
R89
R90
!i113 1
R91
R92
vreg_flags
R26
!i10b 1
!s100 VRPi:mbdQk>XaBZ>dOM4Z2
I51]JdQTahEWMlTZH3k4J:1
R1
R2
Z95 w1456967761
Z96 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v
Z97 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v
L0 1
R6
r1
!s85 0
31
R30
Z98 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v|
Z99 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v|
!i113 1
R10
vreg_flags_tb
R26
!i10b 1
!s100 UA<Me<0R>W0B4BR=8BUJb0
IBd`9ZoDg^eAA06XJXM=f?2
R1
R2
R95
R96
R97
Z100 L0 16
R6
r1
!s85 0
31
R30
R98
R99
!i113 1
R10
vregs_bank
R26
!i10b 1
!s100 lH:80OzjhW0XcU<41Boj01
IS738cXf<oRP1J;fMJWZGL3
R1
R2
Z101 w1456934683
Z102 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v
Z103 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v
L0 1
R6
r1
!s85 0
31
R30
Z104 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v|
Z105 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v|
!i113 1
R10
vregs_bank_tb
R26
!i10b 1
!s100 9]o3e^?XLG8fflJnZ>TVg1
IUz7<N0JFdSU7X@3EibgS70
R1
R2
R101
R102
R103
L0 35
R6
r1
!s85 0
31
R30
R104
R105
!i113 1
R10
vsignal_extend
R12
!i10b 1
!s100 TX`ol2HnZ@>RQZn<mbcn82
Id1mcP<IXZ0f4ThHKF]agd1
R1
R2
Z106 w1456762889
Z107 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v
Z108 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v
L0 1
R6
r1
!s85 0
31
R16
Z109 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v|
Z110 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v|
!i113 1
R10
vsignal_extend_tb
R12
!i10b 1
!s100 K`5V7XSW:S`LU<C>j0SbM2
IfoK`nI_iM8BRHYUgU;^P:3
R1
R2
R106
R107
R108
R100
R6
r1
!s85 0
31
R16
R109
R110
!i113 1
R10
Ctestbench_for_ram
eram_tb
aTB_ARCHITECTURE
R93
DAx4 work 6 ram_tb 15 tb_architecture 22 DJ^9k228gSWN7HZU7;Ib:1
R83
R82
R85
R81
R84
R94
R80
R2
R86
R87
l0
L223
VT2H`kenYGb[TN[RQ4Ah]92
!s100 aYQ>5<Fil1jSE8[KXo3DW0
R88
32
R19
!i10b 1
R30
R89
R90
!i113 1
R91
R92
