





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » FPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-259633.html">
    <link rel="next" href="x86-261874.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-259633.html">Previous</a></li>


          

<li><a href="x86-245307.html">Up</a></li>


          

<li><a href="x86-261874.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">FDIV            Divide real                          Exceptions: I D Z O U P</span></span><br /><span class="line"><span class="ngb">FDIVP           Divide real and pop</span>                  C3 C2 C1 C0: ? ? * ?</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">FDIV</span> [[destination,] source]</span><br /><span class="line"><span class="ngb">FDIVP</span> [destination, ST]</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   ; FDIV source                   ; FDIV and FDIVP</span><br /><span class="line">                ST ← ST / source                ST(1) ← ST(1) / ST</span><br /><span class="line">                                                pop ST</span><br /><span class="line"></span><br /><span class="line">                ; FDIV dest, source             ; FDIVP dest, ST</span><br /><span class="line">                ST(dest) ← ST(dest) / ST(src)   ST(dest) ← ST(dest) / ST</span><br /><span class="line">                                                pop ST</span><br /><span class="line"></span><br /><span class="line">    FDIV/FDIVP divide the destination operand by the source operand and</span><br /><span class="line">    leave the quotient in the destination operand.</span><br /><span class="line"></span><br /><span class="line">    The one-operand form of FDIV divides ST by a (single or double real)</span><br /><span class="line">    memory operand and leaves the result in ST.</span><br /><span class="line">    The two-operand form of FDIV divides two register operands (one of</span><br /><span class="line">    these must be ST) and stores the result in the destination register.</span><br /><span class="line">    FDIVP works like the two-operand FDIV but requires ST to be the</span><br /><span class="line">    source operand; it also pops the stack.</span><br /><span class="line">    The no-operand forms FDIV and FDIVP equal &#39;FDIVP ST(1), ST&#39;.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    D8 /6       FDIV m32</span><br /><span class="line">    DC /6       FDIV m64</span><br /><span class="line">    D8 F0 + i   FDIV ST,ST(i)</span><br /><span class="line">    DC F8 + i   FDIV ST(i),ST</span><br /><span class="line">    DE F8 + i   FDIVP ST(i),ST</span><br /><span class="line">    DE F9       FDIV</span><br /><span class="line">    DE F9       FDIVP</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Timing</span></span><br /><span class="line">    Variations/</span><br /><span class="line">    operand       8087         287        387      486     Pentium</span><br /><span class="line">    fdiv reg    193-203      193-203     88-91     73      39      FX</span><br /><span class="line">    fdiv m32   (215-225)+EA  215-225      89       73      39      FX</span><br /><span class="line">    fdiv m64   (220-230)+EA  220-230      94       73      39      FX</span><br /><span class="line">    fdivp       197-207      197-207      91       73      39      FX</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-261874.html">FDIVR</a></li>
        
          <li><a href="x86-266264.html">FIDIV</a></li>
        
          <li><a href="x86-285963.html">FSCALE</a></li>
        
          <li><a href="x86-302767.html">FXTRACT</a></li>
        
          <li><a href="x86-276216.html">FMUL</a></li>
        
          <li><a href="x86-315779.html">CC</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

