# SoC Lab Lab4-1

## File Path
* design.v source: rtl/user/*.v 
* firware source: testbench/counter_la_fir.c, testbench/fir.c and testbench/fir.h
* vivado project: vvd_fir_lab4_1/project_1/

* synthesis area report: vvd_fir_lab4_1/project_1/project_1.runs/synth_1/user_proj_example_utilization_synth.rpt

* synthesis timing report: vvd_fir_lab4_1/project_1/syn_report/timing_report.txt
* simulation log files: testbench/counter_la_fir/simulation_log.txt

* Report: Report.pdf

## How to replicate
in this folder, run
sh
source run_clean
source run_sim