{
  "design": {
    "design_info": {
      "boundary_crc": "0xCF2F78F418D0B67B",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../UART_TxD_Serial_Communication.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "Top_Module_0": ""
    },
    "ports": {
      "data": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "transmit": {
        "direction": "I"
      },
      "btn": {
        "direction": "I"
      },
      "TxD": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "TxD_debug": {
        "direction": "O"
      },
      "transmit_debbug": {
        "direction": "O"
      },
      "btn_debug": {
        "direction": "O"
      },
      "clk_debug": {
        "direction": "O"
      }
    },
    "components": {
      "Top_Module_0": {
        "vlnv": "xilinx.com:module_ref:Top_Module:1.0",
        "xci_name": "design_1_Top_Module_0_0",
        "xci_path": "ip\\design_1_Top_Module_0_0\\design_1_Top_Module_0_0.xci",
        "inst_hier_path": "Top_Module_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Top_Module",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "transmit": {
            "direction": "I"
          },
          "btn": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "TxD": {
            "direction": "O"
          },
          "TxD_debug": {
            "direction": "O"
          },
          "transmit_debbug": {
            "direction": "O"
          },
          "btn_debug": {
            "direction": "O"
          },
          "clk_debug": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Top_Module_0_TxD": {
        "ports": [
          "Top_Module_0/TxD",
          "TxD"
        ]
      },
      "Top_Module_0_TxD_debug": {
        "ports": [
          "Top_Module_0/TxD_debug",
          "TxD_debug"
        ]
      },
      "Top_Module_0_btn_debug": {
        "ports": [
          "Top_Module_0/btn_debug",
          "btn_debug"
        ]
      },
      "Top_Module_0_clk_debug": {
        "ports": [
          "Top_Module_0/clk_debug",
          "clk_debug"
        ]
      },
      "Top_Module_0_transmit_debbug": {
        "ports": [
          "Top_Module_0/transmit_debbug",
          "transmit_debbug"
        ]
      },
      "btn_1": {
        "ports": [
          "btn",
          "Top_Module_0/btn"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "Top_Module_0/clk"
        ]
      },
      "data_1": {
        "ports": [
          "data",
          "Top_Module_0/data"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "Top_Module_0/reset"
        ]
      },
      "transmit_1": {
        "ports": [
          "transmit",
          "Top_Module_0/transmit"
        ]
      }
    }
  }
}