#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 20 21:14:40 2022
# Process ID: 10356
# Current directory: /home/comeillfoo/fun/functional-design/rtl_math_acc
# Command line: vivado
# Log file: /home/comeillfoo/fun/functional-design/rtl_math_acc/vivado.log
# Journal file: /home/comeillfoo/fun/functional-design/rtl_math_acc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.xpr
write_project_tcl {/home/comeillfoo/fun/functional-design/rtl_math_acc/build.tcl}
close_project
create_project managed_ip_project /home/comeillfoo/fun/functional-design/rtl_math_acc/ip_repo/managed_ip_project -part xc7k70tfbv676-1 -ip
set_property target_simulator XSim [current_project]
close_project
open_project /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.xpr
open_project /home/comeillfoo/fun/functional-design/rtl_math_acc/ip_repo/managed_ip_project/managed_ip_project.xpr
close_project
close_project
open_project /home/comeillfoo/fun/functional-design/rtl_math_acc/ip_repo/managed_ip_project/managed_ip_project.xpr
open_project /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.xpr
close_project
close_project
open_project /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.xpr
write_project_tcl -use_bd_files {/home/comeillfoo/fun/rtl_math_acc/build.tcl}
create_bd_design "design_1"
write_bd_tcl -force /home/comeillfoo/fun/rtl_math_acc/src/bd/design_1.tcl
export_ip_user_files -of_objects  [get_files /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/bd/design_1/design_1.bd
remove_files  /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/bd/design_1/design_1.bd
launch_simulation
source func_wrapper_tb.tcl
close_sim
