module top_module (
    input clk,
    input slowena,
    input reset,
    output [3:0] q);

    always @(posedge clk)
        q <= reset ? 0 : (slowena ? (q==9 ? 0 : q+1) : q);
endmodule
