============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:18:04 pm
  Module:                 ms_es_naive_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int2)            launch                                    0 R 
TOP
  genblk1[2].genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs33/A                                           +0     115   
      drc_bufs33/Y          BUFX2             4 11.7   15   +43     157 F 
    ctr/countval[1] 
    g77/A                                                    +0     157   
    g77/Y                   INVX1             1  2.3    0    +3     160 R 
    g74/A                                                    +0     160   
    g74/Y                   AND2X1            2  4.6   43   +38     198 R 
  genblk1[2].genblk1.sng/sn_out[1] 
  g207/B                                                     +0     198   
  g207/Y                    AND2X1            4  9.2   63   +62     260 R 
  g199/B                                                     +0     260   
  g199/Y                    AND2X1            1 12.7   77   +71     331 R 
  genblk2.stoch2bin/data_in[15] 
    par_ctr/a[15] 
      p0/a[7] 
        p0/a[3] 
          fa0/cin 
            g2/A                                             +0     331   
            g2/YS           FAX1              1  3.4   12   +94     425 F 
          fa0/s 
          ha0/b 
            g17/B                                            +0     425   
            g17/YC          HAX1              1  3.4   20   +48     473 F 
          ha0/cout 
          ha1/a 
            g17/B                                            +0     473   
            g17/YS          HAX1              1 10.9   38   +73     546 F 
          ha1/s 
        p0/y[1] 
        g167/A                                               +0     546   
        g167/YC             FAX1              1  7.1   29   +91     638 F 
        g166/C                                               +0     638   
        g166/YS             FAX1              1 12.7   67  +103     740 R 
      p0/y[2] 
      g234/A                                                 +0     740   
      g234/YS               FAX1              2 11.1   34  +108     848 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g503/B                                                 +0     848   
      g503/YC               FAX1              1  7.1   29   +88     936 F 
      g499/C                                                 +0     936   
      g499/YC               FAX1              1  7.1   29   +82    1018 F 
      g495/C                                                 +0    1018   
      g495/YC               FAX1              1  7.1   29   +82    1100 F 
      g491/C                                                 +0    1100   
      g491/YC               FAX1              1  7.1   26   +82    1181 F 
      g487/C                                                 +0    1181   
      g487/YC               FAX1              1 10.9   37   +89    1270 F 
      g2/A                                                   +0    1270   
      g2/YS                 FAX1              1  2.8   21   +84    1354 R 
      g481/A                                                 +0    1354   
      g481/Y                MUX2X1            1  1.5   16   +23    1377 F 
      g480/A                                                 +0    1377   
      g480/Y                INVX1             1  2.0    0    +2    1379 R 
      countval_reg[7]/D     DFFSR                            +0    1379   
      countval_reg[7]/CLK   setup                       0   +70    1450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3500ps 
Start-point  : TOP/genblk1[2].genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
