\ *********************************************************************
\ Z79FORTH constants compiled in TARGET vocabulary
\    Filename:      assembler.fs
\    Date:          21 oct. 2024
\    Updated:       23 oct. 2024
\    File Version:  1.0
\    MCU:           eFORTH windows
\    Copyright:     Marc PETREMANN
\    Author:        Marc PETREMANN
\    GNU General Public License
\ *********************************************************************

in-target


\ * Begin tunable parameters section.

0 value CSSNTVE         \ CSSNTVE	equ	0		Words and HEX numbers are case sensitive if NZ
1 value SSDFEAT         \ SSDFEAT	equ	1		Set to 1 to enable the symbolic stack dump feat.
                        \ RELFEAT	set	1		Set to 1 to enable the reliability feature

0 value RTCFEAT         \ RTCFEAT	equ	0		Cool but the reliability feature must go...
                        \ DEBUG	set	0		Enforce assertions and miscellaneous checks
                        \ HVNMI	equ	1		NMI handler support
                        \ HVNMI2	equ	0		NMI handler support (async input debugging)
                        \ * Loop count for MS. This is busy waiting, so we depend on the CPU clock speed.
                        \ MSLCNT	equ	794		at 4 MHz native mode
                        \ *MSLCNT	equ	994		at 5 MHz native mode

                        \ * End tunable parameters section.

                        \ 	IFNE	RTCFEAT
                        \ RELFEAT	set	0		RTCFEAT disables RELFEAT
                        \ 	ELSE
                        \ 	IFNE	HVNMI
                        \ 	IFNE	HVNMI2
                        \ RELFEAT	set	0		(HVNMI and HVNMI2) disable RELFEAT
                        \ 	ENDC			HVNMI2
                        \ 	ENDC			HVNMI
                        \ 	ENDC			RTCFEAT

                        \ * Intrinsic ANS94 support prevents both DEBUG and the reliability feature.
                        \ RELFEAT	set	0
                        \ DEBUG	set	0

                        \ * Control flow stack implemented on the top of the data stack.
                        \ CSPUSH	EQU	NPUSH
                        \ CSPOP	EQU	NPOP

                        \ * Memory map.
$0000 value RAMSTRT     \ RAMSTRT	equ	$0000
$8000 value RAMSIZE     \ RAMSIZE	equ	$8000
$C000 value IOSTRT      \ IOSTRT	equ	$C000
$E000 value ROMSTRT     \ ROMSTRT	equ	$E000
$FFF0 value VECTBL      \ VECTBL	equ	$FFF0

                        \ * Base address for global variables (direct page addressed).
                        \ VARSPC	equ	$100

                        \ * The 74HCT138 (U7) IO address decoder maps one 1 KB area per usable device.
                        \ DEV0	equ	$C000		Compact Flash memory module (optional)
                        \ DEV1	equ	$C400
                        \ DEV2	equ	$C800
                        \ DEV3	equ	$CC00
                        \ DEV4	equ	$D000
                        \ DEV5	equ	$D400		MC146818 RTC (optional)
                        \ DEV6	equ	$D800		HD63B50 unit 0
                        \ DEV7	equ	$DC00

                        \ ACIACTL	equ	DEV6
                        \ ACIADAT	equ	DEV6+1

                        \ * ACIA control register bits.
                        \ ACRST	equ	%00000011	ACIA master reset

                        \ * 1.84320 MHz Y1: 115200 bps in the direct path, 38400 bps in the DIV3 path
                        \ ACDIV16	equ	%00000001	ACIA div 16

                        \ AC8N1	equ	%00010100	ACIA 8N1
                        \ ACRTS0	equ	%00000000	ACIA RTS# low
                        \ ACRTS1	equ	%01000000	ACIA RTS# high
                        \ ACRDINT	equ	%10000000	IRQ on RDRF

                        \ ACIRSET	equ	ACRTS1|ACRST
                        \ ACIRTS1	equ	ACRTS1|ACRDINT|AC8N1|ACDIV16
                        \ ACIRTS0	equ	ACRTS0|ACRDINT|AC8N1|ACDIV16

                        \ * ACIA status register bits.
                        \ ACIRDRF	equ	%00000001	Receive data register full
                        \ ACITDRE	equ	%00000010	Transmit data register empty
                        \ ACIOVRN	equ	%00100000	Overrun status register bit
                        \ ACIISVC	equ	%10000000	Interrupt needs servicing

                        \ * Compact Flash parameters.
                        \ CFBASE	equ	DEV0
                        \ CFDATAR	equ	CFBASE		R/W data register
                        \ CFERROR	equ	CFBASE+1	RO error register
                        \ CFFEATR	equ	CFBASE+1	WO features register
                        \ CFSCNTR	equ	CFBASE+2	R/W sector count register
                        \ CFSNUMR	equ	CFBASE+3	R/W sector number register
                        \ CFCLOWR	equ	CFBASE+4	R/W cylinder low register
                        \ CFCHIGR	equ	CFBASE+5	R/W cylinder high register
                        \ CFDRHDR	equ	CFBASE+6	R/W drive/head register
                        \ CFSTATR	equ	CFBASE+7	RO status register
                        \ CFCOMDR	equ	CFBASE+7	WO command register

                        \ * CF status bits.
                        \ CFBSYB	equ	%10000000	BSY status bit
                        \ CFRDYB	equ	%01000000	RDY status bit
                        \ CFDWFB	equ	%00100000	DWF status bit (not used)
                        \ CFDSCB	equ	%00010000	DSC status bit (not used)
                        \ CFDRQB	equ	%00001000	DRQ status bit
                        \ CFERRB	equ	%00000001	ERR status bit

                        \ CFSCSZ	equ	$200		Compact Flash (IDE) sector size

                        \ * CF commands.
                        \ CFIDDEV	equ	$EC		Identify Device
                        \ CFSETFT	equ	$EF		Set Feature
                        \ CFRSCTS	equ	$20		Read Sectors
                        \ CFWSCTS	equ	$30		Write Sectors

                        \ * Buffer in-memory structure:
                        \ * data: 1024 bytes.
                        \ * terminator: 1 byte set to 0.
                        \ * flags: 1 byte.
                        \ * blknum: 2 bytes.
                        \ BINUSE	equ	1		Buffer is allocated (the blknum field is valid)
                        \ BMAPPD	equ	2		Block has been read from the CF device
                        \ BDIRTY	equ	4		Block has been marked for update
                        \ BLKSIZ	equ	2*CFSCSZ	Block size is 2 CF sectors (1 KB)
                        \ * Buffer field offsets.
                        \ BOTERM	equ	BLKSIZ		Base buffer to the 'terminator' field offset
                        \ BOFLAGS	equ	BLKSIZ+1	Base buffer to the 'flag' field offset
                        \ BOBLKNO	equ	BLKSIZ+2	Base buffer to the 'blknum' field offset

                        \ BFDISP	equ	BUF1-BUF0	Offset between resident buffers

                        \ * MC146818 RTC registers.
                        \ RTAS	equ	DEV5		Latch target register address offset
                        \ RTDS	equ	(DEV5+1)	Actual target register access
                        \ * RTC internal register offsets.
                        \ RTOSEC	equ	0		Seconds
                        \ RTOSECA	equ	1		Seconds alarm
                        \ RTOMIN	equ	2		Minutes
                        \ RTOMINA	equ	3		Minutes alarm
                        \ RTOHOUR	equ	4		Hours
                        \ RTOHRA	equ	5		Hours alarm
                        \ RTODOW	equ	6		Day of week
                        \ RTODOM	equ	7		Day of month
                        \ RTOMON	equ	8		Month
                        \ RTOYEAR	equ	9		Year
                        \ RTOREGA	equ	10		Register A
                        \ RTOREGB	equ	11		Register B
                        \ RTOREGC	equ	12		Register C
                        \ RTOREGD	equ	13		Register D
                        \ RTOUMB	equ	14		Base of user defined NVRAM storage
                        \ RTUMSZ	equ	50		Size of user defined NVRAM storage
                        \ RTOPRES	equ	(RTOUMB+RTUMSZ-1) RTC NVRAM offset for dectecting dev presence

                        \ * Register A bits.
                        \ RTAUIP	equ	$80		Update in progress
                        \ RTADVRS	equ	$70		Divider reset, not in operation
                        \ RTADV32	equ	$20		In operation, 32 KHz time base
                        \ RTARS64	equ	$A		32 KHz time base, 64 Hz PI (every 15.625 ms)

                        \ * Register B bits.
                        \ RTBSET	equ	$80
                        \ RTBPIE	equ	$40
                        \ RTBDM	equ	4		Set to 1 for binary register contents
                        \ RTB24	equ	2		Set to 1 for 24 hour format

                        \ * Register C bits.
                        \ RTCPF	equ	$40		Periodic interrupt pending flag

                        \ * ASCII trivia.
                        \ NUL	equ	0		End of string marker
                        \ ETX	equ	3		Control-C (intr)
                        \ BS	equ	8		Backspace
                        \ HT	equ	9		Horizontal tab
                        \ LF	equ	$0A		Aka new line
                        \ CR	equ	$0D		Carriage return
                        \ NAK	equ	$15		Control-U (kill)
                        \ SP	equ	$20		Aka BL in Forth
                        \ XOFF	equ	$13		Aka DC3
                        \ XON	equ	$11		Aka DC1

                        \ * Stack sizes.
                        \ NSTKSZ	equ	256		Expressed in bytes. Now only limited by RAM size
                        \ RSTKSZ	equ	254		Expressed in bytes. Up to 127 nested loops

                        \ * Buffer sizes.
                        \ CMDBFSZ	equ	132		Command line entry buffer
                        \ HEXBFSZ	equ	80
                        \ TBUFSZ	equ	72		Used by VLIST to print word name and CVNSTR
                        \ PADBSZ	equ	84		79-STANDARD mandates a minimum of 64 bytes
                        \ SERBSZ	equ	64		Serial buffer size. Needs to be a power of 2

                        \ * Dictionary flag masks.
                        \ IMDFLM	equ	$80		Immediate flag mask
                        \ DEFFLM	equ	$40		Compilation only flag mask
                        \ 	IFNE	RELFEAT
                        \ MONFLM	equ	$20		Monitored flag mask. This indicates that the
                        \ *				word to which it relates might be checked for
                        \ *				integrity. This applies by default to all words
                        \ *				defined with : and all constants. It might
                        \ *				also apply to any other CREATEd object by
                        \ *				resorting to the MONITOR word. Using MONITOR
                        \ *				on variable word contents is guaranteed to
                        \ *				raise ICHECK's attention.
                        \ 	ENDC

                        \ * Division function codes and options.
                        \ DVFSLMD	equ	0		Function is /MOD
                        \ DVFMOD	equ	1		Function is MOD
                        \ DVFDIV	equ	2		Function is /
                        \ DVOA1D	equ	8		Argument 1 is a double (FM/MOD SM/REM)
                        \ DVOWSYM	equ	16		Want symmetric division (default is floored)
                        \ DVFMASK	equ	7		Mask for extracting function codes

                        \ WRLNMSK	equ	$1F		31 character is the maximum word length

                        \ * 6309 opcodes.
                        \ LDXOPC	equ	$8E		LDX (immediate)
                        \ JMPOPC	equ	$7E		JMP (extended)
                        \ JSROPC	equ	$BD		JSR (extended)
                        \ RTSOPC	equ	$39		RTS (inherent)
                        \ BCSOPC	equ	$2503		BCS *+5 (relative)
                        \ BNEOPC	equ	$2603		BNE *+5 (relative)
                        \ ILLOPC	equ	$C7		An illegal operation code. Meant to raise a trap

                        \ CFLAG	equ	1		CC bit 0 (C)
                        \ ZFLAG	equ	4		CC bit 2 (Z)
                        \ IFLAG	equ	$10		CC bit 4 (I)
                        \ FFLAG	equ	$40		CC bit 6 (F)

                        \ * RAM based execution token for @.
                        \ RAMFTCH	set	WDICSPC+4	Dictionary header overhead is word's length + 3
                        \ 	IFNE	RELFEAT		The reliability features adds one byte to the
                        \ RAMFTCH	set	WDICSPC+5	header: a checksum.
                        \ 	ENDC




                        \ * The normal (data) stack.
                        \ 	align	2
$0238 value NSTTOP      \ NSTTOP	equ	*		U's value when the data stack is full
                        \ 	rmb	NSTKSZ
$0338 value NSTBOT      \ NSTBOT	equ	*		U's value when the data stack is empty
