#BLIF generated by VPR  from post-place-and-route implementation
.model fabric_I2CLog
.inputs $auto$clkbufmap.cc:298:execute$6729 $iopadmap$Rst ModByteWr.Clk ModSerial2Byte.ByteRdy ModStSp.mod1.ModStop.SpLatch.Clk 
.outputs ModByteWr.ACK ModByteWr.Ce ModByteWr.Current_addr[0] ModByteWr.Current_addr[1] ModByteWr.Current_addr[2] ModByteWr.Current_addr[3] ModByteWr.Current_addr[4] ModByteWr.Current_addr[5] ModByteWr.Current_addr[6] ModByteWr.Current_addr[7] ModByteWr.Current_addr[8] ModByteWr.Current_addr[9] ModByteWr.Current_addr[10] ModByteWr.Current_addr[11] ModByteWr.Current_addr[12] ModByteWr.Current_addr[13] ModByteWr.Current_addr[14] ModByteWr.Dout[0] ModByteWr.Dout[1] ModByteWr.Dout[2] ModByteWr.Dout[3] ModByteWr.Dout[4] ModByteWr.Dout[5] ModByteWr.Dout[6] ModByteWr.Dout[7] ModByteWr.We $auto$clkbufmap.cc:266:execute$6726 $auto$rs_design_edit.cc:880:execute$6841 $auto$rs_design_edit.cc:880:execute$6842 $auto$rs_design_edit.cc:880:execute$6843 $auto$rs_design_edit.cc:880:execute$6844 $auto$rs_design_edit.cc:880:execute$6845 

#IO assignments
.names ModByteWr.ACK_input_0_0 ModByteWr.ACK
1 1
.names ModByteWr.Ce_input_0_0 ModByteWr.Ce
1 1
.names ModByteWr.Current_addr[0]_input_0_0 ModByteWr.Current_addr[0]
1 1
.names ModByteWr.Current_addr[1]_input_0_0 ModByteWr.Current_addr[1]
1 1
.names ModByteWr.Current_addr[2]_input_0_0 ModByteWr.Current_addr[2]
1 1
.names ModByteWr.Current_addr[3]_input_0_0 ModByteWr.Current_addr[3]
1 1
.names ModByteWr.Current_addr[4]_input_0_0 ModByteWr.Current_addr[4]
1 1
.names ModByteWr.Current_addr[5]_input_0_0 ModByteWr.Current_addr[5]
1 1
.names ModByteWr.Current_addr[6]_input_0_0 ModByteWr.Current_addr[6]
1 1
.names ModByteWr.Current_addr[7]_input_0_0 ModByteWr.Current_addr[7]
1 1
.names ModByteWr.Current_addr[8]_input_0_0 ModByteWr.Current_addr[8]
1 1
.names ModByteWr.Current_addr[9]_input_0_0 ModByteWr.Current_addr[9]
1 1
.names ModByteWr.Current_addr[10]_input_0_0 ModByteWr.Current_addr[10]
1 1
.names ModByteWr.Current_addr[11]_input_0_0 ModByteWr.Current_addr[11]
1 1
.names ModByteWr.Current_addr[12]_input_0_0 ModByteWr.Current_addr[12]
1 1
.names ModByteWr.Current_addr[13]_input_0_0 ModByteWr.Current_addr[13]
1 1
.names ModByteWr.Current_addr[14]_input_0_0 ModByteWr.Current_addr[14]
1 1
.names ModByteWr.Dout[0]_input_0_0 ModByteWr.Dout[0]
1 1
.names ModByteWr.Dout[1]_input_0_0 ModByteWr.Dout[1]
1 1
.names ModByteWr.Dout[2]_input_0_0 ModByteWr.Dout[2]
1 1
.names ModByteWr.Dout[3]_input_0_0 ModByteWr.Dout[3]
1 1
.names ModByteWr.Dout[4]_input_0_0 ModByteWr.Dout[4]
1 1
.names ModByteWr.Dout[5]_input_0_0 ModByteWr.Dout[5]
1 1
.names ModByteWr.Dout[6]_input_0_0 ModByteWr.Dout[6]
1 1
.names ModByteWr.Dout[7]_input_0_0 ModByteWr.Dout[7]
1 1
.names ModByteWr.We_input_0_0 ModByteWr.We
1 1
.names $auto$clkbufmap.cc:266:execute$6726_input_0_0 $auto$clkbufmap.cc:266:execute$6726
1 1
.names $auto$rs_design_edit.cc:880:execute$6841_input_0_0 $auto$rs_design_edit.cc:880:execute$6841
1 1
.names $auto$rs_design_edit.cc:880:execute$6842_input_0_0 $auto$rs_design_edit.cc:880:execute$6842
1 1
.names $auto$rs_design_edit.cc:880:execute$6843_input_0_0 $auto$rs_design_edit.cc:880:execute$6843
1 1
.names $auto$rs_design_edit.cc:880:execute$6844_input_0_0 $auto$rs_design_edit.cc:880:execute$6844
1 1
.names $auto$rs_design_edit.cc:880:execute$6845_input_0_0 $auto$rs_design_edit.cc:880:execute$6845
1 1
.names $auto$clkbufmap.cc:298:execute$6729 $auto$clkbufmap.cc:298:execute$6729_output_0_0
1 1
.names $iopadmap$Rst $iopadmap$Rst_output_0_0
1 1
.names ModByteWr.Clk ModByteWr.Clk_output_0_0
1 1
.names ModSerial2Byte.ByteRdy ModSerial2Byte.ByteRdy_output_0_0
1 1
.names ModStSp.mod1.ModStop.SpLatch.Clk ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0
1 1

#Interconnect
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_$auto$clkbufmap.cc:266:execute$6726_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.COUNT[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.COUNT[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.COUNT[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.COUNT[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModSerial2Byte.Byte[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$6729_output_0_0 dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_0_0
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_input_0_4
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_2
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_2
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_0
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$2876$li0_li0_input_0_0
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_2
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_2
1 1
.names $iopadmap$Rst_output_0_0 lut_$abc$2939$li0_li0_input_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[3]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[5]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[4]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[2]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[1]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[4]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[3]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[1]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[5]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[6]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[10]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[8]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[11]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[9]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[6]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[7]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[11]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[10]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[9]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[7]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[8]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[13]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[13]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[14]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[12]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[14]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Current_addr[12]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.next_state[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.state_reg[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModStSp.mod1.SpState_reg[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Next_addr[2]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModStSp.mod2.StState_reg[1]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModRW.state_reg[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModStSp.mod2.StState_reg[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[2]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[1]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[6]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[5]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[3]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[4]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[7]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Dout[0]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModStSp.mod1.SpState_reg[1]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.next_state[1]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.state_reg[1]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.next_state[2]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.state_reg[2]_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.RstByteRdy_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.Ce_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.We_clock_0_0
1 1
.names ModByteWr.Clk_output_0_0 dffre_ModByteWr.ACK_clock_0_0
1 1
.names ModSerial2Byte.ByteRdy_output_0_0 dffre_ModByteWr.Mod1.DOUT_clock_0_0
1 1
.names ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0 dffre_ModSerial2Byte.Byte[0]_input_0_0
1 1
.names ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0 dffnre_ModStSp.mod2.ModStart.StLatch.Q_clock_0_0
1 1
.names ModStSp.mod1.ModStop.SpLatch.Clk_output_0_0 dffre_ModStSp.mod1.ModStop.SpLatch.Q_clock_0_0
1 1
.names dffre_$auto$clkbufmap.cc:266:execute$6726_output_0_0 $auto$clkbufmap.cc:266:execute$6726_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:880:execute$6841_output_0_0 $auto$rs_design_edit.cc:880:execute$6841_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:880:execute$6842_output_0_0 $auto$rs_design_edit.cc:880:execute$6842_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:880:execute$6843_output_0_0 $auto$rs_design_edit.cc:880:execute$6843_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:880:execute$6844_output_0_0 $auto$rs_design_edit.cc:880:execute$6844_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:880:execute$6845_output_0_0 $auto$rs_design_edit.cc:880:execute$6845_input_0_0
1 1
.names dffre_ModByteWr.ACK_output_0_0 ModByteWr.ACK_input_0_0
1 1
.names dffre_ModByteWr.Ce_output_0_0 ModByteWr.Ce_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 lut_$abc$6648$new_new_n171___input_0_4
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 lut_$abc$2625$li04_li04_input_0_4
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 lut_$abc$2625$li03_li03_input_0_4
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 lut_$abc$2625$li00_li00_input_0_4
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 lut_$abc$2625$li01_li01_input_0_4
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 lut_$abc$6648$new_new_n174___input_0_4
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 lut_$abc$2625$li02_li02_input_0_3
1 1
.names dffre_ModByteWr.Current_addr[0]_output_0_0 ModByteWr.Current_addr[0]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[1]_output_0_0 lut_$abc$6648$new_new_n171___input_0_5
1 1
.names dffre_ModByteWr.Current_addr[1]_output_0_0 lut_$abc$2625$li04_li04_input_0_5
1 1
.names dffre_ModByteWr.Current_addr[1]_output_0_0 lut_$abc$2625$li03_li03_input_0_3
1 1
.names dffre_ModByteWr.Current_addr[1]_output_0_0 lut_$abc$2625$li01_li01_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[1]_output_0_0 lut_$abc$6648$new_new_n174___input_0_0
1 1
.names dffre_ModByteWr.Current_addr[1]_output_0_0 lut_$abc$2625$li02_li02_input_0_4
1 1
.names dffre_ModByteWr.Current_addr[1]_output_0_0 ModByteWr.Current_addr[1]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[2]_output_0_0 lut_$abc$6648$new_new_n171___input_0_2
1 1
.names dffre_ModByteWr.Current_addr[2]_output_0_0 lut_$abc$2625$li04_li04_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[2]_output_0_0 lut_$abc$2625$li03_li03_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[2]_output_0_0 lut_$abc$6648$new_new_n174___input_0_1
1 1
.names dffre_ModByteWr.Current_addr[2]_output_0_0 lut_$abc$2625$li02_li02_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[2]_output_0_0 ModByteWr.Current_addr[2]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[3]_output_0_0 lut_$abc$6648$new_new_n171___input_0_3
1 1
.names dffre_ModByteWr.Current_addr[3]_output_0_0 lut_$abc$2625$li04_li04_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[3]_output_0_0 lut_$abc$2625$li03_li03_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[3]_output_0_0 lut_$abc$6648$new_new_n174___input_0_5
1 1
.names dffre_ModByteWr.Current_addr[3]_output_0_0 ModByteWr.Current_addr[3]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[4]_output_0_0 lut_$abc$6648$new_new_n171___input_0_1
1 1
.names dffre_ModByteWr.Current_addr[4]_output_0_0 lut_$abc$2625$li04_li04_input_0_1
1 1
.names dffre_ModByteWr.Current_addr[4]_output_0_0 lut_$abc$6648$new_new_n174___input_0_2
1 1
.names dffre_ModByteWr.Current_addr[4]_output_0_0 ModByteWr.Current_addr[4]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[5]_output_0_0 lut_$abc$6648$new_new_n171___input_0_0
1 1
.names dffre_ModByteWr.Current_addr[5]_output_0_0 lut_$abc$6648$new_new_n174___input_0_3
1 1
.names dffre_ModByteWr.Current_addr[5]_output_0_0 ModByteWr.Current_addr[5]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[6]_output_0_0 lut_$abc$2625$li06_li06_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[6]_output_0_0 lut_$abc$6648$new_new_n178___input_0_1
1 1
.names dffre_ModByteWr.Current_addr[6]_output_0_0 lut_$abc$2625$li07_li07_input_0_1
1 1
.names dffre_ModByteWr.Current_addr[6]_output_0_0 lut_$abc$2625$li08_li08_input_0_1
1 1
.names dffre_ModByteWr.Current_addr[6]_output_0_0 lut_$abc$6648$new_new_n182___input_0_2
1 1
.names dffre_ModByteWr.Current_addr[6]_output_0_0 ModByteWr.Current_addr[6]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[7]_output_0_0 lut_$abc$6648$new_new_n178___input_0_3
1 1
.names dffre_ModByteWr.Current_addr[7]_output_0_0 lut_$abc$2625$li07_li07_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[7]_output_0_0 lut_$abc$2625$li08_li08_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[7]_output_0_0 lut_$abc$6648$new_new_n182___input_0_3
1 1
.names dffre_ModByteWr.Current_addr[7]_output_0_0 ModByteWr.Current_addr[7]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[8]_output_0_0 lut_$abc$6648$new_new_n178___input_0_0
1 1
.names dffre_ModByteWr.Current_addr[8]_output_0_0 lut_$abc$2625$li08_li08_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[8]_output_0_0 lut_$abc$6648$new_new_n182___input_0_0
1 1
.names dffre_ModByteWr.Current_addr[8]_output_0_0 ModByteWr.Current_addr[8]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[9]_output_0_0 lut_$abc$2625$li11_li11_input_0_1
1 1
.names dffre_ModByteWr.Current_addr[9]_output_0_0 lut_$abc$2625$li10_li10_input_0_1
1 1
.names dffre_ModByteWr.Current_addr[9]_output_0_0 lut_$abc$2625$li09_li09_input_0_1
1 1
.names dffre_ModByteWr.Current_addr[9]_output_0_0 lut_$abc$6648$new_new_n182___input_0_1
1 1
.names dffre_ModByteWr.Current_addr[9]_output_0_0 ModByteWr.Current_addr[9]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[10]_output_0_0 lut_$abc$2625$li11_li11_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[10]_output_0_0 lut_$abc$2625$li10_li10_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[10]_output_0_0 lut_$abc$6648$new_new_n182___input_0_4
1 1
.names dffre_ModByteWr.Current_addr[10]_output_0_0 ModByteWr.Current_addr[10]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[11]_output_0_0 lut_$abc$2625$li11_li11_input_0_5
1 1
.names dffre_ModByteWr.Current_addr[11]_output_0_0 lut_$abc$6648$new_new_n182___input_0_5
1 1
.names dffre_ModByteWr.Current_addr[11]_output_0_0 ModByteWr.Current_addr[11]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[12]_output_0_0 lut_$abc$2625$li13_li13_input_0_3
1 1
.names dffre_ModByteWr.Current_addr[12]_output_0_0 lut_$abc$2625$li12_li12_input_0_3
1 1
.names dffre_ModByteWr.Current_addr[12]_output_0_0 lut_$abc$2625$li14_li14_input_0_5
1 1
.names dffre_ModByteWr.Current_addr[12]_output_0_0 ModByteWr.Current_addr[12]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[13]_output_0_0 lut_$abc$2625$li13_li13_input_0_2
1 1
.names dffre_ModByteWr.Current_addr[13]_output_0_0 lut_$abc$2625$li14_li14_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[13]_output_0_0 ModByteWr.Current_addr[13]_input_0_0
1 1
.names dffre_ModByteWr.Current_addr[14]_output_0_0 lut_$abc$2625$li14_li14_input_0_1
1 1
.names dffre_ModByteWr.Current_addr[14]_output_0_0 ModByteWr.Current_addr[14]_input_0_0
1 1
.names dffre_ModByteWr.Dout[0]_output_0_0 ModByteWr.Dout[0]_input_0_0
1 1
.names dffre_ModByteWr.Dout[1]_output_0_0 ModByteWr.Dout[1]_input_0_0
1 1
.names dffre_ModByteWr.Dout[2]_output_0_0 ModByteWr.Dout[2]_input_0_0
1 1
.names dffre_ModByteWr.Dout[3]_output_0_0 ModByteWr.Dout[3]_input_0_0
1 1
.names dffre_ModByteWr.Dout[4]_output_0_0 ModByteWr.Dout[4]_input_0_0
1 1
.names dffre_ModByteWr.Dout[5]_output_0_0 ModByteWr.Dout[5]_input_0_0
1 1
.names dffre_ModByteWr.Dout[6]_output_0_0 ModByteWr.Dout[6]_input_0_0
1 1
.names dffre_ModByteWr.Dout[7]_output_0_0 ModByteWr.Dout[7]_input_0_0
1 1
.names dffre_ModByteWr.We_output_0_0 ModByteWr.We_input_0_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Current_addr[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.next_state[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.next_state[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.state_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModStSp.mod1.SpState_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Next_addr[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModStSp.mod2.StState_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModRW.state_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModStSp.mod2.StState_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Dout[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModStSp.mod1.SpState_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.next_state[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.next_state[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.state_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.next_state[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.next_state[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.state_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.RstByteRdy_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Ce_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.We_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$clkbufmap.cc:266:execute$6726_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.COUNT[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.COUNT[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.COUNT[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.COUNT[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[4]_input_2_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:880:execute$6841_input_0_4
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModSerial2Byte.Byte[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.ACK_input_1_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:880:execute$6845_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:880:execute$6844_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:880:execute$6843_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:880:execute$6842_input_0_1
1 1
.names lut_$true_output_0_0 dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Mod1.DOUT_input_0_0
1 1
.names lut_$true_output_0_0 dffre_ModByteWr.Mod1.DOUT_input_2_0
1 1
.names lut_$abc$2625$li00_li00_output_0_0 dffre_ModByteWr.Next_addr[0]_input_0_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[4]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[3]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[0]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[1]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[5]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[6]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[11]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[10]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[9]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[7]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[8]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[13]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[12]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[14]_input_2_0
1 1
.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 dffre_ModByteWr.Next_addr[2]_input_2_0
1 1
.names dffre_ModByteWr.Next_addr[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_4
1 1
.names lut_$abc$2625$li01_li01_output_0_0 dffre_ModByteWr.Next_addr[1]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_4
1 1
.names lut_$abc$2625$li02_li02_output_0_0 dffre_ModByteWr.Next_addr[2]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_0
1 1
.names lut_$abc$2625$li03_li03_output_0_0 dffre_ModByteWr.Next_addr[3]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[3]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_4
1 1
.names lut_$abc$2625$li04_li04_output_0_0 dffre_ModByteWr.Next_addr[4]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[4]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_3
1 1
.names lut_$abc$2625$li05_li05_output_0_0 dffre_ModByteWr.Next_addr[5]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[5]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_0
1 1
.names lut_$abc$2625$li06_li06_output_0_0 dffre_ModByteWr.Next_addr[6]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[6]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_0
1 1
.names lut_$abc$2625$li07_li07_output_0_0 dffre_ModByteWr.Next_addr[7]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[7]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_4
1 1
.names lut_$abc$2625$li08_li08_output_0_0 dffre_ModByteWr.Next_addr[8]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[8]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_4
1 1
.names lut_$abc$2625$li09_li09_output_0_0 dffre_ModByteWr.Next_addr[9]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[9]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_4
1 1
.names lut_$abc$2625$li10_li10_output_0_0 dffre_ModByteWr.Next_addr[10]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[10]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_3
1 1
.names lut_$abc$2625$li11_li11_output_0_0 dffre_ModByteWr.Next_addr[11]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[11]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_3
1 1
.names lut_$abc$2625$li12_li12_output_0_0 dffre_ModByteWr.Next_addr[12]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[12]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_2
1 1
.names lut_$abc$2625$li13_li13_output_0_0 dffre_ModByteWr.Next_addr[13]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[13]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_0
1 1
.names lut_$abc$2625$li14_li14_output_0_0 dffre_ModByteWr.Next_addr[14]_input_0_0
1 1
.names dffre_ModByteWr.Next_addr[14]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_3
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_output_0_0 dffre_ModByteWr.Current_addr[1]_input_0_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[3]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[5]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[4]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[2]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[1]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[10]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[8]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[11]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[9]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[6]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[7]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[13]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[14]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[0]_input_2_0
1 1
.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 dffre_ModByteWr.Current_addr[12]_input_2_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_output_0_0 dffre_ModByteWr.Current_addr[2]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_output_0_0 dffre_ModByteWr.Current_addr[3]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_output_0_0 dffre_ModByteWr.Current_addr[4]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_output_0_0 dffre_ModByteWr.Current_addr[5]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_output_0_0 dffre_ModByteWr.Current_addr[6]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_output_0_0 dffre_ModByteWr.Current_addr[7]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_output_0_0 dffre_ModByteWr.Current_addr[8]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_output_0_0 dffre_ModByteWr.Current_addr[9]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_output_0_0 dffre_ModByteWr.Current_addr[10]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_output_0_0 dffre_ModByteWr.Current_addr[11]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_output_0_0 dffre_ModByteWr.Current_addr[12]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_output_0_0 dffre_ModByteWr.Current_addr[13]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_output_0_0 dffre_ModByteWr.Current_addr[14]_input_0_0
1 1
.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_output_0_0 dffre_ModByteWr.Current_addr[0]_input_0_0
1 1
.names dffre_ModSerial2Byte.COUNT[3]_output_0_0 dffre_$auto$clkbufmap.cc:266:execute$6726_input_0_0
1 1
.names dffre_ModSerial2Byte.COUNT[3]_output_0_0 lut_$abc$2764$li10_li10_input_0_2
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[8]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_$auto$clkbufmap.cc:266:execute$6726_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[7]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[6]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.COUNT[3]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.COUNT[0]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[2]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[3]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.COUNT[2]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.COUNT[1]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[5]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[4]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[1]_input_1_0
1 1
.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModSerial2Byte.Byte[0]_input_1_0
1 1
.names dffre_ModSerial2Byte.Byte[0]_output_0_0 dffre_ModSerial2Byte.Byte[1]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[0]_output_0_0 dffre_ModByteWr.ACK_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[1]_output_0_0 lut_$abc$2847$li0_li0_input_0_2
1 1
.names dffre_ModSerial2Byte.Byte[1]_output_0_0 dffre_ModSerial2Byte.Byte[2]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[2]_output_0_0 lut_$abc$2847$li1_li1_input_0_4
1 1
.names dffre_ModSerial2Byte.Byte[2]_output_0_0 dffre_ModSerial2Byte.Byte[3]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[3]_output_0_0 lut_$abc$2847$li2_li2_input_0_3
1 1
.names dffre_ModSerial2Byte.Byte[3]_output_0_0 dffre_ModSerial2Byte.Byte[4]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[4]_output_0_0 lut_$abc$2847$li3_li3_input_0_2
1 1
.names dffre_ModSerial2Byte.Byte[4]_output_0_0 dffre_ModSerial2Byte.Byte[5]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[5]_output_0_0 lut_$abc$2847$li4_li4_input_0_1
1 1
.names dffre_ModSerial2Byte.Byte[5]_output_0_0 dffre_ModSerial2Byte.Byte[6]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[6]_output_0_0 lut_$abc$2847$li5_li5_input_0_4
1 1
.names dffre_ModSerial2Byte.Byte[6]_output_0_0 dffre_ModSerial2Byte.Byte[7]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[7]_output_0_0 lut_$abc$2847$li6_li6_input_0_3
1 1
.names dffre_ModSerial2Byte.Byte[7]_output_0_0 dffre_ModSerial2Byte.Byte[8]_input_0_0
1 1
.names dffre_ModSerial2Byte.Byte[8]_output_0_0 lut_$abc$2847$li7_li7_input_0_0
1 1
.names lut_$abc$2764$li10_li10_output_0_0 dffre_ModSerial2Byte.COUNT[0]_input_0_0
1 1
.names dffre_ModSerial2Byte.COUNT[0]_output_0_0 lut_$abc$2764$li13_li13_input_0_1
1 1
.names dffre_ModSerial2Byte.COUNT[0]_output_0_0 lut_$abc$2764$li10_li10_input_0_1
1 1
.names dffre_ModSerial2Byte.COUNT[0]_output_0_0 lut_$abc$2764$li12_li12_input_0_1
1 1
.names dffre_ModSerial2Byte.COUNT[0]_output_0_0 lut_$abc$2764$li11_li11_input_0_1
1 1
.names lut_$abc$2764$li11_li11_output_0_0 dffre_ModSerial2Byte.COUNT[1]_input_0_0
1 1
.names dffre_ModSerial2Byte.COUNT[1]_output_0_0 lut_$abc$2764$li13_li13_input_0_3
1 1
.names dffre_ModSerial2Byte.COUNT[1]_output_0_0 lut_$abc$2764$li12_li12_input_0_3
1 1
.names dffre_ModSerial2Byte.COUNT[1]_output_0_0 lut_$abc$2764$li11_li11_input_0_3
1 1
.names lut_$abc$2764$li12_li12_output_0_0 dffre_ModSerial2Byte.COUNT[2]_input_0_0
1 1
.names dffre_ModSerial2Byte.COUNT[2]_output_0_0 lut_$abc$2764$li13_li13_input_0_0
1 1
.names dffre_ModSerial2Byte.COUNT[2]_output_0_0 lut_$abc$2764$li12_li12_input_0_0
1 1
.names lut_$abc$2764$li13_li13_output_0_0 dffre_ModSerial2Byte.COUNT[3]_input_0_0
1 1
.names dffre_ModByteWr.next_state[0]_output_0_0 dffre_ModByteWr.state_reg[0]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$6648$new_new_n134___input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2625$li00_li00_input_0_3
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2625$li01_li01_input_0_3
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2876$li0_li0_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2625$li02_li02_input_0_1
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li2_li2_input_0_0
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li1_li1_input_0_0
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li6_li6_input_0_2
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li5_li5_input_0_2
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li3_li3_input_0_0
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li4_li4_input_0_0
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li7_li7_input_0_4
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2847$li0_li0_input_0_4
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_4
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_4
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2876$li1_li1_input_0_2
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_4
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2939$li0_li0_input_0_3
1 1
.names dffre_ModByteWr.state_reg[0]_output_0_0 lut_$abc$2930$li0_li0_input_0_3
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModByteWr.state_reg[0]_input_1_0
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModStSp.mod1.SpState_reg[0]_input_1_0
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModStSp.mod2.StState_reg[1]_input_1_0
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModRW.state_reg[0]_input_1_0
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModStSp.mod2.StState_reg[0]_input_1_0
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModStSp.mod1.SpState_reg[1]_input_1_0
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModByteWr.state_reg[1]_input_1_0
1 1
.names lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 dffre_ModByteWr.state_reg[2]_input_1_0
1 1
.names dffre_ModByteWr.next_state[1]_output_0_0 dffre_ModByteWr.state_reg[1]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$6648$new_new_n134___input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2625$li00_li00_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2625$li01_li01_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_0
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_4
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_4
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2876$li0_li0_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2625$li02_li02_input_0_5
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li2_li2_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li1_li1_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li6_li6_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li5_li5_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li3_li3_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li4_li4_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li7_li7_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2847$li0_li0_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_3
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2876$li1_li1_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2939$li0_li0_input_0_2
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2930$li0_li0_input_0_0
1 1
.names dffre_ModByteWr.state_reg[1]_output_0_0 lut_$abc$2908$li0_li0_input_0_0
1 1
.names dffre_ModByteWr.next_state[2]_output_0_0 dffre_ModByteWr.state_reg[2]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_4
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$6648$new_new_n134___input_0_4
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2625$li00_li00_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2625$li01_li01_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_2
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_4
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_4
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_2
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2876$li0_li0_input_0_2
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2625$li02_li02_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li2_li2_input_0_2
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li1_li1_input_0_2
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li6_li6_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li5_li5_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li3_li3_input_0_4
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li4_li4_input_0_4
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li7_li7_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2847$li0_li0_input_0_1
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_0
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2876$li1_li1_input_0_3
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_3
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2939$li0_li0_input_0_4
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2930$li0_li0_input_0_2
1 1
.names dffre_ModByteWr.state_reg[2]_output_0_0 lut_$abc$2908$li0_li0_input_0_2
1 1
.names lut_$abc$2809$li3_li3_output_0_0 dffre_ModRW.state_reg[0]_input_0_0
1 1
.names dffre_ModRW.state_reg[0]_output_0_0 lut_$abc$2809$li3_li3_input_0_4
1 1
.names dffre_ModRW.state_reg[0]_output_0_0 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4
1 1
.names lut_$abc$2809$li4_li4_output_0_0 dffre_ModStSp.mod1.SpState_reg[0]_input_0_0
1 1
.names dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 lut_$abc$2809$li4_li4_input_0_2
1 1
.names dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_2
1 1
.names dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_2
1 1
.names dffre_ModStSp.mod1.SpState_reg[0]_output_0_0 lut_$abc$1775$li5_li5_input_0_4
1 1
.names lut_$abc$1775$li5_li5_output_0_0 dffre_ModStSp.mod1.SpState_reg[1]_input_0_0
1 1
.names dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 lut_$abc$2809$li4_li4_input_0_4
1 1
.names dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_4
1 1
.names dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_4
1 1
.names dffre_ModStSp.mod1.SpState_reg[1]_output_0_0 lut_$abc$1775$li5_li5_input_0_0
1 1
.names lut_$abc$2809$li6_li6_output_0_0 dffre_ModStSp.mod2.StState_reg[0]_input_0_0
1 1
.names dffre_ModStSp.mod2.StState_reg[0]_output_0_0 lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_2
1 1
.names dffre_ModStSp.mod2.StState_reg[0]_output_0_0 lut_$abc$1775$li7_li7_input_0_1
1 1
.names dffre_ModStSp.mod2.StState_reg[0]_output_0_0 lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_1
1 1
.names dffre_ModStSp.mod2.StState_reg[0]_output_0_0 lut_$abc$2809$li6_li6_input_0_1
1 1
.names lut_$abc$1775$li7_li7_output_0_0 dffre_ModStSp.mod2.StState_reg[1]_input_0_0
1 1
.names dffre_ModStSp.mod2.StState_reg[1]_output_0_0 lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_3
1 1
.names dffre_ModStSp.mod2.StState_reg[1]_output_0_0 lut_$abc$1775$li7_li7_input_0_3
1 1
.names dffre_ModStSp.mod2.StState_reg[1]_output_0_0 lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_3
1 1
.names dffre_ModStSp.mod2.StState_reg[1]_output_0_0 lut_$abc$2809$li6_li6_input_0_3
1 1
.names lut_$abc$2847$li0_li0_output_0_0 dffre_ModByteWr.Dout[0]_input_0_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[2]_input_2_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[1]_input_2_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[6]_input_2_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[5]_input_2_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[3]_input_2_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[4]_input_2_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[7]_input_2_0
1 1
.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 dffre_ModByteWr.Dout[0]_input_2_0
1 1
.names lut_$abc$2847$li1_li1_output_0_0 dffre_ModByteWr.Dout[1]_input_0_0
1 1
.names lut_$abc$2847$li2_li2_output_0_0 dffre_ModByteWr.Dout[2]_input_0_0
1 1
.names lut_$abc$2847$li3_li3_output_0_0 dffre_ModByteWr.Dout[3]_input_0_0
1 1
.names lut_$abc$2847$li4_li4_output_0_0 dffre_ModByteWr.Dout[4]_input_0_0
1 1
.names lut_$abc$2847$li5_li5_output_0_0 dffre_ModByteWr.Dout[5]_input_0_0
1 1
.names lut_$abc$2847$li6_li6_output_0_0 dffre_ModByteWr.Dout[6]_input_0_0
1 1
.names lut_$abc$2847$li7_li7_output_0_0 dffre_ModByteWr.Dout[7]_input_0_0
1 1
.names lut_$abc$2876$li0_li0_output_0_0 dffre_ModByteWr.next_state[0]_input_0_0
1 1
.names lut_$abc$2876$li1_li1_output_0_0 dffre_ModByteWr.next_state[1]_input_0_0
1 1
.names lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_output_0_0 dffre_ModByteWr.next_state[2]_input_0_0
1 1
.names dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 lut_$abc$2809$li3_li3_input_0_2
1 1
.names dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2
1 1
.names dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0 lut_$abc$2809$li6_li6_input_0_0
1 1
.names lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_output_0_0 dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_1_0
1 1
.names lut_$abc$2908$li0_li0_output_0_0 dffre_ModByteWr.We_input_0_0
1 1
.names lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0 dffre_ModByteWr.Ce_input_2_0
1 1
.names lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0 dffre_ModByteWr.We_input_2_0
1 1
.names dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 lut_$abc$2809$li4_li4_input_0_0
1 1
.names dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 lut_$abc$2809$li3_li3_input_0_0
1 1
.names dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_0
1 1
.names lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_1_0
1 1
.names lut_$abc$2930$li0_li0_output_0_0 dffre_ModByteWr.Ce_input_0_0
1 1
.names lut_$abc$2939$li0_li0_output_0_0 dffre_ModByteWr.RstByteRdy_input_0_0
1 1
.names lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_output_0_0 dffre_ModByteWr.RstByteRdy_input_2_0
1 1
.names dffre_ModByteWr.RstByteRdy_output_0_0 lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1
1 1
.names dffre_ModByteWr.Mod1.DOUT_output_0_0 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_3
1 1
.names dffre_ModByteWr.Mod1.DOUT_output_0_0 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_4
1 1
.names dffre_ModByteWr.Mod1.DOUT_output_0_0 lut_$abc$2876$li0_li0_input_0_4
1 1
.names dffre_ModByteWr.Mod1.DOUT_output_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_1
1 1
.names dffre_ModByteWr.Mod1.DOUT_output_0_0 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_1
1 1
.names dffre_ModByteWr.Mod1.DOUT_output_0_0 lut_$abc$2876$li1_li1_input_0_4
1 1
.names lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 dffre_ModByteWr.Mod1.DOUT_input_1_0
1 1
.names lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_output_0_0 dffre_ModByteWr.ACK_input_2_0
1 1
.names lut_ModStSp.mod1.RstStop_output_0_0 lut_ModStSp.mod1.RstStop_input_0_2
1 1
.names lut_ModStSp.mod1.RstStop_output_0_0 lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2
1 1
.names lut_ModStSp.mod2.RstStart_output_0_0 lut_ModStSp.mod2.RstStart_input_0_0
1 1
.names lut_ModStSp.mod2.RstStart_output_0_0 lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_0
1 1
.names lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_output_0_0 lut_ModStSp.mod1.RstStop_input_0_1
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li04_li04_input_0_3
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li03_li03_input_0_1
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li05_li05_input_0_3
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li06_li06_input_0_3
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li11_li11_input_0_2
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li10_li10_input_0_2
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li09_li09_input_0_2
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li07_li07_input_0_4
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li08_li08_input_0_4
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li13_li13_input_0_1
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li12_li12_input_0_1
1 1
.names lut_$abc$6648$new_new_n134___output_0_0 lut_$abc$2625$li14_li14_input_0_3
1 1
.names lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_output_0_0 lut_ModStSp.mod1.RstStop_input_0_0
1 1
.names lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_output_0_0 lut_ModStSp.mod2.RstStart_input_0_1
1 1
.names lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_output_0_0 lut_ModStSp.mod2.RstStart_input_0_4
1 1
.names lut_$abc$6648$new_new_n171___output_0_0 lut_$abc$2625$li05_li05_input_0_1
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li06_li06_input_0_0
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li11_li11_input_0_3
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li10_li10_input_0_3
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li09_li09_input_0_3
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li07_li07_input_0_3
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li08_li08_input_0_3
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li13_li13_input_0_4
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li12_li12_input_0_4
1 1
.names lut_$abc$6648$new_new_n174___output_0_0 lut_$abc$2625$li14_li14_input_0_4
1 1
.names lut_$abc$6648$new_new_n178___output_0_0 lut_$abc$2625$li11_li11_input_0_4
1 1
.names lut_$abc$6648$new_new_n178___output_0_0 lut_$abc$2625$li10_li10_input_0_4
1 1
.names lut_$abc$6648$new_new_n178___output_0_0 lut_$abc$2625$li09_li09_input_0_4
1 1
.names lut_$abc$6648$new_new_n182___output_0_0 lut_$abc$2625$li13_li13_input_0_0
1 1
.names lut_$abc$6648$new_new_n182___output_0_0 lut_$abc$2625$li12_li12_input_0_2
1 1
.names lut_$abc$6648$new_new_n182___output_0_0 lut_$abc$2625$li14_li14_input_0_2
1 1

#Cell instances
.names __vpr__unconn0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_3 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[3]_output_0_0 
01001 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[3]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[3]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[3]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[3]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[3]_output_0_0

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_input_0_3 __vpr__unconn1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[5]_output_0_0 
11000 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[5]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[5]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[5]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[5]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[5]_output_0_0

.names lut_$abc$6648$new_new_n171___input_0_0 lut_$abc$6648$new_new_n171___input_0_1 lut_$abc$6648$new_new_n171___input_0_2 lut_$abc$6648$new_new_n171___input_0_3 lut_$abc$6648$new_new_n171___input_0_4 lut_$abc$6648$new_new_n171___input_0_5 lut_$abc$6648$new_new_n171___output_0_0 
100000 0
110000 0
101000 0
111000 0
100100 0
110100 0
101100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
110110 0
101110 0
111110 0
100001 0
110001 0
101001 0
111001 0
100101 0
110101 0
101101 0
111101 0
100011 0
110011 0
101011 0
111011 0
100111 0
110111 0
101111 0
011111 0

.names __vpr__unconn2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_3 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[4]_output_0_0 
01010 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[4]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[4]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[4]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[4]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[4]_output_0_0

.names __vpr__unconn3 lut_$abc$6648$new_new_n134___input_0_1 lut_$abc$6648$new_new_n134___input_0_2 __vpr__unconn4 lut_$abc$6648$new_new_n134___input_0_4 lut_$abc$6648$new_new_n134___output_0_0 
01001 1

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_input_0_3 __vpr__unconn5 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[2]_output_0_0 
11000 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[2]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[2]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[2]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[2]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[2]_output_0_0

.names __vpr__unconn6 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_3 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[1]_output_0_0 
01001 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[1]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[1]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[1]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[1]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[1]_output_0_0

.names lut_$abc$2625$li04_li04_input_0_0 lut_$abc$2625$li04_li04_input_0_1 lut_$abc$2625$li04_li04_input_0_2 lut_$abc$2625$li04_li04_input_0_3 lut_$abc$2625$li04_li04_input_0_4 lut_$abc$2625$li04_li04_input_0_5 lut_$abc$2625$li04_li04_output_0_0 
010100 1
110100 1
011100 1
111100 1
010110 1
110110 1
011110 1
111110 1
010101 1
110101 1
011101 1
111101 1
010111 1
110111 1
101111 1
011111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[4]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[4]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[4]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[4]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[4]_output_0_0

.names lut_$abc$2625$li03_li03_input_0_0 lut_$abc$2625$li03_li03_input_0_1 lut_$abc$2625$li03_li03_input_0_2 lut_$abc$2625$li03_li03_input_0_3 lut_$abc$2625$li03_li03_input_0_4 lut_$abc$2625$li03_li03_output_0_0 
11000 1
11100 1
11010 1
11110 1
11001 1
11101 1
11011 1
01111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[3]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[3]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[3]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[3]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[3]_output_0_0

.names lut_$abc$2625$li00_li00_input_0_0 lut_$abc$2625$li00_li00_input_0_1 __vpr__unconn7 lut_$abc$2625$li00_li00_input_0_3 lut_$abc$2625$li00_li00_input_0_4 lut_$abc$2625$li00_li00_output_0_0 
10010 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[0]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[0]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[0]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[0]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[0]_output_0_0

.names lut_$abc$2625$li01_li01_input_0_0 lut_$abc$2625$li01_li01_input_0_1 lut_$abc$2625$li01_li01_input_0_2 lut_$abc$2625$li01_li01_input_0_3 lut_$abc$2625$li01_li01_input_0_4 lut_$abc$2625$li01_li01_output_0_0 
10110 1
10011 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[1]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[1]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[1]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[1]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[1]_output_0_0

.names __vpr__unconn8 lut_$abc$2625$li05_li05_input_0_1 __vpr__unconn9 lut_$abc$2625$li05_li05_input_0_3 __vpr__unconn10 lut_$abc$2625$li05_li05_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[5]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[5]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[5]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[5]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[5]_output_0_0

.names lut_$abc$2625$li06_li06_input_0_0 __vpr__unconn11 lut_$abc$2625$li06_li06_input_0_2 lut_$abc$2625$li06_li06_input_0_3 __vpr__unconn12 lut_$abc$2625$li06_li06_output_0_0 
10010 1
00110 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[6]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[6]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[6]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[6]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[6]_output_0_0

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_input_0_3 __vpr__unconn13 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[10]_output_0_0 
00110 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[10]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[10]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[10]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[10]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[10]_output_0_0

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_2 __vpr__unconn14 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[8]_output_0_0 
00101 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[8]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[8]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[8]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[8]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[8]_output_0_0

.names lut_$abc$6648$new_new_n178___input_0_0 lut_$abc$6648$new_new_n178___input_0_1 __vpr__unconn15 lut_$abc$6648$new_new_n178___input_0_3 __vpr__unconn16 lut_$abc$6648$new_new_n178___output_0_0 
11010 1

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_input_0_3 __vpr__unconn17 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[11]_output_0_0 
10010 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[11]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[11]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[11]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[11]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[11]_output_0_0

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_2 __vpr__unconn18 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[9]_output_0_0 
10001 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[9]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[9]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[9]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[9]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[9]_output_0_0

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_input_0_3 __vpr__unconn19 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[6]_output_0_0 
10010 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[6]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[6]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[6]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[6]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[6]_output_0_0

.names __vpr__unconn20 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_3 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[7]_output_0_0 
00011 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[7]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[7]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[7]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[7]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[7]_output_0_0

.names lut_$abc$2625$li11_li11_input_0_0 lut_$abc$2625$li11_li11_input_0_1 lut_$abc$2625$li11_li11_input_0_2 lut_$abc$2625$li11_li11_input_0_3 lut_$abc$2625$li11_li11_input_0_4 lut_$abc$2625$li11_li11_input_0_5 lut_$abc$2625$li11_li11_output_0_0 
111110 1
001001 1
101001 1
011001 1
111001 1
001101 1
101101 1
011101 1
111101 1
001011 1
101011 1
011011 1
111011 1
001111 1
101111 1
011111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[11]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[11]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[11]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[11]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[11]_output_0_0

.names lut_$abc$2625$li10_li10_input_0_0 lut_$abc$2625$li10_li10_input_0_1 lut_$abc$2625$li10_li10_input_0_2 lut_$abc$2625$li10_li10_input_0_3 lut_$abc$2625$li10_li10_input_0_4 lut_$abc$2625$li10_li10_output_0_0 
10100 1
11100 1
10110 1
11110 1
10101 1
11101 1
10111 1
01111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[10]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[10]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[10]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[10]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[10]_output_0_0

.names __vpr__unconn21 lut_$abc$2625$li09_li09_input_0_1 lut_$abc$2625$li09_li09_input_0_2 lut_$abc$2625$li09_li09_input_0_3 lut_$abc$2625$li09_li09_input_0_4 lut_$abc$2625$li09_li09_output_0_0 
01100 1
01110 1
01101 1
00111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[9]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[9]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[9]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[9]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[9]_output_0_0

.names __vpr__unconn22 lut_$abc$2625$li07_li07_input_0_1 lut_$abc$2625$li07_li07_input_0_2 lut_$abc$2625$li07_li07_input_0_3 lut_$abc$2625$li07_li07_input_0_4 lut_$abc$2625$li07_li07_output_0_0 
00101 1
01101 1
01011 1
00111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[7]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[7]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[7]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[7]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[7]_output_0_0

.names lut_$abc$2625$li08_li08_input_0_0 lut_$abc$2625$li08_li08_input_0_1 lut_$abc$2625$li08_li08_input_0_2 lut_$abc$2625$li08_li08_input_0_3 lut_$abc$2625$li08_li08_input_0_4 lut_$abc$2625$li08_li08_output_0_0 
10001 1
11001 1
10101 1
11101 1
10011 1
11011 1
10111 1
01111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[8]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[8]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[8]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[8]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[8]_output_0_0

.names lut_$abc$6648$new_new_n182___input_0_0 lut_$abc$6648$new_new_n182___input_0_1 lut_$abc$6648$new_new_n182___input_0_2 lut_$abc$6648$new_new_n182___input_0_3 lut_$abc$6648$new_new_n182___input_0_4 lut_$abc$6648$new_new_n182___input_0_5 lut_$abc$6648$new_new_n182___output_0_0 
111111 1

.names lut_$abc$2625$li13_li13_input_0_0 lut_$abc$2625$li13_li13_input_0_1 lut_$abc$2625$li13_li13_input_0_2 lut_$abc$2625$li13_li13_input_0_3 lut_$abc$2625$li13_li13_input_0_4 lut_$abc$2625$li13_li13_output_0_0 
01100 1
11100 1
01110 1
11110 1
01101 1
11101 1
11011 1
01111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[13]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[13]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[13]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[13]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[13]_output_0_0

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_2 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_input_0_3 __vpr__unconn23 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[13]_output_0_0 
11000 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[13]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[13]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[13]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[13]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[13]_output_0_0

.names __vpr__unconn24 __vpr__unconn25 __vpr__unconn26 __vpr__unconn27 lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_input_0_4 lut_$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]_output_0_0 
00000 1

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_1 __vpr__unconn28 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_3 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[14]_output_0_0 
01010 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[14]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[14]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[14]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[14]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[14]_output_0_0

.names lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_0 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_1 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_2 __vpr__unconn29 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_input_0_4 lut_$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458_output_0_0 
01000 1
00100 1
01100 1

.names __vpr__unconn30 lut_$abc$2625$li12_li12_input_0_1 lut_$abc$2625$li12_li12_input_0_2 lut_$abc$2625$li12_li12_input_0_3 lut_$abc$2625$li12_li12_input_0_4 lut_$abc$2625$li12_li12_output_0_0 
01010 1
01110 1
01101 1
01011 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[12]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[12]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[12]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[12]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[12]_output_0_0

.names lut_$abc$2625$li14_li14_input_0_0 lut_$abc$2625$li14_li14_input_0_1 lut_$abc$2625$li14_li14_input_0_2 lut_$abc$2625$li14_li14_input_0_3 lut_$abc$2625$li14_li14_input_0_4 lut_$abc$2625$li14_li14_input_0_5 lut_$abc$2625$li14_li14_output_0_0 
010100 1
110100 1
011100 1
111100 1
010110 1
110110 1
011110 1
111110 1
010101 1
110101 1
011101 1
111101 1
010111 1
110111 1
101111 1
011111 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[14]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[14]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[14]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[14]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[14]_output_0_0

.names lut_$abc$6648$new_new_n174___input_0_0 lut_$abc$6648$new_new_n174___input_0_1 lut_$abc$6648$new_new_n174___input_0_2 lut_$abc$6648$new_new_n174___input_0_3 lut_$abc$6648$new_new_n174___input_0_4 lut_$abc$6648$new_new_n174___input_0_5 lut_$abc$6648$new_new_n174___output_0_0 
111111 1

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_1 __vpr__unconn31 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_3 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[0]_output_0_0 
01001 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[0]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[0]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[0]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[0]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[0]_output_0_0

.names lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_0 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_1 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_2 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_input_0_3 __vpr__unconn32 lut_$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444_output_0_0 
11000 1
00100 1
11100 1

.names lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_0 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_1 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_2 __vpr__unconn33 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_input_0_4 lut_$abc$1567$auto$rtlil.cc:2613:Mux$556[12]_output_0_0 
01100 1

.subckt dffre \
    C=dffre_ModByteWr.Current_addr[12]_clock_0_0 \
    D=dffre_ModByteWr.Current_addr[12]_input_0_0 \
    E=dffre_ModByteWr.Current_addr[12]_input_2_0 \
    R=dffre_ModByteWr.Current_addr[12]_input_1_0 \
    Q=dffre_ModByteWr.Current_addr[12]_output_0_0

.names lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_0 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_1 __vpr__unconn34 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_3 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_input_0_4 lut_$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451_output_0_0 
00000 1
10000 1
00010 1
10010 1
01010 1
00001 1
01001 1
00011 1
01011 1

.names lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_0 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_1 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_2 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_3 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_input_0_4 lut_$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467_output_0_0 
10000 1
10001 1
01001 1
11001 1

.names lut_$abc$2876$li0_li0_input_0_0 lut_$abc$2876$li0_li0_input_0_1 lut_$abc$2876$li0_li0_input_0_2 lut_$abc$2876$li0_li0_input_0_3 lut_$abc$2876$li0_li0_input_0_4 lut_$abc$2876$li0_li0_output_0_0 
10000 0
01010 0
11010 0
10001 0
01001 0
11001 0
01011 0
11011 0

.subckt dffre \
    C=dffre_ModByteWr.next_state[0]_clock_0_0 \
    D=dffre_ModByteWr.next_state[0]_input_0_0 \
    E=dffre_ModByteWr.next_state[0]_input_2_0 \
    R=dffre_ModByteWr.next_state[0]_input_1_0 \
    Q=dffre_ModByteWr.next_state[0]_output_0_0

.names lut_ModStSp.mod2.RstStart_input_0_0 lut_ModStSp.mod2.RstStart_input_0_1 __vpr__unconn35 __vpr__unconn36 lut_ModStSp.mod2.RstStart_input_0_4 lut_ModStSp.mod2.RstStart_output_0_0 
01000 1
11000 1
10001 1
11001 1

.names __vpr__unconn37 __vpr__unconn38 lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_2 lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_input_0_3 __vpr__unconn39 lut_$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ModByteWr.state_reg[0]_clock_0_0 \
    D=dffre_ModByteWr.state_reg[0]_input_0_0 \
    E=dffre_ModByteWr.state_reg[0]_input_2_0 \
    R=dffre_ModByteWr.state_reg[0]_input_1_0 \
    Q=dffre_ModByteWr.state_reg[0]_output_0_0

.names lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_0 __vpr__unconn40 lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_input_0_2 __vpr__unconn41 __vpr__unconn42 lut_$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y_output_0_0 
00000 1

.names lut_$abc$2809$li4_li4_input_0_0 __vpr__unconn43 lut_$abc$2809$li4_li4_input_0_2 __vpr__unconn44 lut_$abc$2809$li4_li4_input_0_4 lut_$abc$2809$li4_li4_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ModStSp.mod1.SpState_reg[0]_clock_0_0 \
    D=dffre_ModStSp.mod1.SpState_reg[0]_input_0_0 \
    E=dffre_ModStSp.mod1.SpState_reg[0]_input_2_0 \
    R=dffre_ModStSp.mod1.SpState_reg[0]_input_1_0 \
    Q=dffre_ModStSp.mod1.SpState_reg[0]_output_0_0

.names __vpr__unconn45 __vpr__unconn46 lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_2 __vpr__unconn47 lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_input_0_4 lut_$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]_output_0_0 
00001 1

.names lut_$abc$2625$li02_li02_input_0_0 lut_$abc$2625$li02_li02_input_0_1 lut_$abc$2625$li02_li02_input_0_2 lut_$abc$2625$li02_li02_input_0_3 lut_$abc$2625$li02_li02_input_0_4 lut_$abc$2625$li02_li02_input_0_5 lut_$abc$2625$li02_li02_output_0_0 
111000 1
111100 1
111010 1
110110 1

.subckt dffre \
    C=dffre_ModByteWr.Next_addr[2]_clock_0_0 \
    D=dffre_ModByteWr.Next_addr[2]_input_0_0 \
    E=dffre_ModByteWr.Next_addr[2]_input_2_0 \
    R=dffre_ModByteWr.Next_addr[2]_input_1_0 \
    Q=dffre_ModByteWr.Next_addr[2]_output_0_0

.names __vpr__unconn48 lut_$abc$1775$li7_li7_input_0_1 __vpr__unconn49 lut_$abc$1775$li7_li7_input_0_3 __vpr__unconn50 lut_$abc$1775$li7_li7_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ModStSp.mod2.StState_reg[1]_clock_0_0 \
    D=dffre_ModStSp.mod2.StState_reg[1]_input_0_0 \
    E=dffre_ModStSp.mod2.StState_reg[1]_input_2_0 \
    R=dffre_ModStSp.mod2.StState_reg[1]_input_1_0 \
    Q=dffre_ModStSp.mod2.StState_reg[1]_output_0_0

.names __vpr__unconn51 lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_1 __vpr__unconn52 lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_input_0_3 __vpr__unconn53 lut_$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392_output_0_0 
01010 1

.names lut_$abc$2809$li3_li3_input_0_0 __vpr__unconn54 lut_$abc$2809$li3_li3_input_0_2 __vpr__unconn55 lut_$abc$2809$li3_li3_input_0_4 lut_$abc$2809$li3_li3_output_0_0 
00100 1
10100 1
00001 1
00101 1

.subckt dffre \
    C=dffre_ModRW.state_reg[0]_clock_0_0 \
    D=dffre_ModRW.state_reg[0]_input_0_0 \
    E=dffre_ModRW.state_reg[0]_input_2_0 \
    R=dffre_ModRW.state_reg[0]_input_1_0 \
    Q=dffre_ModRW.state_reg[0]_output_0_0

.names lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_0 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 __vpr__unconn56 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 lut_$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 
00001 1

.names lut_$abc$2809$li6_li6_input_0_0 lut_$abc$2809$li6_li6_input_0_1 __vpr__unconn57 lut_$abc$2809$li6_li6_input_0_3 __vpr__unconn58 lut_$abc$2809$li6_li6_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ModStSp.mod2.StState_reg[0]_clock_0_0 \
    D=dffre_ModStSp.mod2.StState_reg[0]_input_0_0 \
    E=dffre_ModStSp.mod2.StState_reg[0]_input_2_0 \
    R=dffre_ModStSp.mod2.StState_reg[0]_input_1_0 \
    Q=dffre_ModStSp.mod2.StState_reg[0]_output_0_0

.names __vpr__unconn59 __vpr__unconn60 lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_2 __vpr__unconn61 lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_input_0_4 lut_$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369_output_0_0 
00101 1

.names lut_$abc$2847$li2_li2_input_0_0 lut_$abc$2847$li2_li2_input_0_1 lut_$abc$2847$li2_li2_input_0_2 lut_$abc$2847$li2_li2_input_0_3 __vpr__unconn62 lut_$abc$2847$li2_li2_output_0_0 
10010 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[2]_clock_0_0 \
    D=dffre_ModByteWr.Dout[2]_input_0_0 \
    E=dffre_ModByteWr.Dout[2]_input_2_0 \
    R=dffre_ModByteWr.Dout[2]_input_1_0 \
    Q=dffre_ModByteWr.Dout[2]_output_0_0

.names lut_$abc$2847$li1_li1_input_0_0 lut_$abc$2847$li1_li1_input_0_1 lut_$abc$2847$li1_li1_input_0_2 __vpr__unconn63 lut_$abc$2847$li1_li1_input_0_4 lut_$abc$2847$li1_li1_output_0_0 
10001 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[1]_clock_0_0 \
    D=dffre_ModByteWr.Dout[1]_input_0_0 \
    E=dffre_ModByteWr.Dout[1]_input_2_0 \
    R=dffre_ModByteWr.Dout[1]_input_1_0 \
    Q=dffre_ModByteWr.Dout[1]_output_0_0

.names lut_$abc$2847$li6_li6_input_0_0 lut_$abc$2847$li6_li6_input_0_1 lut_$abc$2847$li6_li6_input_0_2 lut_$abc$2847$li6_li6_input_0_3 __vpr__unconn64 lut_$abc$2847$li6_li6_output_0_0 
00110 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[6]_clock_0_0 \
    D=dffre_ModByteWr.Dout[6]_input_0_0 \
    E=dffre_ModByteWr.Dout[6]_input_2_0 \
    R=dffre_ModByteWr.Dout[6]_input_1_0 \
    Q=dffre_ModByteWr.Dout[6]_output_0_0

.names lut_$abc$2847$li5_li5_input_0_0 lut_$abc$2847$li5_li5_input_0_1 lut_$abc$2847$li5_li5_input_0_2 __vpr__unconn65 lut_$abc$2847$li5_li5_input_0_4 lut_$abc$2847$li5_li5_output_0_0 
00101 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[5]_clock_0_0 \
    D=dffre_ModByteWr.Dout[5]_input_0_0 \
    E=dffre_ModByteWr.Dout[5]_input_2_0 \
    R=dffre_ModByteWr.Dout[5]_input_1_0 \
    Q=dffre_ModByteWr.Dout[5]_output_0_0

.names lut_$abc$2847$li3_li3_input_0_0 __vpr__unconn66 lut_$abc$2847$li3_li3_input_0_2 lut_$abc$2847$li3_li3_input_0_3 lut_$abc$2847$li3_li3_input_0_4 lut_$abc$2847$li3_li3_output_0_0 
10100 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[3]_clock_0_0 \
    D=dffre_ModByteWr.Dout[3]_input_0_0 \
    E=dffre_ModByteWr.Dout[3]_input_2_0 \
    R=dffre_ModByteWr.Dout[3]_input_1_0 \
    Q=dffre_ModByteWr.Dout[3]_output_0_0

.names lut_$abc$2847$li4_li4_input_0_0 lut_$abc$2847$li4_li4_input_0_1 __vpr__unconn67 lut_$abc$2847$li4_li4_input_0_3 lut_$abc$2847$li4_li4_input_0_4 lut_$abc$2847$li4_li4_output_0_0 
11000 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[4]_clock_0_0 \
    D=dffre_ModByteWr.Dout[4]_input_0_0 \
    E=dffre_ModByteWr.Dout[4]_input_2_0 \
    R=dffre_ModByteWr.Dout[4]_input_1_0 \
    Q=dffre_ModByteWr.Dout[4]_output_0_0

.names lut_ModStSp.mod1.RstStop_input_0_0 lut_ModStSp.mod1.RstStop_input_0_1 lut_ModStSp.mod1.RstStop_input_0_2 __vpr__unconn68 __vpr__unconn69 lut_ModStSp.mod1.RstStop_output_0_0 
01000 1
10100 1
01100 1
11100 1

.names __vpr__unconn70 __vpr__unconn71 lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_2 __vpr__unconn72 lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_4 lut_$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 
00000 1

.names lut_$abc$2847$li7_li7_input_0_0 lut_$abc$2847$li7_li7_input_0_1 __vpr__unconn73 lut_$abc$2847$li7_li7_input_0_3 lut_$abc$2847$li7_li7_input_0_4 lut_$abc$2847$li7_li7_output_0_0 
10001 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[7]_clock_0_0 \
    D=dffre_ModByteWr.Dout[7]_input_0_0 \
    E=dffre_ModByteWr.Dout[7]_input_2_0 \
    R=dffre_ModByteWr.Dout[7]_input_1_0 \
    Q=dffre_ModByteWr.Dout[7]_output_0_0

.names __vpr__unconn74 lut_$abc$2847$li0_li0_input_0_1 lut_$abc$2847$li0_li0_input_0_2 lut_$abc$2847$li0_li0_input_0_3 lut_$abc$2847$li0_li0_input_0_4 lut_$abc$2847$li0_li0_output_0_0 
00101 1

.subckt dffre \
    C=dffre_ModByteWr.Dout[0]_clock_0_0 \
    D=dffre_ModByteWr.Dout[0]_input_0_0 \
    E=dffre_ModByteWr.Dout[0]_input_2_0 \
    R=dffre_ModByteWr.Dout[0]_input_1_0 \
    Q=dffre_ModByteWr.Dout[0]_output_0_0

.names lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_0 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_1 __vpr__unconn75 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_3 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_input_0_4 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]_output_0_0 
01001 1

.names lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_0 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_1 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_2 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_3 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_input_0_4 lut_$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488_output_0_0 
00000 0
01000 0
10010 0
11010 0
10110 0
11110 0
00001 0
00101 0
10011 0
11011 0
10111 0
11111 0

.names lut_$abc$1775$li5_li5_input_0_0 __vpr__unconn76 __vpr__unconn77 __vpr__unconn78 lut_$abc$1775$li5_li5_input_0_4 lut_$abc$1775$li5_li5_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ModStSp.mod1.SpState_reg[1]_clock_0_0 \
    D=dffre_ModStSp.mod1.SpState_reg[1]_input_0_0 \
    E=dffre_ModStSp.mod1.SpState_reg[1]_input_2_0 \
    R=dffre_ModStSp.mod1.SpState_reg[1]_input_1_0 \
    Q=dffre_ModStSp.mod1.SpState_reg[1]_output_0_0

.names __vpr__unconn79 lut_$abc$2876$li1_li1_input_0_1 lut_$abc$2876$li1_li1_input_0_2 lut_$abc$2876$li1_li1_input_0_3 lut_$abc$2876$li1_li1_input_0_4 lut_$abc$2876$li1_li1_output_0_0 
01000 1
01001 1
00101 1

.subckt dffre \
    C=dffre_ModByteWr.next_state[1]_clock_0_0 \
    D=dffre_ModByteWr.next_state[1]_input_0_0 \
    E=dffre_ModByteWr.next_state[1]_input_2_0 \
    R=dffre_ModByteWr.next_state[1]_input_1_0 \
    Q=dffre_ModByteWr.next_state[1]_output_0_0

.subckt dffre \
    C=dffre_ModByteWr.state_reg[1]_clock_0_0 \
    D=dffre_ModByteWr.state_reg[1]_input_0_0 \
    E=dffre_ModByteWr.state_reg[1]_input_2_0 \
    R=dffre_ModByteWr.state_reg[1]_input_1_0 \
    Q=dffre_ModByteWr.state_reg[1]_output_0_0

.names __vpr__unconn80 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_1 __vpr__unconn81 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_3 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_input_0_4 lut_$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]_output_0_0 
00010 1
01001 1

.subckt dffre \
    C=dffre_ModByteWr.next_state[2]_clock_0_0 \
    D=dffre_ModByteWr.next_state[2]_input_0_0 \
    E=dffre_ModByteWr.next_state[2]_input_2_0 \
    R=dffre_ModByteWr.next_state[2]_input_1_0 \
    Q=dffre_ModByteWr.next_state[2]_output_0_0

.subckt dffre \
    C=dffre_ModByteWr.state_reg[2]_clock_0_0 \
    D=dffre_ModByteWr.state_reg[2]_input_0_0 \
    E=dffre_ModByteWr.state_reg[2]_input_2_0 \
    R=dffre_ModByteWr.state_reg[2]_input_1_0 \
    Q=dffre_ModByteWr.state_reg[2]_output_0_0

.names lut_$abc$2939$li0_li0_input_0_0 __vpr__unconn82 lut_$abc$2939$li0_li0_input_0_2 lut_$abc$2939$li0_li0_input_0_3 lut_$abc$2939$li0_li0_input_0_4 lut_$abc$2939$li0_li0_output_0_0 
10000 1
00100 1
10100 1
10101 1
10011 1
10111 1

.subckt dffre \
    C=dffre_ModByteWr.RstByteRdy_clock_0_0 \
    D=dffre_ModByteWr.RstByteRdy_input_0_0 \
    E=dffre_ModByteWr.RstByteRdy_input_2_0 \
    R=dffre_ModByteWr.RstByteRdy_input_1_0 \
    Q=dffre_ModByteWr.RstByteRdy_output_0_0

.names __vpr__unconn83 lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_input_0_1 __vpr__unconn84 __vpr__unconn85 __vpr__unconn86 lut_$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y_output_0_0 
00000 1

.names lut_$abc$2930$li0_li0_input_0_0 __vpr__unconn87 lut_$abc$2930$li0_li0_input_0_2 lut_$abc$2930$li0_li0_input_0_3 __vpr__unconn88 lut_$abc$2930$li0_li0_output_0_0 
00000 1
10100 1
10110 1

.subckt dffre \
    C=dffre_ModByteWr.Ce_clock_0_0 \
    D=dffre_ModByteWr.Ce_input_0_0 \
    E=dffre_ModByteWr.Ce_input_2_0 \
    R=dffre_ModByteWr.Ce_input_1_0 \
    Q=dffre_ModByteWr.Ce_output_0_0

.names lut_$abc$2908$li0_li0_input_0_0 __vpr__unconn89 lut_$abc$2908$li0_li0_input_0_2 __vpr__unconn90 __vpr__unconn91 lut_$abc$2908$li0_li0_output_0_0 
00000 1
00100 1
10100 1

.subckt dffre \
    C=dffre_ModByteWr.We_clock_0_0 \
    D=dffre_ModByteWr.We_input_0_0 \
    E=dffre_ModByteWr.We_input_2_0 \
    R=dffre_ModByteWr.We_input_1_0 \
    Q=dffre_ModByteWr.We_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[8]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[8]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[8]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[8]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[8]_output_0_0

.subckt dffre \
    C=dffre_$auto$clkbufmap.cc:266:execute$6726_clock_0_0 \
    D=dffre_$auto$clkbufmap.cc:266:execute$6726_input_0_0 \
    E=dffre_$auto$clkbufmap.cc:266:execute$6726_input_2_0 \
    R=dffre_$auto$clkbufmap.cc:266:execute$6726_input_1_0 \
    Q=dffre_$auto$clkbufmap.cc:266:execute$6726_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[7]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[7]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[7]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[7]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[7]_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[6]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[6]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[6]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[6]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[6]_output_0_0

.names lut_$abc$2764$li13_li13_input_0_0 lut_$abc$2764$li13_li13_input_0_1 __vpr__unconn92 lut_$abc$2764$li13_li13_input_0_3 __vpr__unconn93 lut_$abc$2764$li13_li13_output_0_0 
11010 1

.subckt dffre \
    C=dffre_ModSerial2Byte.COUNT[3]_clock_0_0 \
    D=dffre_ModSerial2Byte.COUNT[3]_input_0_0 \
    E=dffre_ModSerial2Byte.COUNT[3]_input_2_0 \
    R=dffre_ModSerial2Byte.COUNT[3]_input_1_0 \
    Q=dffre_ModSerial2Byte.COUNT[3]_output_0_0

.names __vpr__unconn94 lut_$abc$2764$li10_li10_input_0_1 lut_$abc$2764$li10_li10_input_0_2 __vpr__unconn95 __vpr__unconn96 lut_$abc$2764$li10_li10_output_0_0 
00000 1

.subckt dffre \
    C=dffre_ModSerial2Byte.COUNT[0]_clock_0_0 \
    D=dffre_ModSerial2Byte.COUNT[0]_input_0_0 \
    E=dffre_ModSerial2Byte.COUNT[0]_input_2_0 \
    R=dffre_ModSerial2Byte.COUNT[0]_input_1_0 \
    Q=dffre_ModSerial2Byte.COUNT[0]_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[2]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[2]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[2]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[2]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[2]_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[3]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[3]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[3]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[3]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[3]_output_0_0

.names lut_$abc$2764$li12_li12_input_0_0 lut_$abc$2764$li12_li12_input_0_1 __vpr__unconn97 lut_$abc$2764$li12_li12_input_0_3 __vpr__unconn98 lut_$abc$2764$li12_li12_output_0_0 
10000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_ModSerial2Byte.COUNT[2]_clock_0_0 \
    D=dffre_ModSerial2Byte.COUNT[2]_input_0_0 \
    E=dffre_ModSerial2Byte.COUNT[2]_input_2_0 \
    R=dffre_ModSerial2Byte.COUNT[2]_input_1_0 \
    Q=dffre_ModSerial2Byte.COUNT[2]_output_0_0

.names __vpr__unconn99 lut_$abc$2764$li11_li11_input_0_1 __vpr__unconn100 lut_$abc$2764$li11_li11_input_0_3 __vpr__unconn101 lut_$abc$2764$li11_li11_output_0_0 
01000 1
00010 1

.subckt dffre \
    C=dffre_ModSerial2Byte.COUNT[1]_clock_0_0 \
    D=dffre_ModSerial2Byte.COUNT[1]_input_0_0 \
    E=dffre_ModSerial2Byte.COUNT[1]_input_2_0 \
    R=dffre_ModSerial2Byte.COUNT[1]_input_1_0 \
    Q=dffre_ModSerial2Byte.COUNT[1]_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[5]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[5]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[5]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[5]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[5]_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[4]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[4]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[4]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[4]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[4]_output_0_0

.names __vpr__unconn102 __vpr__unconn103 __vpr__unconn104 __vpr__unconn105 __vpr__unconn106 lut_$true_output_0_0 
00000 1

.names __vpr__unconn107 __vpr__unconn108 __vpr__unconn109 __vpr__unconn110 lut_$auto$rs_design_edit.cc:880:execute$6841_input_0_4 lut_$auto$rs_design_edit.cc:880:execute$6841_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[1]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[1]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[1]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[1]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[1]_output_0_0

.subckt dffre \
    C=dffre_ModSerial2Byte.Byte[0]_clock_0_0 \
    D=dffre_ModSerial2Byte.Byte[0]_input_0_0 \
    E=dffre_ModSerial2Byte.Byte[0]_input_2_0 \
    R=dffre_ModSerial2Byte.Byte[0]_input_1_0 \
    Q=dffre_ModSerial2Byte.Byte[0]_output_0_0

.subckt dffre \
    C=dffre_ModByteWr.ACK_clock_0_0 \
    D=dffre_ModByteWr.ACK_input_0_0 \
    E=dffre_ModByteWr.ACK_input_2_0 \
    R=dffre_ModByteWr.ACK_input_1_0 \
    Q=dffre_ModByteWr.ACK_output_0_0

.names __vpr__unconn111 __vpr__unconn112 __vpr__unconn113 lut_$auto$rs_design_edit.cc:880:execute$6845_input_0_3 __vpr__unconn114 lut_$auto$rs_design_edit.cc:880:execute$6845_output_0_0 
00010 1

.names __vpr__unconn115 __vpr__unconn116 __vpr__unconn117 lut_$auto$rs_design_edit.cc:880:execute$6844_input_0_3 __vpr__unconn118 lut_$auto$rs_design_edit.cc:880:execute$6844_output_0_0 
00010 1

.names __vpr__unconn119 __vpr__unconn120 __vpr__unconn121 lut_$auto$rs_design_edit.cc:880:execute$6843_input_0_3 __vpr__unconn122 lut_$auto$rs_design_edit.cc:880:execute$6843_output_0_0 
00010 1

.names __vpr__unconn123 lut_$auto$rs_design_edit.cc:880:execute$6842_input_0_1 __vpr__unconn124 __vpr__unconn125 __vpr__unconn126 lut_$auto$rs_design_edit.cc:880:execute$6842_output_0_0 
01000 1

.subckt dffnre \
    C=dffnre_ModStSp.mod2.ModStart.StLatch.Q_clock_0_0 \
    D=dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_0_0 \
    E=dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_2_0 \
    R=dffnre_ModStSp.mod2.ModStart.StLatch.Q_input_1_0 \
    Q=dffnre_ModStSp.mod2.ModStart.StLatch.Q_output_0_0

.subckt dffre \
    C=dffre_ModStSp.mod1.ModStop.SpLatch.Q_clock_0_0 \
    D=dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_0_0 \
    E=dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_2_0 \
    R=dffre_ModStSp.mod1.ModStop.SpLatch.Q_input_1_0 \
    Q=dffre_ModStSp.mod1.ModStop.SpLatch.Q_output_0_0

.subckt dffre \
    C=dffre_ModByteWr.Mod1.DOUT_clock_0_0 \
    D=dffre_ModByteWr.Mod1.DOUT_input_0_0 \
    E=dffre_ModByteWr.Mod1.DOUT_input_2_0 \
    R=dffre_ModByteWr.Mod1.DOUT_input_1_0 \
    Q=dffre_ModByteWr.Mod1.DOUT_output_0_0


.end
