{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713186258016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713186258017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 10:04:17 2024 " "Processing started: Mon Apr 15 10:04:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713186258017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713186258017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp_06 -c Exp_06 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp_06 -c Exp_06 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713186258017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713186259180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713186259180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia06/vhdl/serial_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia06/vhdl/serial_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_in-arch_serial " "Found design unit 1: serial_in-arch_serial" {  } { { "../VHDL/serial_out.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_out.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713186274578 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_in " "Found entity 1: serial_in" {  } { { "../VHDL/serial_out.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_out.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713186274578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713186274578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia06/vhdl/divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia06/vhdl/divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-arch_div " "Found design unit 1: divisor_clock-arch_div" {  } { { "../VHDL/divisor_clock.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/divisor_clock.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713186274586 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "../VHDL/divisor_clock.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/divisor_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713186274586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713186274586 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "done serial_out.vhd(28) " "VHDL error at serial_out.vhd(28): name \"done\" cannot be used because it is already used for a previously declared item" {  } { { "../VHDL/serial_out.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia06/VHDL/serial_out.vhd" 28 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Design Software" 0 -1 1713186274588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713186274666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 15 10:04:34 2024 " "Processing ended: Mon Apr 15 10:04:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713186274666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713186274666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713186274666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713186274666 ""}
