// generated by newgenasym  Wed Jun 15 14:46:21 2016


module cap_pol (a, b);
    inout a;
    inout b;


    initial
        begin
        end

endmodule
