// Seed: 1552311627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_7 = 1 && 1, id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always @(*) begin
    id_1 += id_2;
  end
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  ); id_3(
      .id_0(id_2),
      .id_1(1),
      .id_2(id_1),
      .id_3(~1),
      .id_4(1 == id_2),
      .id_5(id_2),
      .id_6(1),
      .id_7({1, 1})
  );
endmodule
