{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605882883742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605882883742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 22:34:43 2020 " "Processing started: Fri Nov 20 22:34:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605882883742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605882883742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 17_1 -c 17_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 17_1 -c 17_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605882883742 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1605882883938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "base1.v(30) " "Verilog HDL warning at base1.v(30): extended using \"x\" or \"z\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1605882883957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "base1.v(31) " "Verilog HDL warning at base1.v(31): extended using \"x\" or \"z\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1605882883957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1.v 1 1 " "Found 1 design units, including 1 entities, in source file base1.v" { { "Info" "ISGN_ENTITY_NAME" "1 base1 " "Found entity 1: base1" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605882883957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1605882883957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "base1 " "Elaborating entity \"base1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1605882883975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(14) " "Verilog HDL assignment warning at base1.v(14): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882883975 "|base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(15) " "Verilog HDL assignment warning at base1.v(15): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882883975 "|base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(25) " "Verilog HDL assignment warning at base1.v(25): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882883975 "|base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(26) " "Verilog HDL assignment warning at base1.v(26): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882883975 "|base1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[0\] addr\[0\] " "Converted the fan-out from the tri-state buffer \"addr\[0\]\" to the node \"addr\[0\]\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[1\] Equal0 " "Converted the fan-out from the tri-state buffer \"addr\[1\]\" to the node \"Equal0\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[2\] Equal0 " "Converted the fan-out from the tri-state buffer \"addr\[2\]\" to the node \"Equal0\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[3\] Equal0 " "Converted the fan-out from the tri-state buffer \"addr\[3\]\" to the node \"Equal0\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[0\] data\[0\] " "Converted the fan-out from the tri-state buffer \"data\[0\]\" to the node \"data\[0\]\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[1\] Equal1 " "Converted the fan-out from the tri-state buffer \"data\[1\]\" to the node \"Equal1\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[2\] Equal1 " "Converted the fan-out from the tri-state buffer \"data\[2\]\" to the node \"Equal1\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[3\] Equal1 " "Converted the fan-out from the tri-state buffer \"data\[3\]\" to the node \"Equal1\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882884188 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1605882884188 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[0\]~reg0 addr\[0\]~reg0_emulated addr\[0\]~reg0latch " "Register \"addr\[0\]~reg0\" is converted into an equivalent circuit using register \"addr\[0\]~reg0_emulated\" and latch \"addr\[0\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|addr[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[1\]~reg0 addr\[1\]~reg0_emulated addr\[1\]~reg0latch " "Register \"addr\[1\]~reg0\" is converted into an equivalent circuit using register \"addr\[1\]~reg0_emulated\" and latch \"addr\[1\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|addr[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[2\]~reg0 addr\[2\]~reg0_emulated addr\[2\]~reg0latch " "Register \"addr\[2\]~reg0\" is converted into an equivalent circuit using register \"addr\[2\]~reg0_emulated\" and latch \"addr\[2\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|addr[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[3\]~reg0 addr\[3\]~reg0_emulated addr\[3\]~reg0latch " "Register \"addr\[3\]~reg0\" is converted into an equivalent circuit using register \"addr\[3\]~reg0_emulated\" and latch \"addr\[3\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|addr[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[0\]~reg0 data\[0\]~reg0_emulated data\[0\]~reg0latch " "Register \"data\[0\]~reg0\" is converted into an equivalent circuit using register \"data\[0\]~reg0_emulated\" and latch \"data\[0\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|data[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[1\]~reg0 data\[1\]~reg0_emulated data\[1\]~reg0latch " "Register \"data\[1\]~reg0\" is converted into an equivalent circuit using register \"data\[1\]~reg0_emulated\" and latch \"data\[1\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|data[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[2\]~reg0 data\[2\]~reg0_emulated data\[2\]~reg0latch " "Register \"data\[2\]~reg0\" is converted into an equivalent circuit using register \"data\[2\]~reg0_emulated\" and latch \"data\[2\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|data[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[3\]~reg0 data\[3\]~reg0_emulated data\[3\]~reg0latch " "Register \"data\[3\]~reg0\" is converted into an equivalent circuit using register \"data\[3\]~reg0_emulated\" and latch \"data\[3\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882884188 "|base1|data[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1605882884188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/17-1/17_1.map.smsg " "Generated suppressed messages file E:/EDA/17-1/17_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1605882884258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1605882884353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1605882884353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1605882884397 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1605882884397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1605882884397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1605882884397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605882884438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 22:34:44 2020 " "Processing ended: Fri Nov 20 22:34:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605882884438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605882884438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605882884438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605882884438 ""}
