# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../fpgaUART.srcs/uart_axi_interface.sv" \
"../../../../fpgaUART.srcs/uart_gen.sv" \
"../../../../fpgaUART.srcs/uart_top.sv" \
"../../../../fpgaUART.srcs/sim_1/new/uart_top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
