{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441004773804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441004773805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 10:06:13 2015 " "Processing started: Mon Aug 31 10:06:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441004773805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441004773805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max2_c4gx -c max2_c4gx " "Command: quartus_map --read_settings_files=on --write_settings_files=off max2_c4gx -c max2_c4gx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441004773805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1441004774223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_control_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_control_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_control_MM " "Found entity 1: flash_control_MM" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004774293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004774293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfl_fun/synthesis/pfl_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file pfl_fun/synthesis/pfl_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 pfl_fun " "Found entity 1: pfl_fun" {  } { { "pfl_fun/synthesis/pfl_fun.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/pfl_fun.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004774296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004774296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_parallel_flash_loader " "Found entity 1: altera_parallel_flash_loader" {  } { { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004774299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004774299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "flag FLAG sys_cpld_top.v(71) " "Verilog HDL Declaration information at sys_cpld_top.v(71): object \"flag\" differs only in case from object \"FLAG\" in the same scope" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441004774302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_RST cnt_rst sys_cpld_top.v(111) " "Verilog HDL Declaration information at sys_cpld_top.v(111): object \"CNT_RST\" differs only in case from object \"cnt_rst\" in the same scope" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441004774302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CFG cnt_cfg sys_cpld_top.v(112) " "Verilog HDL Declaration information at sys_cpld_top.v(112): object \"CNT_CFG\" differs only in case from object \"cnt_cfg\" in the same scope" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441004774302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_cpld_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_cpld_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_cpld_top " "Found entity 1: sys_cpld_top" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004774302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004774302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "msel_1 sys_cpld_top.v(83) " "Verilog HDL Implicit Net warning at sys_cpld_top.v(83): created implicit net for \"msel_1\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004774303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_cpld_top " "Elaborating entity \"sys_cpld_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441004774502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msel_1 sys_cpld_top.v(83) " "Verilog HDL or VHDL warning at sys_cpld_top.v(83): object \"msel_1\" assigned a value but never read" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441004774503 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt sys_cpld_top.v(133) " "Verilog HDL or VHDL warning at sys_cpld_top.v(133): object \"cnt\" assigned a value but never read" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441004774503 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_max_csn sys_cpld_top.v(139) " "Verilog HDL or VHDL warning at sys_cpld_top.v(139): object \"reg_max_csn\" assigned a value but never read" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441004774503 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "msel_3 sys_cpld_top.v(28) " "Output port \"msel_3\" at sys_cpld_top.v(28) has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441004774507 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "csense_sck sys_cpld_top.v(45) " "Output port \"csense_sck\" at sys_cpld_top.v(45) has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441004774508 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "csense_sdi sys_cpld_top.v(46) " "Output port \"csense_sdi\" at sys_cpld_top.v(46) has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441004774508 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "csense_csn sys_cpld_top.v(47) " "Output port \"csense_csn\" at sys_cpld_top.v(47) has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441004774508 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fan_cntl sys_cpld_top.v(57) " "Output port \"fan_cntl\" at sys_cpld_top.v(57) has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441004774508 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clka_en sys_cpld_top.v(61) " "Output port \"clka_en\" at sys_cpld_top.v(61) has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441004774508 "|sys_cpld_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "smb_clk sys_cpld_top.v(62) " "Output port \"smb_clk\" at sys_cpld_top.v(62) has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441004774508 "|sys_cpld_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pfl_fun pfl_fun:pfl_fun_conf_fpga " "Elaborating entity \"pfl_fun\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\"" {  } { { "sys_cpld_top.v" "pfl_fun_conf_fpga" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_parallel_flash_loader pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0 " "Elaborating entity \"altera_parallel_flash_loader\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\"" {  } { { "pfl_fun/synthesis/pfl_fun.v" "parallel_flash_loader_0" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/pfl_fun.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altparallel_flash_loader pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborating entity \"altparallel_flash_loader\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "altparallel_flash_loader_component" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Instantiated megafunction \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addr_width 25 " "Parameter \"addr_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "burst_mode 0 " "Parameter \"burst_mode\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "burst_mode_intel 0 " "Parameter \"burst_mode_intel\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "burst_mode_latency_count 3 " "Parameter \"burst_mode_latency_count\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "burst_mode_numonyx 0 " "Parameter \"burst_mode_numonyx\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "burst_mode_spansion 0 " "Parameter \"burst_mode_spansion\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_divisor 9 " "Parameter \"clk_divisor\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "conf_data_width 8 " "Parameter \"conf_data_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "conf_wait_timer_width 20 " "Parameter \"conf_wait_timer_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dclk_divisor 1 " "Parameter \"dclk_divisor\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "decompressor_mode NONE " "Parameter \"decompressor_mode\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "disable_crc_checkbox 0 " "Parameter \"disable_crc_checkbox\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enhanced_flash_programming 1 " "Parameter \"enhanced_flash_programming\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_addr_byte 0 " "Parameter \"extra_addr_byte\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "features_cfg 1 " "Parameter \"features_cfg\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "features_pgm 1 " "Parameter \"features_pgm\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "fifo_size 16 " "Parameter \"fifo_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "flash_burst_extra_cycle 1 " "Parameter \"flash_burst_extra_cycle\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "flash_data_width 16 " "Parameter \"flash_data_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "flash_ecc_checkbox 0 " "Parameter \"flash_ecc_checkbox\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "flash_nreset_checkbox 1 " "Parameter \"flash_nreset_checkbox\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "flash_nreset_counter 5000 " "Parameter \"flash_nreset_counter\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "flash_static_wait_width 15 " "Parameter \"flash_static_wait_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "flash_type CFI_FLASH " "Parameter \"flash_type\" = \"CFI_FLASH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "normal_mode 1 " "Parameter \"normal_mode\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "nflash_mfc NUMONYX " "Parameter \"nflash_mfc\" = \"NUMONYX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "nrb_addr 65667072 " "Parameter \"nrb_addr\" = \"65667072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_flash 1 " "Parameter \"n_flash\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "option_bits_start_address 98304 " "Parameter \"option_bits_start_address\" = \"98304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "page_clk_divisor 2 " "Parameter \"page_clk_divisor\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "page_mode 0 " "Parameter \"page_mode\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pfl_rsu_watchdog_enabled 0 " "Parameter \"pfl_rsu_watchdog_enabled\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "qflash_fast_speed 0 " "Parameter \"qflash_fast_speed\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "qflash_mfc ALTERA " "Parameter \"qflash_mfc\" = \"ALTERA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "qspi_data_delay 0 " "Parameter \"qspi_data_delay\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "qspi_data_delay_count 1 " "Parameter \"qspi_data_delay_count\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rsu_watchdog_counter 100000000 " "Parameter \"rsu_watchdog_counter\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "safe_mode_halt 1 " "Parameter \"safe_mode_halt\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "safe_mode_retry 0 " "Parameter \"safe_mode_retry\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "safe_mode_revert 0 " "Parameter \"safe_mode_revert\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "safe_mode_revert_addr 131072 " "Parameter \"safe_mode_revert_addr\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tristate_checkbox 1 " "Parameter \"tristate_checkbox\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "us_unit_counter 1 " "Parameter \"us_unit_counter\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774981 ""}  } { { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441004774981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst " "Elaborating entity \"alt_pfl\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\"" {  } { { "altparallel_flash_loader.vhd" "\\PFL_CFI:pfl_cfi_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altparallel_flash_loader.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "altparallel_flash_loader.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altparallel_flash_loader.vhd" 428 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004774997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_cfg_flash_reset pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini " "Elaborating entity \"alt_pfl_cfg_flash_reset\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\"" {  } { { "alt_pfl.vhd" "\\INI1:ini" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 283 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\|lpm_counter:bit_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\|lpm_counter:bit_counter\"" {  } { { "alt_pfl_cfg_flash_reset.v" "bit_counter" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_flash_reset.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775042 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\|lpm_counter:bit_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\|lpm_counter:bit_counter\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg_flash_reset.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_flash_reset.v" 68 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kg " "Found entity 1: cntr_2kg" {  } { { "db/cntr_2kg.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_2kg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\|lpm_counter:bit_counter\|cntr_2kg:auto_generated " "Elaborating entity \"cntr_2kg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg_flash_reset:\\INI1:ini\|lpm_counter:bit_counter\|cntr_2kg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_pgm_enhanced pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced " "Elaborating entity \"alt_pfl_pgm_enhanced\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\"" {  } { { "alt_pfl.vhd" "\\PGM1:ENHANCED_PGM:pgm_enhanced" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 332 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_jtag_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|custom_jtag_counter:jtag_addr " "Elaborating entity \"custom_jtag_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|custom_jtag_counter:jtag_addr\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "jtag_addr" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|custom_jtag_counter:jtag_addr pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|custom_jtag_counter:jtag_addr\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 434 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:info_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:info_shiftreg\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "info_shiftreg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:info_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:info_shiftreg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 456 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:jtag_flash_datareg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:jtag_flash_datareg\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "jtag_flash_datareg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:jtag_flash_datareg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|lpm_shiftreg:jtag_flash_datareg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 505 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "vjtag" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 604 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_pgm_sm pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm " "Elaborating entity \"alt_pfl_pgm_sm\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "pgm_sm" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 633 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_pgm_status_register pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg " "Elaborating entity \"alt_pfl_pgm_status_register\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\"" {  } { { "alt_pfl_pgm_sm.vhd" "status_reg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 287 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|reg:full_reg " "Elaborating entity \"reg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|reg:full_reg\"" {  } { { "alt_pfl_pgm_status_register.vhd" "full_reg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_status_register.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|reg:full_reg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|reg:full_reg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_status_register.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_status_register.vhd" 65 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|lpm_shiftreg:status " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|lpm_shiftreg:status\"" {  } { { "alt_pfl_pgm_status_register.vhd" "status" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_status_register.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|lpm_shiftreg:status pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_status_register:status_reg\|lpm_shiftreg:status\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_status_register.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_status_register.vhd" 92 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:bypass_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:bypass_reg\"" {  } { { "alt_pfl_pgm_sm.vhd" "bypass_reg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:bypass_reg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:bypass_reg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 301 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:param_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:param_reg\"" {  } { { "alt_pfl_pgm_sm.vhd" "param_reg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:param_reg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:param_reg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 316 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:inst_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:inst_reg\"" {  } { { "alt_pfl_pgm_sm.vhd" "inst_reg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:inst_reg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_shiftreg:inst_reg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 332 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_ff:sync_reg " "Elaborating entity \"lpm_ff\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_ff:sync_reg\"" {  } { { "alt_pfl_pgm_sm.vhd" "sync_reg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_ff:sync_reg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|lpm_ff:sync_reg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 348 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer " "Elaborating entity \"scfifo\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\"" {  } { { "alt_pfl_pgm_sm.vhd" "scfifo_buffer" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 364 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_ff:last_data_node\[15\] " "Elaborating entity \"lpm_ff\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_ff:last_data_node\[15\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[15\]" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_ff:last_data_node\[15\] pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_ff:last_data_node\[15\]\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tcc " "Found entity 1: mux_tcc" {  } { { "db/mux_tcc.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/mux_tcc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tcc pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_tcc:auto_generated " "Elaborating entity \"mux_tcc\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_tcc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_counter:rd_ptr pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ape.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ape.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ape " "Found entity 1: cntr_ape" {  } { { "db/cntr_ape.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_ape.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ape pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_ape:auto_generated " "Elaborating entity \"cntr_ape\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_ape:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775476 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gtf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gtf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gtf " "Found entity 1: cmpr_gtf" {  } { { "db/cmpr_gtf.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cmpr_gtf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gtf pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_gtf:auto_generated " "Elaborating entity \"cmpr_gtf\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_gtf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|scfifo:scfifo_buffer\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_pgm_fifo_sm pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_fifo_sm:fifo_sm " "Elaborating entity \"alt_pfl_pgm_fifo_sm\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_fifo_sm:fifo_sm\"" {  } { { "alt_pfl_pgm_sm.vhd" "fifo_sm" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_fifo_sm:fifo_sm pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_fifo_sm:fifo_sm\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 391 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_pgm_flash_sm pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_flash_sm:flash_sm " "Elaborating entity \"alt_pfl_pgm_flash_sm\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_flash_sm:flash_sm\"" {  } { { "alt_pfl_pgm_sm.vhd" "flash_sm" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_flash_sm:flash_sm pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_flash_sm:flash_sm\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_sm.vhd" 446 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_pgm_verify pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc " "Elaborating entity \"alt_pfl_pgm_verify\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "\\PGM_CRC_DISABLE:pgm_crc" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775604 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_pfl_pgm_verify.v(148) " "Verilog HDL Case Statement information at alt_pfl_pgm_verify.v(148): all case item expressions in this case statement are onehot" {  } { { "alt_pfl_pgm_verify.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_verify.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1441004775605 "|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_enhanced.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_enhanced.vhd" 673 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|lpm_counter:addr_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|lpm_counter:addr_counter\"" {  } { { "alt_pfl_pgm_verify.v" "addr_counter" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_verify.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|lpm_counter:addr_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|lpm_counter:addr_counter\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_verify.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_verify.v" 115 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bci " "Found entity 1: cntr_bci" {  } { { "db/cntr_bci.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_bci.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bci pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|lpm_counter:addr_counter\|cntr_bci:auto_generated " "Elaborating entity \"cntr_bci\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|lpm_counter:addr_counter\|cntr_bci:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_crc_calculate pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|alt_pfl_crc_calculate:calculate_crc " "Elaborating entity \"alt_pfl_crc_calculate\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|alt_pfl_crc_calculate:calculate_crc\"" {  } { { "alt_pfl_pgm_verify.v" "calculate_crc" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_verify.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|alt_pfl_crc_calculate:calculate_crc pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_verify:\\PGM_CRC_DISABLE:pgm_crc\|alt_pfl_crc_calculate:calculate_crc\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_pgm_verify.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_verify.v" 129 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_cfg3 pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg " "Elaborating entity \"alt_pfl_cfg3\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\"" {  } { { "alt_pfl.vhd" "\\CFG3:cfg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 383 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_reset pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_reset:alt_pfl_reset " "Elaborating entity \"alt_pfl_reset\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_reset:alt_pfl_reset\"" {  } { { "alt_pfl_cfg3.v" "alt_pfl_reset" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_reset:alt_pfl_reset pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_reset:alt_pfl_reset\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 160 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_cfg3_flash_cfi pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi " "Elaborating entity \"alt_pfl_cfg3_flash_cfi\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\"" {  } { { "alt_pfl_cfg3.v" "alt_pfl_cfg3_flash_cfi" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 277 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:addr_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:addr_counter\"" {  } { { "alt_pfl_cfg3_flash_cfi.v" "addr_counter" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_flash_cfi.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:addr_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:addr_counter\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3_flash_cfi.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_flash_cfi.v" 135 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p5h " "Found entity 1: cntr_p5h" {  } { { "db/cntr_p5h.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_p5h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p5h pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:addr_counter\|cntr_p5h:auto_generated " "Elaborating entity \"cntr_p5h\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:addr_counter\|cntr_p5h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:access_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:access_counter\"" {  } { { "alt_pfl_cfg3_flash_cfi.v" "access_counter" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_flash_cfi.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:access_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:access_counter\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3_flash_cfi.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_flash_cfi.v" 146 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djg " "Found entity 1: cntr_djg" {  } { { "db/cntr_djg.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_djg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:access_counter\|cntr_djg:auto_generated " "Elaborating entity \"cntr_djg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi\|lpm_counter:access_counter\|cntr_djg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_cfg3_control pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control " "Elaborating entity \"alt_pfl_cfg3_control\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\"" {  } { { "alt_pfl_cfg3.v" "alt_pfl_cfg3_control" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775856 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_pfl_cfg3_control.v(565) " "Verilog HDL Case Statement information at alt_pfl_cfg3_control.v(565): all case item expressions in this case statement are onehot" {  } { { "alt_pfl_cfg3_control.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 565 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1441004775860 "|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 321 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_down_converter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter " "Elaborating entity \"alt_pfl_down_converter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\"" {  } { { "alt_pfl_cfg3_control.v" "alt_pfl_down_converter" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3_control.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 319 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\|lpm_counter:counter\"" {  } { { "alt_pfl_down_converter.v" "counter" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_down_converter.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775880 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\|lpm_counter:counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\|lpm_counter:counter\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_down_converter.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_down_converter.v" 115 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_52j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_52j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_52j " "Found entity 1: cntr_52j" {  } { { "db/cntr_52j.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_52j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_52j pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\|lpm_counter:counter\|cntr_52j:auto_generated " "Elaborating entity \"cntr_52j\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_down_converter:alt_pfl_down_converter\|lpm_counter:counter\|cntr_52j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|lpm_counter:counter\"" {  } { { "alt_pfl_cfg3_control.v" "counter" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|lpm_counter:counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|lpm_counter:counter\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3_control.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 513 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3j " "Found entity 1: cntr_m3j" {  } { { "db/cntr_m3j.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_m3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004775992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004775992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3j pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|lpm_counter:counter\|cntr_m3j:auto_generated " "Elaborating entity \"cntr_m3j\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|lpm_counter:counter\|cntr_m3j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004775992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_glitch pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:nstatus_sync " "Elaborating entity \"alt_pfl_glitch\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:nstatus_sync\"" {  } { { "alt_pfl_cfg3_control.v" "nstatus_sync" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:nstatus_sync pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:nstatus_sync\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3_control.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 551 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_glitch pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:enable_sync " "Elaborating entity \"alt_pfl_glitch\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:enable_sync\"" {  } { { "alt_pfl_cfg3_control.v" "enable_sync" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:enable_sync pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg3_control:alt_pfl_cfg3_control\|alt_pfl_glitch:enable_sync\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3_control.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3_control.v" 553 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_cfg_fpga pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga " "Elaborating entity \"alt_pfl_cfg_fpga\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\"" {  } { { "alt_pfl_cfg3.v" "alt_pfl_cfg_fpga" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776025 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_pfl_cfg_fpga.v(303) " "Verilog HDL Case Statement information at alt_pfl_cfg_fpga.v(303): all case item expressions in this case statement are onehot" {  } { { "alt_pfl_cfg_fpga.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 303 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1441004776026 "|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:CFG3:cfg|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg3.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg3.v" 423 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pfl_data pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|alt_pfl_data:alt_pfl_data " "Elaborating entity \"alt_pfl_data\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|alt_pfl_data:alt_pfl_data\"" {  } { { "alt_pfl_cfg_fpga.v" "alt_pfl_data" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|alt_pfl_data:alt_pfl_data pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|alt_pfl_data:alt_pfl_data\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg_fpga.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 82 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_shiftreg:shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_shiftreg:shiftreg\"" {  } { { "alt_pfl_cfg_fpga.v" "shiftreg" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_shiftreg:shiftreg pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_shiftreg:shiftreg\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg_fpga.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 117 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_counter:dclk_compression " "Elaborating entity \"lpm_counter\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_counter:dclk_compression\"" {  } { { "alt_pfl_cfg_fpga.v" "dclk_compression" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_counter:dclk_compression pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component " "Elaborated megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_counter:dclk_compression\", which is child of megafunction instantiation \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\"" {  } { { "alt_pfl_cfg_fpga.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 221 0 0 } } { "pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/pfl_fun/synthesis/submodules/altera_parallel_flash_loader.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdi " "Found entity 1: cntr_gdi" {  } { { "db/cntr_gdi.tdf" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/db/cntr_gdi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441004776101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441004776101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gdi pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_counter:dclk_compression\|cntr_gdi:auto_generated " "Elaborating entity \"cntr_gdi\" for hierarchy \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|lpm_counter:dclk_compression\|cntr_gdi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_control_MM flash_control_MM:cpld_flash_cont " "Elaborating entity \"flash_control_MM\" for hierarchy \"flash_control_MM:cpld_flash_cont\"" {  } { { "sys_cpld_top.v" "cpld_flash_cont" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004776103 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_flash_wen " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_flash_wen\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_flash_oen " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_flash_oen\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_flash_cen " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_flash_cen\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|firm_N\[10\]~0 " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|firm_N\[10\]~0\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|firm_N\[11\]~1 " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|firm_N\[11\]~1\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|firm_N\[12\]~2 " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|firm_N\[12\]~2\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|firm_N\[13\]~3 " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|firm_N\[13\]~3\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|firm_N\[14\]~4 " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|firm_N\[14\]~4\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|firm_N\[15\]~5 " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|firm_N\[15\]~5\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[1\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[1\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[2\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[2\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[3\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[3\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[4\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[4\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[5\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[5\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[6\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[6\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[7\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[7\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[8\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[8\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[9\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[9\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[10\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[10\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[11\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[11\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[12\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[12\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[13\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[13\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[14\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[14\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[15\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[15\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[16\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[16\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[17\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[17\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[18\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[18\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[19\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[19\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[20\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[20\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[21\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[21\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[22\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[22\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[23\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[23\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[24\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[24\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "flash_control_MM:cpld_flash_cont\|fc_fsm_a\[25\] " "Converted tri-state buffer \"flash_control_MM:cpld_flash_cont\|fc_fsm_a\[25\]\" feeding internal logic into a wire" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[0\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[0\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[1\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[1\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[2\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[2\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[3\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[3\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[4\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[4\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[5\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[5\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[6\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[6\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[7\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[7\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[8\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[8\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[9\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[9\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[10\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[10\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[11\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[11\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[12\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[12\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[13\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[13\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[14\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[14\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[15\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[15\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[16\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[16\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[17\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[17\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[18\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[18\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[19\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[19\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[20\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[20\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[21\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[21\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[22\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[22\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[23\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[23\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[24\] " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_addr\[24\]\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_noe " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_noe\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_nwe " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_nwe\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_nce " "Converted tri-state buffer \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|flash_nce\" feeding internal logic into a wire" {  } { { "alt_pfl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl.vhd" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1441004776795 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1441004776795 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1441004778324 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "smb_data " "Bidir \"smb_data\" has no driver" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1441004778418 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1441004778418 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[0\] fsm_d\[0\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[0\]\" to the node \"fsm_d\[0\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[1\] fsm_d\[1\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[1\]\" to the node \"fsm_d\[1\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[2\] fsm_d\[2\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[2\]\" to the node \"fsm_d\[2\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[3\] fsm_d\[3\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[3\]\" to the node \"fsm_d\[3\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[4\] fsm_d\[4\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[4\]\" to the node \"fsm_d\[4\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[5\] fsm_d\[5\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[5\]\" to the node \"fsm_d\[5\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[6\] fsm_d\[6\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[6\]\" to the node \"fsm_d\[6\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[7\] fsm_d\[7\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[7\]\" to the node \"fsm_d\[7\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[8\] fsm_d\[8\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[8\]\" to the node \"fsm_d\[8\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[9\] fsm_d\[9\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[9\]\" to the node \"fsm_d\[9\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[10\] fsm_d\[10\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[10\]\" to the node \"fsm_d\[10\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[11\] fsm_d\[11\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[11\]\" to the node \"fsm_d\[11\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[12\] fsm_d\[12\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[12\]\" to the node \"fsm_d\[12\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[13\] fsm_d\[13\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[13\]\" to the node \"fsm_d\[13\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[14\] fsm_d\[14\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[14\]\" to the node \"fsm_d\[14\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "flash_control_MM:cpld_flash_cont\|data\[15\] fsm_d\[15\] " "Removed fan-out from the always-disabled I/O buffer \"flash_control_MM:cpld_flash_cont\|data\[15\]\" to the node \"fsm_d\[15\]\"" {  } { { "flash_control_MM.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/flash_control_MM.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441004778426 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1441004778426 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "msel_3 GND " "Pin \"msel_3\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|msel_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_clk GND " "Pin \"flash_clk\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|flash_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_advn GND " "Pin \"flash_advn\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|flash_advn"} { "Warning" "WMLS_MLS_STUCK_PIN" "csense_sck GND " "Pin \"csense_sck\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|csense_sck"} { "Warning" "WMLS_MLS_STUCK_PIN" "csense_sdi GND " "Pin \"csense_sdi\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|csense_sdi"} { "Warning" "WMLS_MLS_STUCK_PIN" "csense_csn GND " "Pin \"csense_csn\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|csense_csn"} { "Warning" "WMLS_MLS_STUCK_PIN" "fan_cntl GND " "Pin \"fan_cntl\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|fan_cntl"} { "Warning" "WMLS_MLS_STUCK_PIN" "clka_en GND " "Pin \"clka_en\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|clka_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "smb_clk GND " "Pin \"smb_clk\" is stuck at GND" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441004779703 "|sys_cpld_top|smb_clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1441004779703 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1441004779726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1441004781010 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_resetn " "No output dependent on input pin \"sys_resetn\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|sys_resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_oen " "No output dependent on input pin \"max_oen\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|max_oen"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsma_psntn " "No output dependent on input pin \"hsma_psntn\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|hsma_psntn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmb_psntn " "No output dependent on input pin \"hsmb_psntn\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|hsmb_psntn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load " "No output dependent on input pin \"load\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pgm_sel " "No output dependent on input pin \"pgm_sel\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|pgm_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_factory " "No output dependent on input pin \"user_factory\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|user_factory"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "csense_sdo " "No output dependent on input pin \"csense_sdo\"" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441004781060 "|sys_cpld_top|csense_sdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1441004781060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1945 " "Implemented 1945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1441004781061 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1441004781061 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1441004781061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1847 " "Implemented 1847 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1441004781061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1441004781061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max2_c4gx " "Ignored assignments for entity \"max2_c4gx\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity max2_c4gx -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity max2_c4gx -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1441004781158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity max2_c4gx -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity max2_c4gx -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1441004781158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity max2_c4gx -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity max2_c4gx -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1441004781158 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1441004781158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/MaxII_FIRM_CONTROL/max2_c4gx.map.smsg " "Generated suppressed messages file D:/Projects/MaxII_FIRM_CONTROL/max2_c4gx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1441004781275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441004781327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 10:06:21 2015 " "Processing ended: Mon Aug 31 10:06:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441004781327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441004781327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441004781327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441004781327 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 117 s " "Quartus II Flow was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441004781950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441004783668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441004783668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 10:06:23 2015 " "Processing started: Mon Aug 31 10:06:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441004783668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1441004783668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off max2_c4gx -c max2_c4gx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off max2_c4gx -c max2_c4gx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1441004783669 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1441004783821 ""}
{ "Info" "0" "" "Project  = max2_c4gx" {  } {  } 0 0 "Project  = max2_c4gx" 0 0 "Fitter" 0 0 1441004783822 ""}
{ "Info" "0" "" "Revision = max2_c4gx" {  } {  } 0 0 "Revision = max2_c4gx" 0 0 "Fitter" 0 0 1441004783822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1441004783954 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "max2_c4gx EPM2210GF256C3 " "Selected device EPM2210GF256C3 for design \"max2_c4gx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1441004783961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441004784008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441004784008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1441004784106 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1441004784361 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1441004784361 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1441004784361 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1441004784361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max2_c4gx.sdc " "Synopsys Design Constraints File file not found: 'max2_c4gx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1441004784375 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_max_100 " "Node: clkin_max_100 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_max_wen clkin_max_100 " "Register reg_max_wen is being clocked by clkin_max_100" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1441004784380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1441004784380 "|sys_cpld_top|clkin_max_100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register flash_control_MM:cpld_flash_cont\|sig_ce clkin_50 " "Register flash_control_MM:cpld_flash_cont\|sig_ce is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1441004784380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1441004784380 "|sys_cpld_top|clkin_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1441004784393 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441004784393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441004784393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441004784393 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1441004784393 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1441004784408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1441004784409 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1441004784431 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clkin_max_100 Global clock in PIN J5 " "Automatically promoted some destinations of signal \"clkin_max_100\" to use Global clock in PIN J5" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|fpga_dclk~0 " "Destination \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_cfg3:\\CFG3:cfg\|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga\|fpga_dclk~0\" may be non-global or may not use global clock" {  } { { "alt_pfl_cfg_fpga.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_cfg_fpga.v" 66 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1441004784481 ""}  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1441004784481 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clkin_50 Global clock in PIN H5 " "Automatically promoted signal \"clkin_50\" to use Global clock in PIN H5" {  } { { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1441004784482 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\|tck Global clock " "Automatically promoted signal \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|sld_virtual_jtag_basic:vjtag\|tck\" to use Global clock" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 84 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1441004784483 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_fifo_sm:fifo_sm\|scfifo_aclr_signal Global clock " "Automatically promoted signal \"pfl_fun:pfl_fun_conf_fpga\|altera_parallel_flash_loader:parallel_flash_loader_0\|altparallel_flash_loader:altparallel_flash_loader_component\|alt_pfl:\\PFL_CFI:pfl_cfi_inst\|alt_pfl_pgm_enhanced:\\PGM1:ENHANCED_PGM:pgm_enhanced\|alt_pfl_pgm_sm:pgm_sm\|alt_pfl_pgm_fifo_sm:fifo_sm\|scfifo_aclr_signal\" to use Global clock" {  } { { "alt_pfl_pgm_fifo_sm.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_pfl_pgm_fifo_sm.vhd" 183 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1441004784483 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1441004784484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1441004784493 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1441004784616 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1441004784746 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1441004784749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1441004784750 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1441004784750 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1441004784806 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1441004784937 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1441004784976 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1441004784978 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1441004785019 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1441004785022 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk125_en " "Node \"clk125_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk125_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441004785027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_rdybsyn " "Node \"flash_rdybsyn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_rdybsyn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441004785027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "max_clk " "Node \"max_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441004785027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "max_load " "Node \"max_load\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max_load" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441004785027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_gwn " "Node \"ssram_gwn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_gwn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441004785027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_zz " "Node \"ssram_zz\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_zz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441004785027 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1441004785027 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441004785027 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1441004785031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1441004785177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441004785799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1441004785803 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1441004786550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441004786551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1441004786688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X10_Y14 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14" {  } { { "loc" "" { Generic "D:/Projects/MaxII_FIRM_CONTROL/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14"} { { 11 { 0 ""} 0 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1441004787224 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1441004787224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441004787346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1441004787346 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1441004787346 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1441004787346 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1441004787385 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441004787394 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1441004787477 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "smb_data a permanently disabled " "Pin smb_data has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { smb_data } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "smb_data" } } } } { "sys_cpld_top.v" "" { Text "D:/Projects/MaxII_FIRM_CONTROL/sys_cpld_top.v" 65 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { smb_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/MaxII_FIRM_CONTROL/" { { 0 { 0 ""} 0 6096 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441004787479 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1441004787479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/MaxII_FIRM_CONTROL/max2_c4gx.fit.smsg " "Generated suppressed messages file D:/Projects/MaxII_FIRM_CONTROL/max2_c4gx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1441004787614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441004787699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 10:06:27 2015 " "Processing ended: Mon Aug 31 10:06:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441004787699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441004787699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441004787699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1441004787699 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 129 s " "Quartus II Flow was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1441004788306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1441004789703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441004789703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 10:06:29 2015 " "Processing started: Mon Aug 31 10:06:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441004789703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1441004789703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off max2_c4gx -c max2_c4gx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off max2_c4gx -c max2_c4gx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1441004789703 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1441004790162 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1441004790170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441004790313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 10:06:30 2015 " "Processing ended: Mon Aug 31 10:06:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441004790313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441004790313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441004790313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1441004790313 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 129 s " "Quartus II Flow was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1441004790911 ""}
