{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 22:32:20 2017 " "Info: Processing started: Tue Oct 17 22:32:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Signed_Decimal -c Signed_Decimal --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Signed_Decimal -c Signed_Decimal --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin output25 14.199 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"output25\" is 14.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 8; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Signed_Decimal_Block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Signed_Decimal_Block.bdf" { { 360 480 648 376 "cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.147 ns) + CELL(0.275 ns) 7.274 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0\|cout~0 2 COMB LCCOMB_X33_Y1_N8 3 " "Info: 2: + IC(6.147 ns) + CELL(0.275 ns) = 7.274 ns; Loc. = LCCOMB_X33_Y1_N8; Fanout = 3; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { cin Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 7.959 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder1\|cout~0 3 COMB LCCOMB_X33_Y1_N18 4 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 7.959 ns; Loc. = LCCOMB_X33_Y1_N18; Fanout = 4; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.369 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder2\|cout~0 4 COMB LCCOMB_X33_Y1_N28 2 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 8.369 ns; Loc. = LCCOMB_X33_Y1_N28; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 8.781 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder3\|sum 5 COMB LCCOMB_X33_Y1_N12 12 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 8.781 ns; Loc. = LCCOMB_X33_Y1_N12; Fanout = 12; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder3\|sum'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.629 ns) + CELL(2.789 ns) 14.199 ns output25 6 PIN PIN_V21 0 " "Info: 6: + IC(2.629 ns) + CELL(2.789 ns) = 14.199 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'output25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum output25 } "NODE_NAME" } } { "Signed_Decimal_Block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Signed_Decimal_Block.bdf" { { 360 1080 1256 376 "output25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.636 ns ( 32.65 % ) " "Info: Total cell delay = 4.636 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.563 ns ( 67.35 % ) " "Info: Total interconnect delay = 9.563 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { cin Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum output25 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { cin {} cin~combout {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum {} output25 {} } { 0.000ns 0.000ns 6.147ns 0.265ns 0.260ns 0.262ns 2.629ns } { 0.000ns 0.852ns 0.275ns 0.420ns 0.150ns 0.150ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 22:32:21 2017 " "Info: Processing ended: Tue Oct 17 22:32:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
