Version 3.2 HI-TECH Software Intermediate Code
"5822 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f2320.h
[v _LATC1 `Vb ~T0 @X0 0 e@31833 ]
"5798
[v _LATA5 `Vb ~T0 @X0 0 e@31821 ]
"5824
[v _LATC2 `Vb ~T0 @X0 0 e@31834 ]
"5814
[v _LATB5 `Vb ~T0 @X0 0 e@31829 ]
"5832
[v _LATC6 `Vb ~T0 @X0 0 e@31838 ]
"5826
[v _LATC3 `Vb ~T0 @X0 0 e@31835 ]
"5792
[v _LATA2 `Vb ~T0 @X0 0 e@31818 ]
"5828
[v _LATC4 `Vb ~T0 @X0 0 e@31836 ]
"5790
[v _LATA1 `Vb ~T0 @X0 0 e@31817 ]
"5830
[v _LATC5 `Vb ~T0 @X0 0 e@31837 ]
"5820
[v _LATC0 `Vb ~T0 @X0 0 e@31832 ]
[v F2576 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18.h
[v __delay `JF2576 ~T0 @X0 0 e ]
[p i __delay ]
"5834 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f2320.h
[v _LATC7 `Vb ~T0 @X0 0 e@31839 ]
[p mainexit ]
"4462
[s S197 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S197 . SCS0 SCS1 IOFS OSTS IRCF IDLEN ]
"4470
[s S198 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S198 . SCS . FLTS . IRCF0 IRCF1 IRCF2 ]
"4461
[u S196 `S197 1 `S198 1 ]
[n S196 . . . ]
"4480
[v _OSCCONbits `VS196 ~T0 @X0 0 e@4051 ]
"3381
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"3296
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"2831
[v _CMCON `Vuc ~T0 @X0 0 e@4020 ]
"2921
[v _CVRCON `Vuc ~T0 @X0 0 e@4021 ]
"4112
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"440
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"1400
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"956
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"50
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"260
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"1178
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"56
[s S7 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S7 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"66
[s S8 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S8 . AN0 AN1 AN2 AN3 T0CKI AN4 CLKO CLKI ]
"76
[s S9 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S9 . . VREFM VREFP . SS OSC2 OSC1 ]
"85
[s S10 :5 `uc 1 :1 `uc 1 ]
[n S10 . . NOT_SS ]
"89
[s S11 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S11 . . CVREF . nSS ]
"95
[s S12 :5 `uc 1 :1 `uc 1 ]
[n S12 . . LVDIN ]
"99
[s S13 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . . C1OUT C2OUT ]
"104
[s S14 :1 `uc 1 :6 `uc 1 :1 `uc 1 ]
[n S14 . ULPWUIN . RJPU ]
"55
[u S6 `S7 1 `S8 1 `S9 1 `S10 1 `S11 1 `S12 1 `S13 1 `S14 1 ]
[n S6 . . . . . . . . . ]
"110
[v _PORTAbits `VS6 ~T0 @X0 0 e@3968 ]
"266
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"276
[s S17 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S17 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"286
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . AN12 AN10 AN8 AN9 AN11 PGM PGC PGD ]
"296
[s S19 :3 `uc 1 :1 `uc 1 ]
[n S19 . . CCP2A ]
"300
[s S20 :3 `uc 1 :1 `uc 1 ]
[n S20 . . CCP2_PA2 ]
"265
[u S15 `S16 1 `S17 1 `S18 1 `S19 1 `S20 1 ]
[n S15 . . . . . . ]
"305
[v _PORTBbits `VS15 ~T0 @X0 0 e@3969 ]
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;pic18f2320.h: 50: extern volatile unsigned char PORTA @ 0xF80;
"52 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f2320.h
[; ;pic18f2320.h: 52: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f2320.h: 55: typedef union {
[; ;pic18f2320.h: 56: struct {
[; ;pic18f2320.h: 57: unsigned RA0 :1;
[; ;pic18f2320.h: 58: unsigned RA1 :1;
[; ;pic18f2320.h: 59: unsigned RA2 :1;
[; ;pic18f2320.h: 60: unsigned RA3 :1;
[; ;pic18f2320.h: 61: unsigned RA4 :1;
[; ;pic18f2320.h: 62: unsigned RA5 :1;
[; ;pic18f2320.h: 63: unsigned RA6 :1;
[; ;pic18f2320.h: 64: unsigned RA7 :1;
[; ;pic18f2320.h: 65: };
[; ;pic18f2320.h: 66: struct {
[; ;pic18f2320.h: 67: unsigned AN0 :1;
[; ;pic18f2320.h: 68: unsigned AN1 :1;
[; ;pic18f2320.h: 69: unsigned AN2 :1;
[; ;pic18f2320.h: 70: unsigned AN3 :1;
[; ;pic18f2320.h: 71: unsigned T0CKI :1;
[; ;pic18f2320.h: 72: unsigned AN4 :1;
[; ;pic18f2320.h: 73: unsigned CLKO :1;
[; ;pic18f2320.h: 74: unsigned CLKI :1;
[; ;pic18f2320.h: 75: };
[; ;pic18f2320.h: 76: struct {
[; ;pic18f2320.h: 77: unsigned :2;
[; ;pic18f2320.h: 78: unsigned VREFM :1;
[; ;pic18f2320.h: 79: unsigned VREFP :1;
[; ;pic18f2320.h: 80: unsigned :1;
[; ;pic18f2320.h: 81: unsigned SS :1;
[; ;pic18f2320.h: 82: unsigned OSC2 :1;
[; ;pic18f2320.h: 83: unsigned OSC1 :1;
[; ;pic18f2320.h: 84: };
[; ;pic18f2320.h: 85: struct {
[; ;pic18f2320.h: 86: unsigned :5;
[; ;pic18f2320.h: 87: unsigned NOT_SS :1;
[; ;pic18f2320.h: 88: };
[; ;pic18f2320.h: 89: struct {
[; ;pic18f2320.h: 90: unsigned :2;
[; ;pic18f2320.h: 91: unsigned CVREF :1;
[; ;pic18f2320.h: 92: unsigned :2;
[; ;pic18f2320.h: 93: unsigned nSS :1;
[; ;pic18f2320.h: 94: };
[; ;pic18f2320.h: 95: struct {
[; ;pic18f2320.h: 96: unsigned :5;
[; ;pic18f2320.h: 97: unsigned LVDIN :1;
[; ;pic18f2320.h: 98: };
[; ;pic18f2320.h: 99: struct {
[; ;pic18f2320.h: 100: unsigned :4;
[; ;pic18f2320.h: 101: unsigned C1OUT :1;
[; ;pic18f2320.h: 102: unsigned C2OUT :1;
[; ;pic18f2320.h: 103: };
[; ;pic18f2320.h: 104: struct {
[; ;pic18f2320.h: 105: unsigned ULPWUIN :1;
[; ;pic18f2320.h: 106: unsigned :6;
[; ;pic18f2320.h: 107: unsigned RJPU :1;
[; ;pic18f2320.h: 108: };
[; ;pic18f2320.h: 109: } PORTAbits_t;
[; ;pic18f2320.h: 110: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f2320.h: 260: extern volatile unsigned char PORTB @ 0xF81;
"262
[; ;pic18f2320.h: 262: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f2320.h: 265: typedef union {
[; ;pic18f2320.h: 266: struct {
[; ;pic18f2320.h: 267: unsigned RB0 :1;
[; ;pic18f2320.h: 268: unsigned RB1 :1;
[; ;pic18f2320.h: 269: unsigned RB2 :1;
[; ;pic18f2320.h: 270: unsigned RB3 :1;
[; ;pic18f2320.h: 271: unsigned RB4 :1;
[; ;pic18f2320.h: 272: unsigned RB5 :1;
[; ;pic18f2320.h: 273: unsigned RB6 :1;
[; ;pic18f2320.h: 274: unsigned RB7 :1;
[; ;pic18f2320.h: 275: };
[; ;pic18f2320.h: 276: struct {
[; ;pic18f2320.h: 277: unsigned INT0 :1;
[; ;pic18f2320.h: 278: unsigned INT1 :1;
[; ;pic18f2320.h: 279: unsigned INT2 :1;
[; ;pic18f2320.h: 280: unsigned CCP2 :1;
[; ;pic18f2320.h: 281: unsigned KBI0 :1;
[; ;pic18f2320.h: 282: unsigned KBI1 :1;
[; ;pic18f2320.h: 283: unsigned KBI2 :1;
[; ;pic18f2320.h: 284: unsigned KBI3 :1;
[; ;pic18f2320.h: 285: };
[; ;pic18f2320.h: 286: struct {
[; ;pic18f2320.h: 287: unsigned AN12 :1;
[; ;pic18f2320.h: 288: unsigned AN10 :1;
[; ;pic18f2320.h: 289: unsigned AN8 :1;
[; ;pic18f2320.h: 290: unsigned AN9 :1;
[; ;pic18f2320.h: 291: unsigned AN11 :1;
[; ;pic18f2320.h: 292: unsigned PGM :1;
[; ;pic18f2320.h: 293: unsigned PGC :1;
[; ;pic18f2320.h: 294: unsigned PGD :1;
[; ;pic18f2320.h: 295: };
[; ;pic18f2320.h: 296: struct {
[; ;pic18f2320.h: 297: unsigned :3;
[; ;pic18f2320.h: 298: unsigned CCP2A :1;
[; ;pic18f2320.h: 299: };
[; ;pic18f2320.h: 300: struct {
[; ;pic18f2320.h: 301: unsigned :3;
[; ;pic18f2320.h: 302: unsigned CCP2_PA2 :1;
[; ;pic18f2320.h: 303: };
[; ;pic18f2320.h: 304: } PORTBbits_t;
[; ;pic18f2320.h: 305: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f2320.h: 440: extern volatile unsigned char PORTC @ 0xF82;
"442
[; ;pic18f2320.h: 442: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f2320.h: 445: typedef union {
[; ;pic18f2320.h: 446: struct {
[; ;pic18f2320.h: 447: unsigned RC0 :1;
[; ;pic18f2320.h: 448: unsigned RC1 :1;
[; ;pic18f2320.h: 449: unsigned RC2 :1;
[; ;pic18f2320.h: 450: unsigned RC3 :1;
[; ;pic18f2320.h: 451: unsigned RC4 :1;
[; ;pic18f2320.h: 452: unsigned RC5 :1;
[; ;pic18f2320.h: 453: unsigned RC6 :1;
[; ;pic18f2320.h: 454: unsigned RC7 :1;
[; ;pic18f2320.h: 455: };
[; ;pic18f2320.h: 456: struct {
[; ;pic18f2320.h: 457: unsigned T1OSO :1;
[; ;pic18f2320.h: 458: unsigned T1OSI :1;
[; ;pic18f2320.h: 459: unsigned CCP1 :1;
[; ;pic18f2320.h: 460: unsigned SCK :1;
[; ;pic18f2320.h: 461: unsigned SDI :1;
[; ;pic18f2320.h: 462: unsigned SDO :1;
[; ;pic18f2320.h: 463: unsigned TX :1;
[; ;pic18f2320.h: 464: unsigned RX :1;
[; ;pic18f2320.h: 465: };
[; ;pic18f2320.h: 466: struct {
[; ;pic18f2320.h: 467: unsigned T13CKI :1;
[; ;pic18f2320.h: 468: unsigned CCP2 :1;
[; ;pic18f2320.h: 469: unsigned P1A :1;
[; ;pic18f2320.h: 470: unsigned SCL :1;
[; ;pic18f2320.h: 471: unsigned SDA :1;
[; ;pic18f2320.h: 472: unsigned :1;
[; ;pic18f2320.h: 473: unsigned CK :1;
[; ;pic18f2320.h: 474: unsigned DT :1;
[; ;pic18f2320.h: 475: };
[; ;pic18f2320.h: 476: struct {
[; ;pic18f2320.h: 477: unsigned T1CKI :1;
[; ;pic18f2320.h: 478: };
[; ;pic18f2320.h: 479: struct {
[; ;pic18f2320.h: 480: unsigned :1;
[; ;pic18f2320.h: 481: unsigned PA2 :1;
[; ;pic18f2320.h: 482: unsigned PA1 :1;
[; ;pic18f2320.h: 483: };
[; ;pic18f2320.h: 484: } PORTCbits_t;
[; ;pic18f2320.h: 485: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f2320.h: 620: extern volatile unsigned char LATA @ 0xF89;
"622
[; ;pic18f2320.h: 622: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f2320.h: 625: typedef union {
[; ;pic18f2320.h: 626: struct {
[; ;pic18f2320.h: 627: unsigned LATA0 :1;
[; ;pic18f2320.h: 628: unsigned LATA1 :1;
[; ;pic18f2320.h: 629: unsigned LATA2 :1;
[; ;pic18f2320.h: 630: unsigned LATA3 :1;
[; ;pic18f2320.h: 631: unsigned LATA4 :1;
[; ;pic18f2320.h: 632: unsigned LATA5 :1;
[; ;pic18f2320.h: 633: unsigned LATA6 :1;
[; ;pic18f2320.h: 634: unsigned LATA7 :1;
[; ;pic18f2320.h: 635: };
[; ;pic18f2320.h: 636: struct {
[; ;pic18f2320.h: 637: unsigned LA0 :1;
[; ;pic18f2320.h: 638: unsigned LA1 :1;
[; ;pic18f2320.h: 639: unsigned LA2 :1;
[; ;pic18f2320.h: 640: unsigned LA3 :1;
[; ;pic18f2320.h: 641: unsigned LA4 :1;
[; ;pic18f2320.h: 642: unsigned LA5 :1;
[; ;pic18f2320.h: 643: unsigned LA6 :1;
[; ;pic18f2320.h: 644: unsigned LA7 :1;
[; ;pic18f2320.h: 645: };
[; ;pic18f2320.h: 646: } LATAbits_t;
[; ;pic18f2320.h: 647: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f2320.h: 732: extern volatile unsigned char LATB @ 0xF8A;
"734
[; ;pic18f2320.h: 734: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f2320.h: 737: typedef union {
[; ;pic18f2320.h: 738: struct {
[; ;pic18f2320.h: 739: unsigned LATB0 :1;
[; ;pic18f2320.h: 740: unsigned LATB1 :1;
[; ;pic18f2320.h: 741: unsigned LATB2 :1;
[; ;pic18f2320.h: 742: unsigned LATB3 :1;
[; ;pic18f2320.h: 743: unsigned LATB4 :1;
[; ;pic18f2320.h: 744: unsigned LATB5 :1;
[; ;pic18f2320.h: 745: unsigned LATB6 :1;
[; ;pic18f2320.h: 746: unsigned LATB7 :1;
[; ;pic18f2320.h: 747: };
[; ;pic18f2320.h: 748: struct {
[; ;pic18f2320.h: 749: unsigned LB0 :1;
[; ;pic18f2320.h: 750: unsigned LB1 :1;
[; ;pic18f2320.h: 751: unsigned LB2 :1;
[; ;pic18f2320.h: 752: unsigned LB3 :1;
[; ;pic18f2320.h: 753: unsigned LB4 :1;
[; ;pic18f2320.h: 754: unsigned LB5 :1;
[; ;pic18f2320.h: 755: unsigned LB6 :1;
[; ;pic18f2320.h: 756: unsigned LB7 :1;
[; ;pic18f2320.h: 757: };
[; ;pic18f2320.h: 758: } LATBbits_t;
[; ;pic18f2320.h: 759: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f2320.h: 844: extern volatile unsigned char LATC @ 0xF8B;
"846
[; ;pic18f2320.h: 846: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f2320.h: 849: typedef union {
[; ;pic18f2320.h: 850: struct {
[; ;pic18f2320.h: 851: unsigned LATC0 :1;
[; ;pic18f2320.h: 852: unsigned LATC1 :1;
[; ;pic18f2320.h: 853: unsigned LATC2 :1;
[; ;pic18f2320.h: 854: unsigned LATC3 :1;
[; ;pic18f2320.h: 855: unsigned LATC4 :1;
[; ;pic18f2320.h: 856: unsigned LATC5 :1;
[; ;pic18f2320.h: 857: unsigned LATC6 :1;
[; ;pic18f2320.h: 858: unsigned LATC7 :1;
[; ;pic18f2320.h: 859: };
[; ;pic18f2320.h: 860: struct {
[; ;pic18f2320.h: 861: unsigned LC0 :1;
[; ;pic18f2320.h: 862: unsigned LC1 :1;
[; ;pic18f2320.h: 863: unsigned LC2 :1;
[; ;pic18f2320.h: 864: unsigned LC3 :1;
[; ;pic18f2320.h: 865: unsigned LC4 :1;
[; ;pic18f2320.h: 866: unsigned LC5 :1;
[; ;pic18f2320.h: 867: unsigned LC6 :1;
[; ;pic18f2320.h: 868: unsigned LC7 :1;
[; ;pic18f2320.h: 869: };
[; ;pic18f2320.h: 870: } LATCbits_t;
[; ;pic18f2320.h: 871: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f2320.h: 956: extern volatile unsigned char TRISA @ 0xF92;
"958
[; ;pic18f2320.h: 958: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f2320.h: 961: extern volatile unsigned char DDRA @ 0xF92;
"963
[; ;pic18f2320.h: 963: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f2320.h: 966: typedef union {
[; ;pic18f2320.h: 967: struct {
[; ;pic18f2320.h: 968: unsigned TRISA0 :1;
[; ;pic18f2320.h: 969: unsigned TRISA1 :1;
[; ;pic18f2320.h: 970: unsigned TRISA2 :1;
[; ;pic18f2320.h: 971: unsigned TRISA3 :1;
[; ;pic18f2320.h: 972: unsigned TRISA4 :1;
[; ;pic18f2320.h: 973: unsigned TRISA5 :1;
[; ;pic18f2320.h: 974: unsigned TRISA6 :1;
[; ;pic18f2320.h: 975: unsigned TRISA7 :1;
[; ;pic18f2320.h: 976: };
[; ;pic18f2320.h: 977: struct {
[; ;pic18f2320.h: 978: unsigned RA0 :1;
[; ;pic18f2320.h: 979: unsigned RA1 :1;
[; ;pic18f2320.h: 980: unsigned RA2 :1;
[; ;pic18f2320.h: 981: unsigned RA3 :1;
[; ;pic18f2320.h: 982: unsigned RA4 :1;
[; ;pic18f2320.h: 983: unsigned RA5 :1;
[; ;pic18f2320.h: 984: unsigned RA6 :1;
[; ;pic18f2320.h: 985: unsigned RA7 :1;
[; ;pic18f2320.h: 986: };
[; ;pic18f2320.h: 987: } TRISAbits_t;
[; ;pic18f2320.h: 988: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f2320.h: 1071: typedef union {
[; ;pic18f2320.h: 1072: struct {
[; ;pic18f2320.h: 1073: unsigned TRISA0 :1;
[; ;pic18f2320.h: 1074: unsigned TRISA1 :1;
[; ;pic18f2320.h: 1075: unsigned TRISA2 :1;
[; ;pic18f2320.h: 1076: unsigned TRISA3 :1;
[; ;pic18f2320.h: 1077: unsigned TRISA4 :1;
[; ;pic18f2320.h: 1078: unsigned TRISA5 :1;
[; ;pic18f2320.h: 1079: unsigned TRISA6 :1;
[; ;pic18f2320.h: 1080: unsigned TRISA7 :1;
[; ;pic18f2320.h: 1081: };
[; ;pic18f2320.h: 1082: struct {
[; ;pic18f2320.h: 1083: unsigned RA0 :1;
[; ;pic18f2320.h: 1084: unsigned RA1 :1;
[; ;pic18f2320.h: 1085: unsigned RA2 :1;
[; ;pic18f2320.h: 1086: unsigned RA3 :1;
[; ;pic18f2320.h: 1087: unsigned RA4 :1;
[; ;pic18f2320.h: 1088: unsigned RA5 :1;
[; ;pic18f2320.h: 1089: unsigned RA6 :1;
[; ;pic18f2320.h: 1090: unsigned RA7 :1;
[; ;pic18f2320.h: 1091: };
[; ;pic18f2320.h: 1092: } DDRAbits_t;
[; ;pic18f2320.h: 1093: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f2320.h: 1178: extern volatile unsigned char TRISB @ 0xF93;
"1180
[; ;pic18f2320.h: 1180: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f2320.h: 1183: extern volatile unsigned char DDRB @ 0xF93;
"1185
[; ;pic18f2320.h: 1185: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f2320.h: 1188: typedef union {
[; ;pic18f2320.h: 1189: struct {
[; ;pic18f2320.h: 1190: unsigned TRISB0 :1;
[; ;pic18f2320.h: 1191: unsigned TRISB1 :1;
[; ;pic18f2320.h: 1192: unsigned TRISB2 :1;
[; ;pic18f2320.h: 1193: unsigned TRISB3 :1;
[; ;pic18f2320.h: 1194: unsigned TRISB4 :1;
[; ;pic18f2320.h: 1195: unsigned TRISB5 :1;
[; ;pic18f2320.h: 1196: unsigned TRISB6 :1;
[; ;pic18f2320.h: 1197: unsigned TRISB7 :1;
[; ;pic18f2320.h: 1198: };
[; ;pic18f2320.h: 1199: struct {
[; ;pic18f2320.h: 1200: unsigned RB0 :1;
[; ;pic18f2320.h: 1201: unsigned RB1 :1;
[; ;pic18f2320.h: 1202: unsigned RB2 :1;
[; ;pic18f2320.h: 1203: unsigned RB3 :1;
[; ;pic18f2320.h: 1204: unsigned RB4 :1;
[; ;pic18f2320.h: 1205: unsigned RB5 :1;
[; ;pic18f2320.h: 1206: unsigned RB6 :1;
[; ;pic18f2320.h: 1207: unsigned RB7 :1;
[; ;pic18f2320.h: 1208: };
[; ;pic18f2320.h: 1209: } TRISBbits_t;
[; ;pic18f2320.h: 1210: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f2320.h: 1293: typedef union {
[; ;pic18f2320.h: 1294: struct {
[; ;pic18f2320.h: 1295: unsigned TRISB0 :1;
[; ;pic18f2320.h: 1296: unsigned TRISB1 :1;
[; ;pic18f2320.h: 1297: unsigned TRISB2 :1;
[; ;pic18f2320.h: 1298: unsigned TRISB3 :1;
[; ;pic18f2320.h: 1299: unsigned TRISB4 :1;
[; ;pic18f2320.h: 1300: unsigned TRISB5 :1;
[; ;pic18f2320.h: 1301: unsigned TRISB6 :1;
[; ;pic18f2320.h: 1302: unsigned TRISB7 :1;
[; ;pic18f2320.h: 1303: };
[; ;pic18f2320.h: 1304: struct {
[; ;pic18f2320.h: 1305: unsigned RB0 :1;
[; ;pic18f2320.h: 1306: unsigned RB1 :1;
[; ;pic18f2320.h: 1307: unsigned RB2 :1;
[; ;pic18f2320.h: 1308: unsigned RB3 :1;
[; ;pic18f2320.h: 1309: unsigned RB4 :1;
[; ;pic18f2320.h: 1310: unsigned RB5 :1;
[; ;pic18f2320.h: 1311: unsigned RB6 :1;
[; ;pic18f2320.h: 1312: unsigned RB7 :1;
[; ;pic18f2320.h: 1313: };
[; ;pic18f2320.h: 1314: } DDRBbits_t;
[; ;pic18f2320.h: 1315: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f2320.h: 1400: extern volatile unsigned char TRISC @ 0xF94;
"1402
[; ;pic18f2320.h: 1402: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f2320.h: 1405: extern volatile unsigned char DDRC @ 0xF94;
"1407
[; ;pic18f2320.h: 1407: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f2320.h: 1410: typedef union {
[; ;pic18f2320.h: 1411: struct {
[; ;pic18f2320.h: 1412: unsigned TRISC0 :1;
[; ;pic18f2320.h: 1413: unsigned TRISC1 :1;
[; ;pic18f2320.h: 1414: unsigned TRISC2 :1;
[; ;pic18f2320.h: 1415: unsigned TRISC3 :1;
[; ;pic18f2320.h: 1416: unsigned TRISC4 :1;
[; ;pic18f2320.h: 1417: unsigned TRISC5 :1;
[; ;pic18f2320.h: 1418: unsigned TRISC6 :1;
[; ;pic18f2320.h: 1419: unsigned TRISC7 :1;
[; ;pic18f2320.h: 1420: };
[; ;pic18f2320.h: 1421: struct {
[; ;pic18f2320.h: 1422: unsigned RC0 :1;
[; ;pic18f2320.h: 1423: unsigned RC1 :1;
[; ;pic18f2320.h: 1424: unsigned RC2 :1;
[; ;pic18f2320.h: 1425: unsigned RC3 :1;
[; ;pic18f2320.h: 1426: unsigned RC4 :1;
[; ;pic18f2320.h: 1427: unsigned RC5 :1;
[; ;pic18f2320.h: 1428: unsigned RC6 :1;
[; ;pic18f2320.h: 1429: unsigned RC7 :1;
[; ;pic18f2320.h: 1430: };
[; ;pic18f2320.h: 1431: } TRISCbits_t;
[; ;pic18f2320.h: 1432: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f2320.h: 1515: typedef union {
[; ;pic18f2320.h: 1516: struct {
[; ;pic18f2320.h: 1517: unsigned TRISC0 :1;
[; ;pic18f2320.h: 1518: unsigned TRISC1 :1;
[; ;pic18f2320.h: 1519: unsigned TRISC2 :1;
[; ;pic18f2320.h: 1520: unsigned TRISC3 :1;
[; ;pic18f2320.h: 1521: unsigned TRISC4 :1;
[; ;pic18f2320.h: 1522: unsigned TRISC5 :1;
[; ;pic18f2320.h: 1523: unsigned TRISC6 :1;
[; ;pic18f2320.h: 1524: unsigned TRISC7 :1;
[; ;pic18f2320.h: 1525: };
[; ;pic18f2320.h: 1526: struct {
[; ;pic18f2320.h: 1527: unsigned RC0 :1;
[; ;pic18f2320.h: 1528: unsigned RC1 :1;
[; ;pic18f2320.h: 1529: unsigned RC2 :1;
[; ;pic18f2320.h: 1530: unsigned RC3 :1;
[; ;pic18f2320.h: 1531: unsigned RC4 :1;
[; ;pic18f2320.h: 1532: unsigned RC5 :1;
[; ;pic18f2320.h: 1533: unsigned RC6 :1;
[; ;pic18f2320.h: 1534: unsigned RC7 :1;
[; ;pic18f2320.h: 1535: };
[; ;pic18f2320.h: 1536: } DDRCbits_t;
[; ;pic18f2320.h: 1537: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f2320.h: 1622: extern volatile unsigned char OSCTUN2 @ 0xF9A;
"1624
[; ;pic18f2320.h: 1624: asm("OSCTUN2 equ 0F9Ah");
[; <" OSCTUN2 equ 0F9Ah ;# ">
[; ;pic18f2320.h: 1627: typedef union {
[; ;pic18f2320.h: 1628: struct {
[; ;pic18f2320.h: 1629: unsigned TUN :6;
[; ;pic18f2320.h: 1630: unsigned :1;
[; ;pic18f2320.h: 1631: unsigned TUNSEL :1;
[; ;pic18f2320.h: 1632: };
[; ;pic18f2320.h: 1633: struct {
[; ;pic18f2320.h: 1634: unsigned TUN0 :1;
[; ;pic18f2320.h: 1635: unsigned TUN1 :1;
[; ;pic18f2320.h: 1636: unsigned TUN2 :1;
[; ;pic18f2320.h: 1637: unsigned TUN3 :1;
[; ;pic18f2320.h: 1638: unsigned TUN4 :1;
[; ;pic18f2320.h: 1639: unsigned TUN5 :1;
[; ;pic18f2320.h: 1640: };
[; ;pic18f2320.h: 1641: } OSCTUN2bits_t;
[; ;pic18f2320.h: 1642: extern volatile OSCTUN2bits_t OSCTUN2bits @ 0xF9A;
[; ;pic18f2320.h: 1687: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1689
[; ;pic18f2320.h: 1689: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f2320.h: 1692: typedef union {
[; ;pic18f2320.h: 1693: struct {
[; ;pic18f2320.h: 1694: unsigned TUN :6;
[; ;pic18f2320.h: 1695: };
[; ;pic18f2320.h: 1696: struct {
[; ;pic18f2320.h: 1697: unsigned TUN0 :1;
[; ;pic18f2320.h: 1698: unsigned TUN1 :1;
[; ;pic18f2320.h: 1699: unsigned TUN2 :1;
[; ;pic18f2320.h: 1700: unsigned TUN3 :1;
[; ;pic18f2320.h: 1701: unsigned TUN4 :1;
[; ;pic18f2320.h: 1702: unsigned TUN5 :1;
[; ;pic18f2320.h: 1703: };
[; ;pic18f2320.h: 1704: } OSCTUNEbits_t;
[; ;pic18f2320.h: 1705: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f2320.h: 1745: extern volatile unsigned char PIE1 @ 0xF9D;
"1747
[; ;pic18f2320.h: 1747: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f2320.h: 1750: typedef union {
[; ;pic18f2320.h: 1751: struct {
[; ;pic18f2320.h: 1752: unsigned TMR1IE :1;
[; ;pic18f2320.h: 1753: unsigned TMR2IE :1;
[; ;pic18f2320.h: 1754: unsigned CCP1IE :1;
[; ;pic18f2320.h: 1755: unsigned SSPIE :1;
[; ;pic18f2320.h: 1756: unsigned TXIE :1;
[; ;pic18f2320.h: 1757: unsigned RCIE :1;
[; ;pic18f2320.h: 1758: unsigned ADIE :1;
[; ;pic18f2320.h: 1759: };
[; ;pic18f2320.h: 1760: struct {
[; ;pic18f2320.h: 1761: unsigned :4;
[; ;pic18f2320.h: 1762: unsigned TX1IE :1;
[; ;pic18f2320.h: 1763: unsigned RC1IE :1;
[; ;pic18f2320.h: 1764: };
[; ;pic18f2320.h: 1765: } PIE1bits_t;
[; ;pic18f2320.h: 1766: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f2320.h: 1816: extern volatile unsigned char PIR1 @ 0xF9E;
"1818
[; ;pic18f2320.h: 1818: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f2320.h: 1821: typedef union {
[; ;pic18f2320.h: 1822: struct {
[; ;pic18f2320.h: 1823: unsigned TMR1IF :1;
[; ;pic18f2320.h: 1824: unsigned TMR2IF :1;
[; ;pic18f2320.h: 1825: unsigned CCP1IF :1;
[; ;pic18f2320.h: 1826: unsigned SSPIF :1;
[; ;pic18f2320.h: 1827: unsigned TXIF :1;
[; ;pic18f2320.h: 1828: unsigned RCIF :1;
[; ;pic18f2320.h: 1829: unsigned ADIF :1;
[; ;pic18f2320.h: 1830: };
[; ;pic18f2320.h: 1831: struct {
[; ;pic18f2320.h: 1832: unsigned :4;
[; ;pic18f2320.h: 1833: unsigned TX1IF :1;
[; ;pic18f2320.h: 1834: unsigned RC1IF :1;
[; ;pic18f2320.h: 1835: };
[; ;pic18f2320.h: 1836: } PIR1bits_t;
[; ;pic18f2320.h: 1837: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f2320.h: 1887: extern volatile unsigned char IPR1 @ 0xF9F;
"1889
[; ;pic18f2320.h: 1889: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f2320.h: 1892: typedef union {
[; ;pic18f2320.h: 1893: struct {
[; ;pic18f2320.h: 1894: unsigned TMR1IP :1;
[; ;pic18f2320.h: 1895: unsigned TMR2IP :1;
[; ;pic18f2320.h: 1896: unsigned CCP1IP :1;
[; ;pic18f2320.h: 1897: unsigned SSPIP :1;
[; ;pic18f2320.h: 1898: unsigned TXIP :1;
[; ;pic18f2320.h: 1899: unsigned RCIP :1;
[; ;pic18f2320.h: 1900: unsigned ADIP :1;
[; ;pic18f2320.h: 1901: };
[; ;pic18f2320.h: 1902: struct {
[; ;pic18f2320.h: 1903: unsigned :4;
[; ;pic18f2320.h: 1904: unsigned TX1IP :1;
[; ;pic18f2320.h: 1905: unsigned RC1IP :1;
[; ;pic18f2320.h: 1906: };
[; ;pic18f2320.h: 1907: } IPR1bits_t;
[; ;pic18f2320.h: 1908: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f2320.h: 1958: extern volatile unsigned char PIE2 @ 0xFA0;
"1960
[; ;pic18f2320.h: 1960: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f2320.h: 1963: typedef union {
[; ;pic18f2320.h: 1964: struct {
[; ;pic18f2320.h: 1965: unsigned CCP2IE :1;
[; ;pic18f2320.h: 1966: unsigned TMR3IE :1;
[; ;pic18f2320.h: 1967: unsigned LVDIE :1;
[; ;pic18f2320.h: 1968: unsigned BCLIE :1;
[; ;pic18f2320.h: 1969: unsigned EEIE :1;
[; ;pic18f2320.h: 1970: unsigned :1;
[; ;pic18f2320.h: 1971: unsigned CMIE :1;
[; ;pic18f2320.h: 1972: unsigned OSCFIE :1;
[; ;pic18f2320.h: 1973: };
[; ;pic18f2320.h: 1974: } PIE2bits_t;
[; ;pic18f2320.h: 1975: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f2320.h: 2015: extern volatile unsigned char PIR2 @ 0xFA1;
"2017
[; ;pic18f2320.h: 2017: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f2320.h: 2020: typedef union {
[; ;pic18f2320.h: 2021: struct {
[; ;pic18f2320.h: 2022: unsigned CCP2IF :1;
[; ;pic18f2320.h: 2023: unsigned TMR3IF :1;
[; ;pic18f2320.h: 2024: unsigned LVDIF :1;
[; ;pic18f2320.h: 2025: unsigned BCLIF :1;
[; ;pic18f2320.h: 2026: unsigned EEIF :1;
[; ;pic18f2320.h: 2027: unsigned :1;
[; ;pic18f2320.h: 2028: unsigned CMIF :1;
[; ;pic18f2320.h: 2029: unsigned OSCFIF :1;
[; ;pic18f2320.h: 2030: };
[; ;pic18f2320.h: 2031: } PIR2bits_t;
[; ;pic18f2320.h: 2032: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f2320.h: 2072: extern volatile unsigned char IPR2 @ 0xFA2;
"2074
[; ;pic18f2320.h: 2074: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f2320.h: 2077: typedef union {
[; ;pic18f2320.h: 2078: struct {
[; ;pic18f2320.h: 2079: unsigned CCP2IP :1;
[; ;pic18f2320.h: 2080: unsigned TMR3IP :1;
[; ;pic18f2320.h: 2081: unsigned LVDIP :1;
[; ;pic18f2320.h: 2082: unsigned BCLIP :1;
[; ;pic18f2320.h: 2083: unsigned EEIP :1;
[; ;pic18f2320.h: 2084: unsigned :1;
[; ;pic18f2320.h: 2085: unsigned CMIP :1;
[; ;pic18f2320.h: 2086: unsigned OSCFIP :1;
[; ;pic18f2320.h: 2087: };
[; ;pic18f2320.h: 2088: } IPR2bits_t;
[; ;pic18f2320.h: 2089: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f2320.h: 2129: extern volatile unsigned char EECON1 @ 0xFA6;
"2131
[; ;pic18f2320.h: 2131: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f2320.h: 2134: typedef union {
[; ;pic18f2320.h: 2135: struct {
[; ;pic18f2320.h: 2136: unsigned RD :1;
[; ;pic18f2320.h: 2137: unsigned WR :1;
[; ;pic18f2320.h: 2138: unsigned WREN :1;
[; ;pic18f2320.h: 2139: unsigned WRERR :1;
[; ;pic18f2320.h: 2140: unsigned FREE :1;
[; ;pic18f2320.h: 2141: unsigned :1;
[; ;pic18f2320.h: 2142: unsigned CFGS :1;
[; ;pic18f2320.h: 2143: unsigned EEPGD :1;
[; ;pic18f2320.h: 2144: };
[; ;pic18f2320.h: 2145: struct {
[; ;pic18f2320.h: 2146: unsigned :6;
[; ;pic18f2320.h: 2147: unsigned EEFS :1;
[; ;pic18f2320.h: 2148: };
[; ;pic18f2320.h: 2149: } EECON1bits_t;
[; ;pic18f2320.h: 2150: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f2320.h: 2195: extern volatile unsigned char EECON2 @ 0xFA7;
"2197
[; ;pic18f2320.h: 2197: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f2320.h: 2202: extern volatile unsigned char EEDATA @ 0xFA8;
"2204
[; ;pic18f2320.h: 2204: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f2320.h: 2209: extern volatile unsigned char EEADR @ 0xFA9;
"2211
[; ;pic18f2320.h: 2211: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f2320.h: 2216: extern volatile unsigned char RCSTA @ 0xFAB;
"2218
[; ;pic18f2320.h: 2218: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f2320.h: 2221: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2223
[; ;pic18f2320.h: 2223: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f2320.h: 2226: typedef union {
[; ;pic18f2320.h: 2227: struct {
[; ;pic18f2320.h: 2228: unsigned RX9D :1;
[; ;pic18f2320.h: 2229: unsigned OERR :1;
[; ;pic18f2320.h: 2230: unsigned FERR :1;
[; ;pic18f2320.h: 2231: unsigned ADDEN :1;
[; ;pic18f2320.h: 2232: unsigned CREN :1;
[; ;pic18f2320.h: 2233: unsigned SREN :1;
[; ;pic18f2320.h: 2234: unsigned RX9 :1;
[; ;pic18f2320.h: 2235: unsigned SPEN :1;
[; ;pic18f2320.h: 2236: };
[; ;pic18f2320.h: 2237: struct {
[; ;pic18f2320.h: 2238: unsigned :3;
[; ;pic18f2320.h: 2239: unsigned ADEN :1;
[; ;pic18f2320.h: 2240: };
[; ;pic18f2320.h: 2241: struct {
[; ;pic18f2320.h: 2242: unsigned :5;
[; ;pic18f2320.h: 2243: unsigned SRENA :1;
[; ;pic18f2320.h: 2244: };
[; ;pic18f2320.h: 2245: struct {
[; ;pic18f2320.h: 2246: unsigned :6;
[; ;pic18f2320.h: 2247: unsigned RC8_9 :1;
[; ;pic18f2320.h: 2248: };
[; ;pic18f2320.h: 2249: struct {
[; ;pic18f2320.h: 2250: unsigned :6;
[; ;pic18f2320.h: 2251: unsigned RC9 :1;
[; ;pic18f2320.h: 2252: };
[; ;pic18f2320.h: 2253: struct {
[; ;pic18f2320.h: 2254: unsigned RCD8 :1;
[; ;pic18f2320.h: 2255: };
[; ;pic18f2320.h: 2256: } RCSTAbits_t;
[; ;pic18f2320.h: 2257: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f2320.h: 2325: typedef union {
[; ;pic18f2320.h: 2326: struct {
[; ;pic18f2320.h: 2327: unsigned RX9D :1;
[; ;pic18f2320.h: 2328: unsigned OERR :1;
[; ;pic18f2320.h: 2329: unsigned FERR :1;
[; ;pic18f2320.h: 2330: unsigned ADDEN :1;
[; ;pic18f2320.h: 2331: unsigned CREN :1;
[; ;pic18f2320.h: 2332: unsigned SREN :1;
[; ;pic18f2320.h: 2333: unsigned RX9 :1;
[; ;pic18f2320.h: 2334: unsigned SPEN :1;
[; ;pic18f2320.h: 2335: };
[; ;pic18f2320.h: 2336: struct {
[; ;pic18f2320.h: 2337: unsigned :3;
[; ;pic18f2320.h: 2338: unsigned ADEN :1;
[; ;pic18f2320.h: 2339: };
[; ;pic18f2320.h: 2340: struct {
[; ;pic18f2320.h: 2341: unsigned :5;
[; ;pic18f2320.h: 2342: unsigned SRENA :1;
[; ;pic18f2320.h: 2343: };
[; ;pic18f2320.h: 2344: struct {
[; ;pic18f2320.h: 2345: unsigned :6;
[; ;pic18f2320.h: 2346: unsigned RC8_9 :1;
[; ;pic18f2320.h: 2347: };
[; ;pic18f2320.h: 2348: struct {
[; ;pic18f2320.h: 2349: unsigned :6;
[; ;pic18f2320.h: 2350: unsigned RC9 :1;
[; ;pic18f2320.h: 2351: };
[; ;pic18f2320.h: 2352: struct {
[; ;pic18f2320.h: 2353: unsigned RCD8 :1;
[; ;pic18f2320.h: 2354: };
[; ;pic18f2320.h: 2355: } RCSTA1bits_t;
[; ;pic18f2320.h: 2356: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f2320.h: 2426: extern volatile unsigned char TXSTA @ 0xFAC;
"2428
[; ;pic18f2320.h: 2428: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f2320.h: 2431: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2433
[; ;pic18f2320.h: 2433: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f2320.h: 2436: typedef union {
[; ;pic18f2320.h: 2437: struct {
[; ;pic18f2320.h: 2438: unsigned TX9D :1;
[; ;pic18f2320.h: 2439: unsigned TRMT :1;
[; ;pic18f2320.h: 2440: unsigned BRGH :1;
[; ;pic18f2320.h: 2441: unsigned :1;
[; ;pic18f2320.h: 2442: unsigned SYNC :1;
[; ;pic18f2320.h: 2443: unsigned TXEN :1;
[; ;pic18f2320.h: 2444: unsigned TX9 :1;
[; ;pic18f2320.h: 2445: unsigned CSRC :1;
[; ;pic18f2320.h: 2446: };
[; ;pic18f2320.h: 2447: struct {
[; ;pic18f2320.h: 2448: unsigned TX9D1 :1;
[; ;pic18f2320.h: 2449: unsigned TRMT1 :1;
[; ;pic18f2320.h: 2450: unsigned BRGH1 :1;
[; ;pic18f2320.h: 2451: unsigned :1;
[; ;pic18f2320.h: 2452: unsigned SYNC1 :1;
[; ;pic18f2320.h: 2453: unsigned TXEN1 :1;
[; ;pic18f2320.h: 2454: unsigned TX91 :1;
[; ;pic18f2320.h: 2455: unsigned CSRC1 :1;
[; ;pic18f2320.h: 2456: };
[; ;pic18f2320.h: 2457: struct {
[; ;pic18f2320.h: 2458: unsigned :6;
[; ;pic18f2320.h: 2459: unsigned TX8_9 :1;
[; ;pic18f2320.h: 2460: };
[; ;pic18f2320.h: 2461: struct {
[; ;pic18f2320.h: 2462: unsigned TXD8 :1;
[; ;pic18f2320.h: 2463: };
[; ;pic18f2320.h: 2464: } TXSTAbits_t;
[; ;pic18f2320.h: 2465: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f2320.h: 2548: typedef union {
[; ;pic18f2320.h: 2549: struct {
[; ;pic18f2320.h: 2550: unsigned TX9D :1;
[; ;pic18f2320.h: 2551: unsigned TRMT :1;
[; ;pic18f2320.h: 2552: unsigned BRGH :1;
[; ;pic18f2320.h: 2553: unsigned :1;
[; ;pic18f2320.h: 2554: unsigned SYNC :1;
[; ;pic18f2320.h: 2555: unsigned TXEN :1;
[; ;pic18f2320.h: 2556: unsigned TX9 :1;
[; ;pic18f2320.h: 2557: unsigned CSRC :1;
[; ;pic18f2320.h: 2558: };
[; ;pic18f2320.h: 2559: struct {
[; ;pic18f2320.h: 2560: unsigned TX9D1 :1;
[; ;pic18f2320.h: 2561: unsigned TRMT1 :1;
[; ;pic18f2320.h: 2562: unsigned BRGH1 :1;
[; ;pic18f2320.h: 2563: unsigned :1;
[; ;pic18f2320.h: 2564: unsigned SYNC1 :1;
[; ;pic18f2320.h: 2565: unsigned TXEN1 :1;
[; ;pic18f2320.h: 2566: unsigned TX91 :1;
[; ;pic18f2320.h: 2567: unsigned CSRC1 :1;
[; ;pic18f2320.h: 2568: };
[; ;pic18f2320.h: 2569: struct {
[; ;pic18f2320.h: 2570: unsigned :6;
[; ;pic18f2320.h: 2571: unsigned TX8_9 :1;
[; ;pic18f2320.h: 2572: };
[; ;pic18f2320.h: 2573: struct {
[; ;pic18f2320.h: 2574: unsigned TXD8 :1;
[; ;pic18f2320.h: 2575: };
[; ;pic18f2320.h: 2576: } TXSTA1bits_t;
[; ;pic18f2320.h: 2577: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f2320.h: 2662: extern volatile unsigned char TXREG @ 0xFAD;
"2664
[; ;pic18f2320.h: 2664: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f2320.h: 2667: extern volatile unsigned char TXREG1 @ 0xFAD;
"2669
[; ;pic18f2320.h: 2669: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f2320.h: 2674: extern volatile unsigned char RCREG @ 0xFAE;
"2676
[; ;pic18f2320.h: 2676: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f2320.h: 2679: extern volatile unsigned char RCREG1 @ 0xFAE;
"2681
[; ;pic18f2320.h: 2681: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f2320.h: 2686: extern volatile unsigned char SPBRG @ 0xFAF;
"2688
[; ;pic18f2320.h: 2688: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f2320.h: 2691: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2693
[; ;pic18f2320.h: 2693: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f2320.h: 2698: extern volatile unsigned char T3CON @ 0xFB1;
"2700
[; ;pic18f2320.h: 2700: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f2320.h: 2703: typedef union {
[; ;pic18f2320.h: 2704: struct {
[; ;pic18f2320.h: 2705: unsigned :2;
[; ;pic18f2320.h: 2706: unsigned NOT_T3SYNC :1;
[; ;pic18f2320.h: 2707: };
[; ;pic18f2320.h: 2708: struct {
[; ;pic18f2320.h: 2709: unsigned TMR3ON :1;
[; ;pic18f2320.h: 2710: unsigned TMR3CS :1;
[; ;pic18f2320.h: 2711: unsigned nT3SYNC :1;
[; ;pic18f2320.h: 2712: unsigned T3CCP1 :1;
[; ;pic18f2320.h: 2713: unsigned T3CKPS :2;
[; ;pic18f2320.h: 2714: unsigned T3CCP2 :1;
[; ;pic18f2320.h: 2715: unsigned RD16 :1;
[; ;pic18f2320.h: 2716: };
[; ;pic18f2320.h: 2717: struct {
[; ;pic18f2320.h: 2718: unsigned :2;
[; ;pic18f2320.h: 2719: unsigned T3SYNC :1;
[; ;pic18f2320.h: 2720: unsigned :1;
[; ;pic18f2320.h: 2721: unsigned T3CKPS0 :1;
[; ;pic18f2320.h: 2722: unsigned T3CKPS1 :1;
[; ;pic18f2320.h: 2723: };
[; ;pic18f2320.h: 2724: struct {
[; ;pic18f2320.h: 2725: unsigned :3;
[; ;pic18f2320.h: 2726: unsigned SOSCEN3 :1;
[; ;pic18f2320.h: 2727: unsigned :3;
[; ;pic18f2320.h: 2728: unsigned RD163 :1;
[; ;pic18f2320.h: 2729: };
[; ;pic18f2320.h: 2730: struct {
[; ;pic18f2320.h: 2731: unsigned :7;
[; ;pic18f2320.h: 2732: unsigned T3RD16 :1;
[; ;pic18f2320.h: 2733: };
[; ;pic18f2320.h: 2734: } T3CONbits_t;
[; ;pic18f2320.h: 2735: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f2320.h: 2810: extern volatile unsigned short TMR3 @ 0xFB2;
"2812
[; ;pic18f2320.h: 2812: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f2320.h: 2817: extern volatile unsigned char TMR3L @ 0xFB2;
"2819
[; ;pic18f2320.h: 2819: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f2320.h: 2824: extern volatile unsigned char TMR3H @ 0xFB3;
"2826
[; ;pic18f2320.h: 2826: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f2320.h: 2831: extern volatile unsigned char CMCON @ 0xFB4;
"2833
[; ;pic18f2320.h: 2833: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f2320.h: 2836: typedef union {
[; ;pic18f2320.h: 2837: struct {
[; ;pic18f2320.h: 2838: unsigned CM :3;
[; ;pic18f2320.h: 2839: unsigned CIS :1;
[; ;pic18f2320.h: 2840: unsigned C1INV :1;
[; ;pic18f2320.h: 2841: unsigned C2INV :1;
[; ;pic18f2320.h: 2842: unsigned C1OUT :1;
[; ;pic18f2320.h: 2843: unsigned C2OUT :1;
[; ;pic18f2320.h: 2844: };
[; ;pic18f2320.h: 2845: struct {
[; ;pic18f2320.h: 2846: unsigned CM0 :1;
[; ;pic18f2320.h: 2847: unsigned CM1 :1;
[; ;pic18f2320.h: 2848: unsigned CM2 :1;
[; ;pic18f2320.h: 2849: };
[; ;pic18f2320.h: 2850: struct {
[; ;pic18f2320.h: 2851: unsigned CMEN0 :1;
[; ;pic18f2320.h: 2852: unsigned CMEN1 :1;
[; ;pic18f2320.h: 2853: unsigned CMEN2 :1;
[; ;pic18f2320.h: 2854: };
[; ;pic18f2320.h: 2855: } CMCONbits_t;
[; ;pic18f2320.h: 2856: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f2320.h: 2921: extern volatile unsigned char CVRCON @ 0xFB5;
"2923
[; ;pic18f2320.h: 2923: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f2320.h: 2926: typedef union {
[; ;pic18f2320.h: 2927: struct {
[; ;pic18f2320.h: 2928: unsigned CVR :4;
[; ;pic18f2320.h: 2929: unsigned :1;
[; ;pic18f2320.h: 2930: unsigned CVRR :1;
[; ;pic18f2320.h: 2931: unsigned CVROE :1;
[; ;pic18f2320.h: 2932: unsigned CVREN :1;
[; ;pic18f2320.h: 2933: };
[; ;pic18f2320.h: 2934: struct {
[; ;pic18f2320.h: 2935: unsigned CVR0 :1;
[; ;pic18f2320.h: 2936: unsigned CVR1 :1;
[; ;pic18f2320.h: 2937: unsigned CVR2 :1;
[; ;pic18f2320.h: 2938: unsigned CVR3 :1;
[; ;pic18f2320.h: 2939: };
[; ;pic18f2320.h: 2940: struct {
[; ;pic18f2320.h: 2941: unsigned :6;
[; ;pic18f2320.h: 2942: unsigned CVROEN :1;
[; ;pic18f2320.h: 2943: };
[; ;pic18f2320.h: 2944: } CVRCONbits_t;
[; ;pic18f2320.h: 2945: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f2320.h: 2995: extern volatile unsigned char CCP2CON @ 0xFBA;
"2997
[; ;pic18f2320.h: 2997: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f2320.h: 3000: typedef union {
[; ;pic18f2320.h: 3001: struct {
[; ;pic18f2320.h: 3002: unsigned CCP2M :4;
[; ;pic18f2320.h: 3003: unsigned DC2B :2;
[; ;pic18f2320.h: 3004: };
[; ;pic18f2320.h: 3005: struct {
[; ;pic18f2320.h: 3006: unsigned CCP2M0 :1;
[; ;pic18f2320.h: 3007: unsigned CCP2M1 :1;
[; ;pic18f2320.h: 3008: unsigned CCP2M2 :1;
[; ;pic18f2320.h: 3009: unsigned CCP2M3 :1;
[; ;pic18f2320.h: 3010: unsigned DC2B0 :1;
[; ;pic18f2320.h: 3011: unsigned DC2B1 :1;
[; ;pic18f2320.h: 3012: };
[; ;pic18f2320.h: 3013: struct {
[; ;pic18f2320.h: 3014: unsigned :4;
[; ;pic18f2320.h: 3015: unsigned CCP2Y :1;
[; ;pic18f2320.h: 3016: unsigned CCP2X :1;
[; ;pic18f2320.h: 3017: };
[; ;pic18f2320.h: 3018: struct {
[; ;pic18f2320.h: 3019: unsigned :4;
[; ;pic18f2320.h: 3020: unsigned DCP2Y :1;
[; ;pic18f2320.h: 3021: unsigned DCP2X :1;
[; ;pic18f2320.h: 3022: };
[; ;pic18f2320.h: 3023: } CCP2CONbits_t;
[; ;pic18f2320.h: 3024: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f2320.h: 3089: extern volatile unsigned short CCPR2 @ 0xFBB;
"3091
[; ;pic18f2320.h: 3091: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f2320.h: 3096: extern volatile unsigned char CCPR2L @ 0xFBB;
"3098
[; ;pic18f2320.h: 3098: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f2320.h: 3103: extern volatile unsigned char CCPR2H @ 0xFBC;
"3105
[; ;pic18f2320.h: 3105: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f2320.h: 3110: extern volatile unsigned char CCP1CON @ 0xFBD;
"3112
[; ;pic18f2320.h: 3112: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f2320.h: 3115: typedef union {
[; ;pic18f2320.h: 3116: struct {
[; ;pic18f2320.h: 3117: unsigned CCP1M :4;
[; ;pic18f2320.h: 3118: unsigned DC1B :2;
[; ;pic18f2320.h: 3119: };
[; ;pic18f2320.h: 3120: struct {
[; ;pic18f2320.h: 3121: unsigned CCP1M0 :1;
[; ;pic18f2320.h: 3122: unsigned CCP1M1 :1;
[; ;pic18f2320.h: 3123: unsigned CCP1M2 :1;
[; ;pic18f2320.h: 3124: unsigned CCP1M3 :1;
[; ;pic18f2320.h: 3125: unsigned DC1B0 :1;
[; ;pic18f2320.h: 3126: unsigned DC1B1 :1;
[; ;pic18f2320.h: 3127: };
[; ;pic18f2320.h: 3128: struct {
[; ;pic18f2320.h: 3129: unsigned :4;
[; ;pic18f2320.h: 3130: unsigned CCP1Y :1;
[; ;pic18f2320.h: 3131: unsigned CCP1X :1;
[; ;pic18f2320.h: 3132: };
[; ;pic18f2320.h: 3133: struct {
[; ;pic18f2320.h: 3134: unsigned :4;
[; ;pic18f2320.h: 3135: unsigned DCP1Y :1;
[; ;pic18f2320.h: 3136: unsigned DCP1X :1;
[; ;pic18f2320.h: 3137: };
[; ;pic18f2320.h: 3138: } CCP1CONbits_t;
[; ;pic18f2320.h: 3139: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f2320.h: 3204: extern volatile unsigned short CCPR1 @ 0xFBE;
"3206
[; ;pic18f2320.h: 3206: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f2320.h: 3211: extern volatile unsigned char CCPR1L @ 0xFBE;
"3213
[; ;pic18f2320.h: 3213: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f2320.h: 3218: extern volatile unsigned char CCPR1H @ 0xFBF;
"3220
[; ;pic18f2320.h: 3220: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f2320.h: 3225: extern volatile unsigned char ADCON2 @ 0xFC0;
"3227
[; ;pic18f2320.h: 3227: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f2320.h: 3230: typedef union {
[; ;pic18f2320.h: 3231: struct {
[; ;pic18f2320.h: 3232: unsigned ADCS :3;
[; ;pic18f2320.h: 3233: unsigned ACQT :3;
[; ;pic18f2320.h: 3234: unsigned :1;
[; ;pic18f2320.h: 3235: unsigned ADFM :1;
[; ;pic18f2320.h: 3236: };
[; ;pic18f2320.h: 3237: struct {
[; ;pic18f2320.h: 3238: unsigned ADCS0 :1;
[; ;pic18f2320.h: 3239: unsigned ADCS1 :1;
[; ;pic18f2320.h: 3240: unsigned ADCS2 :1;
[; ;pic18f2320.h: 3241: unsigned ACQT0 :1;
[; ;pic18f2320.h: 3242: unsigned ACQT1 :1;
[; ;pic18f2320.h: 3243: unsigned ACQT2 :1;
[; ;pic18f2320.h: 3244: };
[; ;pic18f2320.h: 3245: } ADCON2bits_t;
[; ;pic18f2320.h: 3246: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f2320.h: 3296: extern volatile unsigned char ADCON1 @ 0xFC1;
"3298
[; ;pic18f2320.h: 3298: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f2320.h: 3301: typedef union {
[; ;pic18f2320.h: 3302: struct {
[; ;pic18f2320.h: 3303: unsigned PCFG :4;
[; ;pic18f2320.h: 3304: unsigned VCFG :2;
[; ;pic18f2320.h: 3305: };
[; ;pic18f2320.h: 3306: struct {
[; ;pic18f2320.h: 3307: unsigned PCFG0 :1;
[; ;pic18f2320.h: 3308: unsigned PCFG1 :1;
[; ;pic18f2320.h: 3309: unsigned PCFG2 :1;
[; ;pic18f2320.h: 3310: unsigned PCFG3 :1;
[; ;pic18f2320.h: 3311: unsigned VCFG0 :1;
[; ;pic18f2320.h: 3312: unsigned VCFG1 :1;
[; ;pic18f2320.h: 3313: };
[; ;pic18f2320.h: 3314: struct {
[; ;pic18f2320.h: 3315: unsigned :3;
[; ;pic18f2320.h: 3316: unsigned CHSN3 :1;
[; ;pic18f2320.h: 3317: unsigned VCFG01 :1;
[; ;pic18f2320.h: 3318: unsigned VCFG11 :1;
[; ;pic18f2320.h: 3319: };
[; ;pic18f2320.h: 3320: } ADCON1bits_t;
[; ;pic18f2320.h: 3321: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f2320.h: 3381: extern volatile unsigned char ADCON0 @ 0xFC2;
"3383
[; ;pic18f2320.h: 3383: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f2320.h: 3386: typedef union {
[; ;pic18f2320.h: 3387: struct {
[; ;pic18f2320.h: 3388: unsigned :1;
[; ;pic18f2320.h: 3389: unsigned GO_NOT_DONE :1;
[; ;pic18f2320.h: 3390: };
[; ;pic18f2320.h: 3391: struct {
[; ;pic18f2320.h: 3392: unsigned ADON :1;
[; ;pic18f2320.h: 3393: unsigned GO_nDONE :1;
[; ;pic18f2320.h: 3394: unsigned CHS :4;
[; ;pic18f2320.h: 3395: };
[; ;pic18f2320.h: 3396: struct {
[; ;pic18f2320.h: 3397: unsigned :1;
[; ;pic18f2320.h: 3398: unsigned GO :1;
[; ;pic18f2320.h: 3399: unsigned CHS0 :1;
[; ;pic18f2320.h: 3400: unsigned CHS1 :1;
[; ;pic18f2320.h: 3401: unsigned CHS2 :1;
[; ;pic18f2320.h: 3402: unsigned CHS3 :1;
[; ;pic18f2320.h: 3403: };
[; ;pic18f2320.h: 3404: struct {
[; ;pic18f2320.h: 3405: unsigned :1;
[; ;pic18f2320.h: 3406: unsigned DONE :1;
[; ;pic18f2320.h: 3407: };
[; ;pic18f2320.h: 3408: struct {
[; ;pic18f2320.h: 3409: unsigned :1;
[; ;pic18f2320.h: 3410: unsigned NOT_DONE :1;
[; ;pic18f2320.h: 3411: };
[; ;pic18f2320.h: 3412: struct {
[; ;pic18f2320.h: 3413: unsigned :1;
[; ;pic18f2320.h: 3414: unsigned nDONE :1;
[; ;pic18f2320.h: 3415: };
[; ;pic18f2320.h: 3416: struct {
[; ;pic18f2320.h: 3417: unsigned :1;
[; ;pic18f2320.h: 3418: unsigned GO_DONE :1;
[; ;pic18f2320.h: 3419: };
[; ;pic18f2320.h: 3420: struct {
[; ;pic18f2320.h: 3421: unsigned :1;
[; ;pic18f2320.h: 3422: unsigned GODONE :1;
[; ;pic18f2320.h: 3423: };
[; ;pic18f2320.h: 3424: } ADCON0bits_t;
[; ;pic18f2320.h: 3425: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f2320.h: 3500: extern volatile unsigned short ADRES @ 0xFC3;
"3502
[; ;pic18f2320.h: 3502: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f2320.h: 3507: extern volatile unsigned char ADRESL @ 0xFC3;
"3509
[; ;pic18f2320.h: 3509: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f2320.h: 3514: extern volatile unsigned char ADRESH @ 0xFC4;
"3516
[; ;pic18f2320.h: 3516: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f2320.h: 3521: extern volatile unsigned char SSPCON2 @ 0xFC5;
"3523
[; ;pic18f2320.h: 3523: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f2320.h: 3526: typedef union {
[; ;pic18f2320.h: 3527: struct {
[; ;pic18f2320.h: 3528: unsigned SEN :1;
[; ;pic18f2320.h: 3529: unsigned RSEN :1;
[; ;pic18f2320.h: 3530: unsigned PEN :1;
[; ;pic18f2320.h: 3531: unsigned RCEN :1;
[; ;pic18f2320.h: 3532: unsigned ACKEN :1;
[; ;pic18f2320.h: 3533: unsigned ACKDT :1;
[; ;pic18f2320.h: 3534: unsigned ACKSTAT :1;
[; ;pic18f2320.h: 3535: unsigned GCEN :1;
[; ;pic18f2320.h: 3536: };
[; ;pic18f2320.h: 3537: } SSPCON2bits_t;
[; ;pic18f2320.h: 3538: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f2320.h: 3583: extern volatile unsigned char SSPCON1 @ 0xFC6;
"3585
[; ;pic18f2320.h: 3585: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f2320.h: 3588: typedef union {
[; ;pic18f2320.h: 3589: struct {
[; ;pic18f2320.h: 3590: unsigned SSPM :4;
[; ;pic18f2320.h: 3591: unsigned CKP :1;
[; ;pic18f2320.h: 3592: unsigned SSPEN :1;
[; ;pic18f2320.h: 3593: unsigned SSPOV :1;
[; ;pic18f2320.h: 3594: unsigned WCOL :1;
[; ;pic18f2320.h: 3595: };
[; ;pic18f2320.h: 3596: struct {
[; ;pic18f2320.h: 3597: unsigned SSPM0 :1;
[; ;pic18f2320.h: 3598: unsigned SSPM1 :1;
[; ;pic18f2320.h: 3599: unsigned SSPM2 :1;
[; ;pic18f2320.h: 3600: unsigned SSPM3 :1;
[; ;pic18f2320.h: 3601: };
[; ;pic18f2320.h: 3602: } SSPCON1bits_t;
[; ;pic18f2320.h: 3603: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f2320.h: 3653: extern volatile unsigned char SSPSTAT @ 0xFC7;
"3655
[; ;pic18f2320.h: 3655: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f2320.h: 3658: typedef union {
[; ;pic18f2320.h: 3659: struct {
[; ;pic18f2320.h: 3660: unsigned :2;
[; ;pic18f2320.h: 3661: unsigned R_NOT_W :1;
[; ;pic18f2320.h: 3662: };
[; ;pic18f2320.h: 3663: struct {
[; ;pic18f2320.h: 3664: unsigned :5;
[; ;pic18f2320.h: 3665: unsigned D_NOT_A :1;
[; ;pic18f2320.h: 3666: };
[; ;pic18f2320.h: 3667: struct {
[; ;pic18f2320.h: 3668: unsigned BF :1;
[; ;pic18f2320.h: 3669: unsigned UA :1;
[; ;pic18f2320.h: 3670: unsigned R_nW :1;
[; ;pic18f2320.h: 3671: unsigned S :1;
[; ;pic18f2320.h: 3672: unsigned P :1;
[; ;pic18f2320.h: 3673: unsigned D_nA :1;
[; ;pic18f2320.h: 3674: unsigned CKE :1;
[; ;pic18f2320.h: 3675: unsigned SMP :1;
[; ;pic18f2320.h: 3676: };
[; ;pic18f2320.h: 3677: struct {
[; ;pic18f2320.h: 3678: unsigned :2;
[; ;pic18f2320.h: 3679: unsigned I2C_READ :1;
[; ;pic18f2320.h: 3680: unsigned I2C_START :1;
[; ;pic18f2320.h: 3681: unsigned I2C_STOP :1;
[; ;pic18f2320.h: 3682: unsigned I2C_DATA :1;
[; ;pic18f2320.h: 3683: };
[; ;pic18f2320.h: 3684: struct {
[; ;pic18f2320.h: 3685: unsigned :2;
[; ;pic18f2320.h: 3686: unsigned R :1;
[; ;pic18f2320.h: 3687: unsigned :2;
[; ;pic18f2320.h: 3688: unsigned D :1;
[; ;pic18f2320.h: 3689: };
[; ;pic18f2320.h: 3690: struct {
[; ;pic18f2320.h: 3691: unsigned :2;
[; ;pic18f2320.h: 3692: unsigned READ_WRITE :1;
[; ;pic18f2320.h: 3693: unsigned :2;
[; ;pic18f2320.h: 3694: unsigned DATA_ADDRESS :1;
[; ;pic18f2320.h: 3695: };
[; ;pic18f2320.h: 3696: struct {
[; ;pic18f2320.h: 3697: unsigned :2;
[; ;pic18f2320.h: 3698: unsigned NOT_WRITE :1;
[; ;pic18f2320.h: 3699: };
[; ;pic18f2320.h: 3700: struct {
[; ;pic18f2320.h: 3701: unsigned :5;
[; ;pic18f2320.h: 3702: unsigned NOT_ADDRESS :1;
[; ;pic18f2320.h: 3703: };
[; ;pic18f2320.h: 3704: struct {
[; ;pic18f2320.h: 3705: unsigned :2;
[; ;pic18f2320.h: 3706: unsigned nWRITE :1;
[; ;pic18f2320.h: 3707: unsigned :2;
[; ;pic18f2320.h: 3708: unsigned nADDRESS :1;
[; ;pic18f2320.h: 3709: };
[; ;pic18f2320.h: 3710: struct {
[; ;pic18f2320.h: 3711: unsigned :2;
[; ;pic18f2320.h: 3712: unsigned nW :1;
[; ;pic18f2320.h: 3713: unsigned :2;
[; ;pic18f2320.h: 3714: unsigned nA :1;
[; ;pic18f2320.h: 3715: };
[; ;pic18f2320.h: 3716: struct {
[; ;pic18f2320.h: 3717: unsigned :2;
[; ;pic18f2320.h: 3718: unsigned R_W :1;
[; ;pic18f2320.h: 3719: unsigned :2;
[; ;pic18f2320.h: 3720: unsigned D_A :1;
[; ;pic18f2320.h: 3721: };
[; ;pic18f2320.h: 3722: struct {
[; ;pic18f2320.h: 3723: unsigned :5;
[; ;pic18f2320.h: 3724: unsigned I2C_DAT :1;
[; ;pic18f2320.h: 3725: };
[; ;pic18f2320.h: 3726: struct {
[; ;pic18f2320.h: 3727: unsigned :2;
[; ;pic18f2320.h: 3728: unsigned RW :1;
[; ;pic18f2320.h: 3729: unsigned START :1;
[; ;pic18f2320.h: 3730: unsigned STOP :1;
[; ;pic18f2320.h: 3731: unsigned DA :1;
[; ;pic18f2320.h: 3732: };
[; ;pic18f2320.h: 3733: struct {
[; ;pic18f2320.h: 3734: unsigned :2;
[; ;pic18f2320.h: 3735: unsigned NOT_W :1;
[; ;pic18f2320.h: 3736: unsigned :2;
[; ;pic18f2320.h: 3737: unsigned NOT_A :1;
[; ;pic18f2320.h: 3738: };
[; ;pic18f2320.h: 3739: } SSPSTATbits_t;
[; ;pic18f2320.h: 3740: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f2320.h: 3910: extern volatile unsigned char SSPADD @ 0xFC8;
"3912
[; ;pic18f2320.h: 3912: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f2320.h: 3917: extern volatile unsigned char SSPBUF @ 0xFC9;
"3919
[; ;pic18f2320.h: 3919: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f2320.h: 3924: extern volatile unsigned char T2CON @ 0xFCA;
"3926
[; ;pic18f2320.h: 3926: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f2320.h: 3929: typedef union {
[; ;pic18f2320.h: 3930: struct {
[; ;pic18f2320.h: 3931: unsigned T2CKPS :2;
[; ;pic18f2320.h: 3932: unsigned TMR2ON :1;
[; ;pic18f2320.h: 3933: unsigned TOUTPS :4;
[; ;pic18f2320.h: 3934: };
[; ;pic18f2320.h: 3935: struct {
[; ;pic18f2320.h: 3936: unsigned T2CKPS0 :1;
[; ;pic18f2320.h: 3937: unsigned T2CKPS1 :1;
[; ;pic18f2320.h: 3938: unsigned :1;
[; ;pic18f2320.h: 3939: unsigned TOUTPS0 :1;
[; ;pic18f2320.h: 3940: unsigned TOUTPS1 :1;
[; ;pic18f2320.h: 3941: unsigned TOUTPS2 :1;
[; ;pic18f2320.h: 3942: unsigned TOUTPS3 :1;
[; ;pic18f2320.h: 3943: };
[; ;pic18f2320.h: 3944: } T2CONbits_t;
[; ;pic18f2320.h: 3945: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f2320.h: 3995: extern volatile unsigned char PR2 @ 0xFCB;
"3997
[; ;pic18f2320.h: 3997: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f2320.h: 4000: extern volatile unsigned char MEMCON @ 0xFCB;
"4002
[; ;pic18f2320.h: 4002: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f2320.h: 4005: typedef union {
[; ;pic18f2320.h: 4006: struct {
[; ;pic18f2320.h: 4007: unsigned :7;
[; ;pic18f2320.h: 4008: unsigned EBDIS :1;
[; ;pic18f2320.h: 4009: };
[; ;pic18f2320.h: 4010: struct {
[; ;pic18f2320.h: 4011: unsigned :4;
[; ;pic18f2320.h: 4012: unsigned WAIT0 :1;
[; ;pic18f2320.h: 4013: };
[; ;pic18f2320.h: 4014: struct {
[; ;pic18f2320.h: 4015: unsigned :5;
[; ;pic18f2320.h: 4016: unsigned WAIT1 :1;
[; ;pic18f2320.h: 4017: };
[; ;pic18f2320.h: 4018: struct {
[; ;pic18f2320.h: 4019: unsigned WM0 :1;
[; ;pic18f2320.h: 4020: };
[; ;pic18f2320.h: 4021: struct {
[; ;pic18f2320.h: 4022: unsigned :1;
[; ;pic18f2320.h: 4023: unsigned WM1 :1;
[; ;pic18f2320.h: 4024: };
[; ;pic18f2320.h: 4025: } PR2bits_t;
[; ;pic18f2320.h: 4026: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f2320.h: 4054: typedef union {
[; ;pic18f2320.h: 4055: struct {
[; ;pic18f2320.h: 4056: unsigned :7;
[; ;pic18f2320.h: 4057: unsigned EBDIS :1;
[; ;pic18f2320.h: 4058: };
[; ;pic18f2320.h: 4059: struct {
[; ;pic18f2320.h: 4060: unsigned :4;
[; ;pic18f2320.h: 4061: unsigned WAIT0 :1;
[; ;pic18f2320.h: 4062: };
[; ;pic18f2320.h: 4063: struct {
[; ;pic18f2320.h: 4064: unsigned :5;
[; ;pic18f2320.h: 4065: unsigned WAIT1 :1;
[; ;pic18f2320.h: 4066: };
[; ;pic18f2320.h: 4067: struct {
[; ;pic18f2320.h: 4068: unsigned WM0 :1;
[; ;pic18f2320.h: 4069: };
[; ;pic18f2320.h: 4070: struct {
[; ;pic18f2320.h: 4071: unsigned :1;
[; ;pic18f2320.h: 4072: unsigned WM1 :1;
[; ;pic18f2320.h: 4073: };
[; ;pic18f2320.h: 4074: } MEMCONbits_t;
[; ;pic18f2320.h: 4075: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f2320.h: 4105: extern volatile unsigned char TMR2 @ 0xFCC;
"4107
[; ;pic18f2320.h: 4107: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f2320.h: 4112: extern volatile unsigned char T1CON @ 0xFCD;
"4114
[; ;pic18f2320.h: 4114: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f2320.h: 4117: typedef union {
[; ;pic18f2320.h: 4118: struct {
[; ;pic18f2320.h: 4119: unsigned :2;
[; ;pic18f2320.h: 4120: unsigned NOT_T1SYNC :1;
[; ;pic18f2320.h: 4121: };
[; ;pic18f2320.h: 4122: struct {
[; ;pic18f2320.h: 4123: unsigned TMR1ON :1;
[; ;pic18f2320.h: 4124: unsigned TMR1CS :1;
[; ;pic18f2320.h: 4125: unsigned nT1SYNC :1;
[; ;pic18f2320.h: 4126: unsigned T1OSCEN :1;
[; ;pic18f2320.h: 4127: unsigned T1CKPS :2;
[; ;pic18f2320.h: 4128: unsigned T1RUN :1;
[; ;pic18f2320.h: 4129: unsigned RD16 :1;
[; ;pic18f2320.h: 4130: };
[; ;pic18f2320.h: 4131: struct {
[; ;pic18f2320.h: 4132: unsigned :2;
[; ;pic18f2320.h: 4133: unsigned T1SYNC :1;
[; ;pic18f2320.h: 4134: unsigned :1;
[; ;pic18f2320.h: 4135: unsigned T1CKPS0 :1;
[; ;pic18f2320.h: 4136: unsigned T1CKPS1 :1;
[; ;pic18f2320.h: 4137: };
[; ;pic18f2320.h: 4138: struct {
[; ;pic18f2320.h: 4139: unsigned :3;
[; ;pic18f2320.h: 4140: unsigned SOSCEN :1;
[; ;pic18f2320.h: 4141: unsigned :3;
[; ;pic18f2320.h: 4142: unsigned T1RD16 :1;
[; ;pic18f2320.h: 4143: };
[; ;pic18f2320.h: 4144: } T1CONbits_t;
[; ;pic18f2320.h: 4145: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f2320.h: 4215: extern volatile unsigned short TMR1 @ 0xFCE;
"4217
[; ;pic18f2320.h: 4217: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f2320.h: 4222: extern volatile unsigned char TMR1L @ 0xFCE;
"4224
[; ;pic18f2320.h: 4224: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f2320.h: 4229: extern volatile unsigned char TMR1H @ 0xFCF;
"4231
[; ;pic18f2320.h: 4231: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f2320.h: 4236: extern volatile unsigned char RCON @ 0xFD0;
"4238
[; ;pic18f2320.h: 4238: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f2320.h: 4241: typedef union {
[; ;pic18f2320.h: 4242: struct {
[; ;pic18f2320.h: 4243: unsigned NOT_BOR :1;
[; ;pic18f2320.h: 4244: };
[; ;pic18f2320.h: 4245: struct {
[; ;pic18f2320.h: 4246: unsigned :1;
[; ;pic18f2320.h: 4247: unsigned NOT_POR :1;
[; ;pic18f2320.h: 4248: };
[; ;pic18f2320.h: 4249: struct {
[; ;pic18f2320.h: 4250: unsigned :2;
[; ;pic18f2320.h: 4251: unsigned NOT_PD :1;
[; ;pic18f2320.h: 4252: };
[; ;pic18f2320.h: 4253: struct {
[; ;pic18f2320.h: 4254: unsigned :3;
[; ;pic18f2320.h: 4255: unsigned NOT_TO :1;
[; ;pic18f2320.h: 4256: };
[; ;pic18f2320.h: 4257: struct {
[; ;pic18f2320.h: 4258: unsigned :4;
[; ;pic18f2320.h: 4259: unsigned NOT_RI :1;
[; ;pic18f2320.h: 4260: };
[; ;pic18f2320.h: 4261: struct {
[; ;pic18f2320.h: 4262: unsigned nBOR :1;
[; ;pic18f2320.h: 4263: unsigned nPOR :1;
[; ;pic18f2320.h: 4264: unsigned nPD :1;
[; ;pic18f2320.h: 4265: unsigned nTO :1;
[; ;pic18f2320.h: 4266: unsigned nRI :1;
[; ;pic18f2320.h: 4267: unsigned :2;
[; ;pic18f2320.h: 4268: unsigned IPEN :1;
[; ;pic18f2320.h: 4269: };
[; ;pic18f2320.h: 4270: struct {
[; ;pic18f2320.h: 4271: unsigned BOR :1;
[; ;pic18f2320.h: 4272: unsigned POR :1;
[; ;pic18f2320.h: 4273: unsigned PD :1;
[; ;pic18f2320.h: 4274: unsigned TO :1;
[; ;pic18f2320.h: 4275: unsigned RI :1;
[; ;pic18f2320.h: 4276: };
[; ;pic18f2320.h: 4277: } RCONbits_t;
[; ;pic18f2320.h: 4278: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f2320.h: 4363: extern volatile unsigned char WDTCON @ 0xFD1;
"4365
[; ;pic18f2320.h: 4365: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f2320.h: 4368: typedef union {
[; ;pic18f2320.h: 4369: struct {
[; ;pic18f2320.h: 4370: unsigned SWDTEN :1;
[; ;pic18f2320.h: 4371: };
[; ;pic18f2320.h: 4372: struct {
[; ;pic18f2320.h: 4373: unsigned SWDTE :1;
[; ;pic18f2320.h: 4374: };
[; ;pic18f2320.h: 4375: } WDTCONbits_t;
[; ;pic18f2320.h: 4376: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f2320.h: 4391: extern volatile unsigned char LVDCON @ 0xFD2;
"4393
[; ;pic18f2320.h: 4393: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f2320.h: 4396: typedef union {
[; ;pic18f2320.h: 4397: struct {
[; ;pic18f2320.h: 4398: unsigned LVDL :4;
[; ;pic18f2320.h: 4399: unsigned LVDEN :1;
[; ;pic18f2320.h: 4400: unsigned IRVST :1;
[; ;pic18f2320.h: 4401: };
[; ;pic18f2320.h: 4402: struct {
[; ;pic18f2320.h: 4403: unsigned LVDL0 :1;
[; ;pic18f2320.h: 4404: unsigned LVDL1 :1;
[; ;pic18f2320.h: 4405: unsigned LVDL2 :1;
[; ;pic18f2320.h: 4406: unsigned LVDL3 :1;
[; ;pic18f2320.h: 4407: unsigned :1;
[; ;pic18f2320.h: 4408: unsigned IVRST :1;
[; ;pic18f2320.h: 4409: };
[; ;pic18f2320.h: 4410: } LVDCONbits_t;
[; ;pic18f2320.h: 4411: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f2320.h: 4456: extern volatile unsigned char OSCCON @ 0xFD3;
"4458
[; ;pic18f2320.h: 4458: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f2320.h: 4461: typedef union {
[; ;pic18f2320.h: 4462: struct {
[; ;pic18f2320.h: 4463: unsigned SCS0 :1;
[; ;pic18f2320.h: 4464: unsigned SCS1 :1;
[; ;pic18f2320.h: 4465: unsigned IOFS :1;
[; ;pic18f2320.h: 4466: unsigned OSTS :1;
[; ;pic18f2320.h: 4467: unsigned IRCF :3;
[; ;pic18f2320.h: 4468: unsigned IDLEN :1;
[; ;pic18f2320.h: 4469: };
[; ;pic18f2320.h: 4470: struct {
[; ;pic18f2320.h: 4471: unsigned SCS :1;
[; ;pic18f2320.h: 4472: unsigned :1;
[; ;pic18f2320.h: 4473: unsigned FLTS :1;
[; ;pic18f2320.h: 4474: unsigned :1;
[; ;pic18f2320.h: 4475: unsigned IRCF0 :1;
[; ;pic18f2320.h: 4476: unsigned IRCF1 :1;
[; ;pic18f2320.h: 4477: unsigned IRCF2 :1;
[; ;pic18f2320.h: 4478: };
[; ;pic18f2320.h: 4479: } OSCCONbits_t;
[; ;pic18f2320.h: 4480: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f2320.h: 4540: extern volatile unsigned char T0CON @ 0xFD5;
"4542
[; ;pic18f2320.h: 4542: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f2320.h: 4545: typedef union {
[; ;pic18f2320.h: 4546: struct {
[; ;pic18f2320.h: 4547: unsigned T0PS :3;
[; ;pic18f2320.h: 4548: unsigned PSA :1;
[; ;pic18f2320.h: 4549: unsigned T0SE :1;
[; ;pic18f2320.h: 4550: unsigned T0CS :1;
[; ;pic18f2320.h: 4551: unsigned T08BIT :1;
[; ;pic18f2320.h: 4552: unsigned TMR0ON :1;
[; ;pic18f2320.h: 4553: };
[; ;pic18f2320.h: 4554: struct {
[; ;pic18f2320.h: 4555: unsigned T0PS0 :1;
[; ;pic18f2320.h: 4556: unsigned T0PS1 :1;
[; ;pic18f2320.h: 4557: unsigned T0PS2 :1;
[; ;pic18f2320.h: 4558: unsigned T0PS3 :1;
[; ;pic18f2320.h: 4559: unsigned :2;
[; ;pic18f2320.h: 4560: unsigned T016BIT :1;
[; ;pic18f2320.h: 4561: };
[; ;pic18f2320.h: 4562: } T0CONbits_t;
[; ;pic18f2320.h: 4563: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f2320.h: 4623: extern volatile unsigned short TMR0 @ 0xFD6;
"4625
[; ;pic18f2320.h: 4625: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f2320.h: 4630: extern volatile unsigned char TMR0L @ 0xFD6;
"4632
[; ;pic18f2320.h: 4632: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f2320.h: 4637: extern volatile unsigned char TMR0H @ 0xFD7;
"4639
[; ;pic18f2320.h: 4639: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f2320.h: 4644: extern volatile unsigned char STATUS @ 0xFD8;
"4646
[; ;pic18f2320.h: 4646: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f2320.h: 4649: typedef union {
[; ;pic18f2320.h: 4650: struct {
[; ;pic18f2320.h: 4651: unsigned C :1;
[; ;pic18f2320.h: 4652: unsigned DC :1;
[; ;pic18f2320.h: 4653: unsigned Z :1;
[; ;pic18f2320.h: 4654: unsigned OV :1;
[; ;pic18f2320.h: 4655: unsigned N :1;
[; ;pic18f2320.h: 4656: };
[; ;pic18f2320.h: 4657: struct {
[; ;pic18f2320.h: 4658: unsigned CARRY :1;
[; ;pic18f2320.h: 4659: unsigned :1;
[; ;pic18f2320.h: 4660: unsigned ZERO :1;
[; ;pic18f2320.h: 4661: unsigned OVERFLOW :1;
[; ;pic18f2320.h: 4662: unsigned NEGATIVE :1;
[; ;pic18f2320.h: 4663: };
[; ;pic18f2320.h: 4664: } STATUSbits_t;
[; ;pic18f2320.h: 4665: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f2320.h: 4715: extern volatile unsigned short FSR2 @ 0xFD9;
"4717
[; ;pic18f2320.h: 4717: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f2320.h: 4722: extern volatile unsigned char FSR2L @ 0xFD9;
"4724
[; ;pic18f2320.h: 4724: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f2320.h: 4729: extern volatile unsigned char FSR2H @ 0xFDA;
"4731
[; ;pic18f2320.h: 4731: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f2320.h: 4736: extern volatile unsigned char PLUSW2 @ 0xFDB;
"4738
[; ;pic18f2320.h: 4738: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f2320.h: 4743: extern volatile unsigned char PREINC2 @ 0xFDC;
"4745
[; ;pic18f2320.h: 4745: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f2320.h: 4750: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"4752
[; ;pic18f2320.h: 4752: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f2320.h: 4757: extern volatile unsigned char POSTINC2 @ 0xFDE;
"4759
[; ;pic18f2320.h: 4759: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f2320.h: 4764: extern volatile unsigned char INDF2 @ 0xFDF;
"4766
[; ;pic18f2320.h: 4766: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f2320.h: 4771: extern volatile unsigned char BSR @ 0xFE0;
"4773
[; ;pic18f2320.h: 4773: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f2320.h: 4778: extern volatile unsigned short FSR1 @ 0xFE1;
"4780
[; ;pic18f2320.h: 4780: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f2320.h: 4785: extern volatile unsigned char FSR1L @ 0xFE1;
"4787
[; ;pic18f2320.h: 4787: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f2320.h: 4792: extern volatile unsigned char FSR1H @ 0xFE2;
"4794
[; ;pic18f2320.h: 4794: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f2320.h: 4799: extern volatile unsigned char PLUSW1 @ 0xFE3;
"4801
[; ;pic18f2320.h: 4801: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f2320.h: 4806: extern volatile unsigned char PREINC1 @ 0xFE4;
"4808
[; ;pic18f2320.h: 4808: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f2320.h: 4813: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"4815
[; ;pic18f2320.h: 4815: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f2320.h: 4820: extern volatile unsigned char POSTINC1 @ 0xFE6;
"4822
[; ;pic18f2320.h: 4822: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f2320.h: 4827: extern volatile unsigned char INDF1 @ 0xFE7;
"4829
[; ;pic18f2320.h: 4829: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f2320.h: 4834: extern volatile unsigned char WREG @ 0xFE8;
"4836
[; ;pic18f2320.h: 4836: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f2320.h: 4846: extern volatile unsigned short FSR0 @ 0xFE9;
"4848
[; ;pic18f2320.h: 4848: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f2320.h: 4853: extern volatile unsigned char FSR0L @ 0xFE9;
"4855
[; ;pic18f2320.h: 4855: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f2320.h: 4860: extern volatile unsigned char FSR0H @ 0xFEA;
"4862
[; ;pic18f2320.h: 4862: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f2320.h: 4867: extern volatile unsigned char PLUSW0 @ 0xFEB;
"4869
[; ;pic18f2320.h: 4869: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f2320.h: 4874: extern volatile unsigned char PREINC0 @ 0xFEC;
"4876
[; ;pic18f2320.h: 4876: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f2320.h: 4881: extern volatile unsigned char POSTDEC0 @ 0xFED;
"4883
[; ;pic18f2320.h: 4883: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f2320.h: 4888: extern volatile unsigned char POSTINC0 @ 0xFEE;
"4890
[; ;pic18f2320.h: 4890: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f2320.h: 4895: extern volatile unsigned char INDF0 @ 0xFEF;
"4897
[; ;pic18f2320.h: 4897: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f2320.h: 4902: extern volatile unsigned char INTCON3 @ 0xFF0;
"4904
[; ;pic18f2320.h: 4904: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f2320.h: 4907: typedef union {
[; ;pic18f2320.h: 4908: struct {
[; ;pic18f2320.h: 4909: unsigned INT1IF :1;
[; ;pic18f2320.h: 4910: unsigned INT2IF :1;
[; ;pic18f2320.h: 4911: unsigned :1;
[; ;pic18f2320.h: 4912: unsigned INT1IE :1;
[; ;pic18f2320.h: 4913: unsigned INT2IE :1;
[; ;pic18f2320.h: 4914: unsigned :1;
[; ;pic18f2320.h: 4915: unsigned INT1IP :1;
[; ;pic18f2320.h: 4916: unsigned INT2IP :1;
[; ;pic18f2320.h: 4917: };
[; ;pic18f2320.h: 4918: struct {
[; ;pic18f2320.h: 4919: unsigned INT1F :1;
[; ;pic18f2320.h: 4920: unsigned INT2F :1;
[; ;pic18f2320.h: 4921: unsigned :1;
[; ;pic18f2320.h: 4922: unsigned INT1E :1;
[; ;pic18f2320.h: 4923: unsigned INT2E :1;
[; ;pic18f2320.h: 4924: unsigned :1;
[; ;pic18f2320.h: 4925: unsigned INT1P :1;
[; ;pic18f2320.h: 4926: unsigned INT2P :1;
[; ;pic18f2320.h: 4927: };
[; ;pic18f2320.h: 4928: } INTCON3bits_t;
[; ;pic18f2320.h: 4929: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f2320.h: 4994: extern volatile unsigned char INTCON2 @ 0xFF1;
"4996
[; ;pic18f2320.h: 4996: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f2320.h: 4999: typedef union {
[; ;pic18f2320.h: 5000: struct {
[; ;pic18f2320.h: 5001: unsigned :7;
[; ;pic18f2320.h: 5002: unsigned NOT_RBPU :1;
[; ;pic18f2320.h: 5003: };
[; ;pic18f2320.h: 5004: struct {
[; ;pic18f2320.h: 5005: unsigned RBIP :1;
[; ;pic18f2320.h: 5006: unsigned :1;
[; ;pic18f2320.h: 5007: unsigned TMR0IP :1;
[; ;pic18f2320.h: 5008: unsigned :1;
[; ;pic18f2320.h: 5009: unsigned INTEDG2 :1;
[; ;pic18f2320.h: 5010: unsigned INTEDG1 :1;
[; ;pic18f2320.h: 5011: unsigned INTEDG0 :1;
[; ;pic18f2320.h: 5012: unsigned nRBPU :1;
[; ;pic18f2320.h: 5013: };
[; ;pic18f2320.h: 5014: struct {
[; ;pic18f2320.h: 5015: unsigned :2;
[; ;pic18f2320.h: 5016: unsigned T0IP :1;
[; ;pic18f2320.h: 5017: unsigned :4;
[; ;pic18f2320.h: 5018: unsigned RBPU :1;
[; ;pic18f2320.h: 5019: };
[; ;pic18f2320.h: 5020: } INTCON2bits_t;
[; ;pic18f2320.h: 5021: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f2320.h: 5071: extern volatile unsigned char INTCON @ 0xFF2;
"5073
[; ;pic18f2320.h: 5073: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f2320.h: 5076: typedef union {
[; ;pic18f2320.h: 5077: struct {
[; ;pic18f2320.h: 5078: unsigned RBIF :1;
[; ;pic18f2320.h: 5079: unsigned INT0IF :1;
[; ;pic18f2320.h: 5080: unsigned TMR0IF :1;
[; ;pic18f2320.h: 5081: unsigned RBIE :1;
[; ;pic18f2320.h: 5082: unsigned INT0IE :1;
[; ;pic18f2320.h: 5083: unsigned TMR0IE :1;
[; ;pic18f2320.h: 5084: unsigned PEIE_GIEL :1;
[; ;pic18f2320.h: 5085: unsigned GIE_GIEH :1;
[; ;pic18f2320.h: 5086: };
[; ;pic18f2320.h: 5087: struct {
[; ;pic18f2320.h: 5088: unsigned :1;
[; ;pic18f2320.h: 5089: unsigned INT0F :1;
[; ;pic18f2320.h: 5090: unsigned T0IF :1;
[; ;pic18f2320.h: 5091: unsigned :1;
[; ;pic18f2320.h: 5092: unsigned INT0E :1;
[; ;pic18f2320.h: 5093: unsigned T0IE :1;
[; ;pic18f2320.h: 5094: unsigned PEIE :1;
[; ;pic18f2320.h: 5095: unsigned GIE :1;
[; ;pic18f2320.h: 5096: };
[; ;pic18f2320.h: 5097: struct {
[; ;pic18f2320.h: 5098: unsigned :1;
[; ;pic18f2320.h: 5099: unsigned INTF :1;
[; ;pic18f2320.h: 5100: unsigned :2;
[; ;pic18f2320.h: 5101: unsigned INTE :1;
[; ;pic18f2320.h: 5102: unsigned :1;
[; ;pic18f2320.h: 5103: unsigned GIEL :1;
[; ;pic18f2320.h: 5104: unsigned GIEH :1;
[; ;pic18f2320.h: 5105: };
[; ;pic18f2320.h: 5106: } INTCONbits_t;
[; ;pic18f2320.h: 5107: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f2320.h: 5202: extern volatile unsigned short PROD @ 0xFF3;
"5204
[; ;pic18f2320.h: 5204: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f2320.h: 5209: extern volatile unsigned char PRODL @ 0xFF3;
"5211
[; ;pic18f2320.h: 5211: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f2320.h: 5216: extern volatile unsigned char PRODH @ 0xFF4;
"5218
[; ;pic18f2320.h: 5218: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f2320.h: 5223: extern volatile unsigned char TABLAT @ 0xFF5;
"5225
[; ;pic18f2320.h: 5225: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f2320.h: 5231: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5234
[; ;pic18f2320.h: 5234: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f2320.h: 5239: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5241
[; ;pic18f2320.h: 5241: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f2320.h: 5246: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5248
[; ;pic18f2320.h: 5248: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f2320.h: 5253: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5255
[; ;pic18f2320.h: 5255: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f2320.h: 5261: extern volatile unsigned short long PCLAT @ 0xFF9;
"5264
[; ;pic18f2320.h: 5264: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f2320.h: 5268: extern volatile unsigned short long PC @ 0xFF9;
"5271
[; ;pic18f2320.h: 5271: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f2320.h: 5276: extern volatile unsigned char PCL @ 0xFF9;
"5278
[; ;pic18f2320.h: 5278: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f2320.h: 5283: extern volatile unsigned char PCLATH @ 0xFFA;
"5285
[; ;pic18f2320.h: 5285: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f2320.h: 5290: extern volatile unsigned char PCLATU @ 0xFFB;
"5292
[; ;pic18f2320.h: 5292: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f2320.h: 5297: extern volatile unsigned char STKPTR @ 0xFFC;
"5299
[; ;pic18f2320.h: 5299: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f2320.h: 5302: typedef union {
[; ;pic18f2320.h: 5303: struct {
[; ;pic18f2320.h: 5304: unsigned STKPTR :5;
[; ;pic18f2320.h: 5305: unsigned :1;
[; ;pic18f2320.h: 5306: unsigned STKUNF :1;
[; ;pic18f2320.h: 5307: unsigned STKFUL :1;
[; ;pic18f2320.h: 5308: };
[; ;pic18f2320.h: 5309: struct {
[; ;pic18f2320.h: 5310: unsigned STKPTR0 :1;
[; ;pic18f2320.h: 5311: unsigned STKPTR1 :1;
[; ;pic18f2320.h: 5312: unsigned STKPTR2 :1;
[; ;pic18f2320.h: 5313: unsigned STKPTR3 :1;
[; ;pic18f2320.h: 5314: unsigned STKPTR4 :1;
[; ;pic18f2320.h: 5315: unsigned :2;
[; ;pic18f2320.h: 5316: unsigned STKOVF :1;
[; ;pic18f2320.h: 5317: };
[; ;pic18f2320.h: 5318: struct {
[; ;pic18f2320.h: 5319: unsigned SP0 :1;
[; ;pic18f2320.h: 5320: unsigned SP1 :1;
[; ;pic18f2320.h: 5321: unsigned SP2 :1;
[; ;pic18f2320.h: 5322: unsigned SP3 :1;
[; ;pic18f2320.h: 5323: unsigned SP4 :1;
[; ;pic18f2320.h: 5324: };
[; ;pic18f2320.h: 5325: } STKPTRbits_t;
[; ;pic18f2320.h: 5326: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f2320.h: 5402: extern volatile unsigned short long TOS @ 0xFFD;
"5405
[; ;pic18f2320.h: 5405: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f2320.h: 5410: extern volatile unsigned char TOSL @ 0xFFD;
"5412
[; ;pic18f2320.h: 5412: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f2320.h: 5417: extern volatile unsigned char TOSH @ 0xFFE;
"5419
[; ;pic18f2320.h: 5419: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f2320.h: 5424: extern volatile unsigned char TOSU @ 0xFFF;
"5426
[; ;pic18f2320.h: 5426: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f2320.h: 5436: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f2320.h: 5438: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f2320.h: 5440: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f2320.h: 5442: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f2320.h: 5444: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f2320.h: 5446: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f2320.h: 5448: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f2320.h: 5450: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f2320.h: 5452: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f2320.h: 5454: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2320.h: 5456: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2320.h: 5458: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f2320.h: 5460: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f2320.h: 5462: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f2320.h: 5464: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f2320.h: 5466: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f2320.h: 5468: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2320.h: 5470: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2320.h: 5472: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2320.h: 5474: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2320.h: 5476: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2320.h: 5478: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2320.h: 5480: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2320.h: 5482: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2320.h: 5484: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2320.h: 5486: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2320.h: 5488: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f2320.h: 5490: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f2320.h: 5492: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f2320.h: 5494: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f2320.h: 5496: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2320.h: 5498: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2320.h: 5500: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2320.h: 5502: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f2320.h: 5504: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f2320.h: 5506: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f2320.h: 5508: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f2320.h: 5510: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f2320.h: 5512: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2320.h: 5514: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f2320.h: 5516: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f2320.h: 5518: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f2320.h: 5520: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f2320.h: 5522: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f2320.h: 5524: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f2320.h: 5526: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f2320.h: 5528: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2320.h: 5530: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2320.h: 5532: extern volatile __bit CCP2A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2320.h: 5534: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f2320.h: 5536: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f2320.h: 5538: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f2320.h: 5540: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f2320.h: 5542: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f2320.h: 5544: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f2320.h: 5546: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f2320.h: 5548: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2320.h: 5550: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2320.h: 5552: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2320.h: 5554: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2320.h: 5556: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f2320.h: 5558: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f2320.h: 5560: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f2320.h: 5562: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f2320.h: 5564: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2320.h: 5566: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f2320.h: 5568: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2320.h: 5570: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f2320.h: 5572: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f2320.h: 5574: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2320.h: 5576: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2320.h: 5578: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2320.h: 5580: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2320.h: 5582: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2320.h: 5584: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2320.h: 5586: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2320.h: 5588: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2320.h: 5590: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f2320.h: 5592: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f2320.h: 5594: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f2320.h: 5596: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f2320.h: 5598: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2320.h: 5600: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2320.h: 5602: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f2320.h: 5604: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f2320.h: 5606: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f2320.h: 5608: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f2320.h: 5610: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2320.h: 5612: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f2320.h: 5614: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2320.h: 5616: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2320.h: 5618: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f2320.h: 5620: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5622: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5624: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f2320.h: 5626: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2320.h: 5628: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2320.h: 5630: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2320.h: 5632: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2320.h: 5634: extern volatile __bit DCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2320.h: 5636: extern volatile __bit DCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2320.h: 5638: extern volatile __bit DCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2320.h: 5640: extern volatile __bit DCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2320.h: 5642: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 5644: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2320.h: 5646: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5648: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5650: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5652: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f2320.h: 5654: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2320.h: 5656: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f2320.h: 5658: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f2320.h: 5660: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f2320.h: 5662: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f2320.h: 5664: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f2320.h: 5666: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2320.h: 5668: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f2320.h: 5670: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f2320.h: 5672: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2320.h: 5674: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2320.h: 5676: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2320.h: 5678: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2320.h: 5680: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 5682: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 5684: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 5686: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 5688: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 5690: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5692: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5694: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 5696: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f2320.h: 5698: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f2320.h: 5700: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f2320.h: 5702: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2320.h: 5704: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2320.h: 5706: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2320.h: 5708: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2320.h: 5710: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2320.h: 5712: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2320.h: 5714: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2320.h: 5716: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2320.h: 5718: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2320.h: 5720: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2320.h: 5722: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2320.h: 5724: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2320.h: 5726: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2320.h: 5728: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2320.h: 5730: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2320.h: 5732: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2320.h: 5734: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2320.h: 5736: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2320.h: 5738: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2320.h: 5740: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2320.h: 5742: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f2320.h: 5744: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f2320.h: 5746: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f2320.h: 5748: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2320.h: 5750: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2320.h: 5752: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2320.h: 5754: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f2320.h: 5756: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f2320.h: 5758: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f2320.h: 5760: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f2320.h: 5762: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f2320.h: 5764: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2320.h: 5766: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2320.h: 5768: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2320.h: 5770: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2320.h: 5772: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2320.h: 5774: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2320.h: 5776: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2320.h: 5778: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2320.h: 5780: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2320.h: 5782: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2320.h: 5784: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2320.h: 5786: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2320.h: 5788: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2320.h: 5790: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2320.h: 5792: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2320.h: 5794: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2320.h: 5796: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2320.h: 5798: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2320.h: 5800: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2320.h: 5802: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2320.h: 5804: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2320.h: 5806: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2320.h: 5808: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2320.h: 5810: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2320.h: 5812: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2320.h: 5814: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2320.h: 5816: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2320.h: 5818: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2320.h: 5820: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2320.h: 5822: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2320.h: 5824: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2320.h: 5826: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2320.h: 5828: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2320.h: 5830: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2320.h: 5832: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2320.h: 5834: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2320.h: 5836: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2320.h: 5838: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2320.h: 5840: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2320.h: 5842: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2320.h: 5844: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2320.h: 5846: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2320.h: 5848: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2320.h: 5850: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2320.h: 5852: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2320.h: 5854: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2320.h: 5856: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2320.h: 5858: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2320.h: 5860: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2320.h: 5862: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2320.h: 5864: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2320.h: 5866: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2320.h: 5868: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f2320.h: 5870: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2320.h: 5872: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2320.h: 5874: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2320.h: 5876: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2320.h: 5878: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f2320.h: 5880: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f2320.h: 5882: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f2320.h: 5884: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f2320.h: 5886: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f2320.h: 5888: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5890: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 5892: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2320.h: 5894: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 5896: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2320.h: 5898: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2320.h: 5900: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2320.h: 5902: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2320.h: 5904: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2320.h: 5906: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2320.h: 5908: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2320.h: 5910: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2320.h: 5912: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 5914: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 5916: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f2320.h: 5918: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2320.h: 5920: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2320.h: 5922: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f2320.h: 5924: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f2320.h: 5926: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f2320.h: 5928: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f2320.h: 5930: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2320.h: 5932: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2320.h: 5934: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2320.h: 5936: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2320.h: 5938: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2320.h: 5940: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f2320.h: 5942: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f2320.h: 5944: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2320.h: 5946: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2320.h: 5948: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2320.h: 5950: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2320.h: 5952: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2320.h: 5954: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f2320.h: 5956: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2320.h: 5958: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2320.h: 5960: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2320.h: 5962: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2320.h: 5964: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2320.h: 5966: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2320.h: 5968: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2320.h: 5970: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2320.h: 5972: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2320.h: 5974: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2320.h: 5976: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2320.h: 5978: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2320.h: 5980: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2320.h: 5982: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2320.h: 5984: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2320.h: 5986: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2320.h: 5988: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2320.h: 5990: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2320.h: 5992: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2320.h: 5994: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2320.h: 5996: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2320.h: 5998: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f2320.h: 6000: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f2320.h: 6002: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f2320.h: 6004: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2320.h: 6006: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2320.h: 6008: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2320.h: 6010: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2320.h: 6012: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2320.h: 6014: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2320.h: 6016: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2320.h: 6018: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2320.h: 6020: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2320.h: 6022: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2320.h: 6024: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2320.h: 6026: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2320.h: 6028: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2320.h: 6030: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2320.h: 6032: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2320.h: 6034: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f2320.h: 6036: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2320.h: 6038: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2320.h: 6040: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2320.h: 6042: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f2320.h: 6044: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2320.h: 6046: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 6048: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2320.h: 6050: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2320.h: 6052: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f2320.h: 6054: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 6056: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2320.h: 6058: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2320.h: 6060: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2320.h: 6062: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 6064: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 6066: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 6068: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2320.h: 6070: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2320.h: 6072: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f2320.h: 6074: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f2320.h: 6076: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f2320.h: 6078: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2320.h: 6080: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2320.h: 6082: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2320.h: 6084: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f2320.h: 6086: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f2320.h: 6088: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2320.h: 6090: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2320.h: 6092: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2320.h: 6094: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2320.h: 6096: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2320.h: 6098: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2320.h: 6100: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2320.h: 6102: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f2320.h: 6104: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2320.h: 6106: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2320.h: 6108: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2320.h: 6110: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f2320.h: 6112: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f2320.h: 6114: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f2320.h: 6116: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f2320.h: 6118: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f2320.h: 6120: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f2320.h: 6122: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f2320.h: 6124: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f2320.h: 6126: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f2320.h: 6128: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f2320.h: 6130: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2320.h: 6132: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2320.h: 6134: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2320.h: 6136: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2320.h: 6138: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2320.h: 6140: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2320.h: 6142: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2320.h: 6144: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f2320.h: 6146: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f2320.h: 6148: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2320.h: 6150: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2320.h: 6152: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2320.h: 6154: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2320.h: 6156: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2320.h: 6158: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2320.h: 6160: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2320.h: 6162: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f2320.h: 6164: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2320.h: 6166: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2320.h: 6168: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2320.h: 6170: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f2320.h: 6172: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f2320.h: 6174: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f2320.h: 6176: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2320.h: 6178: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f2320.h: 6180: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2320.h: 6182: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2320.h: 6184: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f2320.h: 6186: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f2320.h: 6188: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2320.h: 6190: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2320.h: 6192: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2320.h: 6194: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2320.h: 6196: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f2320.h: 6198: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2320.h: 6200: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f2320.h: 6202: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f2320.h: 6204: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2320.h: 6206: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f2320.h: 6208: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f2320.h: 6210: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f2320.h: 6212: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2320.h: 6214: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2320.h: 6216: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2320.h: 6218: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2320.h: 6220: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2320.h: 6222: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f2320.h: 6224: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f2320.h: 6226: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f2320.h: 6228: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f2320.h: 6230: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f2320.h: 6232: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f2320.h: 6234: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f2320.h: 6236: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f2320.h: 6238: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f2320.h: 6240: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f2320.h: 6242: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f2320.h: 6244: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f2320.h: 6246: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f2320.h: 6248: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f2320.h: 6250: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f2320.h: 6252: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2320.h: 6254: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2320.h: 6256: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2320.h: 6258: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2320.h: 6260: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2320.h: 6262: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f2320.h: 6264: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f2320.h: 6266: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f2320.h: 6268: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f2320.h: 6270: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f2320.h: 6272: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f2320.h: 6274: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f2320.h: 6276: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f2320.h: 6278: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f2320.h: 6280: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f2320.h: 6282: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f2320.h: 6284: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f2320.h: 6286: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f2320.h: 6288: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f2320.h: 6290: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f2320.h: 6292: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f2320.h: 6294: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f2320.h: 6296: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f2320.h: 6298: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f2320.h: 6300: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f2320.h: 6302: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f2320.h: 6304: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f2320.h: 6306: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f2320.h: 6308: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f2320.h: 6310: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2320.h: 6312: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2320.h: 6314: extern volatile __bit __attribute__((__deprecated__)) TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f2320.h: 6316: extern volatile __bit __attribute__((__deprecated__)) TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f2320.h: 6318: extern volatile __bit __attribute__((__deprecated__)) TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f2320.h: 6320: extern volatile __bit __attribute__((__deprecated__)) TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f2320.h: 6322: extern volatile __bit __attribute__((__deprecated__)) TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f2320.h: 6324: extern volatile __bit __attribute__((__deprecated__)) TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f2320.h: 6326: extern volatile __bit TUNSEL @ (((unsigned) &OSCTUN2)*8) + 7;
[; ;pic18f2320.h: 6328: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2320.h: 6330: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2320.h: 6332: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2320.h: 6334: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2320.h: 6336: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2320.h: 6338: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2320.h: 6340: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2320.h: 6342: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2320.h: 6344: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2320.h: 6346: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2320.h: 6348: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2320.h: 6350: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2320.h: 6352: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2320.h: 6354: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2320.h: 6356: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2320.h: 6358: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f2320.h: 6360: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2320.h: 6362: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2320.h: 6364: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2320.h: 6366: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2320.h: 6368: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2320.h: 6370: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2320.h: 6372: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2320.h: 6374: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f2320.h: 6376: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f2320.h: 6378: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f2320.h: 6380: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f2320.h: 6382: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f2320.h: 6384: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f2320.h: 6386: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f2320.h: 6388: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f2320.h: 6390: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f2320.h: 6392: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 6394: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2320.h: 6396: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2320.h: 6398: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2320.h: 6400: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2320.h: 6402: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2320.h: 6404: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2320.h: 6406: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2320.h: 6408: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2320.h: 6410: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2320.h: 6412: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2320.h: 6414: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2320.h: 6416: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2320.h: 6418: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
"29 header.h
[p x OSC=INTIO1 ]
"30
[p x FSCM=ON ]
"31
[p x IESO=ON ]
"34
[p x PWRT=OFF ]
"35
[p x BOR=OFF ]
"36
[p x BORV=20 ]
"39
[p x WDT=ON ]
"40
[p x WDTPS=32768 ]
"43
[p x CCP2MX=ON ]
"44
[p x PBAD=ANA ]
"45
[p x MCLRE=OFF ]
"48
[p x STVR=ON ]
"49
[p x LVP=OFF ]
"52
[p x CP0=OFF ]
"53
[p x CP1=OFF ]
"54
[p x CP2=OFF ]
"55
[p x CP3=OFF ]
"58
[p x CPB=OFF ]
"59
[p x CPD=OFF ]
"62
[p x WRT0=OFF ]
"63
[p x WRT1=OFF ]
"64
[p x WRT2=OFF ]
"65
[p x WRT3=OFF ]
"68
[p x WRTC=OFF ]
"69
[p x WRTB=OFF ]
"70
[p x WRTD=OFF ]
"73
[p x EBTR0=OFF ]
"74
[p x EBTR1=OFF ]
"75
[p x EBTR2=OFF ]
"76
[p x EBTR3=OFF ]
"79
[p x EBTRB=OFF ]
"35 bypass_main.c
[v _gluh_wait `Cul ~T0 @X0 1 e ]
[i _gluh_wait
-> -> -> 100 `i `l `ul
]
[; ;bypass_main.c: 35: const unsigned long gluh_wait = 100;
"37
[v _now_change `(v ~T0 @X0 1 ef3`i`uc`uc ]
{
[; ;bypass_main.c: 37: void now_change(int state, uint8_t ef1, uint8_t ef2) {
[e :U _now_change ]
[v _state `i ~T0 @X0 1 r1 ]
[v _ef1 `uc ~T0 @X0 1 r2 ]
[v _ef2 `uc ~T0 @X0 1 r3 ]
[f ]
[; ;bypass_main.c: 39: LATC1 = ef1;
"39
[e = _LATC1 -> _ef1 `b ]
[; ;bypass_main.c: 40: LATA5 = ef2;
"40
[e = _LATA5 -> _ef2 `b ]
[; ;bypass_main.c: 41: LATC2 = ef1;
"41
[e = _LATC2 -> _ef1 `b ]
[; ;bypass_main.c: 42: LATB5 = ef2;
"42
[e = _LATB5 -> _ef2 `b ]
[; ;bypass_main.c: 43: if (state == 0) {
"43
[e $ ! == _state -> 0 `i 221  ]
{
[; ;bypass_main.c: 44: LATC6 = 0;
"44
[e = _LATC6 -> -> 0 `i `b ]
[; ;bypass_main.c: 45: LATC3 = 1;
"45
[e = _LATC3 -> -> 1 `i `b ]
[; ;bypass_main.c: 46: LATA2 = 1;
"46
[e = _LATA2 -> -> 1 `i `b ]
[; ;bypass_main.c: 47: LATC4 = 0;
"47
[e = _LATC4 -> -> 0 `i `b ]
[; ;bypass_main.c: 48: LATA1 = 0;
"48
[e = _LATA1 -> -> 0 `i `b ]
[; ;bypass_main.c: 49: LATC5 = 1;
"49
[e = _LATC5 -> -> 1 `i `b ]
[; ;bypass_main.c: 50: LATC0 = 0;
"50
[e = _LATC0 -> -> 0 `i `b ]
"51
}
[; ;bypass_main.c: 51: } else if (state == 1) {
[e $U 222  ]
[e :U 221 ]
[e $ ! == _state -> 1 `i 223  ]
{
[; ;bypass_main.c: 52: LATC6 = 0;
"52
[e = _LATC6 -> -> 0 `i `b ]
[; ;bypass_main.c: 53: LATC3 = 0;
"53
[e = _LATC3 -> -> 0 `i `b ]
[; ;bypass_main.c: 54: LATA2 = 0;
"54
[e = _LATA2 -> -> 0 `i `b ]
[; ;bypass_main.c: 55: LATC4 = 1;
"55
[e = _LATC4 -> -> 1 `i `b ]
[; ;bypass_main.c: 56: LATA1 = 1;
"56
[e = _LATA1 -> -> 1 `i `b ]
[; ;bypass_main.c: 57: LATC5 = 0;
"57
[e = _LATC5 -> -> 0 `i `b ]
[; ;bypass_main.c: 58: LATC0 = 1;
"58
[e = _LATC0 -> -> 1 `i `b ]
"59
}
[; ;bypass_main.c: 59: } else if (state == 2) {
[e $U 224  ]
[e :U 223 ]
[e $ ! == _state -> 2 `i 225  ]
{
[; ;bypass_main.c: 60: LATC6 = 1;
"60
[e = _LATC6 -> -> 1 `i `b ]
[; ;bypass_main.c: 61: LATC3 = 1;
"61
[e = _LATC3 -> -> 1 `i `b ]
[; ;bypass_main.c: 62: LATA2 = 0;
"62
[e = _LATA2 -> -> 0 `i `b ]
[; ;bypass_main.c: 63: LATC4 = 0;
"63
[e = _LATC4 -> -> 0 `i `b ]
[; ;bypass_main.c: 64: LATA1 = 1;
"64
[e = _LATA1 -> -> 1 `i `b ]
[; ;bypass_main.c: 65: LATC5 = 0;
"65
[e = _LATC5 -> -> 0 `i `b ]
[; ;bypass_main.c: 66: LATC0 = 1;
"66
[e = _LATC0 -> -> 1 `i `b ]
"67
}
[; ;bypass_main.c: 67: } else if (state == 3) {
[e $U 226  ]
[e :U 225 ]
[e $ ! == _state -> 3 `i 227  ]
{
[; ;bypass_main.c: 68: LATC3 = 1;
"68
[e = _LATC3 -> -> 1 `i `b ]
[; ;bypass_main.c: 69: LATA2 = 1;
"69
[e = _LATA2 -> -> 1 `i `b ]
[; ;bypass_main.c: 70: LATC4 = 1;
"70
[e = _LATC4 -> -> 1 `i `b ]
[; ;bypass_main.c: 71: LATA1 = 1;
"71
[e = _LATA1 -> -> 1 `i `b ]
[; ;bypass_main.c: 72: LATC5 = 0;
"72
[e = _LATC5 -> -> 0 `i `b ]
[; ;bypass_main.c: 73: LATC0 = 1;
"73
[e = _LATC0 -> -> 1 `i `b ]
"74
}
[; ;bypass_main.c: 74: }
[e $U 228  ]
"75
[e :U 227 ]
[; ;bypass_main.c: 75: else if (state == 10) {
[e $ ! == _state -> 10 `i 229  ]
{
[; ;bypass_main.c: 76: LATC1 = 1;
"76
[e = _LATC1 -> -> 1 `i `b ]
[; ;bypass_main.c: 77: LATA5 = 1;
"77
[e = _LATA5 -> -> 1 `i `b ]
[; ;bypass_main.c: 78: LATC6 = 1;
"78
[e = _LATC6 -> -> 1 `i `b ]
[; ;bypass_main.c: 79: LATC3 = 0;
"79
[e = _LATC3 -> -> 0 `i `b ]
[; ;bypass_main.c: 80: LATA2 = 0;
"80
[e = _LATA2 -> -> 0 `i `b ]
[; ;bypass_main.c: 81: LATB5 = 0;
"81
[e = _LATB5 -> -> 0 `i `b ]
[; ;bypass_main.c: 82: LATC2 = 0;
"82
[e = _LATC2 -> -> 0 `i `b ]
[; ;bypass_main.c: 83: LATC4 = 0;
"83
[e = _LATC4 -> -> 0 `i `b ]
[; ;bypass_main.c: 84: LATA1 = 0;
"84
[e = _LATA1 -> -> 0 `i `b ]
[; ;bypass_main.c: 85: LATC5 = 0;
"85
[e = _LATC5 -> -> 0 `i `b ]
[; ;bypass_main.c: 86: LATC0 = 0;
"86
[e = _LATC0 -> -> 0 `i `b ]
"87
}
[; ;bypass_main.c: 87: }else {
[e $U 230  ]
[e :U 229 ]
{
[; ;bypass_main.c: 88: LATA1 = 0;
"88
[e = _LATA1 -> -> 0 `i `b ]
[; ;bypass_main.c: 89: LATC3 = 1;
"89
[e = _LATC3 -> -> 1 `i `b ]
[; ;bypass_main.c: 90: _delay((unsigned long)((200)*(4000000/4000.0)));
"90
[e ( __delay (1 -> * -> -> 200 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 91: LATA1 = 1;
"91
[e = _LATA1 -> -> 1 `i `b ]
[; ;bypass_main.c: 92: LATC3 = 1;
"92
[e = _LATC3 -> -> 1 `i `b ]
[; ;bypass_main.c: 93: _delay((unsigned long)((200)*(4000000/4000.0)));
"93
[e ( __delay (1 -> * -> -> 200 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
"94
}
[e :U 230 ]
[e :U 228 ]
[e :U 226 ]
[e :U 224 ]
[e :U 222 ]
[; ;bypass_main.c: 94: }
[; ;bypass_main.c: 95: }
"95
[e :UE 220 ]
}
"97
[v _all_on `(v ~T0 @X0 1 ef4`i`uc`uc`uc ]
{
[; ;bypass_main.c: 97: void all_on(int state, uint8_t gluh, uint8_t ef1, uint8_t ef2) {
[e :U _all_on ]
[v _state `i ~T0 @X0 1 r1 ]
[v _gluh `uc ~T0 @X0 1 r2 ]
[v _ef1 `uc ~T0 @X0 1 r3 ]
[v _ef2 `uc ~T0 @X0 1 r4 ]
[f ]
[; ;bypass_main.c: 99: if(gluh == 1){
"99
[e $ ! == -> _gluh `i -> 1 `i 232  ]
{
[; ;bypass_main.c: 100: LATC7 = 1;
"100
[e = _LATC7 -> -> 1 `i `b ]
[; ;bypass_main.c: 101: _delay((unsigned long)((20)*(4000000/4000.0)));
"101
[e ( __delay (1 -> * -> -> 20 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
"102
}
[e :U 232 ]
[; ;bypass_main.c: 102: }
[; ;bypass_main.c: 104: now_change(state, ef1, ef2);
"104
[e ( _now_change (3 , , _state _ef1 _ef2 ]
[; ;bypass_main.c: 106: if(gluh == 1){
"106
[e $ ! == -> _gluh `i -> 1 `i 233  ]
{
[; ;bypass_main.c: 107: _delay((unsigned long)((20)*(4000000/4000.0)));
"107
[e ( __delay (1 -> * -> -> 20 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 108: LATC7 = 0;
"108
[e = _LATC7 -> -> 0 `i `b ]
"109
}
[e :U 233 ]
[; ;bypass_main.c: 109: }
[; ;bypass_main.c: 111: }
"111
[e :UE 231 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"113
[v _main `(i ~T0 @X0 1 ef2`i`**uc ]
{
[; ;bypass_main.c: 113: int main(int argc, char** argv) {
[e :U _main ]
[v _argc `i ~T0 @X0 1 r1 ]
[v _argv `**uc ~T0 @X0 1 r2 ]
[f ]
[; ;bypass_main.c: 114: OSCCONbits.IRCF = 0b110;
"114
[e = . . _OSCCONbits 0 4 -> -> 6 `i `uc ]
[; ;bypass_main.c: 115: ADCON0 = 0b00001000;
"115
[e = _ADCON0 -> -> 8 `i `uc ]
[; ;bypass_main.c: 116: ADCON1 = 0b00001111;
"116
[e = _ADCON1 -> -> 15 `i `uc ]
[; ;bypass_main.c: 118: CMCON = 0b00000111;
"118
[e = _CMCON -> -> 7 `i `uc ]
[; ;bypass_main.c: 119: CVRCON = 0b00000000;
"119
[e = _CVRCON -> -> 0 `i `uc ]
[; ;bypass_main.c: 121: T1CON = 0;
"121
[e = _T1CON -> -> 0 `i `uc ]
[; ;bypass_main.c: 123: PORTC = 0b00000000;
"123
[e = _PORTC -> -> 0 `i `uc ]
[; ;bypass_main.c: 124: TRISC = 0b00000000;
"124
[e = _TRISC -> -> 0 `i `uc ]
[; ;bypass_main.c: 126: TRISA = 0b00001001;
"126
[e = _TRISA -> -> 9 `i `uc ]
[; ;bypass_main.c: 127: PORTA = 0b00000000;
"127
[e = _PORTA -> -> 0 `i `uc ]
[; ;bypass_main.c: 129: PORTB = 0b00000000;
"129
[e = _PORTB -> -> 0 `i `uc ]
[; ;bypass_main.c: 130: TRISB = 0b00010000;
"130
[e = _TRISB -> -> 16 `i `uc ]
"132
[v _state `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 132: uint8_t state = 0;
[e = _state -> -> 0 `i `uc ]
"133
[v _pred_state `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 133: uint8_t pred_state = 0;
[e = _pred_state -> -> 0 `i `uc ]
"134
[v _pred_pred_state `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 134: uint8_t pred_pred_state = 0;
[e = _pred_pred_state -> -> 0 `i `uc ]
"135
[v _changestate `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 135: uint8_t changestate = 0;
[e = _changestate -> -> 0 `i `uc ]
"136
[v _press_switch `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 136: uint8_t press_switch = 0;
[e = _press_switch -> -> 0 `i `uc ]
[v F2606 `uc ~T0 @X0 -> 3 `i s ]
[i F2606
:U ..
"138
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[v _press_switch_ar `uc ~T0 @X0 -> 3 `i a ]
[; ;bypass_main.c: 138: uint8_t press_switch_ar[3] = {0, 0, 0};
[e = _press_switch_ar F2606 ]
[; ;bypass_main.c: 139: all_on(0, 1, 1, 1);
"139
[e ( _all_on (4 , , , -> 0 `i -> -> 1 `i `uc -> -> 1 `i `uc -> -> 1 `i `uc ]
"140
[v _SERIES `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 140: uint8_t SERIES = 1;
[e = _SERIES -> -> 1 `i `uc ]
"141
[v _LOOP `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 141: uint8_t LOOP = 0;
[e = _LOOP -> -> 0 `i `uc ]
"143
[v _e1_state `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 143: uint8_t e1_state = 1;
[e = _e1_state -> -> 1 `i `uc ]
"144
[v _change_e1_state `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 144: uint8_t change_e1_state = 0;
[e = _change_e1_state -> -> 0 `i `uc ]
"146
[v _e2_state `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 146: uint8_t e2_state = 1;
[e = _e2_state -> -> 1 `i `uc ]
"147
[v _change_e2_state `uc ~T0 @X0 1 a ]
[; ;bypass_main.c: 147: uint8_t change_e2_state = 0;
[e = _change_e2_state -> -> 0 `i `uc ]
[; ;bypass_main.c: 149: while (1) {
"149
[e :U 236 ]
{
[; ;bypass_main.c: 151: if (PORTAbits.RA3 == 0) {
"151
[e $ ! == -> . . _PORTAbits 0 3 `i -> 0 `i 238  ]
{
[; ;bypass_main.c: 152: _delay((unsigned long)((15)*(4000000/4000.0)));
"152
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 153: if (PORTAbits.RA3 == 0) {
"153
[e $ ! == -> . . _PORTAbits 0 3 `i -> 0 `i 239  ]
{
[; ;bypass_main.c: 154: press_switch_ar[0] = press_switch_ar[0] + 1;
"154
[e = *U + &U _press_switch_ar * -> -> -> 0 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> + -> *U + &U _press_switch_ar * -> -> -> 0 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 1 `i `uc ]
[; ;bypass_main.c: 155: if (press_switch_ar[0] > 10) {
"155
[e $ ! > -> *U + &U _press_switch_ar * -> -> -> 0 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 10 `i 240  ]
{
[; ;bypass_main.c: 156: press_switch_ar[0] = 10;
"156
[e = *U + &U _press_switch_ar * -> -> -> 0 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 10 `i `uc ]
"157
}
[e :U 240 ]
"158
}
[e :U 239 ]
"159
}
[e :U 238 ]
[; ;bypass_main.c: 157: }
[; ;bypass_main.c: 158: }
[; ;bypass_main.c: 159: }
[; ;bypass_main.c: 160: if (press_switch_ar[0] == 2) {
"160
[e $ ! == -> *U + &U _press_switch_ar * -> -> -> 0 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 2 `i 241  ]
{
[; ;bypass_main.c: 161: changestate = 1;
"161
[e = _changestate -> -> 1 `i `uc ]
[; ;bypass_main.c: 162: e1_state = !e1_state;
"162
[e = _e1_state -> -> ! != -> _e1_state `i -> -> -> 0 `i `uc `i `i `uc ]
[; ;bypass_main.c: 163: press_switch_ar[0] = 3;
"163
[e = *U + &U _press_switch_ar * -> -> -> 0 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 3 `i `uc ]
"164
}
[e :U 241 ]
[; ;bypass_main.c: 164: }
[; ;bypass_main.c: 165: if (PORTAbits.RA3 == 1) {
"165
[e $ ! == -> . . _PORTAbits 0 3 `i -> 1 `i 242  ]
{
[; ;bypass_main.c: 166: _delay((unsigned long)((15)*(4000000/4000.0)));
"166
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 167: if (PORTAbits.RA3 == 1) {
"167
[e $ ! == -> . . _PORTAbits 0 3 `i -> 1 `i 243  ]
{
[; ;bypass_main.c: 168: press_switch_ar[0] = 0;
"168
[e = *U + &U _press_switch_ar * -> -> -> 0 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 0 `i `uc ]
"169
}
[e :U 243 ]
"170
}
[e :U 242 ]
[; ;bypass_main.c: 169: }
[; ;bypass_main.c: 170: }
[; ;bypass_main.c: 173: if (PORTBbits.RB4 == 0) {
"173
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 244  ]
{
[; ;bypass_main.c: 174: _delay((unsigned long)((15)*(4000000/4000.0)));
"174
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 175: if (PORTBbits.RB4 == 0) {
"175
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 245  ]
{
[; ;bypass_main.c: 176: press_switch_ar[1] = press_switch_ar[1] + 1;
"176
[e = *U + &U _press_switch_ar * -> -> -> 1 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> + -> *U + &U _press_switch_ar * -> -> -> 1 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 1 `i `uc ]
[; ;bypass_main.c: 177: if (press_switch_ar[1] > 10) {
"177
[e $ ! > -> *U + &U _press_switch_ar * -> -> -> 1 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 10 `i 246  ]
{
[; ;bypass_main.c: 178: press_switch_ar[1] = 10;
"178
[e = *U + &U _press_switch_ar * -> -> -> 1 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 10 `i `uc ]
"179
}
[e :U 246 ]
"180
}
[e :U 245 ]
"181
}
[e :U 244 ]
[; ;bypass_main.c: 179: }
[; ;bypass_main.c: 180: }
[; ;bypass_main.c: 181: }
[; ;bypass_main.c: 182: if (press_switch_ar[1] == 1) {
"182
[e $ ! == -> *U + &U _press_switch_ar * -> -> -> 1 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 1 `i 247  ]
{
[; ;bypass_main.c: 183: changestate = 1;
"183
[e = _changestate -> -> 1 `i `uc ]
[; ;bypass_main.c: 184: state = 2;
"184
[e = _state -> -> 2 `i `uc ]
[; ;bypass_main.c: 185: if(pred_state == 2)
"185
[e $ ! == -> _pred_state `i -> 2 `i 248  ]
[; ;bypass_main.c: 186: state = 0;
"186
[e = _state -> -> 0 `i `uc ]
[e :U 248 ]
[; ;bypass_main.c: 187: press_switch_ar[1] = 2;
"187
[e = *U + &U _press_switch_ar * -> -> -> 1 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 2 `i `uc ]
"188
}
[e :U 247 ]
[; ;bypass_main.c: 188: }
[; ;bypass_main.c: 189: if (PORTBbits.RB4 == 1) {
"189
[e $ ! == -> . . _PORTBbits 0 4 `i -> 1 `i 249  ]
{
[; ;bypass_main.c: 190: _delay((unsigned long)((15)*(4000000/4000.0)));
"190
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 191: if (PORTBbits.RB4 == 1) {
"191
[e $ ! == -> . . _PORTBbits 0 4 `i -> 1 `i 250  ]
{
[; ;bypass_main.c: 192: press_switch_ar[1] = 0;
"192
[e = *U + &U _press_switch_ar * -> -> -> 1 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 0 `i `uc ]
"193
}
[e :U 250 ]
"194
}
[e :U 249 ]
[; ;bypass_main.c: 193: }
[; ;bypass_main.c: 194: }
[; ;bypass_main.c: 197: if (PORTAbits.RA0 == 0) {
"197
[e $ ! == -> . . _PORTAbits 0 0 `i -> 0 `i 251  ]
{
[; ;bypass_main.c: 198: _delay((unsigned long)((15)*(4000000/4000.0)));
"198
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 199: if (PORTAbits.RA0 == 0) {
"199
[e $ ! == -> . . _PORTAbits 0 0 `i -> 0 `i 252  ]
{
[; ;bypass_main.c: 200: press_switch_ar[2] = press_switch_ar[2] + 1;
"200
[e = *U + &U _press_switch_ar * -> -> -> 2 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> + -> *U + &U _press_switch_ar * -> -> -> 2 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 1 `i `uc ]
[; ;bypass_main.c: 201: if (press_switch_ar[2] > 10) {
"201
[e $ ! > -> *U + &U _press_switch_ar * -> -> -> 2 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 10 `i 253  ]
{
[; ;bypass_main.c: 202: press_switch_ar[2] = 10;
"202
[e = *U + &U _press_switch_ar * -> -> -> 2 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 10 `i `uc ]
"203
}
[e :U 253 ]
"204
}
[e :U 252 ]
"205
}
[e :U 251 ]
[; ;bypass_main.c: 203: }
[; ;bypass_main.c: 204: }
[; ;bypass_main.c: 205: }
[; ;bypass_main.c: 206: if (press_switch_ar[2] == 2) {
"206
[e $ ! == -> *U + &U _press_switch_ar * -> -> -> 2 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux `i -> 2 `i 254  ]
{
[; ;bypass_main.c: 207: changestate = 1;
"207
[e = _changestate -> -> 1 `i `uc ]
[; ;bypass_main.c: 208: e2_state = !e2_state;
"208
[e = _e2_state -> -> ! != -> _e2_state `i -> -> -> 0 `i `uc `i `i `uc ]
[; ;bypass_main.c: 209: press_switch_ar[2] = 3;
"209
[e = *U + &U _press_switch_ar * -> -> -> 2 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 3 `i `uc ]
"210
}
[e :U 254 ]
[; ;bypass_main.c: 210: }
[; ;bypass_main.c: 211: if (PORTAbits.RA0 == 1) {
"211
[e $ ! == -> . . _PORTAbits 0 0 `i -> 1 `i 255  ]
{
[; ;bypass_main.c: 212: _delay((unsigned long)((15)*(4000000/4000.0)));
"212
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 213: if (PORTAbits.RA0 == 1) {
"213
[e $ ! == -> . . _PORTAbits 0 0 `i -> 1 `i 256  ]
{
[; ;bypass_main.c: 214: press_switch_ar[2] = 0;
"214
[e = *U + &U _press_switch_ar * -> -> -> 2 `i `ui `ux -> -> # *U &U _press_switch_ar `ui `ux -> -> 0 `i `uc ]
"215
}
[e :U 256 ]
"216
}
[e :U 255 ]
[; ;bypass_main.c: 215: }
[; ;bypass_main.c: 216: }
[; ;bypass_main.c: 219: if (changestate == 1) {
"219
[e $ ! == -> _changestate `i -> 1 `i 257  ]
{
[; ;bypass_main.c: 220: all_on(state, 1, e1_state, e2_state);
"220
[e ( _all_on (4 , , , -> _state `i -> -> 1 `i `uc _e1_state _e2_state ]
[; ;bypass_main.c: 221: pred_state = state;
"221
[e = _pred_state _state ]
[; ;bypass_main.c: 222: _delay((unsigned long)((10)*(4000000/4000.0)));
"222
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;bypass_main.c: 223: changestate = 0;
"223
[e = _changestate -> -> 0 `i `uc ]
"224
}
[e :U 257 ]
"226
}
[e :U 235 ]
"149
[e $U 236  ]
[e :U 237 ]
[; ;bypass_main.c: 224: }
[; ;bypass_main.c: 226: }
[; ;bypass_main.c: 227: return (0);
"227
[e ) -> 0 `i ]
[e $UE 234  ]
[; ;bypass_main.c: 228: }
"228
[e :UE 234 ]
}
