Partition Merge report for STM_CLK
Sat Feb 09 16:54:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sat Feb 09 16:54:11 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; STM_CLK                                     ;
; Top-level Entity Name           ; STM_CLK                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 450                                         ;
; Total pins                      ; 6                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 896                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; Name                                                                              ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                         ; Details ;
+-----------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; IP_DIV:PLL|IP_DIV_0002:ip_div_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; IP_DIV:PLL|IP_DIV_0002:ip_div_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; IP_DIV:PLL|IP_DIV_0002:ip_div_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; IP_DIV:PLL|IP_DIV_0002:ip_div_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; clock_in~inputCLKENA0                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; clock_in                                                                  ; N/A     ;
; clock_out_div2~0                                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; clock_out_div2~0                                                          ; N/A     ;
; clock_out_div2~0                                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; clock_out_div2~0                                                          ; N/A     ;
; clock_out_div3_33~0                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; clock_out_div3_33~0                                                       ; N/A     ;
; clock_out_div3_33~0                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; clock_out_div3_33~0                                                       ; N/A     ;
; clock_out_div3_50~0                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; clock_out_div3_50~0                                                       ; N/A     ;
; clock_out_div3_50~0                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; clock_out_div3_50~0                                                       ; N/A     ;
; count~0                                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; count~0                                                                   ; N/A     ;
; count~0                                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; count~0                                                                   ; N/A     ;
; count~1                                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; count~1                                                                   ; N/A     ;
; count~1                                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; count~1                                                                   ; N/A     ;
; fedge_msb[0]                                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; fedge_msb[0]                                                              ; N/A     ;
; fedge_msb[0]                                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; fedge_msb[0]                                                              ; N/A     ;
+-----------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                   ;
+---------------------------------------------+-----+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3   ; 61               ; 203                            ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 5   ; 94               ; 218                            ; 0                              ;
;     -- 7 input functions                    ; 0   ; 0                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 0   ; 13               ; 63                             ; 0                              ;
;     -- 5 input functions                    ; 0   ; 22               ; 31                             ; 0                              ;
;     -- 4 input functions                    ; 0   ; 20               ; 23                             ; 0                              ;
;     -- <=3 input functions                  ; 5   ; 39               ; 101                            ; 0                              ;
; Memory ALUT usage                           ; 0   ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0   ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0   ; 0                ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 5   ; 91               ; 354                            ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
;                                             ;     ;                  ;                                ;                                ;
; I/O pins                                    ; 4   ; 0                ; 0                              ; 2                              ;
; I/O registers                               ; 0   ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 0   ; 0                ; 896                            ; 0                              ;
; Total block memory implementation bits      ; 0   ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0   ; 0                ; 0                              ; 1                              ;
;                                             ;     ;                  ;                                ;                                ;
; Connections                                 ;     ;                  ;                                ;                                ;
;     -- Input Connections                    ; 6   ; 134              ; 633                            ; 1                              ;
;     -- Registered Input Connections         ; 5   ; 110              ; 387                            ; 0                              ;
;     -- Output Connections                   ; 12  ; 224              ; 34                             ; 504                            ;
;     -- Registered Output Connections        ; 2   ; 224              ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Internal Connections                        ;     ;                  ;                                ;                                ;
;     -- Total Connections                    ; 39  ; 880              ; 2290                           ; 518                            ;
;     -- Registered Connections               ; 19  ; 698              ; 1297                           ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; External Connections                        ;     ;                  ;                                ;                                ;
;     -- Top                                  ; 0   ; 0                ; 12                             ; 6                              ;
;     -- sld_hub:auto_hub                     ; 0   ; 20               ; 215                            ; 123                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 12  ; 215              ; 64                             ; 376                            ;
;     -- hard_block:auto_generated_inst       ; 6   ; 123              ; 376                            ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Partition Interface                         ;     ;                  ;                                ;                                ;
;     -- Input Ports                          ; 4   ; 45               ; 90                             ; 5                              ;
;     -- Output Ports                         ; 6   ; 62               ; 29                             ; 12                             ;
;     -- Bidir Ports                          ; 0   ; 0                ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Registered Ports                            ;     ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0   ; 13               ; 19                             ; 0                              ;
;     -- Registered Output Ports              ; 0   ; 29               ; 15                             ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Port Connectivity                           ;     ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0   ; 0                ; 14                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0   ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0   ; 0                ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0   ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0   ; 25               ; 11                             ; 0                              ;
;     -- Output Ports with no Source          ; 0   ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0   ; 30               ; 25                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0   ; 29               ; 17                             ; 0                              ;
+---------------------------------------------+-----+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                               ;
+-----------------------------------+-----------+---------------+----------+-------------+
; Name                              ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------+-----------+---------------+----------+-------------+
; altera_reserved_tck               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clock_in                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- clock_in                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clock_in~input             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clock_out                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- clock_out                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- clock_out~output           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clock_out_div2                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- clock_out_div2             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- clock_out_div2~output      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clock_out_div3_33                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- clock_out_div3_33          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- clock_out_div3_33~output   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clock_out_div3_50                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- clock_out_div3_50          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- clock_out_div3_50~output   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clock_pll                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- clock_pll                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- clock_pll~output           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
+-----------------------------------+-----------+---------------+----------+-------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 266                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 317                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 76                       ;
;     -- 5 input functions                    ; 53                       ;
;     -- 4 input functions                    ; 43                       ;
;     -- <=3 input functions                  ; 145                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 450                      ;
;                                             ;                          ;
; I/O pins                                    ; 6                        ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 896                      ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 322                      ;
; Total fan-out                               ; 2960                     ;
; Average fan-out                             ; 3.72                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 7            ; 128          ; 7            ; 896  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Warning (125092): Tcl Script File sys_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sys_pll.qip
Warning (125092): Tcl Script File sys_pll.sip not found
    Info (125063): set_global_assignment -name SIP_FILE sys_pll.sip
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Feb 09 16:54:10 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off STM_CLK -c STM_CLK --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning: RST port on the PLL is not properly connected on instance IP_DIV:PLL|IP_DIV_0002:ip_div_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 614 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 595 logic cells
    Info (21064): Implemented 7 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Sat Feb 09 16:54:11 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


