Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: motor_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "motor_control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "motor_control"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : motor_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/troels/Documents/xilinx/motorstyring/DispController.vhd" in Library work.
Architecture behavioral of Entity dispcontroller is up to date.
Compiling vhdl file "C:/Users/troels/Documents/xilinx/motorstyring/motor.vhd" in Library work.
Architecture behavioral of Entity motor is up to date.
Compiling vhdl file "C:/Users/troels/Documents/xilinx/motorstyring/PosMeasurer.vhd" in Library work.
Architecture behavioral of Entity posmeasurer is up to date.
Compiling vhdl file "C:/Users/troels/Documents/xilinx/motorstyring/split4cif.vhd" in Library work.
Architecture behavioral of Entity split4cif is up to date.
Compiling vhdl file "C:/Users/troels/Documents/xilinx/motorstyring/toggleButton1.vhd" in Library work.
Architecture behavioral of Entity togglebutton1 is up to date.
Compiling verilog file "motor_control.vf" in library work
Module <motor_control> compiled
No errors in compilation
Analysis of file <"motor_control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <motor_control> in library <work>.

Analyzing hierarchy for entity <dispcontroller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <motor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <togglebutton1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <posmeasurer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <split4cif> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <motor_control>.
WARNING:Xst:852 - "motor_control.vf" line 71: Unconnected input port 'dot' of instance 'XLXI_2' is tied to GND.
Module <motor_control> is correct for synthesis.
 
Analyzing Entity <dispcontroller> in library <work> (Architecture <behavioral>).
Entity <dispcontroller> analyzed. Unit <dispcontroller> generated.

Analyzing Entity <motor> in library <work> (Architecture <behavioral>).
Entity <motor> analyzed. Unit <motor> generated.

Analyzing Entity <togglebutton1> in library <work> (Architecture <behavioral>).
Entity <togglebutton1> analyzed. Unit <togglebutton1> generated.

Analyzing Entity <posmeasurer> in library <work> (Architecture <behavioral>).
Entity <posmeasurer> analyzed. Unit <posmeasurer> generated.

Analyzing Entity <split4cif> in library <work> (Architecture <behavioral>).
Entity <split4cif> analyzed. Unit <split4cif> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dispcontroller>.
    Related source file is "C:/Users/troels/Documents/xilinx/motorstyring/DispController.vhd".
    Found finite state machine <FSM_0> for signal <display>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | HClk                      (rising_edge)        |
    | Clock enable       | display$cmp_eq0000        (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Clk>.
    Found 4-bit register for signal <chose>.
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <Clk_state>.
    Found 15-bit adder for signal <display$addsub0000> created at line 93.
    Found 15-bit up counter for signal <scale_count>.
    Found 4-bit register for signal <show>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dispcontroller> synthesized.


Synthesizing Unit <motor>.
    Related source file is "C:/Users/troels/Documents/xilinx/motorstyring/motor.vhd".
WARNING:Xst:1780 - Signal <show> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <motor1_direction>.
    Found 1-bit register for signal <motor1_power>.
    Found 1-bit register for signal <motor1_enable>.
    Found 13-bit adder for signal <motor1_direction$add0000> created at line 115.
    Found 14-bit comparator greatequal for signal <motor1_direction$cmp_ge0000> created at line 121.
    Found 14-bit comparator greater for signal <motor1_direction$cmp_gt0000> created at line 125.
    Found 14-bit comparator lessequal for signal <motor1_direction$cmp_le0000> created at line 125.
    Found 14-bit comparator less for signal <motor1_enable$cmp_lt0000> created at line 121.
    Found 16-bit comparator less for signal <motor1_power$cmp_lt0000> created at line 90.
    Found 16-bit register for signal <scale_count>.
    Found 16-bit adder for signal <scale_count$addsub0000> created at line 86.
    Found 13-bit up counter for signal <scale_count2>.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <motor> synthesized.


Synthesizing Unit <togglebutton1>.
    Related source file is "C:/Users/troels/Documents/xilinx/motorstyring/toggleButton1.vhd".
    Found 1-bit register for signal <toggle>.
    Found 4-bit adder for signal <toggle$addsub0000> created at line 53.
    Found 4-bit comparator greatequal for signal <toggle$cmp_ge0000> created at line 52.
    Found 1-bit register for signal <toggle_state>.
    Found 4-bit up counter for signal <trykket>.
    Found 4-bit comparator less for signal <trykket$cmp_lt0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <togglebutton1> synthesized.


Synthesizing Unit <posmeasurer>.
    Related source file is "C:/Users/troels/Documents/xilinx/motorstyring/PosMeasurer.vhd".
    Using one-hot encoding for signal <state>.
    Found 14-bit register for signal <pos>.
    Found 14-bit addsub for signal <pos$mux0000>.
    Found 13-bit up counter for signal <scale_count2>.
    Found 4-bit register for signal <state>.
    Found 13-bit adder for signal <state$add0000> created at line 64.
    Summary:
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <posmeasurer> synthesized.


Synthesizing Unit <split4cif>.
    Related source file is "C:/Users/troels/Documents/xilinx/motorstyring/split4cif.vhd".
    Using one-hot encoding for signal <working>.
    Using one-hot encoding for signal <working$mux0000>.
    Found 4-bit register for signal <number1>.
    Found 4-bit register for signal <number2>.
    Found 4-bit register for signal <number3>.
    Found 4-bit register for signal <number4>.
    Found 4-bit register for signal <part_number>.
    Found 14-bit comparator greater for signal <part_number$cmp_gt0000> created at line 63.
    Found 14-bit comparator greater for signal <part_number$cmp_gt0001> created at line 70.
    Found 14-bit comparator greater for signal <part_number$cmp_gt0002> created at line 79.
    Found 4-bit adder for signal <part_number$share0000>.
    Found 14-bit register for signal <temp_bignumber>.
    Found 14-bit comparator lessequal for signal <temp_bignumber$cmp_le0000> created at line 79.
    Found 14-bit comparator lessequal for signal <temp_bignumber$cmp_le0001> created at line 70.
    Found 14-bit subtractor for signal <temp_bignumber$share0000>.
    Found 5-bit register for signal <working>.
    Found 14-bit comparator lessequal for signal <working$cmp_le0000> created at line 63.
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <split4cif> synthesized.


Synthesizing Unit <motor_control>.
    Related source file is "motor_control.vf".
Unit <motor_control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 13-bit adder                                          : 2
 14-bit addsub                                         : 1
 14-bit subtractor                                     : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 4
 13-bit up counter                                     : 2
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 20
 1-bit register                                        : 8
 14-bit register                                       : 2
 16-bit register                                       : 1
 4-bit register                                        : 8
 5-bit register                                        : 1
# Comparators                                          : 13
 14-bit comparator greatequal                          : 1
 14-bit comparator greater                             : 4
 14-bit comparator less                                : 1
 14-bit comparator lessequal                           : 4
 16-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_2/display/FSM> on signal <display[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
INFO:Xst:2261 - The FF/Latch <Clk_state> in Unit <XLXI_2> is equivalent to the following FF/Latch, which will be removed : <Clk> 
INFO:Xst:2261 - The FF/Latch <toggle_state> in Unit <XLXI_5> is equivalent to the following FF/Latch, which will be removed : <toggle> 
WARNING:Xst:1710 - FF/Latch <H> (without init value) has a constant value of 1 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 8
 13-bit adder                                          : 2
 14-bit addsub                                         : 1
 14-bit subtractor                                     : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 4
 13-bit up counter                                     : 2
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 89
 Flip-Flops                                            : 89
# Comparators                                          : 13
 14-bit comparator greatequal                          : 1
 14-bit comparator greater                             : 4
 14-bit comparator less                                : 1
 14-bit comparator lessequal                           : 4
 16-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <H> (without init value) has a constant value of 1 in block <dispcontroller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Clk_state> in Unit <dispcontroller> is equivalent to the following FF/Latch, which will be removed : <Clk> 
INFO:Xst:2261 - The FF/Latch <toggle_state> in Unit <togglebutton1> is equivalent to the following FF/Latch, which will be removed : <toggle> 

Optimizing unit <motor_control> ...

Optimizing unit <dispcontroller> ...

Optimizing unit <motor> ...

Optimizing unit <togglebutton1> ...

Optimizing unit <posmeasurer> ...

Optimizing unit <split4cif> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block motor_control, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : motor_control.ngr
Top Level Output File Name         : motor_control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 606
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 97
#      LUT2                        : 40
#      LUT2_D                      : 1
#      LUT2_L                      : 6
#      LUT3                        : 45
#      LUT3_D                      : 3
#      LUT3_L                      : 3
#      LUT4                        : 83
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MULT_AND                    : 8
#      MUXCY                       : 163
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 135
#      FD                          : 13
#      FDE                         : 69
#      FDR                         : 46
#      FDRE                        : 3
#      FDS                         : 3
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                      187  out of    960    19%  
 Number of Slice Flip Flops:            135  out of   1920     7%  
 Number of 4 input LUTs:                307  out of   1920    15%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    108    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
HClk                               | BUFGP                  | 130   |
XLXI_2/Clk_state                   | NONE(XLXI_5/trykket_3) | 5     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.620ns (Maximum Frequency: 86.059MHz)
   Minimum input arrival time before clock: 6.889ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'HClk'
  Clock period: 11.620ns (frequency: 86.059MHz)
  Total number of paths / destination ports: 22598 / 243
-------------------------------------------------------------------------
Delay:               11.620ns (Levels of Logic = 21)
  Source:            XLXI_4/scale_count_1 (FF)
  Destination:       XLXI_4/motor1_power (FF)
  Source Clock:      HClk rising
  Destination Clock: HClk rising

  Data Path: XLXI_4/scale_count_1 to XLXI_4/motor1_power
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  XLXI_4/scale_count_1 (XLXI_4/scale_count_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_4/Madd_scale_count_addsub0000_cy<1>_rt (XLXI_4/Madd_scale_count_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_4/Madd_scale_count_addsub0000_cy<1> (XLXI_4/Madd_scale_count_addsub0000_cy<1>)
     XORCY:CI->O           3   0.804   0.706  XLXI_4/Madd_scale_count_addsub0000_xor<2> (XLXI_4/scale_count_addsub0000<2>)
     LUT3_L:I0->LO         1   0.704   0.104  XLXI_4/scale_count_cmp_eq000051_SW0 (N19)
     LUT4:I3->O            3   0.704   0.535  XLXI_4/scale_count_cmp_eq000051 (XLXI_4/scale_count_cmp_eq000051)
     LUT4:I3->O            8   0.704   0.757  XLXI_4/scale_count_mux0000<12>11 (XLXI_4/scale_count_mux0000<12>_mand)
     MULT_AND:I1->LO       0   0.741   0.000  XLXI_4/scale_count_mux0000<2>_mand (XLXI_4/scale_count_mux0000<2>_mand1)
     MUXCY:DI->O           1   0.888   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<2> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<3> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<4> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<5> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<6> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<7> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<8> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<9> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<10> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<11> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<12> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<13> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.459   0.499  XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<14> (XLXI_4/Mcompar_motor1_power_cmp_lt0000_cy<14>)
     LUT2:I1->O            1   0.704   0.000  XLXI_4/motor1_power_mux00031 (XLXI_4/motor1_power_mux0003)
     FD:D                      0.308          XLXI_4/motor1_power
    ----------------------------------------
    Total                     11.620ns (8.424ns logic, 3.196ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/Clk_state'
  Clock period: 3.295ns (frequency: 303.490MHz)
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Delay:               3.295ns (Levels of Logic = 2)
  Source:            XLXI_5/trykket_0 (FF)
  Destination:       XLXI_5/toggle_state (FF)
  Source Clock:      XLXI_2/Clk_state rising
  Destination Clock: XLXI_2/Clk_state rising

  Data Path: XLXI_5/trykket_0 to XLXI_5/toggle_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   0.591   0.704  XLXI_5/trykket_0 (XLXI_5/trykket_0)
     LUT4:I2->O            1   0.704   0.000  XLXI_5/toggle_not00021 (XLXI_5/toggle_not00021)
     MUXF5:I1->O           1   0.321   0.420  XLXI_5/toggle_not0002_f5 (XLXI_5/toggle_not0002)
     FDE:CE                    0.555          XLXI_5/toggle_state
    ----------------------------------------
    Total                      3.295ns (2.171ns logic, 1.124ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/Clk_state'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.867ns (Levels of Logic = 2)
  Source:            BTN3 (PAD)
  Destination:       XLXI_5/trykket_3 (FF)
  Destination Clock: XLXI_2/Clk_state rising

  Data Path: BTN3 to XLXI_5/trykket_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  BTN3_IBUF (BTN3_IBUF)
     INV:I->O              4   0.704   0.587  XLXI_5/button_inv1_INV_0 (XLXI_5/button_inv)
     FDRE:R                    0.911          XLXI_5/trykket_1
    ----------------------------------------
    Total                      3.867ns (2.833ns logic, 1.034ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HClk'
  Total number of paths / destination ports: 302 / 32
-------------------------------------------------------------------------
Offset:              6.889ns (Levels of Logic = 17)
  Source:            JB1 (PAD)
  Destination:       XLXI_6/pos_13 (FF)
  Destination Clock: HClk rising

  Data Path: JB1 to XLXI_6/pos_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  JB1_IBUF (JB1_IBUF)
     LUT4:I0->O           15   0.704   1.096  XLXI_6/pos_mux00012 (XLXI_6/pos_mux0001)
     LUT2:I1->O            1   0.704   0.000  XLXI_6/Maddsub_pos_mux0000_lut<0> (XLXI_6/Maddsub_pos_mux0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Maddsub_pos_mux0000_cy<0> (XLXI_6/Maddsub_pos_mux0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<1> (XLXI_6/Maddsub_pos_mux0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<2> (XLXI_6/Maddsub_pos_mux0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<3> (XLXI_6/Maddsub_pos_mux0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<4> (XLXI_6/Maddsub_pos_mux0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<5> (XLXI_6/Maddsub_pos_mux0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<6> (XLXI_6/Maddsub_pos_mux0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<7> (XLXI_6/Maddsub_pos_mux0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<8> (XLXI_6/Maddsub_pos_mux0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<9> (XLXI_6/Maddsub_pos_mux0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<10> (XLXI_6/Maddsub_pos_mux0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<11> (XLXI_6/Maddsub_pos_mux0000_cy<11>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_6/Maddsub_pos_mux0000_cy<12> (XLXI_6/Maddsub_pos_mux0000_cy<12>)
     XORCY:CI->O           1   0.804   0.000  XLXI_6/Maddsub_pos_mux0000_xor<13> (XLXI_6/pos_mux0000<13>)
     FDE:D                     0.308          XLXI_6/pos_13
    ----------------------------------------
    Total                      6.889ns (4.910ns logic, 1.979ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'HClk'
  Total number of paths / destination ports: 35 / 14
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            XLXI_2/show_0 (FF)
  Destination:       A (PAD)
  Source Clock:      HClk rising

  Data Path: XLXI_2/show_0 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  XLXI_2/show_0 (XLXI_2/show_0)
     LUT4:I0->O            1   0.704   0.420  XLXI_2/F1 (F_OBUF)
     OBUF:I->O                 3.272          F_OBUF (F)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.39 secs
 
--> 

Total memory usage is 255360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    6 (   0 filtered)

