

================================================================
== Vivado HLS Report for 'voicerec'
================================================================
* Date:           Fri Dec 11 15:33:54 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        voicerec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  1369798|  153688944|  1369799|  153688945|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+-----------+-----------------+-----------+-----------+------+----------+
        |          |       Latency      |    Iteration    |  Initiation Interval  | Trip |          |
        | Loop Name|   min  |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +----------+--------+-----------+-----------------+-----------+-----------+------+----------+
        |- Loop 1  |  960384|  153215530| 15744 ~ 2511730 |          -|          -|    61|    no    |
        +----------+--------+-----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: outSound [1/1] 0.00ns
:3  %outSound = alloca [8000 x float], align 16

ST_1: stg_7 [2/2] 0.00ns
:4  call fastcc void @voicerec_preprocessSound([16000 x float]* %inSound, [8000 x float]* %outSound) nounwind


 <State 2>: 1.57ns
ST_2: stg_8 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([16000 x float]* %inSound) nounwind, !map !66

ST_2: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !72

ST_2: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @voicerec_str) nounwind

ST_2: stg_11 [1/2] 0.00ns
:4  call fastcc void @voicerec_preprocessSound([16000 x float]* %inSound, [8000 x float]* %outSound) nounwind

ST_2: stg_12 [1/1] 1.57ns
:5  br label %1


 <State 3>: 1.96ns
ST_3: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %2 ]

ST_3: index [1/1] 0.00ns
:1  %index = phi i6 [ 0, %0 ], [ %index_1, %2 ]

ST_3: exitcond [1/1] 1.94ns
:2  %exitcond = icmp eq i6 %index, -3

ST_3: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 61, i64 61, i64 61) nounwind

ST_3: index_1 [1/1] 1.72ns
:4  %index_1 = add i6 %index, 1

ST_3: stg_18 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %2

ST_3: stg_19 [2/2] 0.00ns
:0  call fastcc void @voicerec_processChunk(i13 %i, [882 x float]* nocapture @result, i6 %index, [8000 x float]* nocapture %outSound) nounwind

ST_3: i_1 [1/1] 1.96ns
:1  %i_1 = add i13 %i, 128

ST_3: classification [2/2] 0.00ns
:0  %classification = call fastcc i32 @voicerec_classifySound() nounwind


 <State 4>: 0.00ns
ST_4: stg_22 [1/2] 0.00ns
:0  call fastcc void @voicerec_processChunk(i13 %i, [882 x float]* nocapture @result, i6 %index, [8000 x float]* nocapture %outSound) nounwind

ST_4: stg_23 [1/1] 0.00ns
:2  br label %1


 <State 5>: 0.00ns
ST_5: classification [1/2] 0.00ns
:0  %classification = call fastcc i32 @voicerec_classifySound() nounwind

ST_5: stg_25 [1/1] 0.00ns
:1  ret i32 %classification



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
