memory-map:
  bus: axi4-lite-32
  name: all2_axi4
  x-hdl:
    busgroup: True
  children:
  - reg:
      name: reg1
      description: A register
      type: unsigned
      width: 32
      access: rw
      preset: 0x12340000
  - submap:
      name: sub2
      filename: sub2_axi4.cheby
      description: An AXI4-Lite bus
