

================================================================
== Vitis HLS Report for 'parse_optional_header_fields'
================================================================
* Date:           Tue Jul 19 06:14:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.616 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1300|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|     342|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     342|    1382|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |sub_ln692_fu_192_p2               |         -|   0|  0|    12|           4|           4|
    |ap_condition_109                  |       and|   0|  0|     2|           1|           1|
    |ap_condition_47                   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op52_write_state2    |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op54_write_state2    |       and|   0|  0|     2|           1|           1|
    |tmp_i_276_nbreadreq_fu_70_p3      |       and|   0|  0|     2|           1|           0|
    |tmp_i_nbreadreq_fu_62_p3          |       and|   0|  0|     2|           1|           0|
    |icmp_ln870_fu_182_p2              |      icmp|   0|  0|    11|           8|           8|
    |r_fu_216_p2                       |      lshr|   0|  0|  1255|         320|         320|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|     2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|     2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  1300|         343|         342|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                     |   9|          2|    1|          2|
    |ap_phi_mux_optionLength_V_1_phi_fu_101_p10  |  14|          3|    8|         24|
    |dataOffset_V_1                              |   9|          2|    4|          8|
    |fields_V                                    |   9|          2|  320|        640|
    |rxEng_dataOffsetFifo_blk_n                  |   9|          2|    1|          2|
    |rxEng_optionalFieldsFifo_blk_n              |   9|          2|    1|          2|
    |rxEng_winScaleFifo_blk_n                    |   9|          2|    1|          2|
    |rxEng_winScaleFifo_din                      |  14|          3|    4|         12|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  82|         18|  340|        692|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |dataOffset_V_1           |    4|   0|    4|          0|
    |fields_V                 |  320|   0|  320|          0|
    |icmp_ln870_reg_247       |    1|   0|    1|          0|
    |optionKind_reg_238       |    8|   0|    8|          0|
    |p_03_reg_242             |    4|   0|    4|          0|
    |state_4                  |    1|   0|    1|          0|
    |state_4_load_reg_228     |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  342|   0|  342|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|rxEng_dataOffsetFifo_dout         |   in|    4|     ap_fifo|          rxEng_dataOffsetFifo|       pointer|
|rxEng_dataOffsetFifo_empty_n      |   in|    1|     ap_fifo|          rxEng_dataOffsetFifo|       pointer|
|rxEng_dataOffsetFifo_read         |  out|    1|     ap_fifo|          rxEng_dataOffsetFifo|       pointer|
|rxEng_optionalFieldsFifo_dout     |   in|  320|     ap_fifo|      rxEng_optionalFieldsFifo|       pointer|
|rxEng_optionalFieldsFifo_empty_n  |   in|    1|     ap_fifo|      rxEng_optionalFieldsFifo|       pointer|
|rxEng_optionalFieldsFifo_read     |  out|    1|     ap_fifo|      rxEng_optionalFieldsFifo|       pointer|
|rxEng_winScaleFifo_din            |  out|    4|     ap_fifo|            rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_full_n         |   in|    1|     ap_fifo|            rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_write          |  out|    1|     ap_fifo|            rxEng_winScaleFifo|       pointer|
+----------------------------------+-----+-----+------------+------------------------------+--------------+

