
CDFR_2020.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000181fc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002090  080183ac  080183ac  000283ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a43c  0801a43c  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  0801a43c  0801a43c  0002a43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a444  0801a444  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a444  0801a444  0002a444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801a448  0801a448  0002a448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0801a44c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c364  200001e4  0801a630  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000c548  0801a630  0003c548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00048e56  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009804  00000000  00000000  0007906a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002a10  00000000  00000000  00082870  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000026b8  00000000  00000000  00085280  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017042  00000000  00000000  00087938  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003565b  00000000  00000000  0009e97a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010e46a  00000000  00000000  000d3fd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e243f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b14c  00000000  00000000  001e24bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08018394 	.word	0x08018394

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	08018394 	.word	0x08018394

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <F_QEI_Reset>:
	F_QEI_Reset();
}
///*
// * F_QEI_Reset Localization data are reseted to zero;
// */
void F_QEI_Reset(void){
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000594:	b672      	cpsid	i
	__disable_irq();

	g_oldLeftCount	= 0;
 8000596:	4b0c      	ldr	r3, [pc, #48]	; (80005c8 <F_QEI_Reset+0x38>)
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]
	g_oldRightCount	= 0;
 800059c:	4b0b      	ldr	r3, [pc, #44]	; (80005cc <F_QEI_Reset+0x3c>)
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
	g_leftSpeed		= 0;
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <F_QEI_Reset+0x40>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
	g_rightSpeed	= 0;
 80005a8:	4b0a      	ldr	r3, [pc, #40]	; (80005d4 <F_QEI_Reset+0x44>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
//
//	g_estimate.x = RBT_OF7_X;
//	g_estimate.y = RBT_OF7_Y;
//	g_estimate.teta = 0;

	TIM2->CNT=0;
 80005ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005b2:	2200      	movs	r2, #0
 80005b4:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->CNT=0;
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <F_QEI_Reset+0x48>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	625a      	str	r2, [r3, #36]	; 0x24

	F_QEI_Read();
 80005bc:	f000 f80e 	bl	80005dc <F_QEI_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 80005c0:	b662      	cpsie	i
	__enable_irq();
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20004344 	.word	0x20004344
 80005cc:	2000435c 	.word	0x2000435c
 80005d0:	20004354 	.word	0x20004354
 80005d4:	20004358 	.word	0x20004358
 80005d8:	40000400 	.word	0x40000400

080005dc <F_QEI_Read>:
///*
// * F_QEI_Read is called every Timer 9 interrupt to update encoder's data
// */
void F_QEI_Read (void){
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0

	g_oldLeftCount  = g_leftCount ;
 80005e0:	4b3f      	ldr	r3, [pc, #252]	; (80006e0 <F_QEI_Read+0x104>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a3f      	ldr	r2, [pc, #252]	; (80006e4 <F_QEI_Read+0x108>)
 80005e6:	6013      	str	r3, [r2, #0]
	g_oldRightCount = g_rightCount;
 80005e8:	4b3f      	ldr	r3, [pc, #252]	; (80006e8 <F_QEI_Read+0x10c>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a3f      	ldr	r2, [pc, #252]	; (80006ec <F_QEI_Read+0x110>)
 80005ee:	6013      	str	r3, [r2, #0]

	g_rightCount = TIM2->CNT ;
 80005f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005f6:	461a      	mov	r2, r3
 80005f8:	4b3b      	ldr	r3, [pc, #236]	; (80006e8 <F_QEI_Read+0x10c>)
 80005fa:	601a      	str	r2, [r3, #0]
	g_leftCount  = TIM3->CNT ;
 80005fc:	4b3c      	ldr	r3, [pc, #240]	; (80006f0 <F_QEI_Read+0x114>)
 80005fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000600:	461a      	mov	r2, r3
 8000602:	4b37      	ldr	r3, [pc, #220]	; (80006e0 <F_QEI_Read+0x104>)
 8000604:	601a      	str	r2, [r3, #0]

	g_leftSpeed  = g_leftCount  - g_oldLeftCount ;
 8000606:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <F_QEI_Read+0x104>)
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	4b36      	ldr	r3, [pc, #216]	; (80006e4 <F_QEI_Read+0x108>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	1ad3      	subs	r3, r2, r3
 8000610:	4a38      	ldr	r2, [pc, #224]	; (80006f4 <F_QEI_Read+0x118>)
 8000612:	6013      	str	r3, [r2, #0]
	g_rightSpeed = g_rightCount - g_oldRightCount;
 8000614:	4b34      	ldr	r3, [pc, #208]	; (80006e8 <F_QEI_Read+0x10c>)
 8000616:	681a      	ldr	r2, [r3, #0]
 8000618:	4b34      	ldr	r3, [pc, #208]	; (80006ec <F_QEI_Read+0x110>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	1ad3      	subs	r3, r2, r3
 800061e:	4a36      	ldr	r2, [pc, #216]	; (80006f8 <F_QEI_Read+0x11c>)
 8000620:	6013      	str	r3, [r2, #0]

	// Si on passe par zero en phase descendante
	if(g_leftSpeed  > 4096) g_leftSpeed = -(g_oldLeftCount  + (65535-g_leftCount));
 8000622:	4b34      	ldr	r3, [pc, #208]	; (80006f4 <F_QEI_Read+0x118>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800062a:	dd0a      	ble.n	8000642 <F_QEI_Read+0x66>
 800062c:	4b2c      	ldr	r3, [pc, #176]	; (80006e0 <F_QEI_Read+0x104>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8000634:	33ff      	adds	r3, #255	; 0xff
 8000636:	4a2b      	ldr	r2, [pc, #172]	; (80006e4 <F_QEI_Read+0x108>)
 8000638:	6812      	ldr	r2, [r2, #0]
 800063a:	4413      	add	r3, r2
 800063c:	425b      	negs	r3, r3
 800063e:	4a2d      	ldr	r2, [pc, #180]	; (80006f4 <F_QEI_Read+0x118>)
 8000640:	6013      	str	r3, [r2, #0]
	if(g_rightSpeed > 4096) g_rightSpeed= -(g_oldRightCount + (65535-g_rightCount));
 8000642:	4b2d      	ldr	r3, [pc, #180]	; (80006f8 <F_QEI_Read+0x11c>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800064a:	dd0a      	ble.n	8000662 <F_QEI_Read+0x86>
 800064c:	4b26      	ldr	r3, [pc, #152]	; (80006e8 <F_QEI_Read+0x10c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8000654:	33ff      	adds	r3, #255	; 0xff
 8000656:	4a25      	ldr	r2, [pc, #148]	; (80006ec <F_QEI_Read+0x110>)
 8000658:	6812      	ldr	r2, [r2, #0]
 800065a:	4413      	add	r3, r2
 800065c:	425b      	negs	r3, r3
 800065e:	4a26      	ldr	r2, [pc, #152]	; (80006f8 <F_QEI_Read+0x11c>)
 8000660:	6013      	str	r3, [r2, #0]
	// Si on passe par zero en phase montante
	if(g_leftSpeed  < -4096) g_leftSpeed = (g_leftCount + (65535  - g_oldLeftCount));
 8000662:	4b24      	ldr	r3, [pc, #144]	; (80006f4 <F_QEI_Read+0x118>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 800066a:	da09      	bge.n	8000680 <F_QEI_Read+0xa4>
 800066c:	4b1d      	ldr	r3, [pc, #116]	; (80006e4 <F_QEI_Read+0x108>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8000674:	33ff      	adds	r3, #255	; 0xff
 8000676:	4a1a      	ldr	r2, [pc, #104]	; (80006e0 <F_QEI_Read+0x104>)
 8000678:	6812      	ldr	r2, [r2, #0]
 800067a:	4413      	add	r3, r2
 800067c:	4a1d      	ldr	r2, [pc, #116]	; (80006f4 <F_QEI_Read+0x118>)
 800067e:	6013      	str	r3, [r2, #0]
	if(g_rightSpeed < -4096) g_rightSpeed= (g_rightCount + (65535 - g_oldRightCount));
 8000680:	4b1d      	ldr	r3, [pc, #116]	; (80006f8 <F_QEI_Read+0x11c>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 8000688:	da09      	bge.n	800069e <F_QEI_Read+0xc2>
 800068a:	4b18      	ldr	r3, [pc, #96]	; (80006ec <F_QEI_Read+0x110>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8000692:	33ff      	adds	r3, #255	; 0xff
 8000694:	4a14      	ldr	r2, [pc, #80]	; (80006e8 <F_QEI_Read+0x10c>)
 8000696:	6812      	ldr	r2, [r2, #0]
 8000698:	4413      	add	r3, r2
 800069a:	4a17      	ldr	r2, [pc, #92]	; (80006f8 <F_QEI_Read+0x11c>)
 800069c:	6013      	str	r3, [r2, #0]

	g_fwdSpeed = (float)( g_leftSpeed + g_rightSpeed ) / 2;
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <F_QEI_Read+0x118>)
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	4b15      	ldr	r3, [pc, #84]	; (80006f8 <F_QEI_Read+0x11c>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4413      	add	r3, r2
 80006a8:	ee07 3a90 	vmov	s15, r3
 80006ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006b0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80006b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006b8:	4b10      	ldr	r3, [pc, #64]	; (80006fc <F_QEI_Read+0x120>)
 80006ba:	edc3 7a00 	vstr	s15, [r3]
	g_rotSpeed =  g_rightSpeed - g_leftSpeed;
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <F_QEI_Read+0x11c>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <F_QEI_Read+0x118>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	1ad3      	subs	r3, r2, r3
 80006c8:	ee07 3a90 	vmov	s15, r3
 80006cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006d0:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <F_QEI_Read+0x124>)
 80006d2:	edc3 7a00 	vstr	s15, [r3]

	//F_QEI_XYTetaProcessing();
}
 80006d6:	bf00      	nop
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	20004350 	.word	0x20004350
 80006e4:	20004344 	.word	0x20004344
 80006e8:	2000434c 	.word	0x2000434c
 80006ec:	2000435c 	.word	0x2000435c
 80006f0:	40000400 	.word	0x40000400
 80006f4:	20004354 	.word	0x20004354
 80006f8:	20004358 	.word	0x20004358
 80006fc:	20004340 	.word	0x20004340
 8000700:	20004348 	.word	0x20004348

08000704 <F_LCD_Init>:
#include "D_QEI.h"

extern int g_leftCount;
extern int g_rightCount;

void F_LCD_Init(void){
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
	g_addr = LCD_ADDR;
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <F_LCD_Init+0x2c>)
 800070a:	2227      	movs	r2, #39	; 0x27
 800070c:	701a      	strb	r2, [r3, #0]
	g_cols = LCD_COLS;
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <F_LCD_Init+0x30>)
 8000710:	2210      	movs	r2, #16
 8000712:	701a      	strb	r2, [r3, #0]
	g_rows = LCD_ROWS;
 8000714:	4b08      	ldr	r3, [pc, #32]	; (8000738 <F_LCD_Init+0x34>)
 8000716:	2202      	movs	r2, #2
 8000718:	701a      	strb	r2, [r3, #0]
	g_charsize = LCD_CHARSIZE;
 800071a:	4b08      	ldr	r3, [pc, #32]	; (800073c <F_LCD_Init+0x38>)
 800071c:	2204      	movs	r2, #4
 800071e:	701a      	strb	r2, [r3, #0]
	g_backlightval = LCD_BACKLIGHT;
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <F_LCD_Init+0x3c>)
 8000722:	2208      	movs	r2, #8
 8000724:	701a      	strb	r2, [r3, #0]

	F_LCD_begin();
 8000726:	f000 f80d 	bl	8000744 <F_LCD_begin>
}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20004362 	.word	0x20004362
 8000734:	20004367 	.word	0x20004367
 8000738:	20004361 	.word	0x20004361
 800073c:	20004363 	.word	0x20004363
 8000740:	20004364 	.word	0x20004364

08000744 <F_LCD_begin>:
void F_LCD_begin() {
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
	g_displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000748:	4b2d      	ldr	r3, [pc, #180]	; (8000800 <F_LCD_begin+0xbc>)
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]

	if (g_rows > 1) {
 800074e:	4b2d      	ldr	r3, [pc, #180]	; (8000804 <F_LCD_begin+0xc0>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	2b01      	cmp	r3, #1
 8000754:	d906      	bls.n	8000764 <F_LCD_begin+0x20>
		g_displayfunction |= LCD_2LINE;
 8000756:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <F_LCD_begin+0xbc>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	f043 0308 	orr.w	r3, r3, #8
 800075e:	b2da      	uxtb	r2, r3
 8000760:	4b27      	ldr	r3, [pc, #156]	; (8000800 <F_LCD_begin+0xbc>)
 8000762:	701a      	strb	r2, [r3, #0]
	}

	// for some 1 line displays you can select a 10 pixel high font
	if ((g_charsize != 0) && (g_rows == 1)) {
 8000764:	4b28      	ldr	r3, [pc, #160]	; (8000808 <F_LCD_begin+0xc4>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d00a      	beq.n	8000782 <F_LCD_begin+0x3e>
 800076c:	4b25      	ldr	r3, [pc, #148]	; (8000804 <F_LCD_begin+0xc0>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d106      	bne.n	8000782 <F_LCD_begin+0x3e>
		g_displayfunction |= LCD_5x10DOTS;
 8000774:	4b22      	ldr	r3, [pc, #136]	; (8000800 <F_LCD_begin+0xbc>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	f043 0304 	orr.w	r3, r3, #4
 800077c:	b2da      	uxtb	r2, r3
 800077e:	4b20      	ldr	r3, [pc, #128]	; (8000800 <F_LCD_begin+0xbc>)
 8000780:	701a      	strb	r2, [r3, #0]
	}

	// SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
	// according to datasheet, we need at least 40ms after power rises above 2.7V
	// before sending commands. Arduino can turn on way befer 4.5V so we'll wait 50
	HAL_Delay(50);
 8000782:	2032      	movs	r0, #50	; 0x32
 8000784:	f001 fdfa 	bl	800237c <HAL_Delay>

	// Now we pull both RS and R/W low to begin commands
	D_LCD_expanderWrite(g_backlightval);	// reset expanderand turn backlight off (Bit 8 =1)
 8000788:	4b20      	ldr	r3, [pc, #128]	; (800080c <F_LCD_begin+0xc8>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	4618      	mov	r0, r3
 800078e:	f000 f939 	bl	8000a04 <D_LCD_expanderWrite>
	HAL_Delay(100);
 8000792:	2064      	movs	r0, #100	; 0x64
 8000794:	f001 fdf2 	bl	800237c <HAL_Delay>
	//put the LCD into 4 bit mode
	// this is according to the hitachi HD44780 datasheet
	// figure 24, pg 46

	// we start in 8bit mode, try to set 4 bit mode
	D_LCD_write4bits(0x03 << 4);
 8000798:	2030      	movs	r0, #48	; 0x30
 800079a:	f000 f922 	bl	80009e2 <D_LCD_write4bits>
	HAL_Delay(5); // wait min 4.1ms
 800079e:	2005      	movs	r0, #5
 80007a0:	f001 fdec 	bl	800237c <HAL_Delay>

	// second try
	D_LCD_write4bits(0x03 << 4);
 80007a4:	2030      	movs	r0, #48	; 0x30
 80007a6:	f000 f91c 	bl	80009e2 <D_LCD_write4bits>
	HAL_Delay(5); // wait min 4.1ms
 80007aa:	2005      	movs	r0, #5
 80007ac:	f001 fde6 	bl	800237c <HAL_Delay>

	// third go!
	D_LCD_write4bits(0x03 << 4);
 80007b0:	2030      	movs	r0, #48	; 0x30
 80007b2:	f000 f916 	bl	80009e2 <D_LCD_write4bits>
	HAL_Delay(5);
 80007b6:	2005      	movs	r0, #5
 80007b8:	f001 fde0 	bl	800237c <HAL_Delay>

	// finally, set to 4-bit interface
	D_LCD_write4bits(0x02 << 4);
 80007bc:	2020      	movs	r0, #32
 80007be:	f000 f910 	bl	80009e2 <D_LCD_write4bits>

	// set # lines, font size, etc.
	F_LCD_command(LCD_FUNCTIONSET | g_displayfunction);
 80007c2:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <F_LCD_begin+0xbc>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	f043 0320 	orr.w	r3, r3, #32
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 f87f 	bl	80008d0 <F_LCD_command>

	// turn the display on with no cursor or blinking default
	g_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80007d2:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <F_LCD_begin+0xcc>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	701a      	strb	r2, [r3, #0]
	F_LCD_display();
 80007d8:	f000 f864 	bl	80008a4 <F_LCD_display>

	// clear it off
	F_LCD_clear();
 80007dc:	f000 f81c 	bl	8000818 <F_LCD_clear>

	// Initialize to default text direction (for roman languages)
	g_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <F_LCD_begin+0xd0>)
 80007e2:	2202      	movs	r2, #2
 80007e4:	701a      	strb	r2, [r3, #0]

	// set the entry mode
	F_LCD_command(LCD_ENTRYMODESET | g_displaymode);
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <F_LCD_begin+0xd0>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	f043 0304 	orr.w	r3, r3, #4
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	4618      	mov	r0, r3
 80007f2:	f000 f86d 	bl	80008d0 <F_LCD_command>

	F_LCD_home();
 80007f6:	f000 f819 	bl	800082c <F_LCD_home>
}
 80007fa:	bf00      	nop
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20004366 	.word	0x20004366
 8000804:	20004361 	.word	0x20004361
 8000808:	20004363 	.word	0x20004363
 800080c:	20004364 	.word	0x20004364
 8000810:	20004365 	.word	0x20004365
 8000814:	20004360 	.word	0x20004360

08000818 <F_LCD_clear>:
/********** high level commands, for the user! */
void F_LCD_clear(){
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	F_LCD_command(LCD_CLEARDISPLAY);// clear display, set cursor position to zero
 800081c:	2001      	movs	r0, #1
 800081e:	f000 f857 	bl	80008d0 <F_LCD_command>
	HAL_Delay(50);  // this command takes a long time!
 8000822:	2032      	movs	r0, #50	; 0x32
 8000824:	f001 fdaa 	bl	800237c <HAL_Delay>
}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}

0800082c <F_LCD_home>:
void F_LCD_home(){
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	F_LCD_command(LCD_RETURNHOME);  // set cursor position to zero
 8000830:	2002      	movs	r0, #2
 8000832:	f000 f84d 	bl	80008d0 <F_LCD_command>
	HAL_Delay(50);  // this command takes a long time!
 8000836:	2032      	movs	r0, #50	; 0x32
 8000838:	f001 fda0 	bl	800237c <HAL_Delay>
}
 800083c:	bf00      	nop
 800083e:	bd80      	pop	{r7, pc}

08000840 <F_LCD_setCursor>:
void F_LCD_setCursor(uint8_t col, uint8_t row){
 8000840:	b590      	push	{r4, r7, lr}
 8000842:	b087      	sub	sp, #28
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	460a      	mov	r2, r1
 800084a:	71fb      	strb	r3, [r7, #7]
 800084c:	4613      	mov	r3, r2
 800084e:	71bb      	strb	r3, [r7, #6]
	int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000850:	4b12      	ldr	r3, [pc, #72]	; (800089c <F_LCD_setCursor+0x5c>)
 8000852:	f107 0408 	add.w	r4, r7, #8
 8000856:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000858:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (row > g_rows) {
 800085c:	4b10      	ldr	r3, [pc, #64]	; (80008a0 <F_LCD_setCursor+0x60>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	79ba      	ldrb	r2, [r7, #6]
 8000862:	429a      	cmp	r2, r3
 8000864:	d903      	bls.n	800086e <F_LCD_setCursor+0x2e>
		row = g_rows-1;    // we count rows starting w/0
 8000866:	4b0e      	ldr	r3, [pc, #56]	; (80008a0 <F_LCD_setCursor+0x60>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	3b01      	subs	r3, #1
 800086c:	71bb      	strb	r3, [r7, #6]
	}
	F_LCD_command(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800086e:	79bb      	ldrb	r3, [r7, #6]
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	f107 0218 	add.w	r2, r7, #24
 8000876:	4413      	add	r3, r2
 8000878:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800087c:	b2da      	uxtb	r2, r3
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	4413      	add	r3, r2
 8000882:	b2db      	uxtb	r3, r3
 8000884:	b25b      	sxtb	r3, r3
 8000886:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800088a:	b25b      	sxtb	r3, r3
 800088c:	b2db      	uxtb	r3, r3
 800088e:	4618      	mov	r0, r3
 8000890:	f000 f81e 	bl	80008d0 <F_LCD_command>
}
 8000894:	bf00      	nop
 8000896:	371c      	adds	r7, #28
 8000898:	46bd      	mov	sp, r7
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	080183ac 	.word	0x080183ac
 80008a0:	20004361 	.word	0x20004361

080008a4 <F_LCD_display>:
// Turn the display on/off (quickly)
void F_LCD_noDisplay() {
	g_displaycontrol &= ~LCD_DISPLAYON;
	F_LCD_command(LCD_DISPLAYCONTROL | g_displaycontrol);
}
void F_LCD_display() {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
	g_displaycontrol |= LCD_DISPLAYON;
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <F_LCD_display+0x28>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	f043 0304 	orr.w	r3, r3, #4
 80008b0:	b2da      	uxtb	r2, r3
 80008b2:	4b06      	ldr	r3, [pc, #24]	; (80008cc <F_LCD_display+0x28>)
 80008b4:	701a      	strb	r2, [r3, #0]
	F_LCD_command(LCD_DISPLAYCONTROL | g_displaycontrol);
 80008b6:	4b05      	ldr	r3, [pc, #20]	; (80008cc <F_LCD_display+0x28>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	f043 0308 	orr.w	r3, r3, #8
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	4618      	mov	r0, r3
 80008c2:	f000 f805 	bl	80008d0 <F_LCD_command>
}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20004365 	.word	0x20004365

080008d0 <F_LCD_command>:
  return g_backlightval == LCD_BACKLIGHT;
}

/*********** mid level commands, for sending data/cmds */

void F_LCD_command(uint8_t value) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]
	D_LCD_send(value, 0);
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	2100      	movs	r1, #0
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 f85e 	bl	80009a0 <D_LCD_send>
}
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <F_LCD_write>:
void F_LCD_write(uint8_t value) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
	D_LCD_send(value, LCD_RS);
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	2101      	movs	r1, #1
 80008fa:	4618      	mov	r0, r3
 80008fc:	f000 f850 	bl	80009a0 <D_LCD_send>
}
 8000900:	bf00      	nop
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <F_LCD_printstr>:
void F_LCD_printstr(char *c){
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	//This function is not identical to the function used for "real" I2C displays
	//it's here so the user sketch doesn't have to be changed
	int idx=0;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
	while (c[idx] !='\0') {
 8000914:	e009      	b.n	800092a <F_LCD_printstr+0x22>
		F_LCD_write(c[idx]);
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	687a      	ldr	r2, [r7, #4]
 800091a:	4413      	add	r3, r2
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ffe4 	bl	80008ec <F_LCD_write>
		idx++;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	3301      	adds	r3, #1
 8000928:	60fb      	str	r3, [r7, #12]
	while (c[idx] !='\0') {
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	4413      	add	r3, r2
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d1ef      	bne.n	8000916 <F_LCD_printstr+0xe>
	}
}
 8000936:	bf00      	nop
 8000938:	3710      	adds	r7, #16
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <F_LCD_PrintQEI>:
	F_LCD_printstr(line1);
	F_LCD_setCursor(0,1);
	F_LCD_printstr(line2);
}

void F_LCD_PrintQEI(void){
 8000940:	b580      	push	{r7, lr}
 8000942:	b088      	sub	sp, #32
 8000944:	af00      	add	r7, sp, #0
	char line1[16];
	char line2[16];

	//(teta_deg<0) ? (signe = '-') : (signe = '+');

	sprintf(line1,"Lcnt:%4d",g_leftCount);
 8000946:	4b12      	ldr	r3, [pc, #72]	; (8000990 <F_LCD_PrintQEI+0x50>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	f107 0310 	add.w	r3, r7, #16
 800094e:	4911      	ldr	r1, [pc, #68]	; (8000994 <F_LCD_PrintQEI+0x54>)
 8000950:	4618      	mov	r0, r3
 8000952:	f016 fd51 	bl	80173f8 <siprintf>
	sprintf(line2,"Rcnt:%4d",g_rightCount);
 8000956:	4b10      	ldr	r3, [pc, #64]	; (8000998 <F_LCD_PrintQEI+0x58>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	463b      	mov	r3, r7
 800095c:	490f      	ldr	r1, [pc, #60]	; (800099c <F_LCD_PrintQEI+0x5c>)
 800095e:	4618      	mov	r0, r3
 8000960:	f016 fd4a 	bl	80173f8 <siprintf>

	F_LCD_setCursor(0,0);
 8000964:	2100      	movs	r1, #0
 8000966:	2000      	movs	r0, #0
 8000968:	f7ff ff6a 	bl	8000840 <F_LCD_setCursor>
	F_LCD_printstr(line1);
 800096c:	f107 0310 	add.w	r3, r7, #16
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff ffc9 	bl	8000908 <F_LCD_printstr>
	F_LCD_setCursor(0,1);
 8000976:	2101      	movs	r1, #1
 8000978:	2000      	movs	r0, #0
 800097a:	f7ff ff61 	bl	8000840 <F_LCD_setCursor>
	F_LCD_printstr(line2);
 800097e:	463b      	mov	r3, r7
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff ffc1 	bl	8000908 <F_LCD_printstr>
}
 8000986:	bf00      	nop
 8000988:	3720      	adds	r7, #32
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20004350 	.word	0x20004350
 8000994:	080183d4 	.word	0x080183d4
 8000998:	2000434c 	.word	0x2000434c
 800099c:	080183e0 	.word	0x080183e0

080009a0 <D_LCD_send>:
/************ low level data pushing commands **********/

// write either command or data
void D_LCD_send(uint8_t value, uint8_t mode) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	460a      	mov	r2, r1
 80009aa:	71fb      	strb	r3, [r7, #7]
 80009ac:	4613      	mov	r3, r2
 80009ae:	71bb      	strb	r3, [r7, #6]
	uint8_t highnib=value&0xf0;
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	f023 030f 	bic.w	r3, r3, #15
 80009b6:	73fb      	strb	r3, [r7, #15]
	uint8_t lownib=(value<<4)&0xf0;
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	011b      	lsls	r3, r3, #4
 80009bc:	73bb      	strb	r3, [r7, #14]

	D_LCD_write4bits((highnib)|mode);
 80009be:	7bfa      	ldrb	r2, [r7, #15]
 80009c0:	79bb      	ldrb	r3, [r7, #6]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 f80b 	bl	80009e2 <D_LCD_write4bits>
	D_LCD_write4bits((lownib)|mode);
 80009cc:	7bba      	ldrb	r2, [r7, #14]
 80009ce:	79bb      	ldrb	r3, [r7, #6]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	4618      	mov	r0, r3
 80009d6:	f000 f804 	bl	80009e2 <D_LCD_write4bits>
}
 80009da:	bf00      	nop
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <D_LCD_write4bits>:
void D_LCD_write4bits(uint8_t value) {
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	4603      	mov	r3, r0
 80009ea:	71fb      	strb	r3, [r7, #7]
	D_LCD_expanderWrite(value);
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f000 f808 	bl	8000a04 <D_LCD_expanderWrite>
	D_LCD_pulseEnable(value);
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	4618      	mov	r0, r3
 80009f8:	f000 f81c 	bl	8000a34 <D_LCD_pulseEnable>
}
 80009fc:	bf00      	nop
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <D_LCD_expanderWrite>:
void D_LCD_expanderWrite(uint8_t a_data){
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]

	F_I2C1_WriteValue(g_addr,a_data | g_backlightval);
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <D_LCD_expanderWrite+0x28>)
 8000a10:	7818      	ldrb	r0, [r3, #0]
 8000a12:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <D_LCD_expanderWrite+0x2c>)
 8000a14:	781a      	ldrb	r2, [r3, #0]
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	f000 fd3f 	bl	80014a0 <F_I2C1_WriteValue>
}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20004362 	.word	0x20004362
 8000a30:	20004364 	.word	0x20004364

08000a34 <D_LCD_pulseEnable>:
void D_LCD_pulseEnable(uint8_t _data){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	71fb      	strb	r3, [r7, #7]
	D_LCD_expanderWrite(_data | LCD_EN);	// En high
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff ffdc 	bl	8000a04 <D_LCD_expanderWrite>
	HAL_Delay(1);		// enable pulse must be >450ns
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f001 fc95 	bl	800237c <HAL_Delay>

	D_LCD_expanderWrite(_data & ~LCD_EN);	// En low
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	f023 0304 	bic.w	r3, r3, #4
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff ffd2 	bl	8000a04 <D_LCD_expanderWrite>
	HAL_Delay(10);		// commands need > 37us to settle
 8000a60:	200a      	movs	r0, #10
 8000a62:	f001 fc8b 	bl	800237c <HAL_Delay>
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
	...

08000a70 <F_LCD_DebugTask_Handler>:
	} else {
		F_LCD_noBacklight();		// turn backlight off
	}
}

void F_LCD_DebugTask_Handler(void const * argument){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08a      	sub	sp, #40	; 0x28
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]

	char line1[16],line2[16];

	sprintf(line1,"Time %s",__TIME__);
 8000a78:	f107 0318 	add.w	r3, r7, #24
 8000a7c:	4a16      	ldr	r2, [pc, #88]	; (8000ad8 <F_LCD_DebugTask_Handler+0x68>)
 8000a7e:	4917      	ldr	r1, [pc, #92]	; (8000adc <F_LCD_DebugTask_Handler+0x6c>)
 8000a80:	4618      	mov	r0, r3
 8000a82:	f016 fcb9 	bl	80173f8 <siprintf>
	sprintf(line2,"Date%s",__DATE__);
 8000a86:	f107 0308 	add.w	r3, r7, #8
 8000a8a:	4a15      	ldr	r2, [pc, #84]	; (8000ae0 <F_LCD_DebugTask_Handler+0x70>)
 8000a8c:	4915      	ldr	r1, [pc, #84]	; (8000ae4 <F_LCD_DebugTask_Handler+0x74>)
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f016 fcb2 	bl	80173f8 <siprintf>

	F_LCD_Init();
 8000a94:	f7ff fe36 	bl	8000704 <F_LCD_Init>
	F_LCD_setCursor(0,0);
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	f7ff fed0 	bl	8000840 <F_LCD_setCursor>
	F_LCD_printstr(line1);
 8000aa0:	f107 0318 	add.w	r3, r7, #24
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff2f 	bl	8000908 <F_LCD_printstr>
	F_LCD_setCursor(0,1);
 8000aaa:	2101      	movs	r1, #1
 8000aac:	2000      	movs	r0, #0
 8000aae:	f7ff fec7 	bl	8000840 <F_LCD_setCursor>
	F_LCD_printstr(line2);
 8000ab2:	f107 0308 	add.w	r3, r7, #8
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff ff26 	bl	8000908 <F_LCD_printstr>

	HAL_Delay(100);
 8000abc:	2064      	movs	r0, #100	; 0x64
 8000abe:	f001 fc5d 	bl	800237c <HAL_Delay>
	F_LCD_clear();
 8000ac2:	f7ff fea9 	bl	8000818 <F_LCD_clear>

    while(1){
        // 2. Wait until period elapse
    	osDelay(500);
 8000ac6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000aca:	f00a fab2 	bl	800b032 <osDelay>
    	F_GPIO_ToogleLed4();
 8000ace:	f000 fafb 	bl	80010c8 <F_GPIO_ToogleLed4>

        // 3. Send data
    	F_LCD_PrintQEI();
 8000ad2:	f7ff ff35 	bl	8000940 <F_LCD_PrintQEI>
    	osDelay(500);
 8000ad6:	e7f6      	b.n	8000ac6 <F_LCD_DebugTask_Handler+0x56>
 8000ad8:	080183ec 	.word	0x080183ec
 8000adc:	080183f8 	.word	0x080183f8
 8000ae0:	08018400 	.word	0x08018400
 8000ae4:	0801840c 	.word	0x0801840c

08000ae8 <F_Odometry_Compute>:
#include "F_Odometry.h"

#include "D_QEI.h"
#include "cmsis_os.h"

void F_Odometry_Compute(uint32_t period_inTick){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	F_QEI_Read();
 8000af0:	f7ff fd74 	bl	80005dc <F_QEI_Read>
	//	g_estimate.x +=  TICKTOMM * g_fwdSpeed  * cosf(g_estimate.teta);
	//	g_estimate.y +=  TICKTOMM * g_fwdSpeed  * sinf(g_estimate.teta);
	//	g_estimate.teta +=  tanf( TICKTOMM * g_rotSpeed  / ENTRAXE ) ;
	//
	//	F_Math_ModuloPi(&g_estimate.teta);
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <F_Odometry_RegTask_Handler>:

void F_Odometry_RegTask_Handler(void const * argument){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
    //TickType_t xLastWakeTime;

    TickType_t prevTick = 0u,  tick = 0u;
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	613b      	str	r3, [r7, #16]

    uint32_t period;

    // 1. Initialise periodical task
    //xLastWakeTime = osKernelSysTick();
    F_QEI_Reset();
 8000b0c:	f7ff fd40 	bl	8000590 <F_QEI_Reset>
    // 2. Get tick count
    prevTick = osKernelSysTick();
 8000b10:	f00a fa33 	bl	800af7a <osKernelSysTick>
 8000b14:	6178      	str	r0, [r7, #20]

    while(1){
        // 2. Wait until period elapse
    	osDelay(ODO_TECH);
 8000b16:	2005      	movs	r0, #5
 8000b18:	f00a fa8b 	bl	800b032 <osDelay>
    	F_GPIO_ToogleLed1();
 8000b1c:	f000 fa80 	bl	8001020 <F_GPIO_ToogleLed1>

        // 3. Get tick
        tick = osKernelSysTick();
 8000b20:	f00a fa2b 	bl	800af7a <osKernelSysTick>
 8000b24:	6138      	str	r0, [r7, #16]

        period = tick - prevTick; // Attention l'overflow n'est pas géré
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	60fb      	str	r3, [r7, #12]

        //4. Compute location
        F_Odometry_Compute(period);
 8000b2e:	68f8      	ldr	r0, [r7, #12]
 8000b30:	f7ff ffda 	bl	8000ae8 <F_Odometry_Compute>

        // 5. Set previous tick
        prevTick = tick;
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	617b      	str	r3, [r7, #20]
    	osDelay(ODO_TECH);
 8000b38:	e7ed      	b.n	8000b16 <F_Odometry_RegTask_Handler+0x1a>
	...

08000b3c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b4c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	4a06      	ldr	r2, [pc, #24]	; (8000b6c <vApplicationGetIdleTaskMemory+0x30>)
 8000b52:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2280      	movs	r2, #128	; 0x80
 8000b58:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000b5a:	bf00      	nop
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	20000200 	.word	0x20000200
 8000b6c:	20000254 	.word	0x20000254

08000b70 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b70:	b5b0      	push	{r4, r5, r7, lr}
 8000b72:	b0a4      	sub	sp, #144	; 0x90
 8000b74:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000b76:	4b30      	ldr	r3, [pc, #192]	; (8000c38 <MX_FREERTOS_Init+0xc8>)
 8000b78:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000b7c:	461d      	mov	r5, r3
 8000b7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b82:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b8a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4618      	mov	r0, r3
 8000b92:	f00a fa02 	bl	800af9a <osThreadCreate>
 8000b96:	4602      	mov	r2, r0
 8000b98:	4b28      	ldr	r3, [pc, #160]	; (8000c3c <MX_FREERTOS_Init+0xcc>)
 8000b9a:	601a      	str	r2, [r3, #0]

  /* definition and creation of MotionRegTask */
  osThreadDef(MotionRegTask, StartMotionRegTask, osPriorityHigh, 0, 256);
 8000b9c:	4b28      	ldr	r3, [pc, #160]	; (8000c40 <MX_FREERTOS_Init+0xd0>)
 8000b9e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000ba2:	461d      	mov	r5, r3
 8000ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotionRegTaskHandle = osThreadCreate(osThread(MotionRegTask), NULL);
 8000bb0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f00a f9ef 	bl	800af9a <osThreadCreate>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	4b21      	ldr	r3, [pc, #132]	; (8000c44 <MX_FREERTOS_Init+0xd4>)
 8000bc0:	601a      	str	r2, [r3, #0]

  /* definition and creation of OdometryRegTask */
  osThreadDef(OdometryRegTask, StartOdometryRegTask, osPriorityRealtime, 0, 256);
 8000bc2:	4b21      	ldr	r3, [pc, #132]	; (8000c48 <MX_FREERTOS_Init+0xd8>)
 8000bc4:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000bc8:	461d      	mov	r5, r3
 8000bca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  OdometryRegTaskHandle = osThreadCreate(osThread(OdometryRegTask), NULL);
 8000bd6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000bda:	2100      	movs	r1, #0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f00a f9dc 	bl	800af9a <osThreadCreate>
 8000be2:	4602      	mov	r2, r0
 8000be4:	4b19      	ldr	r3, [pc, #100]	; (8000c4c <MX_FREERTOS_Init+0xdc>)
 8000be6:	601a      	str	r2, [r3, #0]

  /* definition and creation of SensorsTask */
  osThreadDef(SensorsTask, StartSensorsTask, osPriorityNormal, 0, 256);
 8000be8:	4b19      	ldr	r3, [pc, #100]	; (8000c50 <MX_FREERTOS_Init+0xe0>)
 8000bea:	f107 0420 	add.w	r4, r7, #32
 8000bee:	461d      	mov	r5, r3
 8000bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bf4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bf8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorsTaskHandle = osThreadCreate(osThread(SensorsTask), NULL);
 8000bfc:	f107 0320 	add.w	r3, r7, #32
 8000c00:	2100      	movs	r1, #0
 8000c02:	4618      	mov	r0, r3
 8000c04:	f00a f9c9 	bl	800af9a <osThreadCreate>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <MX_FREERTOS_Init+0xe4>)
 8000c0c:	601a      	str	r2, [r3, #0]

  /* definition and creation of DebugTask */
  osThreadDef(DebugTask, StartDebugTask, osPriorityNormal, 0, 256);
 8000c0e:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <MX_FREERTOS_Init+0xe8>)
 8000c10:	1d3c      	adds	r4, r7, #4
 8000c12:	461d      	mov	r5, r3
 8000c14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DebugTaskHandle = osThreadCreate(osThread(DebugTask), NULL);
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	2100      	movs	r1, #0
 8000c24:	4618      	mov	r0, r3
 8000c26:	f00a f9b8 	bl	800af9a <osThreadCreate>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	4b0b      	ldr	r3, [pc, #44]	; (8000c5c <MX_FREERTOS_Init+0xec>)
 8000c2e:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000c30:	bf00      	nop
 8000c32:	3790      	adds	r7, #144	; 0x90
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bdb0      	pop	{r4, r5, r7, pc}
 8000c38:	08018420 	.word	0x08018420
 8000c3c:	20004368 	.word	0x20004368
 8000c40:	0801844c 	.word	0x0801844c
 8000c44:	20004378 	.word	0x20004378
 8000c48:	08018478 	.word	0x08018478
 8000c4c:	20004370 	.word	0x20004370
 8000c50:	080184a0 	.word	0x080184a0
 8000c54:	20004374 	.word	0x20004374
 8000c58:	080184c8 	.word	0x080184c8
 8000c5c:	2000436c 	.word	0x2000436c

08000c60 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000c68:	f008 f9ca 	bl	8009000 <MX_LWIP_Init>

  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000c6c:	f015 fdc4 	bl	80167f8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c70:	2001      	movs	r0, #1
 8000c72:	f00a f9de 	bl	800b032 <osDelay>
 8000c76:	e7fb      	b.n	8000c70 <StartDefaultTask+0x10>

08000c78 <StartMotionRegTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotionRegTask */
void StartMotionRegTask(void const * argument)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotionRegTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(200);
 8000c80:	20c8      	movs	r0, #200	; 0xc8
 8000c82:	f00a f9d6 	bl	800b032 <osDelay>
    F_GPIO_ToogleLed2();
 8000c86:	f000 f9e7 	bl	8001058 <F_GPIO_ToogleLed2>
    osDelay(200);
 8000c8a:	e7f9      	b.n	8000c80 <StartMotionRegTask+0x8>

08000c8c <StartOdometryRegTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOdometryRegTask */
void StartOdometryRegTask(void const * argument)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOdometryRegTask */
	F_Odometry_RegTask_Handler(argument);
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff ff31 	bl	8000afc <F_Odometry_RegTask_Handler>
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8000c9a:	2064      	movs	r0, #100	; 0x64
 8000c9c:	f00a f9c9 	bl	800b032 <osDelay>
 8000ca0:	e7fb      	b.n	8000c9a <StartOdometryRegTask+0xe>

08000ca2 <StartSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorsTask */
void StartSensorsTask(void const * argument)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorsTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000caa:	2001      	movs	r0, #1
 8000cac:	f00a f9c1 	bl	800b032 <osDelay>
 8000cb0:	e7fb      	b.n	8000caa <StartSensorsTask+0x8>

08000cb2 <StartDebugTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDebugTask */
void StartDebugTask(void const * argument)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b082      	sub	sp, #8
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDebugTask */
	//F_UART_DebugTask_Handler(argument);
	F_LCD_DebugTask_Handler(argument);
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff fed8 	bl	8000a70 <F_LCD_DebugTask_Handler>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000cc0:	2001      	movs	r0, #1
 8000cc2:	f00a f9b6 	bl	800b032 <osDelay>
 8000cc6:	e7fb      	b.n	8000cc0 <StartDebugTask+0xe>

08000cc8 <MX_GPIO_Init>:
     PC9   ------> S_TIM8_CH4
     PG9   ------> USART6_RX
     PG14   ------> USART6_TX
*/
void MX_GPIO_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08e      	sub	sp, #56	; 0x38
 8000ccc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	623b      	str	r3, [r7, #32]
 8000ce2:	4bb3      	ldr	r3, [pc, #716]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4ab2      	ldr	r2, [pc, #712]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000ce8:	f043 0310 	orr.w	r3, r3, #16
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4bb0      	ldr	r3, [pc, #704]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0310 	and.w	r3, r3, #16
 8000cf6:	623b      	str	r3, [r7, #32]
 8000cf8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
 8000cfe:	4bac      	ldr	r3, [pc, #688]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4aab      	ldr	r2, [pc, #684]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d04:	f043 0304 	orr.w	r3, r3, #4
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4ba9      	ldr	r3, [pc, #676]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0304 	and.w	r3, r3, #4
 8000d12:	61fb      	str	r3, [r7, #28]
 8000d14:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	61bb      	str	r3, [r7, #24]
 8000d1a:	4ba5      	ldr	r3, [pc, #660]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4aa4      	ldr	r2, [pc, #656]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d20:	f043 0320 	orr.w	r3, r3, #32
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4ba2      	ldr	r3, [pc, #648]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0320 	and.w	r3, r3, #32
 8000d2e:	61bb      	str	r3, [r7, #24]
 8000d30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]
 8000d36:	4b9e      	ldr	r3, [pc, #632]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a9d      	ldr	r2, [pc, #628]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b9b      	ldr	r3, [pc, #620]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
 8000d52:	4b97      	ldr	r3, [pc, #604]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a96      	ldr	r2, [pc, #600]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b94      	ldr	r3, [pc, #592]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	4b90      	ldr	r3, [pc, #576]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	4a8f      	ldr	r2, [pc, #572]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d74:	f043 0302 	orr.w	r3, r3, #2
 8000d78:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7a:	4b8d      	ldr	r3, [pc, #564]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	f003 0302 	and.w	r3, r3, #2
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	4b89      	ldr	r3, [pc, #548]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a88      	ldr	r2, [pc, #544]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b86      	ldr	r3, [pc, #536]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	607b      	str	r3, [r7, #4]
 8000da6:	4b82      	ldr	r3, [pc, #520]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	4a81      	ldr	r2, [pc, #516]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000dac:	f043 0308 	orr.w	r3, r3, #8
 8000db0:	6313      	str	r3, [r2, #48]	; 0x30
 8000db2:	4b7f      	ldr	r3, [pc, #508]	; (8000fb0 <MX_GPIO_Init+0x2e8>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	f003 0308 	and.w	r3, r3, #8
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, XSHUNT_5_Pin|XSHUNT_4_Pin|XSHUNT_1_Pin|M2_DIR_Pin 
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f247 4130 	movw	r1, #29744	; 0x7430
 8000dc4:	487b      	ldr	r0, [pc, #492]	; (8000fb4 <MX_GPIO_Init+0x2ec>)
 8000dc6:	f002 fdbb 	bl	8003940 <HAL_GPIO_WritePin>
                          |M1_DIR_Pin|ENABLE_MOTORS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2108      	movs	r1, #8
 8000dce:	487a      	ldr	r0, [pc, #488]	; (8000fb8 <MX_GPIO_Init+0x2f0>)
 8000dd0:	f002 fdb6 	bl	8003940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LED_4_Pin|LD3_Pin|LED_1_Pin 
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f244 41c1 	movw	r1, #17601	; 0x44c1
 8000dda:	4878      	ldr	r0, [pc, #480]	; (8000fbc <MX_GPIO_Init+0x2f4>)
 8000ddc:	f002 fdb0 	bl	8003940 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, XSHUNT_2_Pin|XSHUNT_6_Pin|LED_2_Pin, GPIO_PIN_RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 61b0 	mov.w	r1, #1408	; 0x580
 8000de6:	4876      	ldr	r0, [pc, #472]	; (8000fc0 <MX_GPIO_Init+0x2f8>)
 8000de8:	f002 fdaa 	bl	8003940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 8000dec:	2200      	movs	r2, #0
 8000dee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000df2:	4874      	ldr	r0, [pc, #464]	; (8000fc4 <MX_GPIO_Init+0x2fc>)
 8000df4:	f002 fda4 	bl	8003940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|XSHUNT_3_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000dfe:	4872      	ldr	r0, [pc, #456]	; (8000fc8 <MX_GPIO_Init+0x300>)
 8000e00:	f002 fd9e 	bl	8003940 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000e04:	2374      	movs	r3, #116	; 0x74
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e10:	2303      	movs	r3, #3
 8000e12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8000e14:	2305      	movs	r3, #5
 8000e16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4868      	ldr	r0, [pc, #416]	; (8000fc0 <MX_GPIO_Init+0x2f8>)
 8000e20:	f002 fbe4 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000e24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e2a:	4b68      	ldr	r3, [pc, #416]	; (8000fcc <MX_GPIO_Init+0x304>)
 8000e2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e36:	4619      	mov	r1, r3
 8000e38:	4865      	ldr	r0, [pc, #404]	; (8000fd0 <MX_GPIO_Init+0x308>)
 8000e3a:	f002 fbd7 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M1_FB_Pin;
 8000e3e:	2308      	movs	r3, #8
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e42:	2303      	movs	r3, #3
 8000e44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M1_FB_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4858      	ldr	r0, [pc, #352]	; (8000fb4 <MX_GPIO_Init+0x2ec>)
 8000e52:	f002 fbcb 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin 
                           PFPin PFPin */
  GPIO_InitStruct.Pin = XSHUNT_5_Pin|XSHUNT_4_Pin|XSHUNT_1_Pin|M2_DIR_Pin 
 8000e56:	f247 4330 	movw	r3, #29744	; 0x7430
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
                          |M1_DIR_Pin|ENABLE_MOTORS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	2300      	movs	r3, #0
 8000e66:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4851      	ldr	r0, [pc, #324]	; (8000fb4 <MX_GPIO_Init+0x2ec>)
 8000e70:	f002 fbbc 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_3_Pin;
 8000e74:	2308      	movs	r3, #8
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e80:	2300      	movs	r3, #0
 8000e82:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED_3_GPIO_Port, &GPIO_InitStruct);
 8000e84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e88:	4619      	mov	r1, r3
 8000e8a:	484b      	ldr	r0, [pc, #300]	; (8000fb8 <MX_GPIO_Init+0x2f0>)
 8000e8c:	f002 fbae 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = TIRETTE_Pin|M_SF_Pin;
 8000e90:	2360      	movs	r3, #96	; 0x60
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4845      	ldr	r0, [pc, #276]	; (8000fb8 <MX_GPIO_Init+0x2f0>)
 8000ea4:	f002 fba2 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LED_4_Pin|LD3_Pin|LED_1_Pin 
 8000ea8:	f244 43c1 	movw	r3, #17601	; 0x44c1
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	483e      	ldr	r0, [pc, #248]	; (8000fbc <MX_GPIO_Init+0x2f4>)
 8000ec2:	f002 fb93 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M2_FB_Pin;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M2_FB_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4838      	ldr	r0, [pc, #224]	; (8000fbc <MX_GPIO_Init+0x2f4>)
 8000eda:	f002 fb87 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = CONTACT_4_Pin|USB_OverCurrent_Pin;
 8000ede:	2381      	movs	r3, #129	; 0x81
 8000ee0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4835      	ldr	r0, [pc, #212]	; (8000fc8 <MX_GPIO_Init+0x300>)
 8000ef2:	f002 fb7b 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = XSHUNT_2_Pin|XSHUNT_6_Pin|LED_2_Pin;
 8000ef6:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8000efa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	482c      	ldr	r0, [pc, #176]	; (8000fc0 <MX_GPIO_Init+0x2f8>)
 8000f10:	f002 fb6c 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PWM_SERVO_5_Pin|PWM_SERVO_6_Pin|PWM_SERVO_7_Pin|PWM_SERVO_8_Pin;
 8000f14:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2300      	movs	r3, #0
 8000f24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f26:	2301      	movs	r3, #1
 8000f28:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4823      	ldr	r0, [pc, #140]	; (8000fc0 <MX_GPIO_Init+0x2f8>)
 8000f32:	f002 fb5b 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_5_Pin;
 8000f36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f44:	2300      	movs	r3, #0
 8000f46:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 8000f48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	481d      	ldr	r0, [pc, #116]	; (8000fc4 <MX_GPIO_Init+0x2fc>)
 8000f50:	f002 fb4c 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|XSHUNT_3_Pin;
 8000f54:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4816      	ldr	r0, [pc, #88]	; (8000fc8 <MX_GPIO_Init+0x300>)
 8000f6e:	f002 fb3d 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = PWM_SERVO_1_Pin|PWM_SERVO_2_Pin|PWM_SERVO_3_Pin|PWM_SERVO_4_Pin;
 8000f72:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f80:	2300      	movs	r3, #0
 8000f82:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000f84:	2303      	movs	r3, #3
 8000f86:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4810      	ldr	r0, [pc, #64]	; (8000fd0 <MX_GPIO_Init+0x308>)
 8000f90:	f002 fb2c 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = CONTACT_5_Pin|CONTACT_1_Pin|CONTACT_2_Pin|CONTACT_3_Pin;
 8000f94:	23b1      	movs	r3, #177	; 0xb1
 8000f96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4807      	ldr	r0, [pc, #28]	; (8000fc4 <MX_GPIO_Init+0x2fc>)
 8000fa8:	f002 fb20 	bl	80035ec <HAL_GPIO_Init>
 8000fac:	e012      	b.n	8000fd4 <MX_GPIO_Init+0x30c>
 8000fae:	bf00      	nop
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	40021400 	.word	0x40021400
 8000fb8:	40020000 	.word	0x40020000
 8000fbc:	40020400 	.word	0x40020400
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40020c00 	.word	0x40020c00
 8000fc8:	40021800 	.word	0x40021800
 8000fcc:	10110000 	.word	0x10110000
 8000fd0:	40020800 	.word	0x40020800

  /*Configure GPIO pins : PG9 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8000fd4:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000fe6:	2308      	movs	r3, #8
 8000fe8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4809      	ldr	r0, [pc, #36]	; (8001018 <MX_GPIO_Init+0x350>)
 8000ff2:	f002 fafb 	bl	80035ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CONTACT_6_Pin;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONTACT_6_GPIO_Port, &GPIO_InitStruct);
 8001002:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001006:	4619      	mov	r1, r3
 8001008:	4804      	ldr	r0, [pc, #16]	; (800101c <MX_GPIO_Init+0x354>)
 800100a:	f002 faef 	bl	80035ec <HAL_GPIO_Init>

}
 800100e:	bf00      	nop
 8001010:	3738      	adds	r7, #56	; 0x38
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40021800 	.word	0x40021800
 800101c:	40021000 	.word	0x40021000

08001020 <F_GPIO_ToogleLed1>:
		LED_1_GPIO_Port->ODR &= ~LED_1_Pin;
	}else{
		LED_1_GPIO_Port->ODR |= LED_1_Pin;
	}
}
void F_GPIO_ToogleLed1(void){
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
	if((LED_1_GPIO_Port->ODR & LED_1_Pin) > 0){
 8001024:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <F_GPIO_ToogleLed1+0x34>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800102c:	2b00      	cmp	r3, #0
 800102e:	d006      	beq.n	800103e <F_GPIO_ToogleLed1+0x1e>
		LED_1_GPIO_Port->ODR &= ~LED_1_Pin;
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <F_GPIO_ToogleLed1+0x34>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4a07      	ldr	r2, [pc, #28]	; (8001054 <F_GPIO_ToogleLed1+0x34>)
 8001036:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800103a:	6153      	str	r3, [r2, #20]
	}else{
		LED_1_GPIO_Port->ODR |= LED_1_Pin;
	}
}
 800103c:	e005      	b.n	800104a <F_GPIO_ToogleLed1+0x2a>
		LED_1_GPIO_Port->ODR |= LED_1_Pin;
 800103e:	4b05      	ldr	r3, [pc, #20]	; (8001054 <F_GPIO_ToogleLed1+0x34>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	4a04      	ldr	r2, [pc, #16]	; (8001054 <F_GPIO_ToogleLed1+0x34>)
 8001044:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001048:	6153      	str	r3, [r2, #20]
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	40020400 	.word	0x40020400

08001058 <F_GPIO_ToogleLed2>:
		LED_4_GPIO_Port->ODR &= ~LED_4_Pin;
	}else{
		LED_4_GPIO_Port->ODR |= LED_4_Pin;
	}
}
void F_GPIO_ToogleLed2(void){
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
	if((LED_4_GPIO_Port->ODR & LED_4_Pin) > 0){
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <F_GPIO_ToogleLed2+0x34>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001064:	2b00      	cmp	r3, #0
 8001066:	d006      	beq.n	8001076 <F_GPIO_ToogleLed2+0x1e>
		LED_4_GPIO_Port->ODR &= ~LED_4_Pin;
 8001068:	4b08      	ldr	r3, [pc, #32]	; (800108c <F_GPIO_ToogleLed2+0x34>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	4a07      	ldr	r2, [pc, #28]	; (800108c <F_GPIO_ToogleLed2+0x34>)
 800106e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001072:	6153      	str	r3, [r2, #20]
	}else{
		LED_4_GPIO_Port->ODR |= LED_4_Pin;
	}
}
 8001074:	e005      	b.n	8001082 <F_GPIO_ToogleLed2+0x2a>
		LED_4_GPIO_Port->ODR |= LED_4_Pin;
 8001076:	4b05      	ldr	r3, [pc, #20]	; (800108c <F_GPIO_ToogleLed2+0x34>)
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	4a04      	ldr	r2, [pc, #16]	; (800108c <F_GPIO_ToogleLed2+0x34>)
 800107c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001080:	6153      	str	r3, [r2, #20]
}
 8001082:	bf00      	nop
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	40020400 	.word	0x40020400

08001090 <F_GPIO_ToogleLed3>:
		LED_3_GPIO_Port->ODR &= ~LED_3_Pin;
	}else{
		LED_3_GPIO_Port->ODR |= LED_3_Pin;
	}
}
void F_GPIO_ToogleLed3(void){
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	if((LED_3_GPIO_Port->ODR & LED_3_Pin) > 0){
 8001094:	4b0b      	ldr	r3, [pc, #44]	; (80010c4 <F_GPIO_ToogleLed3+0x34>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	f003 0308 	and.w	r3, r3, #8
 800109c:	2b00      	cmp	r3, #0
 800109e:	d006      	beq.n	80010ae <F_GPIO_ToogleLed3+0x1e>
		LED_3_GPIO_Port->ODR &= ~LED_3_Pin;
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <F_GPIO_ToogleLed3+0x34>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a07      	ldr	r2, [pc, #28]	; (80010c4 <F_GPIO_ToogleLed3+0x34>)
 80010a6:	f023 0308 	bic.w	r3, r3, #8
 80010aa:	6153      	str	r3, [r2, #20]
	}else{
		LED_3_GPIO_Port->ODR |= LED_3_Pin;
	}
}
 80010ac:	e005      	b.n	80010ba <F_GPIO_ToogleLed3+0x2a>
		LED_3_GPIO_Port->ODR |= LED_3_Pin;
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <F_GPIO_ToogleLed3+0x34>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <F_GPIO_ToogleLed3+0x34>)
 80010b4:	f043 0308 	orr.w	r3, r3, #8
 80010b8:	6153      	str	r3, [r2, #20]
}
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	40020000 	.word	0x40020000

080010c8 <F_GPIO_ToogleLed4>:
		LED_5_GPIO_Port->ODR &= ~LED_5_Pin;
	}else{
		LED_5_GPIO_Port->ODR |= LED_5_Pin;
	}
}
void F_GPIO_ToogleLed4(void){
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	if((LED_5_GPIO_Port->ODR & LED_5_Pin) > 0){
 80010cc:	4b0b      	ldr	r3, [pc, #44]	; (80010fc <F_GPIO_ToogleLed4+0x34>)
 80010ce:	695b      	ldr	r3, [r3, #20]
 80010d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d006      	beq.n	80010e6 <F_GPIO_ToogleLed4+0x1e>
		LED_5_GPIO_Port->ODR &= ~LED_5_Pin;
 80010d8:	4b08      	ldr	r3, [pc, #32]	; (80010fc <F_GPIO_ToogleLed4+0x34>)
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	4a07      	ldr	r2, [pc, #28]	; (80010fc <F_GPIO_ToogleLed4+0x34>)
 80010de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010e2:	6153      	str	r3, [r2, #20]
	}else{
		LED_5_GPIO_Port->ODR |= LED_5_Pin;
	}
}
 80010e4:	e005      	b.n	80010f2 <F_GPIO_ToogleLed4+0x2a>
		LED_5_GPIO_Port->ODR |= LED_5_Pin;
 80010e6:	4b05      	ldr	r3, [pc, #20]	; (80010fc <F_GPIO_ToogleLed4+0x34>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	4a04      	ldr	r2, [pc, #16]	; (80010fc <F_GPIO_ToogleLed4+0x34>)
 80010ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010f0:	6153      	str	r3, [r2, #20]
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	40020c00 	.word	0x40020c00

08001100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <__NVIC_GetPriorityGrouping+0x18>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	f003 0307 	and.w	r3, r3, #7
}
 800110e:	4618      	mov	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112a:	2b00      	cmp	r3, #0
 800112c:	db0b      	blt.n	8001146 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	f003 021f 	and.w	r2, r3, #31
 8001134:	4907      	ldr	r1, [pc, #28]	; (8001154 <__NVIC_EnableIRQ+0x38>)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	095b      	lsrs	r3, r3, #5
 800113c:	2001      	movs	r0, #1
 800113e:	fa00 f202 	lsl.w	r2, r0, r2
 8001142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	e000e100 	.word	0xe000e100

08001158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	6039      	str	r1, [r7, #0]
 8001162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	db0a      	blt.n	8001182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	b2da      	uxtb	r2, r3
 8001170:	490c      	ldr	r1, [pc, #48]	; (80011a4 <__NVIC_SetPriority+0x4c>)
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	0112      	lsls	r2, r2, #4
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	440b      	add	r3, r1
 800117c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001180:	e00a      	b.n	8001198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	b2da      	uxtb	r2, r3
 8001186:	4908      	ldr	r1, [pc, #32]	; (80011a8 <__NVIC_SetPriority+0x50>)
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	f003 030f 	and.w	r3, r3, #15
 800118e:	3b04      	subs	r3, #4
 8001190:	0112      	lsls	r2, r2, #4
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	440b      	add	r3, r1
 8001196:	761a      	strb	r2, [r3, #24]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000e100 	.word	0xe000e100
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b089      	sub	sp, #36	; 0x24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	f1c3 0307 	rsb	r3, r3, #7
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	bf28      	it	cs
 80011ca:	2304      	movcs	r3, #4
 80011cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	3304      	adds	r3, #4
 80011d2:	2b06      	cmp	r3, #6
 80011d4:	d902      	bls.n	80011dc <NVIC_EncodePriority+0x30>
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3b03      	subs	r3, #3
 80011da:	e000      	b.n	80011de <NVIC_EncodePriority+0x32>
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	43da      	mvns	r2, r3
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	401a      	ands	r2, r3
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	fa01 f303 	lsl.w	r3, r1, r3
 80011fe:	43d9      	mvns	r1, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001204:	4313      	orrs	r3, r2
         );
}
 8001206:	4618      	mov	r0, r3
 8001208:	3724      	adds	r7, #36	; 0x24
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	601a      	str	r2, [r3, #0]
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	601a      	str	r2, [r3, #0]
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	431a      	orrs	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	60da      	str	r2, [r3, #12]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	f023 0201 	bic.w	r2, r3, #1
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	60da      	str	r2, [r3, #12]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012a4:	4907      	ldr	r1, [pc, #28]	; (80012c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4013      	ands	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012b6:	68fb      	ldr	r3, [r7, #12]
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	40023800 	.word	0x40023800

080012c8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80012d0:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012d4:	4907      	ldr	r1, [pc, #28]	; (80012f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4313      	orrs	r3, r2
 80012da:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80012dc:	4b05      	ldr	r3, [pc, #20]	; (80012f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4013      	ands	r3, r2
 80012e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012e6:	68fb      	ldr	r3, [r7, #12]
}
 80012e8:	bf00      	nop
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	40023800 	.word	0x40023800

080012f8 <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08e      	sub	sp, #56	; 0x38
 80012fc:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80012fe:	f107 0318 	add.w	r3, r7, #24
 8001302:	2220      	movs	r2, #32
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f015 ff9e 	bl	8017248 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130c:	463b      	mov	r3, r7
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800131c:	2002      	movs	r0, #2
 800131e:	f7ff ffbb 	bl	8001298 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration  
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8001322:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001326:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001328:	2302      	movs	r3, #2
 800132a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800132c:	2303      	movs	r3, #3
 800132e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001330:	2301      	movs	r3, #1
 8001332:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001334:	2301      	movs	r3, #1
 8001336:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001338:	2304      	movs	r3, #4
 800133a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133c:	463b      	mov	r3, r7
 800133e:	4619      	mov	r1, r3
 8001340:	4827      	ldr	r0, [pc, #156]	; (80013e0 <MX_I2C1_Init+0xe8>)
 8001342:	f005 ff0c 	bl	800715e <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001346:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800134a:	f7ff ffbd 	bl	80012c8 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800134e:	f7ff fed7 	bl	8001100 <__NVIC_GetPriorityGrouping>
 8001352:	4603      	mov	r3, r0
 8001354:	2200      	movs	r2, #0
 8001356:	2105      	movs	r1, #5
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff27 	bl	80011ac <NVIC_EncodePriority>
 800135e:	4603      	mov	r3, r0
 8001360:	4619      	mov	r1, r3
 8001362:	201f      	movs	r0, #31
 8001364:	f7ff fef8 	bl	8001158 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001368:	201f      	movs	r0, #31
 800136a:	f7ff fed7 	bl	800111c <__NVIC_EnableIRQ>
  NVIC_SetPriority(I2C1_ER_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800136e:	f7ff fec7 	bl	8001100 <__NVIC_GetPriorityGrouping>
 8001372:	4603      	mov	r3, r0
 8001374:	2200      	movs	r2, #0
 8001376:	2105      	movs	r1, #5
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ff17 	bl	80011ac <NVIC_EncodePriority>
 800137e:	4603      	mov	r3, r0
 8001380:	4619      	mov	r1, r3
 8001382:	2020      	movs	r0, #32
 8001384:	f7ff fee8 	bl	8001158 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001388:	2020      	movs	r0, #32
 800138a:	f7ff fec7 	bl	800111c <__NVIC_EnableIRQ>

  /** I2C Initialization 
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 800138e:	4815      	ldr	r0, [pc, #84]	; (80013e4 <MX_I2C1_Init+0xec>)
 8001390:	f7ff ff72 	bl	8001278 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001394:	4813      	ldr	r0, [pc, #76]	; (80013e4 <MX_I2C1_Init+0xec>)
 8001396:	f7ff ff4c 	bl	8001232 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800139a:	4812      	ldr	r0, [pc, #72]	; (80013e4 <MX_I2C1_Init+0xec>)
 800139c:	f7ff ff39 	bl	8001212 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80013a0:	2300      	movs	r3, #0
 80013a2:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 80013a4:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <MX_I2C1_Init+0xf0>)
 80013a6:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 80013a8:	2300      	movs	r3, #0
 80013aa:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80013b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013bc:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80013be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013c2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 80013c4:	f107 0318 	add.w	r3, r7, #24
 80013c8:	4619      	mov	r1, r3
 80013ca:	4806      	ldr	r0, [pc, #24]	; (80013e4 <MX_I2C1_Init+0xec>)
 80013cc:	f006 f848 	bl	8007460 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 80013d0:	2100      	movs	r1, #0
 80013d2:	4804      	ldr	r0, [pc, #16]	; (80013e4 <MX_I2C1_Init+0xec>)
 80013d4:	f7ff ff3d 	bl	8001252 <LL_I2C_SetOwnAddress2>

}
 80013d8:	bf00      	nop
 80013da:	3738      	adds	r7, #56	; 0x38
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40020400 	.word	0x40020400
 80013e4:	40005400 	.word	0x40005400
 80013e8:	000186a0 	.word	0x000186a0

080013ec <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08e      	sub	sp, #56	; 0x38
 80013f0:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80013f2:	f107 0318 	add.w	r3, r7, #24
 80013f6:	2220      	movs	r2, #32
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f015 ff24 	bl	8017248 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	463b      	mov	r3, r7
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]
 800140e:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8001410:	2020      	movs	r0, #32
 8001412:	f7ff ff41 	bl	8001298 <LL_AHB1_GRP1_EnableClock>
  /**I2C2 GPIO Configuration  
  PF0   ------> I2C2_SDA
  PF1   ------> I2C2_SCL 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8001416:	2303      	movs	r3, #3
 8001418:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800141a:	2302      	movs	r3, #2
 800141c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800141e:	2303      	movs	r3, #3
 8001420:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001422:	2301      	movs	r3, #1
 8001424:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001426:	2301      	movs	r3, #1
 8001428:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800142a:	2304      	movs	r3, #4
 800142c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800142e:	463b      	mov	r3, r7
 8001430:	4619      	mov	r1, r3
 8001432:	4818      	ldr	r0, [pc, #96]	; (8001494 <MX_I2C2_Init+0xa8>)
 8001434:	f005 fe93 	bl	800715e <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8001438:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800143c:	f7ff ff44 	bl	80012c8 <LL_APB1_GRP1_EnableClock>

  /** I2C Initialization 
  */
  LL_I2C_DisableOwnAddress2(I2C2);
 8001440:	4815      	ldr	r0, [pc, #84]	; (8001498 <MX_I2C2_Init+0xac>)
 8001442:	f7ff ff19 	bl	8001278 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 8001446:	4814      	ldr	r0, [pc, #80]	; (8001498 <MX_I2C2_Init+0xac>)
 8001448:	f7ff fef3 	bl	8001232 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 800144c:	4812      	ldr	r0, [pc, #72]	; (8001498 <MX_I2C2_Init+0xac>)
 800144e:	f7ff fee0 	bl	8001212 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001456:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_I2C2_Init+0xb0>)
 8001458:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 800145a:	2300      	movs	r3, #0
 800145c:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 800145e:	2300      	movs	r3, #0
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 800146a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800146e:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001470:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001474:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 8001476:	f107 0318 	add.w	r3, r7, #24
 800147a:	4619      	mov	r1, r3
 800147c:	4806      	ldr	r0, [pc, #24]	; (8001498 <MX_I2C2_Init+0xac>)
 800147e:	f005 ffef 	bl	8007460 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C2, 0);
 8001482:	2100      	movs	r1, #0
 8001484:	4804      	ldr	r0, [pc, #16]	; (8001498 <MX_I2C2_Init+0xac>)
 8001486:	f7ff fee4 	bl	8001252 <LL_I2C_SetOwnAddress2>

}
 800148a:	bf00      	nop
 800148c:	3738      	adds	r7, #56	; 0x38
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40021400 	.word	0x40021400
 8001498:	40005800 	.word	0x40005800
 800149c:	000186a0 	.word	0x000186a0

080014a0 <F_I2C1_WriteValue>:
/* USER CODE BEGIN 1 */

/**
 * Write a single value in a slave register
 */
int F_I2C1_WriteValue(uint8_t slave_addr, uint8_t value){
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	460a      	mov	r2, r1
 80014aa:	71fb      	strb	r3, [r7, #7]
 80014ac:	4613      	mov	r3, r2
 80014ae:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 80014b0:	b672      	cpsid	i

	__disable_irq();

	int i2c_status = I2C_STATUS_OK;
 80014b2:	2301      	movs	r3, #1
 80014b4:	60bb      	str	r3, [r7, #8]
	uint32_t timeout = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
//	uint16_t i = 0;

	// Send start
	I2C1->CR1 |= I2C_CR1_START; // send START bit
 80014ba:	4b28      	ldr	r3, [pc, #160]	; (800155c <F_I2C1_WriteValue+0xbc>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a27      	ldr	r2, [pc, #156]	; (800155c <F_I2C1_WriteValue+0xbc>)
 80014c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c4:	6013      	str	r3, [r2, #0]
	while (!(I2C1->SR1 & I2C_SR1_SB)){	// wait for START condition (SB=1)
 80014c6:	e008      	b.n	80014da <F_I2C1_WriteValue+0x3a>
		if(timeout > I2C_TIMEOUT){
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4a25      	ldr	r2, [pc, #148]	; (8001560 <F_I2C1_WriteValue+0xc0>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d901      	bls.n	80014d4 <F_I2C1_WriteValue+0x34>
			//printf("Erreur : Start Condition \n");
			return I2C_STATUS_KO;
 80014d0:	2300      	movs	r3, #0
 80014d2:	e03c      	b.n	800154e <F_I2C1_WriteValue+0xae>
		}
	timeout++;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	3301      	adds	r3, #1
 80014d8:	60fb      	str	r3, [r7, #12]
	while (!(I2C1->SR1 & I2C_SR1_SB)){	// wait for START condition (SB=1)
 80014da:	4b20      	ldr	r3, [pc, #128]	; (800155c <F_I2C1_WriteValue+0xbc>)
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <F_I2C1_WriteValue+0x28>
	}
	timeout=0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
	// Send slave address
	I2C1->DR = (slave_addr<<1) & 0xFE  ;	// address + write
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	4a1b      	ldr	r2, [pc, #108]	; (800155c <F_I2C1_WriteValue+0xbc>)
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	6113      	str	r3, [r2, #16]
	while (!(I2C1->SR1 & I2C_SR1_ADDR)){// wait for ADDRESS sent (ADDR=1)
 80014f4:	e008      	b.n	8001508 <F_I2C1_WriteValue+0x68>
		if(timeout > I2C_TIMEOUT){
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4a19      	ldr	r2, [pc, #100]	; (8001560 <F_I2C1_WriteValue+0xc0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d901      	bls.n	8001502 <F_I2C1_WriteValue+0x62>
			//printf("Erreur : Send slave address \n");
			return I2C_STATUS_KO;
 80014fe:	2300      	movs	r3, #0
 8001500:	e025      	b.n	800154e <F_I2C1_WriteValue+0xae>
		}
		timeout++;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	3301      	adds	r3, #1
 8001506:	60fb      	str	r3, [r7, #12]
	while (!(I2C1->SR1 & I2C_SR1_ADDR)){// wait for ADDRESS sent (ADDR=1)
 8001508:	4b14      	ldr	r3, [pc, #80]	; (800155c <F_I2C1_WriteValue+0xbc>)
 800150a:	695b      	ldr	r3, [r3, #20]
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d0f0      	beq.n	80014f6 <F_I2C1_WriteValue+0x56>
	}
	timeout=0;
 8001514:	2300      	movs	r3, #0
 8001516:	60fb      	str	r3, [r7, #12]
	i2c_status = I2C1->SR2; // read status to clear flag
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <F_I2C1_WriteValue+0xbc>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	60bb      	str	r3, [r7, #8]

	// Send register address
	I2C1->DR = value;
 800151e:	4a0f      	ldr	r2, [pc, #60]	; (800155c <F_I2C1_WriteValue+0xbc>)
 8001520:	79bb      	ldrb	r3, [r7, #6]
 8001522:	6113      	str	r3, [r2, #16]
	while ((!(I2C1->SR1 & I2C_SR1_TXE)) && (!(I2C1->SR1 & I2C_SR1_BTF))); // wait for DR empty (TxE)
 8001524:	bf00      	nop
 8001526:	4b0d      	ldr	r3, [pc, #52]	; (800155c <F_I2C1_WriteValue+0xbc>)
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800152e:	2b00      	cmp	r3, #0
 8001530:	d105      	bne.n	800153e <F_I2C1_WriteValue+0x9e>
 8001532:	4b0a      	ldr	r3, [pc, #40]	; (800155c <F_I2C1_WriteValue+0xbc>)
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	f003 0304 	and.w	r3, r3, #4
 800153a:	2b00      	cmp	r3, #0
 800153c:	d0f3      	beq.n	8001526 <F_I2C1_WriteValue+0x86>


	I2C1->CR1 |= I2C_CR1_STOP; // send STOP bit
 800153e:	4b07      	ldr	r3, [pc, #28]	; (800155c <F_I2C1_WriteValue+0xbc>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a06      	ldr	r2, [pc, #24]	; (800155c <F_I2C1_WriteValue+0xbc>)
 8001544:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001548:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800154a:	b662      	cpsie	i

	__enable_irq();

	return i2c_status;
 800154c:	68bb      	ldr	r3, [r7, #8]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40005400 	.word	0x40005400
 8001560:	000186a0 	.word	0x000186a0

08001564 <LL_I2C_Enable>:
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f043 0201 	orr.w	r2, r3, #1
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	601a      	str	r2, [r3, #0]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001588:	f000 feb6 	bl	80022f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800158c:	f000 f81a 	bl	80015c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001590:	f7ff fb9a 	bl	8000cc8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001594:	f000 fdcc 	bl	8002130 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001598:	f7ff feae 	bl	80012f8 <MX_I2C1_Init>
  MX_I2C2_Init();
 800159c:	f7ff ff26 	bl	80013ec <MX_I2C2_Init>
  MX_TIM4_Init();
 80015a0:	f000 fb4e 	bl	8001c40 <MX_TIM4_Init>
  MX_UART4_Init();
 80015a4:	f000 fd9a 	bl	80020dc <MX_UART4_Init>
  MX_TIM2_Init();
 80015a8:	f000 fa56 	bl	8001a58 <MX_TIM2_Init>
  MX_TIM3_Init();
 80015ac:	f000 face 	bl	8001b4c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //Init_Motors();
  LL_I2C_Enable(I2C1);
 80015b0:	4803      	ldr	r0, [pc, #12]	; (80015c0 <main+0x3c>)
 80015b2:	f7ff ffd7 	bl	8001564 <LL_I2C_Enable>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80015b6:	f7ff fadb 	bl	8000b70 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80015ba:	f009 fcd7 	bl	800af6c <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015be:	e7fe      	b.n	80015be <main+0x3a>
 80015c0:	40005400 	.word	0x40005400

080015c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b094      	sub	sp, #80	; 0x50
 80015c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ca:	f107 0320 	add.w	r3, r7, #32
 80015ce:	2230      	movs	r2, #48	; 0x30
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f015 fe38 	bl	8017248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e8:	2300      	movs	r3, #0
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	4b28      	ldr	r3, [pc, #160]	; (8001690 <SystemClock_Config+0xcc>)
 80015ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f0:	4a27      	ldr	r2, [pc, #156]	; (8001690 <SystemClock_Config+0xcc>)
 80015f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f6:	6413      	str	r3, [r2, #64]	; 0x40
 80015f8:	4b25      	ldr	r3, [pc, #148]	; (8001690 <SystemClock_Config+0xcc>)
 80015fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	4b22      	ldr	r3, [pc, #136]	; (8001694 <SystemClock_Config+0xd0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a21      	ldr	r2, [pc, #132]	; (8001694 <SystemClock_Config+0xd0>)
 800160e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	4b1f      	ldr	r3, [pc, #124]	; (8001694 <SystemClock_Config+0xd0>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800161c:	607b      	str	r3, [r7, #4]
 800161e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001620:	2301      	movs	r3, #1
 8001622:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001624:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800162a:	2302      	movs	r3, #2
 800162c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800162e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001632:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001634:	2304      	movs	r3, #4
 8001636:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001638:	23a8      	movs	r3, #168	; 0xa8
 800163a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800163c:	2302      	movs	r3, #2
 800163e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001640:	2307      	movs	r3, #7
 8001642:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001644:	f107 0320 	add.w	r3, r7, #32
 8001648:	4618      	mov	r0, r3
 800164a:	f003 fb1d 	bl	8004c88 <HAL_RCC_OscConfig>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001654:	f000 f832 	bl	80016bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001658:	230f      	movs	r3, #15
 800165a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800165c:	2302      	movs	r3, #2
 800165e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001664:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001668:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800166a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800166e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001670:	f107 030c 	add.w	r3, r7, #12
 8001674:	2105      	movs	r1, #5
 8001676:	4618      	mov	r0, r3
 8001678:	f003 fd48 	bl	800510c <HAL_RCC_ClockConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001682:	f000 f81b 	bl	80016bc <Error_Handler>
  }
}
 8001686:	bf00      	nop
 8001688:	3750      	adds	r7, #80	; 0x50
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800
 8001694:	40007000 	.word	0x40007000

08001698 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d101      	bne.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80016aa:	f000 fe47 	bl	800233c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40014400 	.word	0x40014400

080016bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
	...

080016cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	607b      	str	r3, [r7, #4]
 80016d6:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_MspInit+0x54>)
 80016d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016da:	4a11      	ldr	r2, [pc, #68]	; (8001720 <HAL_MspInit+0x54>)
 80016dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016e0:	6453      	str	r3, [r2, #68]	; 0x44
 80016e2:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <HAL_MspInit+0x54>)
 80016e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <HAL_MspInit+0x54>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f6:	4a0a      	ldr	r2, [pc, #40]	; (8001720 <HAL_MspInit+0x54>)
 80016f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016fc:	6413      	str	r3, [r2, #64]	; 0x40
 80016fe:	4b08      	ldr	r3, [pc, #32]	; (8001720 <HAL_MspInit+0x54>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	210f      	movs	r1, #15
 800170e:	f06f 0001 	mvn.w	r0, #1
 8001712:	f000 ff0d 	bl	8002530 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800

08001724 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08c      	sub	sp, #48	; 0x30
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8001734:	2200      	movs	r2, #0
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	2019      	movs	r0, #25
 800173a:	f000 fef9 	bl	8002530 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800173e:	2019      	movs	r0, #25
 8001740:	f000 ff12 	bl	8002568 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001744:	2300      	movs	r3, #0
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	4b1f      	ldr	r3, [pc, #124]	; (80017c8 <HAL_InitTick+0xa4>)
 800174a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174c:	4a1e      	ldr	r2, [pc, #120]	; (80017c8 <HAL_InitTick+0xa4>)
 800174e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001752:	6453      	str	r3, [r2, #68]	; 0x44
 8001754:	4b1c      	ldr	r3, [pc, #112]	; (80017c8 <HAL_InitTick+0xa4>)
 8001756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001760:	f107 0210 	add.w	r2, r7, #16
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4611      	mov	r1, r2
 800176a:	4618      	mov	r0, r3
 800176c:	f003 febc 	bl	80054e8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM10 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001770:	f003 fea6 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8001774:	4603      	mov	r3, r0
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800177a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800177c:	4a13      	ldr	r2, [pc, #76]	; (80017cc <HAL_InitTick+0xa8>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	0c9b      	lsrs	r3, r3, #18
 8001784:	3b01      	subs	r3, #1
 8001786:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <HAL_InitTick+0xac>)
 800178a:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <HAL_InitTick+0xb0>)
 800178c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000 / 1000) - 1;
 800178e:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <HAL_InitTick+0xac>)
 8001790:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001794:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8001796:	4a0e      	ldr	r2, [pc, #56]	; (80017d0 <HAL_InitTick+0xac>)
 8001798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179a:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <HAL_InitTick+0xac>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_InitTick+0xac>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 80017a8:	4809      	ldr	r0, [pc, #36]	; (80017d0 <HAL_InitTick+0xac>)
 80017aa:	f003 fecf 	bl	800554c <HAL_TIM_Base_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d104      	bne.n	80017be <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 80017b4:	4806      	ldr	r0, [pc, #24]	; (80017d0 <HAL_InitTick+0xac>)
 80017b6:	f003 fef4 	bl	80055a2 <HAL_TIM_Base_Start_IT>
 80017ba:	4603      	mov	r3, r0
 80017bc:	e000      	b.n	80017c0 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3730      	adds	r7, #48	; 0x30
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40023800 	.word	0x40023800
 80017cc:	431bde83 	.word	0x431bde83
 80017d0:	2000437c 	.word	0x2000437c
 80017d4:	40014400 	.word	0x40014400

080017d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <HardFault_Handler+0x4>

080017ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <MemManage_Handler+0x4>

080017f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <BusFault_Handler+0x4>

080017f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017fc:	e7fe      	b.n	80017fc <UsageFault_Handler+0x4>

080017fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001812:	f003 ff54 	bl	80056be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	2000437c 	.word	0x2000437c

08001820 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_EV_IRQn 0 */
  
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_ER_IRQn 0 */
  
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	if(UART4->SR & USART_SR_RXNE){
 8001850:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <UART4_IRQHandler+0x34>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0320 	and.w	r3, r3, #32
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00c      	beq.n	8001876 <UART4_IRQHandler+0x2a>
		UART4->SR &= ~USART_SR_RXNE;
 800185c:	4b08      	ldr	r3, [pc, #32]	; (8001880 <UART4_IRQHandler+0x34>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a07      	ldr	r2, [pc, #28]	; (8001880 <UART4_IRQHandler+0x34>)
 8001862:	f023 0320 	bic.w	r3, r3, #32
 8001866:	6013      	str	r3, [r2, #0]

		F_GPIO_ToogleLed3();
 8001868:	f7ff fc12 	bl	8001090 <F_GPIO_ToogleLed3>
		g_uart_buff = UART4->DR;
 800186c:	4b04      	ldr	r3, [pc, #16]	; (8001880 <UART4_IRQHandler+0x34>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	b2da      	uxtb	r2, r3
 8001872:	4b04      	ldr	r3, [pc, #16]	; (8001884 <UART4_IRQHandler+0x38>)
 8001874:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001876:	4804      	ldr	r0, [pc, #16]	; (8001888 <UART4_IRQHandler+0x3c>)
 8001878:	f004 ff26 	bl	80066c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40004c00 	.word	0x40004c00
 8001884:	200043bc 	.word	0x200043bc
 8001888:	20004480 	.word	0x20004480

0800188c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001890:	4802      	ldr	r0, [pc, #8]	; (800189c <ETH_IRQHandler+0x10>)
 8001892:	f001 fa7f 	bl	8002d94 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	20005ddc 	.word	0x20005ddc

080018a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80018a4:	4802      	ldr	r0, [pc, #8]	; (80018b0 <OTG_FS_IRQHandler+0x10>)
 80018a6:	f002 f9b4 	bl	8003c12 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	2000c140 	.word	0x2000c140

080018b4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	e00a      	b.n	80018dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018c6:	f3af 8000 	nop.w
 80018ca:	4601      	mov	r1, r0
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	1c5a      	adds	r2, r3, #1
 80018d0:	60ba      	str	r2, [r7, #8]
 80018d2:	b2ca      	uxtb	r2, r1
 80018d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	3301      	adds	r3, #1
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dbf0      	blt.n	80018c6 <_read+0x12>
	}

return len;
 80018e4:	687b      	ldr	r3, [r7, #4]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b086      	sub	sp, #24
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	60f8      	str	r0, [r7, #12]
 80018f6:	60b9      	str	r1, [r7, #8]
 80018f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	e009      	b.n	8001914 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	1c5a      	adds	r2, r3, #1
 8001904:	60ba      	str	r2, [r7, #8]
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	3301      	adds	r3, #1
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	429a      	cmp	r2, r3
 800191a:	dbf1      	blt.n	8001900 <_write+0x12>
	}
	return len;
 800191c:	687b      	ldr	r3, [r7, #4]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <_close>:

int _close(int file)
{
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
	return -1;
 800192e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001932:	4618      	mov	r0, r3
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
 8001946:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800194e:	605a      	str	r2, [r3, #4]
	return 0;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <_isatty>:

int _isatty(int file)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
	return 1;
 8001966:	2301      	movs	r3, #1
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
	return 0;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
	...

08001990 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001998:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <_sbrk+0x50>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <_sbrk+0x16>
		heap_end = &end;
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <_sbrk+0x50>)
 80019a2:	4a10      	ldr	r2, [pc, #64]	; (80019e4 <_sbrk+0x54>)
 80019a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <_sbrk+0x50>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80019ac:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <_sbrk+0x50>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	466a      	mov	r2, sp
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d905      	bls.n	80019c6 <_sbrk+0x36>
	{
		errno = ENOMEM;
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <_sbrk+0x58>)
 80019bc:	220c      	movs	r2, #12
 80019be:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80019c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019c4:	e006      	b.n	80019d4 <_sbrk+0x44>
	}

	heap_end += incr;
 80019c6:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <_sbrk+0x50>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	4a04      	ldr	r2, [pc, #16]	; (80019e0 <_sbrk+0x50>)
 80019d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80019d2:	68fb      	ldr	r3, [r7, #12]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	20000454 	.word	0x20000454
 80019e4:	2000c548 	.word	0x2000c548
 80019e8:	2000ac9c 	.word	0x2000ac9c

080019ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019f0:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <SystemInit+0x60>)
 80019f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019f6:	4a15      	ldr	r2, [pc, #84]	; (8001a4c <SystemInit+0x60>)
 80019f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001a00:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <SystemInit+0x64>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a12      	ldr	r2, [pc, #72]	; (8001a50 <SystemInit+0x64>)
 8001a06:	f043 0301 	orr.w	r3, r3, #1
 8001a0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a0c:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <SystemInit+0x64>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001a12:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <SystemInit+0x64>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a0e      	ldr	r2, [pc, #56]	; (8001a50 <SystemInit+0x64>)
 8001a18:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001a1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a20:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <SystemInit+0x64>)
 8001a24:	4a0b      	ldr	r2, [pc, #44]	; (8001a54 <SystemInit+0x68>)
 8001a26:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <SystemInit+0x64>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a08      	ldr	r2, [pc, #32]	; (8001a50 <SystemInit+0x64>)
 8001a2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a32:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <SystemInit+0x64>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a3a:	4b04      	ldr	r3, [pc, #16]	; (8001a4c <SystemInit+0x60>)
 8001a3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a40:	609a      	str	r2, [r3, #8]
#endif
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	e000ed00 	.word	0xe000ed00
 8001a50:	40023800 	.word	0x40023800
 8001a54:	24003010 	.word	0x24003010

08001a58 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	; 0x28
 8001a5c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a5e:	f107 0318 	add.w	r3, r7, #24
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6c:	f107 0310 	add.w	r3, r7, #16
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a76:	463b      	mov	r3, r7
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8001a82:	4b31      	ldr	r3, [pc, #196]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001a84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a8a:	4b2f      	ldr	r3, [pc, #188]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a90:	4b2d      	ldr	r3, [pc, #180]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001a96:	4b2c      	ldr	r3, [pc, #176]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a9c:	4b2a      	ldr	r3, [pc, #168]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa2:	4b29      	ldr	r3, [pc, #164]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aa8:	4827      	ldr	r0, [pc, #156]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001aaa:	f003 fd4f 	bl	800554c <HAL_TIM_Base_Init>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 8001ab4:	f7ff fe02 	bl	80016bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001abc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001abe:	f107 0318 	add.w	r3, r7, #24
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4820      	ldr	r0, [pc, #128]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001ac6:	f004 f865 	bl	8005b94 <HAL_TIM_ConfigClockSource>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001ad0:	f7ff fdf4 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001ad4:	481c      	ldr	r0, [pc, #112]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001ad6:	f003 fdbd 	bl	8005654 <HAL_TIM_IC_Init>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ae0:	f7ff fdec 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aec:	f107 0310 	add.w	r3, r7, #16
 8001af0:	4619      	mov	r1, r3
 8001af2:	4815      	ldr	r0, [pc, #84]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001af4:	f004 fd42 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8001afe:	f7ff fddd 	bl	80016bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001b02:	230a      	movs	r3, #10
 8001b04:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b06:	2301      	movs	r3, #1
 8001b08:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b12:	463b      	mov	r3, r7
 8001b14:	2200      	movs	r2, #0
 8001b16:	4619      	mov	r1, r3
 8001b18:	480b      	ldr	r0, [pc, #44]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001b1a:	f003 fed8 	bl	80058ce <HAL_TIM_IC_ConfigChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8001b24:	f7ff fdca 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001b28:	463b      	mov	r3, r7
 8001b2a:	2204      	movs	r2, #4
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4806      	ldr	r0, [pc, #24]	; (8001b48 <MX_TIM2_Init+0xf0>)
 8001b30:	f003 fecd 	bl	80058ce <HAL_TIM_IC_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8001b3a:	f7ff fdbf 	bl	80016bc <Error_Handler>
  }

}
 8001b3e:	bf00      	nop
 8001b40:	3728      	adds	r7, #40	; 0x28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20004440 	.word	0x20004440

08001b4c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b52:	f107 0318 	add.w	r3, r7, #24
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 8001b76:	4b30      	ldr	r3, [pc, #192]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001b78:	4a30      	ldr	r2, [pc, #192]	; (8001c3c <MX_TIM3_Init+0xf0>)
 8001b7a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b7c:	4b2e      	ldr	r3, [pc, #184]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b82:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8001b88:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8e:	4b2a      	ldr	r3, [pc, #168]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b94:	4b28      	ldr	r3, [pc, #160]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b9a:	4827      	ldr	r0, [pc, #156]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001b9c:	f003 fcd6 	bl	800554c <HAL_TIM_Base_Init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 8001ba6:	f7ff fd89 	bl	80016bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001baa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bae:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001bb0:	f107 0318 	add.w	r3, r7, #24
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4820      	ldr	r0, [pc, #128]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001bb8:	f003 ffec 	bl	8005b94 <HAL_TIM_ConfigClockSource>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8001bc2:	f7ff fd7b 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001bc6:	481c      	ldr	r0, [pc, #112]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001bc8:	f003 fd44 	bl	8005654 <HAL_TIM_IC_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001bd2:	f7ff fd73 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bde:	f107 0310 	add.w	r3, r7, #16
 8001be2:	4619      	mov	r1, r3
 8001be4:	4814      	ldr	r0, [pc, #80]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001be6:	f004 fcc9 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM3_Init+0xa8>
  {
    Error_Handler();
 8001bf0:	f7ff fd64 	bl	80016bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001bf4:	230a      	movs	r3, #10
 8001bf6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c00:	2300      	movs	r3, #0
 8001c02:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c04:	463b      	mov	r3, r7
 8001c06:	2200      	movs	r2, #0
 8001c08:	4619      	mov	r1, r3
 8001c0a:	480b      	ldr	r0, [pc, #44]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001c0c:	f003 fe5f 	bl	80058ce <HAL_TIM_IC_ConfigChannel>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8001c16:	f7ff fd51 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4805      	ldr	r0, [pc, #20]	; (8001c38 <MX_TIM3_Init+0xec>)
 8001c22:	f003 fe54 	bl	80058ce <HAL_TIM_IC_ConfigChannel>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8001c2c:	f7ff fd46 	bl	80016bc <Error_Handler>
  }

}
 8001c30:	bf00      	nop
 8001c32:	3728      	adds	r7, #40	; 0x28
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20004400 	.word	0x20004400
 8001c3c:	40000400 	.word	0x40000400

08001c40 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08e      	sub	sp, #56	; 0x38
 8001c44:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c54:	f107 0320 	add.w	r3, r7, #32
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
 8001c6c:	615a      	str	r2, [r3, #20]
 8001c6e:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001c70:	4b33      	ldr	r3, [pc, #204]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001c72:	4a34      	ldr	r2, [pc, #208]	; (8001d44 <MX_TIM4_Init+0x104>)
 8001c74:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001c76:	4b32      	ldr	r3, [pc, #200]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001c78:	2201      	movs	r2, #1
 8001c7a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7c:	4b30      	ldr	r3, [pc, #192]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2250;
 8001c82:	4b2f      	ldr	r3, [pc, #188]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001c84:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8001c88:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c8a:	4b2d      	ldr	r3, [pc, #180]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c90:	4b2b      	ldr	r3, [pc, #172]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001c92:	2280      	movs	r2, #128	; 0x80
 8001c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c96:	482a      	ldr	r0, [pc, #168]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001c98:	f003 fc58 	bl	800554c <HAL_TIM_Base_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001ca2:	f7ff fd0b 	bl	80016bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ca6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001caa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001cac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4823      	ldr	r0, [pc, #140]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001cb4:	f003 ff6e 	bl	8005b94 <HAL_TIM_ConfigClockSource>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001cbe:	f7ff fcfd 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001cc2:	481f      	ldr	r0, [pc, #124]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001cc4:	f003 fc91 	bl	80055ea <HAL_TIM_PWM_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001cce:	f7ff fcf5 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cda:	f107 0320 	add.w	r3, r7, #32
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4817      	ldr	r0, [pc, #92]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001ce2:	f004 fc4b 	bl	800657c <HAL_TIMEx_MasterConfigSynchronization>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001cec:	f7ff fce6 	bl	80016bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cf0:	2360      	movs	r3, #96	; 0x60
 8001cf2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 20;
 8001cf4:	2314      	movs	r3, #20
 8001cf6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d00:	1d3b      	adds	r3, r7, #4
 8001d02:	2208      	movs	r2, #8
 8001d04:	4619      	mov	r1, r3
 8001d06:	480e      	ldr	r0, [pc, #56]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001d08:	f003 fe7e 	bl	8005a08 <HAL_TIM_PWM_ConfigChannel>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001d12:	f7ff fcd3 	bl	80016bc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	220c      	movs	r2, #12
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4807      	ldr	r0, [pc, #28]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001d22:	f003 fe71 	bl	8005a08 <HAL_TIM_PWM_ConfigChannel>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8001d2c:	f7ff fcc6 	bl	80016bc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8001d30:	4803      	ldr	r0, [pc, #12]	; (8001d40 <MX_TIM4_Init+0x100>)
 8001d32:	f000 f8b9 	bl	8001ea8 <HAL_TIM_MspPostInit>

}
 8001d36:	bf00      	nop
 8001d38:	3738      	adds	r7, #56	; 0x38
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200043c0 	.word	0x200043c0
 8001d44:	40000800 	.word	0x40000800

08001d48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08e      	sub	sp, #56	; 0x38
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d68:	d14b      	bne.n	8001e02 <HAL_TIM_Base_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	623b      	str	r3, [r7, #32]
 8001d6e:	4b49      	ldr	r3, [pc, #292]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	4a48      	ldr	r2, [pc, #288]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6413      	str	r3, [r2, #64]	; 0x40
 8001d7a:	4b46      	ldr	r3, [pc, #280]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	623b      	str	r3, [r7, #32]
 8001d84:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	61fb      	str	r3, [r7, #28]
 8001d8a:	4b42      	ldr	r3, [pc, #264]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a41      	ldr	r2, [pc, #260]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b3f      	ldr	r3, [pc, #252]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	61fb      	str	r3, [r7, #28]
 8001da0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
 8001da6:	4b3b      	ldr	r3, [pc, #236]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a3a      	ldr	r2, [pc, #232]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001dac:	f043 0302 	orr.w	r3, r3, #2
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b38      	ldr	r3, [pc, #224]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = QEI_M1_CH1_Pin;
 8001dbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001dc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QEI_M1_CH1_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd8:	4619      	mov	r1, r3
 8001dda:	482f      	ldr	r0, [pc, #188]	; (8001e98 <HAL_TIM_Base_MspInit+0x150>)
 8001ddc:	f001 fc06 	bl	80035ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QEI_M1_CH2_Pin;
 8001de0:	2308      	movs	r3, #8
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001df0:	2301      	movs	r3, #1
 8001df2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QEI_M1_CH2_GPIO_Port, &GPIO_InitStruct);
 8001df4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4828      	ldr	r0, [pc, #160]	; (8001e9c <HAL_TIM_Base_MspInit+0x154>)
 8001dfc:	f001 fbf6 	bl	80035ec <HAL_GPIO_Init>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e00:	e044      	b.n	8001e8c <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM3)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a26      	ldr	r2, [pc, #152]	; (8001ea0 <HAL_TIM_Base_MspInit+0x158>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d12c      	bne.n	8001e66 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	4a1f      	ldr	r2, [pc, #124]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e16:	f043 0302 	orr.w	r3, r3, #2
 8001e1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1c:	4b1d      	ldr	r3, [pc, #116]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	f003 0302 	and.w	r3, r3, #2
 8001e24:	617b      	str	r3, [r7, #20]
 8001e26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e28:	2300      	movs	r3, #0
 8001e2a:	613b      	str	r3, [r7, #16]
 8001e2c:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e30:	4a18      	ldr	r2, [pc, #96]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e32:	f043 0302 	orr.w	r3, r3, #2
 8001e36:	6313      	str	r3, [r2, #48]	; 0x30
 8001e38:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	613b      	str	r3, [r7, #16]
 8001e42:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = QEI_M2_CH1_Pin|QEI_M2_CH2_Pin;
 8001e44:	2330      	movs	r3, #48	; 0x30
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e54:	2302      	movs	r3, #2
 8001e56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	480f      	ldr	r0, [pc, #60]	; (8001e9c <HAL_TIM_Base_MspInit+0x154>)
 8001e60:	f001 fbc4 	bl	80035ec <HAL_GPIO_Init>
}
 8001e64:	e012      	b.n	8001e8c <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM4)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ea4 <HAL_TIM_Base_MspInit+0x15c>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d10d      	bne.n	8001e8c <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	4b07      	ldr	r3, [pc, #28]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e78:	4a06      	ldr	r2, [pc, #24]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e7a:	f043 0304 	orr.w	r3, r3, #4
 8001e7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001e80:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <HAL_TIM_Base_MspInit+0x14c>)
 8001e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
}
 8001e8c:	bf00      	nop
 8001e8e:	3738      	adds	r7, #56	; 0x38
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020000 	.word	0x40020000
 8001e9c:	40020400 	.word	0x40020400
 8001ea0:	40000400 	.word	0x40000400
 8001ea4:	40000800 	.word	0x40000800

08001ea8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 030c 	add.w	r3, r7, #12
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a12      	ldr	r2, [pc, #72]	; (8001f10 <HAL_TIM_MspPostInit+0x68>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d11e      	bne.n	8001f08 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <HAL_TIM_MspPostInit+0x6c>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a10      	ldr	r2, [pc, #64]	; (8001f14 <HAL_TIM_MspPostInit+0x6c>)
 8001ed4:	f043 0308 	orr.w	r3, r3, #8
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <HAL_TIM_MspPostInit+0x6c>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	60bb      	str	r3, [r7, #8]
 8001ee4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration    
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = CMD_MOTEUR_DROIT_Pin|CMD_MOTEUR_GAUCHE_Pin;
 8001ee6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001eea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eec:	2302      	movs	r3, #2
 8001eee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	4619      	mov	r1, r3
 8001f02:	4805      	ldr	r0, [pc, #20]	; (8001f18 <HAL_TIM_MspPostInit+0x70>)
 8001f04:	f001 fb72 	bl	80035ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001f08:	bf00      	nop
 8001f0a:	3720      	adds	r7, #32
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40000800 	.word	0x40000800
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40020c00 	.word	0x40020c00

08001f1c <__NVIC_GetPriorityGrouping>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f20:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <__NVIC_GetPriorityGrouping+0x18>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	0a1b      	lsrs	r3, r3, #8
 8001f26:	f003 0307 	and.w	r3, r3, #7
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <__NVIC_EnableIRQ>:
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	db0b      	blt.n	8001f62 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	f003 021f 	and.w	r2, r3, #31
 8001f50:	4907      	ldr	r1, [pc, #28]	; (8001f70 <__NVIC_EnableIRQ+0x38>)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	095b      	lsrs	r3, r3, #5
 8001f58:	2001      	movs	r0, #1
 8001f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	e000e100 	.word	0xe000e100

08001f74 <__NVIC_SetPriority>:
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	6039      	str	r1, [r7, #0]
 8001f7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	db0a      	blt.n	8001f9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	b2da      	uxtb	r2, r3
 8001f8c:	490c      	ldr	r1, [pc, #48]	; (8001fc0 <__NVIC_SetPriority+0x4c>)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	0112      	lsls	r2, r2, #4
 8001f94:	b2d2      	uxtb	r2, r2
 8001f96:	440b      	add	r3, r1
 8001f98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f9c:	e00a      	b.n	8001fb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	4908      	ldr	r1, [pc, #32]	; (8001fc4 <__NVIC_SetPriority+0x50>)
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	f003 030f 	and.w	r3, r3, #15
 8001faa:	3b04      	subs	r3, #4
 8001fac:	0112      	lsls	r2, r2, #4
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	761a      	strb	r2, [r3, #24]
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	e000e100 	.word	0xe000e100
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <NVIC_EncodePriority>:
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b089      	sub	sp, #36	; 0x24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	f1c3 0307 	rsb	r3, r3, #7
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	bf28      	it	cs
 8001fe6:	2304      	movcs	r3, #4
 8001fe8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	3304      	adds	r3, #4
 8001fee:	2b06      	cmp	r3, #6
 8001ff0:	d902      	bls.n	8001ff8 <NVIC_EncodePriority+0x30>
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3b03      	subs	r3, #3
 8001ff6:	e000      	b.n	8001ffa <NVIC_EncodePriority+0x32>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ffc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43da      	mvns	r2, r3
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	401a      	ands	r2, r3
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002010:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	fa01 f303 	lsl.w	r3, r1, r3
 800201a:	43d9      	mvns	r1, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002020:	4313      	orrs	r3, r2
}
 8002022:	4618      	mov	r0, r3
 8002024:	3724      	adds	r7, #36	; 0x24
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800202e:	b480      	push	{r7}
 8002030:	b083      	sub	sp, #12
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	60da      	str	r2, [r3, #12]
}
 8002042:	bf00      	nop
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800204e:	b480      	push	{r7}
 8002050:	b083      	sub	sp, #12
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	615a      	str	r2, [r3, #20]
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <LL_AHB1_GRP1_EnableClock>:
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002084:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002088:	4907      	ldr	r1, [pc, #28]	; (80020a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4313      	orrs	r3, r2
 800208e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002090:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4013      	ands	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800209a:	68fb      	ldr	r3, [r7, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	40023800 	.word	0x40023800

080020ac <LL_APB1_GRP1_EnableClock>:
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80020b4:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020b8:	4907      	ldr	r1, [pc, #28]	; (80020d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4313      	orrs	r3, r2
 80020be:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80020c0:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4013      	ands	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020ca:	68fb      	ldr	r3, [r7, #12]
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	40023800 	.word	0x40023800

080020dc <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 80020e0:	4b11      	ldr	r3, [pc, #68]	; (8002128 <MX_UART4_Init+0x4c>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	; (800212c <MX_UART4_Init+0x50>)
 80020e4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 80020e6:	4b10      	ldr	r3, [pc, #64]	; (8002128 <MX_UART4_Init+0x4c>)
 80020e8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80020ec:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80020ee:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <MX_UART4_Init+0x4c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <MX_UART4_Init+0x4c>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80020fa:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <MX_UART4_Init+0x4c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002100:	4b09      	ldr	r3, [pc, #36]	; (8002128 <MX_UART4_Init+0x4c>)
 8002102:	220c      	movs	r2, #12
 8002104:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002106:	4b08      	ldr	r3, [pc, #32]	; (8002128 <MX_UART4_Init+0x4c>)
 8002108:	2200      	movs	r2, #0
 800210a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800210c:	4b06      	ldr	r3, [pc, #24]	; (8002128 <MX_UART4_Init+0x4c>)
 800210e:	2200      	movs	r2, #0
 8002110:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002112:	4805      	ldr	r0, [pc, #20]	; (8002128 <MX_UART4_Init+0x4c>)
 8002114:	f004 fa8b 	bl	800662e <HAL_UART_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800211e:	f7ff facd 	bl	80016bc <Error_Handler>
  }

}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	20004480 	.word	0x20004480
 800212c:	40004c00 	.word	0x40004c00

08002130 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08e      	sub	sp, #56	; 0x38
 8002134:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002136:	f107 031c 	add.w	r3, r7, #28
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
 8002140:	609a      	str	r2, [r3, #8]
 8002142:	60da      	str	r2, [r3, #12]
 8002144:	611a      	str	r2, [r3, #16]
 8002146:	615a      	str	r2, [r3, #20]
 8002148:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214a:	1d3b      	adds	r3, r7, #4
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
 8002158:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800215a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800215e:	f7ff ffa5 	bl	80020ac <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002162:	2008      	movs	r0, #8
 8002164:	f7ff ff8a 	bl	800207c <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration  
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8002168:	f44f 7340 	mov.w	r3, #768	; 0x300
 800216c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800216e:	2302      	movs	r3, #2
 8002170:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002172:	2303      	movs	r3, #3
 8002174:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800217a:	2301      	movs	r3, #1
 800217c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800217e:	2307      	movs	r3, #7
 8002180:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	4619      	mov	r1, r3
 8002186:	4819      	ldr	r0, [pc, #100]	; (80021ec <MX_USART3_UART_Init+0xbc>)
 8002188:	f004 ffe9 	bl	800715e <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800218c:	f7ff fec6 	bl	8001f1c <__NVIC_GetPriorityGrouping>
 8002190:	4603      	mov	r3, r0
 8002192:	2200      	movs	r2, #0
 8002194:	2105      	movs	r1, #5
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff ff16 	bl	8001fc8 <NVIC_EncodePriority>
 800219c:	4603      	mov	r3, r0
 800219e:	4619      	mov	r1, r3
 80021a0:	2027      	movs	r0, #39	; 0x27
 80021a2:	f7ff fee7 	bl	8001f74 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 80021a6:	2027      	movs	r0, #39	; 0x27
 80021a8:	f7ff fec6 	bl	8001f38 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 57600;
 80021ac:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80021b0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80021b2:	2300      	movs	r3, #0
 80021b4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80021b6:	2300      	movs	r3, #0
 80021b8:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80021ba:	2300      	movs	r3, #0
 80021bc:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80021be:	230c      	movs	r3, #12
 80021c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80021c2:	2300      	movs	r3, #0
 80021c4:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80021c6:	2300      	movs	r3, #0
 80021c8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 80021ca:	f107 031c 	add.w	r3, r7, #28
 80021ce:	4619      	mov	r1, r3
 80021d0:	4807      	ldr	r0, [pc, #28]	; (80021f0 <MX_USART3_UART_Init+0xc0>)
 80021d2:	f005 fba7 	bl	8007924 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 80021d6:	4806      	ldr	r0, [pc, #24]	; (80021f0 <MX_USART3_UART_Init+0xc0>)
 80021d8:	f7ff ff39 	bl	800204e <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 80021dc:	4804      	ldr	r0, [pc, #16]	; (80021f0 <MX_USART3_UART_Init+0xc0>)
 80021de:	f7ff ff26 	bl	800202e <LL_USART_Enable>

}
 80021e2:	bf00      	nop
 80021e4:	3738      	adds	r7, #56	; 0x38
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40020c00 	.word	0x40020c00
 80021f0:	40004800 	.word	0x40004800

080021f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08a      	sub	sp, #40	; 0x28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a21      	ldr	r2, [pc, #132]	; (8002298 <HAL_UART_MspInit+0xa4>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d13c      	bne.n	8002290 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	4b20      	ldr	r3, [pc, #128]	; (800229c <HAL_UART_MspInit+0xa8>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	4a1f      	ldr	r2, [pc, #124]	; (800229c <HAL_UART_MspInit+0xa8>)
 8002220:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002224:	6413      	str	r3, [r2, #64]	; 0x40
 8002226:	4b1d      	ldr	r3, [pc, #116]	; (800229c <HAL_UART_MspInit+0xa8>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_UART_MspInit+0xa8>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a18      	ldr	r2, [pc, #96]	; (800229c <HAL_UART_MspInit+0xa8>)
 800223c:	f043 0304 	orr.w	r3, r3, #4
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b16      	ldr	r3, [pc, #88]	; (800229c <HAL_UART_MspInit+0xa8>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0304 	and.w	r3, r3, #4
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800224e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002252:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002254:	2302      	movs	r3, #2
 8002256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002258:	2301      	movs	r3, #1
 800225a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002260:	2308      	movs	r3, #8
 8002262:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002264:	f107 0314 	add.w	r3, r7, #20
 8002268:	4619      	mov	r1, r3
 800226a:	480d      	ldr	r0, [pc, #52]	; (80022a0 <HAL_UART_MspInit+0xac>)
 800226c:	f001 f9be 	bl	80035ec <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002270:	2200      	movs	r2, #0
 8002272:	2105      	movs	r1, #5
 8002274:	2034      	movs	r0, #52	; 0x34
 8002276:	f000 f95b 	bl	8002530 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800227a:	2034      	movs	r0, #52	; 0x34
 800227c:	f000 f974 	bl	8002568 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */
	UART4->CR1 |= USART_CR1_UE 	// UART Enable
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <HAL_UART_MspInit+0xa4>)
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	4a04      	ldr	r2, [pc, #16]	; (8002298 <HAL_UART_MspInit+0xa4>)
 8002286:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800228a:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 800228e:	60d3      	str	r3, [r2, #12]
				| USART_CR1_RE		// Rx enbale
				| USART_CR1_RXNEIE;	// Rx enable interrupt
  /* USER CODE END UART4_MspInit 1 */
  }
}
 8002290:	bf00      	nop
 8002292:	3728      	adds	r7, #40	; 0x28
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40004c00 	.word	0x40004c00
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020800 	.word	0x40020800

080022a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80022a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022dc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80022a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80022aa:	e003      	b.n	80022b4 <LoopCopyDataInit>

080022ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80022ac:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80022ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80022b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80022b2:	3104      	adds	r1, #4

080022b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80022b4:	480b      	ldr	r0, [pc, #44]	; (80022e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80022b6:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80022b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80022ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80022bc:	d3f6      	bcc.n	80022ac <CopyDataInit>
  ldr  r2, =_sbss
 80022be:	4a0b      	ldr	r2, [pc, #44]	; (80022ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80022c0:	e002      	b.n	80022c8 <LoopFillZerobss>

080022c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80022c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80022c4:	f842 3b04 	str.w	r3, [r2], #4

080022c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80022c8:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80022ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80022cc:	d3f9      	bcc.n	80022c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022ce:	f7ff fb8d 	bl	80019ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022d2:	f014 ff6b 	bl	80171ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022d6:	f7ff f955 	bl	8001584 <main>
  bx  lr    
 80022da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80022dc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80022e0:	0801a44c 	.word	0x0801a44c
  ldr  r0, =_sdata
 80022e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80022e8:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 80022ec:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 80022f0:	2000c548 	.word	0x2000c548

080022f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022f4:	e7fe      	b.n	80022f4 <ADC_IRQHandler>
	...

080022f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <HAL_Init+0x40>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0d      	ldr	r2, [pc, #52]	; (8002338 <HAL_Init+0x40>)
 8002302:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002306:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <HAL_Init+0x40>)
 800230e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002312:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002314:	4b08      	ldr	r3, [pc, #32]	; (8002338 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a07      	ldr	r2, [pc, #28]	; (8002338 <HAL_Init+0x40>)
 800231a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002320:	2003      	movs	r0, #3
 8002322:	f000 f8fa 	bl	800251a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002326:	2000      	movs	r0, #0
 8002328:	f7ff f9fc 	bl	8001724 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800232c:	f7ff f9ce 	bl	80016cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40023c00 	.word	0x40023c00

0800233c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002340:	4b06      	ldr	r3, [pc, #24]	; (800235c <HAL_IncTick+0x20>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4b06      	ldr	r3, [pc, #24]	; (8002360 <HAL_IncTick+0x24>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4413      	add	r3, r2
 800234c:	4a04      	ldr	r2, [pc, #16]	; (8002360 <HAL_IncTick+0x24>)
 800234e:	6013      	str	r3, [r2, #0]
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	20000004 	.word	0x20000004
 8002360:	200044c0 	.word	0x200044c0

08002364 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return uwTick;
 8002368:	4b03      	ldr	r3, [pc, #12]	; (8002378 <HAL_GetTick+0x14>)
 800236a:	681b      	ldr	r3, [r3, #0]
}
 800236c:	4618      	mov	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	200044c0 	.word	0x200044c0

0800237c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002384:	f7ff ffee 	bl	8002364 <HAL_GetTick>
 8002388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002394:	d005      	beq.n	80023a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <HAL_Delay+0x40>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023a2:	bf00      	nop
 80023a4:	f7ff ffde 	bl	8002364 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d8f7      	bhi.n	80023a4 <HAL_Delay+0x28>
  {
  }
}
 80023b4:	bf00      	nop
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000004 	.word	0x20000004

080023c0 <__NVIC_SetPriorityGrouping>:
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d0:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023dc:	4013      	ands	r3, r2
 80023de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f2:	4a04      	ldr	r2, [pc, #16]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	60d3      	str	r3, [r2, #12]
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_GetPriorityGrouping>:
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <__NVIC_GetPriorityGrouping+0x18>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	f003 0307 	and.w	r3, r3, #7
}
 8002416:	4618      	mov	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_EnableIRQ>:
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	2b00      	cmp	r3, #0
 8002434:	db0b      	blt.n	800244e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	4907      	ldr	r1, [pc, #28]	; (800245c <__NVIC_EnableIRQ+0x38>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	2001      	movs	r0, #1
 8002446:	fa00 f202 	lsl.w	r2, r0, r2
 800244a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	e000e100 	.word	0xe000e100

08002460 <__NVIC_SetPriority>:
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	6039      	str	r1, [r7, #0]
 800246a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	db0a      	blt.n	800248a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	b2da      	uxtb	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	; (80024ac <__NVIC_SetPriority+0x4c>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	0112      	lsls	r2, r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	440b      	add	r3, r1
 8002484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002488:	e00a      	b.n	80024a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4908      	ldr	r1, [pc, #32]	; (80024b0 <__NVIC_SetPriority+0x50>)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3b04      	subs	r3, #4
 8002498:	0112      	lsls	r2, r2, #4
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	440b      	add	r3, r1
 800249e:	761a      	strb	r2, [r3, #24]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <NVIC_EncodePriority>:
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	; 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f1c3 0307 	rsb	r3, r3, #7
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf28      	it	cs
 80024d2:	2304      	movcs	r3, #4
 80024d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3304      	adds	r3, #4
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d902      	bls.n	80024e4 <NVIC_EncodePriority+0x30>
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3b03      	subs	r3, #3
 80024e2:	e000      	b.n	80024e6 <NVIC_EncodePriority+0x32>
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	401a      	ands	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa01 f303 	lsl.w	r3, r1, r3
 8002506:	43d9      	mvns	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	4313      	orrs	r3, r2
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	; 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b082      	sub	sp, #8
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7ff ff4c 	bl	80023c0 <__NVIC_SetPriorityGrouping>
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
 800253c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002542:	f7ff ff61 	bl	8002408 <__NVIC_GetPriorityGrouping>
 8002546:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	68b9      	ldr	r1, [r7, #8]
 800254c:	6978      	ldr	r0, [r7, #20]
 800254e:	f7ff ffb1 	bl	80024b4 <NVIC_EncodePriority>
 8002552:	4602      	mov	r2, r0
 8002554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002558:	4611      	mov	r1, r2
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ff80 	bl	8002460 <__NVIC_SetPriority>
}
 8002560:	bf00      	nop
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff ff54 	bl	8002424 <__NVIC_EnableIRQ>
}
 800257c:	bf00      	nop
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d004      	beq.n	80025a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2280      	movs	r2, #128	; 0x80
 800259c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e00c      	b.n	80025bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2205      	movs	r2, #5
 80025a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0201 	bic.w	r2, r2, #1
 80025b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	61fb      	str	r3, [r7, #28]
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80025d8:	4baa      	ldr	r3, [pc, #680]	; (8002884 <HAL_ETH_Init+0x2bc>)
 80025da:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80025e0:	2300      	movs	r3, #0
 80025e2:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e185      	b.n	80028fa <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f006 fe2a 	bl	800925c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002608:	2300      	movs	r3, #0
 800260a:	60bb      	str	r3, [r7, #8]
 800260c:	4b9e      	ldr	r3, [pc, #632]	; (8002888 <HAL_ETH_Init+0x2c0>)
 800260e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002610:	4a9d      	ldr	r2, [pc, #628]	; (8002888 <HAL_ETH_Init+0x2c0>)
 8002612:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002616:	6453      	str	r3, [r2, #68]	; 0x44
 8002618:	4b9b      	ldr	r3, [pc, #620]	; (8002888 <HAL_ETH_Init+0x2c0>)
 800261a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002624:	4b99      	ldr	r3, [pc, #612]	; (800288c <HAL_ETH_Init+0x2c4>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	4a98      	ldr	r2, [pc, #608]	; (800288c <HAL_ETH_Init+0x2c4>)
 800262a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800262e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002630:	4b96      	ldr	r3, [pc, #600]	; (800288c <HAL_ETH_Init+0x2c4>)
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	4994      	ldr	r1, [pc, #592]	; (800288c <HAL_ETH_Init+0x2c4>)
 800263a:	4313      	orrs	r3, r2
 800263c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f042 0201 	orr.w	r2, r2, #1
 8002650:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002654:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002656:	f7ff fe85 	bl	8002364 <HAL_GetTick>
 800265a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800265c:	e011      	b.n	8002682 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800265e:	f7ff fe81 	bl	8002364 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800266c:	d909      	bls.n	8002682 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2203      	movs	r2, #3
 8002672:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e13b      	b.n	80028fa <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0301 	and.w	r3, r3, #1
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1e4      	bne.n	800265e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f023 031c 	bic.w	r3, r3, #28
 80026a2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80026a4:	f002 feec 	bl	8005480 <HAL_RCC_GetHCLKFreq>
 80026a8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	4a78      	ldr	r2, [pc, #480]	; (8002890 <HAL_ETH_Init+0x2c8>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d908      	bls.n	80026c4 <HAL_ETH_Init+0xfc>
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	4a77      	ldr	r2, [pc, #476]	; (8002894 <HAL_ETH_Init+0x2cc>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d804      	bhi.n	80026c4 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	f043 0308 	orr.w	r3, r3, #8
 80026c0:	61fb      	str	r3, [r7, #28]
 80026c2:	e027      	b.n	8002714 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	4a73      	ldr	r2, [pc, #460]	; (8002894 <HAL_ETH_Init+0x2cc>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d908      	bls.n	80026de <HAL_ETH_Init+0x116>
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	4a72      	ldr	r2, [pc, #456]	; (8002898 <HAL_ETH_Init+0x2d0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d804      	bhi.n	80026de <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	f043 030c 	orr.w	r3, r3, #12
 80026da:	61fb      	str	r3, [r7, #28]
 80026dc:	e01a      	b.n	8002714 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	4a6d      	ldr	r2, [pc, #436]	; (8002898 <HAL_ETH_Init+0x2d0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d903      	bls.n	80026ee <HAL_ETH_Init+0x126>
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	4a6c      	ldr	r2, [pc, #432]	; (800289c <HAL_ETH_Init+0x2d4>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d911      	bls.n	8002712 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	4a6a      	ldr	r2, [pc, #424]	; (800289c <HAL_ETH_Init+0x2d4>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d908      	bls.n	8002708 <HAL_ETH_Init+0x140>
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	4a69      	ldr	r2, [pc, #420]	; (80028a0 <HAL_ETH_Init+0x2d8>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d804      	bhi.n	8002708 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f043 0304 	orr.w	r3, r3, #4
 8002704:	61fb      	str	r3, [r7, #28]
 8002706:	e005      	b.n	8002714 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f043 0310 	orr.w	r3, r3, #16
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	e000      	b.n	8002714 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002712:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	69fa      	ldr	r2, [r7, #28]
 800271a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800271c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002720:	2100      	movs	r1, #0
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fc19 	bl	8002f5a <HAL_ETH_WritePHYRegister>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00b      	beq.n	8002746 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002732:	6939      	ldr	r1, [r7, #16]
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 fca5 	bl	8003084 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e0d9      	b.n	80028fa <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8002746:	20ff      	movs	r0, #255	; 0xff
 8002748:	f7ff fe18 	bl	800237c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80a7 	beq.w	80028a4 <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002756:	f7ff fe05 	bl	8002364 <HAL_GetTick>
 800275a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	461a      	mov	r2, r3
 8002762:	2101      	movs	r1, #1
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 fb90 	bl	8002e8a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800276a:	f7ff fdfb 	bl	8002364 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	f241 3288 	movw	r2, #5000	; 0x1388
 8002778:	4293      	cmp	r3, r2
 800277a:	d90f      	bls.n	800279c <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002780:	6939      	ldr	r1, [r7, #16]
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 fc7e 	bl	8003084 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e0ae      	b.n	80028fa <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0da      	beq.n	800275c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80027a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027aa:	2100      	movs	r1, #0
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f000 fbd4 	bl	8002f5a <HAL_ETH_WritePHYRegister>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00b      	beq.n	80027d0 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80027bc:	6939      	ldr	r1, [r7, #16]
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 fc60 	bl	8003084 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80027cc:	2301      	movs	r3, #1
 80027ce:	e094      	b.n	80028fa <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80027d0:	f7ff fdc8 	bl	8002364 <HAL_GetTick>
 80027d4:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80027d6:	f107 030c 	add.w	r3, r7, #12
 80027da:	461a      	mov	r2, r3
 80027dc:	2101      	movs	r1, #1
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 fb53 	bl	8002e8a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80027e4:	f7ff fdbe 	bl	8002364 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d90f      	bls.n	8002816 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80027fa:	6939      	ldr	r1, [r7, #16]
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f000 fc41 	bl	8003084 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e071      	b.n	80028fa <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0da      	beq.n	80027d6 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002820:	f107 030c 	add.w	r3, r7, #12
 8002824:	461a      	mov	r2, r3
 8002826:	211f      	movs	r1, #31
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f000 fb2e 	bl	8002e8a <HAL_ETH_ReadPHYRegister>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00b      	beq.n	800284c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002838:	6939      	ldr	r1, [r7, #16]
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 fc22 	bl	8003084 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8002848:	2301      	movs	r3, #1
 800284a:	e056      	b.n	80028fa <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f003 0310 	and.w	r3, r3, #16
 8002852:	2b00      	cmp	r3, #0
 8002854:	d004      	beq.n	8002860 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800285c:	60da      	str	r2, [r3, #12]
 800285e:	e002      	b.n	8002866 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f003 0304 	and.w	r3, r3, #4
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	609a      	str	r2, [r3, #8]
 8002876:	e037      	b.n	80028e8 <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	e032      	b.n	80028e8 <HAL_ETH_Init+0x320>
 8002882:	bf00      	nop
 8002884:	03938700 	.word	0x03938700
 8002888:	40023800 	.word	0x40023800
 800288c:	40013800 	.word	0x40013800
 8002890:	01312cff 	.word	0x01312cff
 8002894:	02160ebf 	.word	0x02160ebf
 8002898:	039386ff 	.word	0x039386ff
 800289c:	05f5e0ff 	.word	0x05f5e0ff
 80028a0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	08db      	lsrs	r3, r3, #3
 80028aa:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	085b      	lsrs	r3, r3, #1
 80028b2:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80028b4:	4313      	orrs	r3, r2
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	461a      	mov	r2, r3
 80028ba:	2100      	movs	r1, #0
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f000 fb4c 	bl	8002f5a <HAL_ETH_WritePHYRegister>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00b      	beq.n	80028e0 <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80028cc:	6939      	ldr	r1, [r7, #16]
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 fbd8 	bl	8003084 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e00c      	b.n	80028fa <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80028e0:	f640 70ff 	movw	r0, #4095	; 0xfff
 80028e4:	f7ff fd4a 	bl	800237c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80028e8:	6939      	ldr	r1, [r7, #16]
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 fbca 	bl	8003084 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3720      	adds	r7, #32
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop

08002904 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8002904:	b480      	push	{r7}
 8002906:	b087      	sub	sp, #28
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
 8002910:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800291c:	2b01      	cmp	r3, #1
 800291e:	d101      	bne.n	8002924 <HAL_ETH_DMATxDescListInit+0x20>
 8002920:	2302      	movs	r3, #2
 8002922:	e052      	b.n	80029ca <HAL_ETH_DMATxDescListInit+0xc6>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2202      	movs	r2, #2
 8002930:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 800293a:	2300      	movs	r3, #0
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	e030      	b.n	80029a2 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	015b      	lsls	r3, r3, #5
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	4413      	add	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002950:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002958:	fb02 f303 	mul.w	r3, r2, r3
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	4413      	add	r3, r2
 8002960:	461a      	mov	r2, r3
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d105      	bne.n	800297a <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	3b01      	subs	r3, #1
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	429a      	cmp	r2, r3
 8002982:	d208      	bcs.n	8002996 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	3301      	adds	r3, #1
 8002988:	015b      	lsls	r3, r3, #5
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	4413      	add	r3, r2
 800298e:	461a      	mov	r2, r3
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	60da      	str	r2, [r3, #12]
 8002994:	e002      	b.n	800299c <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8002996:	68ba      	ldr	r2, [r7, #8]
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	3301      	adds	r3, #1
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d3ca      	bcc.n	8002940 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029b4:	3310      	adds	r3, #16
 80029b6:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	371c      	adds	r7, #28
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b087      	sub	sp, #28
 80029da:	af00      	add	r7, sp, #0
 80029dc:	60f8      	str	r0, [r7, #12]
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
 80029e2:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d101      	bne.n	80029f6 <HAL_ETH_DMARxDescListInit+0x20>
 80029f2:	2302      	movs	r3, #2
 80029f4:	e056      	b.n	8002aa4 <HAL_ETH_DMARxDescListInit+0xce>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2202      	movs	r2, #2
 8002a02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	68ba      	ldr	r2, [r7, #8]
 8002a0a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	e034      	b.n	8002a7c <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	015b      	lsls	r3, r3, #5
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	4413      	add	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002a22:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002a2a:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d105      	bne.n	8002a54 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d208      	bcs.n	8002a70 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	3301      	adds	r3, #1
 8002a62:	015b      	lsls	r3, r3, #5
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	4413      	add	r3, r2
 8002a68:	461a      	mov	r2, r3
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	e002      	b.n	8002a76 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	697a      	ldr	r2, [r7, #20]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d3c6      	bcc.n	8002a12 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a8e:	330c      	adds	r3, #12
 8002a90:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	371c      	adds	r7, #28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60fb      	str	r3, [r7, #12]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_ETH_TransmitFrame+0x24>
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	e0cd      	b.n	8002c70 <HAL_ETH_TransmitFrame+0x1c0>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d109      	bne.n	8002afe <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8002afa:	2301      	movs	r3, #1
 8002afc:	e0b8      	b.n	8002c70 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	da09      	bge.n	8002b1c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2212      	movs	r2, #18
 8002b0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0a9      	b.n	8002c70 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d915      	bls.n	8002b52 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	4a54      	ldr	r2, [pc, #336]	; (8002c7c <HAL_ETH_TransmitFrame+0x1cc>)
 8002b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2e:	0a9b      	lsrs	r3, r3, #10
 8002b30:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	4b51      	ldr	r3, [pc, #324]	; (8002c7c <HAL_ETH_TransmitFrame+0x1cc>)
 8002b36:	fba3 1302 	umull	r1, r3, r3, r2
 8002b3a:	0a9b      	lsrs	r3, r3, #10
 8002b3c:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8002b40:	fb01 f303 	mul.w	r3, r1, r3
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d005      	beq.n	8002b56 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	e001      	b.n	8002b56 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8002b52:	2301      	movs	r3, #1
 8002b54:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d11c      	bne.n	8002b96 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b66:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8002b6a:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002b76:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b86:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b94:	e04b      	b.n	8002c2e <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8002b96:	2300      	movs	r3, #0
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	e044      	b.n	8002c26 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002baa:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d107      	bne.n	8002bc2 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bbc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bc0:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002bca:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d116      	bne.n	8002c04 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002be4:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	4a25      	ldr	r2, [pc, #148]	; (8002c80 <HAL_ETH_TransmitFrame+0x1d0>)
 8002bea:	fb02 f203 	mul.w	r2, r2, r3
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8002bf6:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002c02:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c12:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	3301      	adds	r3, #1
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d3b6      	bcc.n	8002b9c <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c36:	3314      	adds	r3, #20
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00d      	beq.n	8002c5e <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c4a:	3314      	adds	r3, #20
 8002c4c:	2204      	movs	r2, #4
 8002c4e:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c58:	3304      	adds	r3, #4
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	371c      	adds	r7, #28
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr
 8002c7c:	ac02b00b 	.word	0xac02b00b
 8002c80:	fffffa0c 	.word	0xfffffa0c

08002c84 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d101      	bne.n	8002c9e <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	e074      	b.n	8002d88 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2202      	movs	r2, #2
 8002caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8002cae:	e05a      	b.n	8002d66 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cc4:	d10d      	bne.n	8002ce2 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	629a      	str	r2, [r3, #40]	; 0x28
 8002ce0:	e041      	b.n	8002d66 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10b      	bne.n	8002d08 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf4:	1c5a      	adds	r2, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	461a      	mov	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	629a      	str	r2, [r3, #40]	; 0x28
 8002d06:	e02e      	b.n	8002d66 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d103      	bne.n	8002d2a <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	0c1b      	lsrs	r3, r3, #16
 8002d32:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002d36:	1f1a      	subs	r2, r3, #4
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	e010      	b.n	8002d88 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	db02      	blt.n	8002d76 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2b03      	cmp	r3, #3
 8002d74:	d99c      	bls.n	8002cb0 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002da4:	3314      	adds	r3, #20
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dac:	2b40      	cmp	r3, #64	; 0x40
 8002dae:	d112      	bne.n	8002dd6 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f006 fb21 	bl	80093f8 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dbe:	3314      	adds	r3, #20
 8002dc0:	2240      	movs	r2, #64	; 0x40
 8002dc2:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002dd4:	e01b      	b.n	8002e0e <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dde:	3314      	adds	r3, #20
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d111      	bne.n	8002e0e <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f839 	bl	8002e62 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002df8:	3314      	adds	r3, #20
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e16:	3314      	adds	r3, #20
 8002e18:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e1c:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e26:	3314      	adds	r3, #20
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e32:	d112      	bne.n	8002e5a <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f81e 	bl	8002e76 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e42:	3314      	adds	r3, #20
 8002e44:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002e48:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8002e5a:	bf00      	nop
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b083      	sub	sp, #12
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8002e76:	b480      	push	{r7}
 8002e78:	b083      	sub	sp, #12
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr

08002e8a <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b086      	sub	sp, #24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	460b      	mov	r3, r1
 8002e94:	607a      	str	r2, [r7, #4]
 8002e96:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	2b82      	cmp	r3, #130	; 0x82
 8002eaa:	d101      	bne.n	8002eb0 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8002eac:	2302      	movs	r3, #2
 8002eae:	e050      	b.n	8002f52 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2282      	movs	r2, #130	; 0x82
 8002eb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f003 031c 	and.w	r3, r3, #28
 8002ec6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8a1b      	ldrh	r3, [r3, #16]
 8002ecc:	02db      	lsls	r3, r3, #11
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8002ed6:	897b      	ldrh	r3, [r7, #10]
 8002ed8:	019b      	lsls	r3, r3, #6
 8002eda:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f023 0302 	bic.w	r3, r3, #2
 8002eea:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002efc:	f7ff fa32 	bl	8002364 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002f02:	e015      	b.n	8002f30 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8002f04:	f7ff fa2e 	bl	8002364 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f12:	d309      	bcc.n	8002f28 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e014      	b.n	8002f52 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1e4      	bne.n	8002f04 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	461a      	mov	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3718      	adds	r7, #24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b086      	sub	sp, #24
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	460b      	mov	r3, r1
 8002f64:	607a      	str	r2, [r7, #4]
 8002f66:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b42      	cmp	r3, #66	; 0x42
 8002f7a:	d101      	bne.n	8002f80 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e04e      	b.n	800301e <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2242      	movs	r2, #66	; 0x42
 8002f84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	f003 031c 	and.w	r3, r3, #28
 8002f96:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8a1b      	ldrh	r3, [r3, #16]
 8002f9c:	02db      	lsls	r3, r3, #11
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8002fa6:	897b      	ldrh	r3, [r7, #10]
 8002fa8:	019b      	lsls	r3, r3, #6
 8002faa:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002fae:	697a      	ldr	r2, [r7, #20]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f043 0302 	orr.w	r3, r3, #2
 8002fba:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	f043 0301 	orr.w	r3, r3, #1
 8002fc2:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002fd6:	f7ff f9c5 	bl	8002364 <HAL_GetTick>
 8002fda:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002fdc:	e015      	b.n	800300a <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8002fde:	f7ff f9c1 	bl	8002364 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fec:	d309      	bcc.n	8003002 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e00d      	b.n	800301e <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1e4      	bne.n	8002fde <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3718      	adds	r7, #24
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_ETH_Start+0x16>
 8003038:	2302      	movs	r3, #2
 800303a:	e01f      	b.n	800307c <HAL_ETH_Start+0x56>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2202      	movs	r2, #2
 8003048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 fa1b 	bl	8003488 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f000 fa35 	bl	80034c2 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 fa7f 	bl	800355c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 fa4c 	bl	80034fc <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f000 fa61 	bl	800352c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b0b0      	sub	sp, #192	; 0xc0
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800308e:	2300      	movs	r3, #0
 8003090:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d007      	beq.n	80030aa <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80030a0:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80030aa:	2300      	movs	r3, #0
 80030ac:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80030ae:	2300      	movs	r3, #0
 80030b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80030b2:	2300      	movs	r3, #0
 80030b4:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80030b6:	2300      	movs	r3, #0
 80030b8:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80030ba:	2300      	movs	r3, #0
 80030bc:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80030be:	2300      	movs	r3, #0
 80030c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d103      	bne.n	80030d2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80030ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030ce:	663b      	str	r3, [r7, #96]	; 0x60
 80030d0:	e001      	b.n	80030d6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80030d2:	2300      	movs	r3, #0
 80030d4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80030d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030da:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80030dc:	2300      	movs	r3, #0
 80030de:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80030e0:	2300      	movs	r3, #0
 80030e2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80030e4:	2300      	movs	r3, #0
 80030e6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80030e8:	2300      	movs	r3, #0
 80030ea:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80030ec:	2300      	movs	r3, #0
 80030ee:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80030f0:	2340      	movs	r3, #64	; 0x40
 80030f2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80030f4:	2300      	movs	r3, #0
 80030f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80030fa:	2300      	movs	r3, #0
 80030fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003100:	2300      	movs	r3, #0
 8003102:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8003106:	2300      	movs	r3, #0
 8003108:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800310c:	2300      	movs	r3, #0
 800310e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8003112:	2300      	movs	r3, #0
 8003114:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8003118:	2300      	movs	r3, #0
 800311a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 800311e:	2300      	movs	r3, #0
 8003120:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8003124:	2380      	movs	r3, #128	; 0x80
 8003126:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800312a:	2300      	movs	r3, #0
 800312c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8003130:	2300      	movs	r3, #0
 8003132:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8003136:	2300      	movs	r3, #0
 8003138:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800313c:	2300      	movs	r3, #0
 800313e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8003142:	2300      	movs	r3, #0
 8003144:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8003148:	2300      	movs	r3, #0
 800314a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003158:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800315c:	4bac      	ldr	r3, [pc, #688]	; (8003410 <ETH_MACDMAConfig+0x38c>)
 800315e:	4013      	ands	r3, r2
 8003160:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003164:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8003166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003168:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800316a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800316c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800316e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8003170:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8003176:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8003178:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800317a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800317c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800317e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8003184:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8003186:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8003188:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800318a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800318c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800318e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8003190:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8003192:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8003194:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8003196:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8003198:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800319a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800319e:	4313      	orrs	r3, r2
 80031a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80031ac:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80031b8:	2001      	movs	r0, #1
 80031ba:	f7ff f8df 	bl	800237c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80031c6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80031c8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80031ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80031cc:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80031ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80031d0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80031d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80031d6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80031d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80031dc:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80031de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80031e2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80031e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80031e8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80031ec:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80031f4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80031f6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003202:	2001      	movs	r0, #1
 8003204:	f7ff f8ba 	bl	800237c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003210:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800321a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003224:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003230:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003234:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003238:	4013      	ands	r3, r2
 800323a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800323e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003242:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8003244:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003248:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800324a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800324e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8003250:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8003254:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8003256:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800325a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800325c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003260:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003262:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003274:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003280:	2001      	movs	r0, #1
 8003282:	f7ff f87b 	bl	800237c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800328e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003290:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8003294:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80032aa:	2001      	movs	r0, #1
 80032ac:	f7ff f866 	bl	800237c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80032b8:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80032be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032c2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80032c4:	2300      	movs	r3, #0
 80032c6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80032c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032cc:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80032ce:	2300      	movs	r3, #0
 80032d0:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80032d2:	2300      	movs	r3, #0
 80032d4:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80032d6:	2300      	movs	r3, #0
 80032d8:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80032de:	2304      	movs	r3, #4
 80032e0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80032e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80032e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032ec:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80032ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80032f2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80032f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032f8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80032fa:	2380      	movs	r3, #128	; 0x80
 80032fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80032fe:	2300      	movs	r3, #0
 8003300:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003302:	2300      	movs	r3, #0
 8003304:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800330e:	3318      	adds	r3, #24
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003316:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800331a:	4b3e      	ldr	r3, [pc, #248]	; (8003414 <ETH_MACDMAConfig+0x390>)
 800331c:	4013      	ands	r3, r2
 800331e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003322:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8003324:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003326:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8003328:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800332a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800332c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800332e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8003330:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8003332:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8003334:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8003336:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8003338:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800333a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800333e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8003340:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8003342:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003344:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003356:	3318      	adds	r3, #24
 8003358:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800335c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003366:	3318      	adds	r3, #24
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800336e:	2001      	movs	r0, #1
 8003370:	f7ff f804 	bl	800237c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800337c:	3318      	adds	r3, #24
 800337e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003382:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8003384:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8003386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8003388:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800338a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800338c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800338e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003390:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8003392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8003394:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8003396:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003398:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800339a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800339c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800339e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80033a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033ac:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80033bc:	2001      	movs	r0, #1
 80033be:	f7fe ffdd 	bl	800237c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033ca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80033ce:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d10f      	bne.n	80033f8 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033e0:	331c      	adds	r3, #28
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80033ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033f4:	331c      	adds	r3, #28
 80033f6:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	461a      	mov	r2, r3
 80033fe:	2100      	movs	r1, #0
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 f809 	bl	8003418 <ETH_MACAddressConfig>
}
 8003406:	bf00      	nop
 8003408:	37c0      	adds	r7, #192	; 0xc0
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	ff20810f 	.word	0xff20810f
 8003414:	f8de3f23 	.word	0xf8de3f23

08003418 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	3305      	adds	r3, #5
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	021b      	lsls	r3, r3, #8
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	3204      	adds	r2, #4
 8003430:	7812      	ldrb	r2, [r2, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	4b11      	ldr	r3, [pc, #68]	; (8003480 <ETH_MACAddressConfig+0x68>)
 800343a:	4413      	add	r3, r2
 800343c:	461a      	mov	r2, r3
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3303      	adds	r3, #3
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	061a      	lsls	r2, r3, #24
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	3302      	adds	r3, #2
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	041b      	lsls	r3, r3, #16
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3301      	adds	r3, #1
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	021b      	lsls	r3, r3, #8
 800345c:	4313      	orrs	r3, r2
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	7812      	ldrb	r2, [r2, #0]
 8003462:	4313      	orrs	r3, r2
 8003464:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003466:	68ba      	ldr	r2, [r7, #8]
 8003468:	4b06      	ldr	r3, [pc, #24]	; (8003484 <ETH_MACAddressConfig+0x6c>)
 800346a:	4413      	add	r3, r2
 800346c:	461a      	mov	r2, r3
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	6013      	str	r3, [r2, #0]
}
 8003472:	bf00      	nop
 8003474:	371c      	adds	r7, #28
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40028040 	.word	0x40028040
 8003484:	40028044 	.word	0x40028044

08003488 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003490:	2300      	movs	r3, #0
 8003492:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0208 	orr.w	r2, r2, #8
 80034a2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80034ac:	2001      	movs	r0, #1
 80034ae:	f000 f87f 	bl	80035b0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	601a      	str	r2, [r3, #0]
}
 80034ba:	bf00      	nop
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b084      	sub	sp, #16
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f042 0204 	orr.w	r2, r2, #4
 80034dc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80034e6:	2001      	movs	r0, #1
 80034e8:	f000 f862 	bl	80035b0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	601a      	str	r2, [r3, #0]
}
 80034f4:	bf00      	nop
 80034f6:	3710      	adds	r7, #16
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800350c:	3318      	adds	r3, #24
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003518:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800351c:	3318      	adds	r3, #24
 800351e:	601a      	str	r2, [r3, #0]
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800353c:	3318      	adds	r3, #24
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 0202 	orr.w	r2, r2, #2
 8003548:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800354c:	3318      	adds	r3, #24
 800354e:	601a      	str	r2, [r3, #0]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003570:	3318      	adds	r3, #24
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800357c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003580:	3318      	adds	r3, #24
 8003582:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800358c:	3318      	adds	r3, #24
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003592:	2001      	movs	r0, #1
 8003594:	f000 f80c 	bl	80035b0 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035a2:	3318      	adds	r3, #24
 80035a4:	601a      	str	r2, [r3, #0]
}
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035b8:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <ETH_Delay+0x34>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a0a      	ldr	r2, [pc, #40]	; (80035e8 <ETH_Delay+0x38>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	0a5b      	lsrs	r3, r3, #9
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 80035cc:	bf00      	nop
  } 
  while (Delay --);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1e5a      	subs	r2, r3, #1
 80035d2:	60fa      	str	r2, [r7, #12]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1f9      	bne.n	80035cc <ETH_Delay+0x1c>
}
 80035d8:	bf00      	nop
 80035da:	3714      	adds	r7, #20
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	20000000 	.word	0x20000000
 80035e8:	10624dd3 	.word	0x10624dd3

080035ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b089      	sub	sp, #36	; 0x24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035f6:	2300      	movs	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035fa:	2300      	movs	r3, #0
 80035fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035fe:	2300      	movs	r3, #0
 8003600:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003602:	2300      	movs	r3, #0
 8003604:	61fb      	str	r3, [r7, #28]
 8003606:	e177      	b.n	80038f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003608:	2201      	movs	r2, #1
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4013      	ands	r3, r2
 800361a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	429a      	cmp	r2, r3
 8003622:	f040 8166 	bne.w	80038f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	2b02      	cmp	r3, #2
 800362c:	d003      	beq.n	8003636 <HAL_GPIO_Init+0x4a>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b12      	cmp	r3, #18
 8003634:	d123      	bne.n	800367e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	08da      	lsrs	r2, r3, #3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3208      	adds	r2, #8
 800363e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003642:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	220f      	movs	r2, #15
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4013      	ands	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4313      	orrs	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	08da      	lsrs	r2, r3, #3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3208      	adds	r2, #8
 8003678:	69b9      	ldr	r1, [r7, #24]
 800367a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	2203      	movs	r2, #3
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4013      	ands	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 0203 	and.w	r2, r3, #3
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d00b      	beq.n	80036d2 <HAL_GPIO_Init+0xe6>
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d007      	beq.n	80036d2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036c6:	2b11      	cmp	r3, #17
 80036c8:	d003      	beq.n	80036d2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b12      	cmp	r3, #18
 80036d0:	d130      	bne.n	8003734 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	2203      	movs	r2, #3
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	4013      	ands	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003708:	2201      	movs	r2, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4013      	ands	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	091b      	lsrs	r3, r3, #4
 800371e:	f003 0201 	and.w	r2, r3, #1
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 80c0 	beq.w	80038f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	4b65      	ldr	r3, [pc, #404]	; (800390c <HAL_GPIO_Init+0x320>)
 8003778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377a:	4a64      	ldr	r2, [pc, #400]	; (800390c <HAL_GPIO_Init+0x320>)
 800377c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003780:	6453      	str	r3, [r2, #68]	; 0x44
 8003782:	4b62      	ldr	r3, [pc, #392]	; (800390c <HAL_GPIO_Init+0x320>)
 8003784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800378e:	4a60      	ldr	r2, [pc, #384]	; (8003910 <HAL_GPIO_Init+0x324>)
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	089b      	lsrs	r3, r3, #2
 8003794:	3302      	adds	r3, #2
 8003796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800379a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	f003 0303 	and.w	r3, r3, #3
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	220f      	movs	r2, #15
 80037a6:	fa02 f303 	lsl.w	r3, r2, r3
 80037aa:	43db      	mvns	r3, r3
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	4013      	ands	r3, r2
 80037b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a57      	ldr	r2, [pc, #348]	; (8003914 <HAL_GPIO_Init+0x328>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d037      	beq.n	800382a <HAL_GPIO_Init+0x23e>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a56      	ldr	r2, [pc, #344]	; (8003918 <HAL_GPIO_Init+0x32c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d031      	beq.n	8003826 <HAL_GPIO_Init+0x23a>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a55      	ldr	r2, [pc, #340]	; (800391c <HAL_GPIO_Init+0x330>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d02b      	beq.n	8003822 <HAL_GPIO_Init+0x236>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a54      	ldr	r2, [pc, #336]	; (8003920 <HAL_GPIO_Init+0x334>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d025      	beq.n	800381e <HAL_GPIO_Init+0x232>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a53      	ldr	r2, [pc, #332]	; (8003924 <HAL_GPIO_Init+0x338>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d01f      	beq.n	800381a <HAL_GPIO_Init+0x22e>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a52      	ldr	r2, [pc, #328]	; (8003928 <HAL_GPIO_Init+0x33c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d019      	beq.n	8003816 <HAL_GPIO_Init+0x22a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a51      	ldr	r2, [pc, #324]	; (800392c <HAL_GPIO_Init+0x340>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d013      	beq.n	8003812 <HAL_GPIO_Init+0x226>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a50      	ldr	r2, [pc, #320]	; (8003930 <HAL_GPIO_Init+0x344>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d00d      	beq.n	800380e <HAL_GPIO_Init+0x222>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a4f      	ldr	r2, [pc, #316]	; (8003934 <HAL_GPIO_Init+0x348>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d007      	beq.n	800380a <HAL_GPIO_Init+0x21e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a4e      	ldr	r2, [pc, #312]	; (8003938 <HAL_GPIO_Init+0x34c>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d101      	bne.n	8003806 <HAL_GPIO_Init+0x21a>
 8003802:	2309      	movs	r3, #9
 8003804:	e012      	b.n	800382c <HAL_GPIO_Init+0x240>
 8003806:	230a      	movs	r3, #10
 8003808:	e010      	b.n	800382c <HAL_GPIO_Init+0x240>
 800380a:	2308      	movs	r3, #8
 800380c:	e00e      	b.n	800382c <HAL_GPIO_Init+0x240>
 800380e:	2307      	movs	r3, #7
 8003810:	e00c      	b.n	800382c <HAL_GPIO_Init+0x240>
 8003812:	2306      	movs	r3, #6
 8003814:	e00a      	b.n	800382c <HAL_GPIO_Init+0x240>
 8003816:	2305      	movs	r3, #5
 8003818:	e008      	b.n	800382c <HAL_GPIO_Init+0x240>
 800381a:	2304      	movs	r3, #4
 800381c:	e006      	b.n	800382c <HAL_GPIO_Init+0x240>
 800381e:	2303      	movs	r3, #3
 8003820:	e004      	b.n	800382c <HAL_GPIO_Init+0x240>
 8003822:	2302      	movs	r3, #2
 8003824:	e002      	b.n	800382c <HAL_GPIO_Init+0x240>
 8003826:	2301      	movs	r3, #1
 8003828:	e000      	b.n	800382c <HAL_GPIO_Init+0x240>
 800382a:	2300      	movs	r3, #0
 800382c:	69fa      	ldr	r2, [r7, #28]
 800382e:	f002 0203 	and.w	r2, r2, #3
 8003832:	0092      	lsls	r2, r2, #2
 8003834:	4093      	lsls	r3, r2
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4313      	orrs	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800383c:	4934      	ldr	r1, [pc, #208]	; (8003910 <HAL_GPIO_Init+0x324>)
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	089b      	lsrs	r3, r3, #2
 8003842:	3302      	adds	r3, #2
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800384a:	4b3c      	ldr	r3, [pc, #240]	; (800393c <HAL_GPIO_Init+0x350>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	43db      	mvns	r3, r3
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	4013      	ands	r3, r2
 8003858:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800386e:	4a33      	ldr	r2, [pc, #204]	; (800393c <HAL_GPIO_Init+0x350>)
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003874:	4b31      	ldr	r3, [pc, #196]	; (800393c <HAL_GPIO_Init+0x350>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	43db      	mvns	r3, r3
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	4013      	ands	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4313      	orrs	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003898:	4a28      	ldr	r2, [pc, #160]	; (800393c <HAL_GPIO_Init+0x350>)
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800389e:	4b27      	ldr	r3, [pc, #156]	; (800393c <HAL_GPIO_Init+0x350>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	43db      	mvns	r3, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4013      	ands	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d003      	beq.n	80038c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4313      	orrs	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038c2:	4a1e      	ldr	r2, [pc, #120]	; (800393c <HAL_GPIO_Init+0x350>)
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038c8:	4b1c      	ldr	r3, [pc, #112]	; (800393c <HAL_GPIO_Init+0x350>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	43db      	mvns	r3, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4013      	ands	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d003      	beq.n	80038ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038ec:	4a13      	ldr	r2, [pc, #76]	; (800393c <HAL_GPIO_Init+0x350>)
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	3301      	adds	r3, #1
 80038f6:	61fb      	str	r3, [r7, #28]
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	2b0f      	cmp	r3, #15
 80038fc:	f67f ae84 	bls.w	8003608 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003900:	bf00      	nop
 8003902:	3724      	adds	r7, #36	; 0x24
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	40023800 	.word	0x40023800
 8003910:	40013800 	.word	0x40013800
 8003914:	40020000 	.word	0x40020000
 8003918:	40020400 	.word	0x40020400
 800391c:	40020800 	.word	0x40020800
 8003920:	40020c00 	.word	0x40020c00
 8003924:	40021000 	.word	0x40021000
 8003928:	40021400 	.word	0x40021400
 800392c:	40021800 	.word	0x40021800
 8003930:	40021c00 	.word	0x40021c00
 8003934:	40022000 	.word	0x40022000
 8003938:	40022400 	.word	0x40022400
 800393c:	40013c00 	.word	0x40013c00

08003940 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	460b      	mov	r3, r1
 800394a:	807b      	strh	r3, [r7, #2]
 800394c:	4613      	mov	r3, r2
 800394e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003950:	787b      	ldrb	r3, [r7, #1]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003956:	887a      	ldrh	r2, [r7, #2]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800395c:	e003      	b.n	8003966 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800395e:	887b      	ldrh	r3, [r7, #2]
 8003960:	041a      	lsls	r2, r3, #16
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	619a      	str	r2, [r3, #24]
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr

08003972 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003972:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003974:	b08f      	sub	sp, #60	; 0x3c
 8003976:	af0a      	add	r7, sp, #40	; 0x28
 8003978:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e10f      	b.n	8003ba4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d106      	bne.n	80039a4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f013 f8f6 	bl	8016b90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2203      	movs	r2, #3
 80039a8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d102      	bne.n	80039be <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f004 f955 	bl	8007c72 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	603b      	str	r3, [r7, #0]
 80039ce:	687e      	ldr	r6, [r7, #4]
 80039d0:	466d      	mov	r5, sp
 80039d2:	f106 0410 	add.w	r4, r6, #16
 80039d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039de:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039e2:	e885 0003 	stmia.w	r5, {r0, r1}
 80039e6:	1d33      	adds	r3, r6, #4
 80039e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039ea:	6838      	ldr	r0, [r7, #0]
 80039ec:	f004 f82c 	bl	8007a48 <USB_CoreInit>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d005      	beq.n	8003a02 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2202      	movs	r2, #2
 80039fa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e0d0      	b.n	8003ba4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2100      	movs	r1, #0
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f004 f943 	bl	8007c94 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a0e:	2300      	movs	r3, #0
 8003a10:	73fb      	strb	r3, [r7, #15]
 8003a12:	e04a      	b.n	8003aaa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a14:	7bfa      	ldrb	r2, [r7, #15]
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	440b      	add	r3, r1
 8003a22:	333d      	adds	r3, #61	; 0x3d
 8003a24:	2201      	movs	r2, #1
 8003a26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a28:	7bfa      	ldrb	r2, [r7, #15]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	333c      	adds	r3, #60	; 0x3c
 8003a38:	7bfa      	ldrb	r2, [r7, #15]
 8003a3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a3c:	7bfa      	ldrb	r2, [r7, #15]
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
 8003a40:	b298      	uxth	r0, r3
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	3342      	adds	r3, #66	; 0x42
 8003a50:	4602      	mov	r2, r0
 8003a52:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a54:	7bfa      	ldrb	r2, [r7, #15]
 8003a56:	6879      	ldr	r1, [r7, #4]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	1a9b      	subs	r3, r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	440b      	add	r3, r1
 8003a62:	333f      	adds	r3, #63	; 0x3f
 8003a64:	2200      	movs	r2, #0
 8003a66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a68:	7bfa      	ldrb	r2, [r7, #15]
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	1a9b      	subs	r3, r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	440b      	add	r3, r1
 8003a76:	3344      	adds	r3, #68	; 0x44
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a7c:	7bfa      	ldrb	r2, [r7, #15]
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	1a9b      	subs	r3, r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	3348      	adds	r3, #72	; 0x48
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a90:	7bfa      	ldrb	r2, [r7, #15]
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	1a9b      	subs	r3, r3, r2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	3350      	adds	r3, #80	; 0x50
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	73fb      	strb	r3, [r7, #15]
 8003aaa:	7bfa      	ldrb	r2, [r7, #15]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d3af      	bcc.n	8003a14 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	73fb      	strb	r3, [r7, #15]
 8003ab8:	e044      	b.n	8003b44 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003aba:	7bfa      	ldrb	r2, [r7, #15]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	1a9b      	subs	r3, r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	440b      	add	r3, r1
 8003ac8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003acc:	2200      	movs	r2, #0
 8003ace:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ad0:	7bfa      	ldrb	r2, [r7, #15]
 8003ad2:	6879      	ldr	r1, [r7, #4]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	1a9b      	subs	r3, r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	440b      	add	r3, r1
 8003ade:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003ae2:	7bfa      	ldrb	r2, [r7, #15]
 8003ae4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ae6:	7bfa      	ldrb	r2, [r7, #15]
 8003ae8:	6879      	ldr	r1, [r7, #4]
 8003aea:	4613      	mov	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	440b      	add	r3, r1
 8003af4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003af8:	2200      	movs	r2, #0
 8003afa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003afc:	7bfa      	ldrb	r2, [r7, #15]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b12:	7bfa      	ldrb	r2, [r7, #15]
 8003b14:	6879      	ldr	r1, [r7, #4]
 8003b16:	4613      	mov	r3, r2
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	440b      	add	r3, r1
 8003b20:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b24:	2200      	movs	r2, #0
 8003b26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b28:	7bfa      	ldrb	r2, [r7, #15]
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	440b      	add	r3, r1
 8003b36:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b3e:	7bfb      	ldrb	r3, [r7, #15]
 8003b40:	3301      	adds	r3, #1
 8003b42:	73fb      	strb	r3, [r7, #15]
 8003b44:	7bfa      	ldrb	r2, [r7, #15]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d3b5      	bcc.n	8003aba <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	603b      	str	r3, [r7, #0]
 8003b54:	687e      	ldr	r6, [r7, #4]
 8003b56:	466d      	mov	r5, sp
 8003b58:	f106 0410 	add.w	r4, r6, #16
 8003b5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b64:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b68:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b6c:	1d33      	adds	r3, r6, #4
 8003b6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b70:	6838      	ldr	r0, [r7, #0]
 8003b72:	f004 f8b9 	bl	8007ce8 <USB_DevInit>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d005      	beq.n	8003b88 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e00d      	b.n	8003ba4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f005 f8ae 	bl	8008cfe <USB_DevDisconnect>

  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003bac <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d101      	bne.n	8003bc8 <HAL_PCD_Start+0x1c>
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	e020      	b.n	8003c0a <HAL_PCD_Start+0x5e>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d109      	bne.n	8003bec <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d005      	beq.n	8003bec <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f005 f86c 	bl	8008cce <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f004 f828 	bl	8007c50 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c12:	b590      	push	{r4, r7, lr}
 8003c14:	b08d      	sub	sp, #52	; 0x34
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c20:	6a3b      	ldr	r3, [r7, #32]
 8003c22:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f005 f913 	bl	8008e54 <USB_GetMode>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f040 838e 	bne.w	8004352 <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f005 f877 	bl	8008d2e <USB_ReadInterrupts>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 8384 	beq.w	8004350 <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f005 f86e 	bl	8008d2e <USB_ReadInterrupts>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d107      	bne.n	8003c6c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	695a      	ldr	r2, [r3, #20]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f002 0202 	and.w	r2, r2, #2
 8003c6a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f005 f85c 	bl	8008d2e <USB_ReadInterrupts>
 8003c76:	4603      	mov	r3, r0
 8003c78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c7c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c80:	d17b      	bne.n	8003d7a <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8003c82:	2300      	movs	r3, #0
 8003c84:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f005 f862 	bl	8008d54 <USB_ReadDevAllOutEpInterrupt>
 8003c90:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003c92:	e06f      	b.n	8003d74 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d064      	beq.n	8003d68 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ca4:	b2d2      	uxtb	r2, r2
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f005 f887 	bl	8008dbc <USB_ReadDevOutEPInterrupt>
 8003cae:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	f003 0301 	and.w	r3, r3, #1
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00c      	beq.n	8003cd4 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cbc:	015a      	lsls	r2, r3, #5
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	2301      	movs	r3, #1
 8003cca:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003ccc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 fe0e 	bl	80048f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	f003 0308 	and.w	r3, r3, #8
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00c      	beq.n	8003cf8 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003cde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 ff0d 	bl	8004b00 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce8:	015a      	lsls	r2, r3, #5
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	4413      	add	r3, r2
 8003cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	2308      	movs	r3, #8
 8003cf6:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	f003 0310 	and.w	r3, r3, #16
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d008      	beq.n	8003d14 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	015a      	lsls	r2, r3, #5
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	4413      	add	r3, r2
 8003d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d0e:	461a      	mov	r2, r3
 8003d10:	2310      	movs	r3, #16
 8003d12:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	f003 0320 	and.w	r3, r3, #32
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d015      	beq.n	8003d4a <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d108      	bne.n	8003d38 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6818      	ldr	r0, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003d30:	461a      	mov	r2, r3
 8003d32:	2101      	movs	r1, #1
 8003d34:	f005 f8d2 	bl	8008edc <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3a:	015a      	lsls	r2, r3, #5
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	4413      	add	r3, r2
 8003d40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d44:	461a      	mov	r2, r3
 8003d46:	2320      	movs	r3, #32
 8003d48:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d009      	beq.n	8003d68 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d56:	015a      	lsls	r2, r3, #5
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d60:	461a      	mov	r2, r3
 8003d62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d66:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d70:	085b      	lsrs	r3, r3, #1
 8003d72:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d18c      	bne.n	8003c94 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f004 ffd5 	bl	8008d2e <USB_ReadInterrupts>
 8003d84:	4603      	mov	r3, r0
 8003d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d8e:	f040 80c4 	bne.w	8003f1a <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f004 fff6 	bl	8008d88 <USB_ReadDevAllInEpInterrupt>
 8003d9c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003da2:	e0b6      	b.n	8003f12 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 80ab 	beq.w	8003f06 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db6:	b2d2      	uxtb	r2, r2
 8003db8:	4611      	mov	r1, r2
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f005 f81c 	bl	8008df8 <USB_ReadDevInEPInterrupt>
 8003dc0:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d05b      	beq.n	8003e84 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003de0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	43db      	mvns	r3, r3
 8003de6:	69f9      	ldr	r1, [r7, #28]
 8003de8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003dec:	4013      	ands	r3, r2
 8003dee:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	015a      	lsls	r2, r3, #5
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	4413      	add	r3, r2
 8003df8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	2301      	movs	r3, #1
 8003e00:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d11b      	bne.n	8003e42 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e0e:	4613      	mov	r3, r2
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	3348      	adds	r3, #72	; 0x48
 8003e1a:	6819      	ldr	r1, [r3, #0]
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e20:	4613      	mov	r3, r2
 8003e22:	00db      	lsls	r3, r3, #3
 8003e24:	1a9b      	subs	r3, r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4403      	add	r3, r0
 8003e2a:	3344      	adds	r3, #68	; 0x44
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4419      	add	r1, r3
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e34:	4613      	mov	r3, r2
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	1a9b      	subs	r3, r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4403      	add	r3, r0
 8003e3e:	3348      	adds	r3, #72	; 0x48
 8003e40:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	4619      	mov	r1, r3
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f012 ff30 	bl	8016cae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d116      	bne.n	8003e84 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d113      	bne.n	8003e84 <HAL_PCD_IRQHandler+0x272>
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e60:	4613      	mov	r3, r2
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	3350      	adds	r3, #80	; 0x50
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d108      	bne.n	8003e84 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6818      	ldr	r0, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	2101      	movs	r1, #1
 8003e80:	f005 f82c 	bl	8008edc <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d008      	beq.n	8003ea0 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	015a      	lsls	r2, r3, #5
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	4413      	add	r3, r2
 8003e96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	2308      	movs	r3, #8
 8003e9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	f003 0310 	and.w	r3, r3, #16
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d008      	beq.n	8003ebc <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	015a      	lsls	r2, r3, #5
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	2310      	movs	r3, #16
 8003eba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d008      	beq.n	8003ed8 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec8:	015a      	lsls	r2, r3, #5
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	4413      	add	r3, r2
 8003ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	2340      	movs	r3, #64	; 0x40
 8003ed6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d008      	beq.n	8003ef4 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee4:	015a      	lsls	r2, r3, #5
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003eee:	461a      	mov	r2, r3
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003efe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 fc67 	bl	80047d4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	3301      	adds	r3, #1
 8003f0a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f0e:	085b      	lsrs	r3, r3, #1
 8003f10:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f47f af45 	bne.w	8003da4 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f004 ff05 	bl	8008d2e <USB_ReadInterrupts>
 8003f24:	4603      	mov	r3, r0
 8003f26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f2e:	d122      	bne.n	8003f76 <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	69fa      	ldr	r2, [r7, #28]
 8003f3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f3e:	f023 0301 	bic.w	r3, r3, #1
 8003f42:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d108      	bne.n	8003f60 <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f56:	2100      	movs	r1, #0
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 fe89 	bl	8004c70 <HAL_PCDEx_LPM_Callback>
 8003f5e:	e002      	b.n	8003f66 <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f012 ff1b 	bl	8016d9c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695a      	ldr	r2, [r3, #20]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003f74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f004 fed7 	bl	8008d2e <USB_ReadInterrupts>
 8003f80:	4603      	mov	r3, r0
 8003f82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f8a:	d112      	bne.n	8003fb2 <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d102      	bne.n	8003fa2 <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f012 fed7 	bl	8016d50 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	695a      	ldr	r2, [r3, #20]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003fb0:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f004 feb9 	bl	8008d2e <USB_ReadInterrupts>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fc6:	f040 80a7 	bne.w	8004118 <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	69fa      	ldr	r2, [r7, #28]
 8003fd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fd8:	f023 0301 	bic.w	r3, r3, #1
 8003fdc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2110      	movs	r1, #16
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f003 fff1 	bl	8007fcc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fea:	2300      	movs	r3, #0
 8003fec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fee:	e036      	b.n	800405e <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ff2:	015a      	lsls	r2, r3, #5
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004002:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	4413      	add	r3, r2
 800400c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004014:	0151      	lsls	r1, r2, #5
 8004016:	69fa      	ldr	r2, [r7, #28]
 8004018:	440a      	add	r2, r1
 800401a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800401e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004022:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004026:	015a      	lsls	r2, r3, #5
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	4413      	add	r3, r2
 800402c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004030:	461a      	mov	r2, r3
 8004032:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004036:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	4413      	add	r3, r2
 8004040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004048:	0151      	lsls	r1, r2, #5
 800404a:	69fa      	ldr	r2, [r7, #28]
 800404c:	440a      	add	r2, r1
 800404e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004052:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004056:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800405a:	3301      	adds	r3, #1
 800405c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004064:	429a      	cmp	r2, r3
 8004066:	d3c3      	bcc.n	8003ff0 <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	69fa      	ldr	r2, [r7, #28]
 8004072:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004076:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800407a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004080:	2b00      	cmp	r3, #0
 8004082:	d016      	beq.n	80040b2 <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800408a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800408e:	69fa      	ldr	r2, [r7, #28]
 8004090:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004094:	f043 030b 	orr.w	r3, r3, #11
 8004098:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a4:	69fa      	ldr	r2, [r7, #28]
 80040a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040aa:	f043 030b 	orr.w	r3, r3, #11
 80040ae:	6453      	str	r3, [r2, #68]	; 0x44
 80040b0:	e015      	b.n	80040de <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040c4:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80040c8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	69fa      	ldr	r2, [r7, #28]
 80040d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040d8:	f043 030b 	orr.w	r3, r3, #11
 80040dc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040ec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80040f0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6818      	ldr	r0, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004102:	461a      	mov	r2, r3
 8004104:	f004 feea 	bl	8008edc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695a      	ldr	r2, [r3, #20]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004116:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f004 fe06 	bl	8008d2e <USB_ReadInterrupts>
 8004122:	4603      	mov	r3, r0
 8004124:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004128:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800412c:	d124      	bne.n	8004178 <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4618      	mov	r0, r3
 8004134:	f004 fe9c 	bl	8008e70 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f003 ffa6 	bl	800808e <USB_GetDevSpeed>
 8004142:	4603      	mov	r3, r0
 8004144:	461a      	mov	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681c      	ldr	r4, [r3, #0]
 800414e:	f001 f997 	bl	8005480 <HAL_RCC_GetHCLKFreq>
 8004152:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004158:	b2db      	uxtb	r3, r3
 800415a:	461a      	mov	r2, r3
 800415c:	4620      	mov	r0, r4
 800415e:	f003 fcd5 	bl	8007b0c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f012 fdcb 	bl	8016cfe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695a      	ldr	r2, [r3, #20]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004176:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f004 fdd6 	bl	8008d2e <USB_ReadInterrupts>
 8004182:	4603      	mov	r3, r0
 8004184:	f003 0310 	and.w	r3, r3, #16
 8004188:	2b10      	cmp	r3, #16
 800418a:	d161      	bne.n	8004250 <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699a      	ldr	r2, [r3, #24]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 0210 	bic.w	r2, r2, #16
 800419a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	f003 020f 	and.w	r2, r3, #15
 80041a8:	4613      	mov	r3, r2
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	1a9b      	subs	r3, r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	4413      	add	r3, r2
 80041b8:	3304      	adds	r3, #4
 80041ba:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	0c5b      	lsrs	r3, r3, #17
 80041c0:	f003 030f 	and.w	r3, r3, #15
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d124      	bne.n	8004212 <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80041ce:	4013      	ands	r3, r2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d035      	beq.n	8004240 <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	091b      	lsrs	r3, r3, #4
 80041dc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	6a38      	ldr	r0, [r7, #32]
 80041e8:	f004 fc4e 	bl	8008a88 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	68da      	ldr	r2, [r3, #12]
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	091b      	lsrs	r3, r3, #4
 80041f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041f8:	441a      	add	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	699a      	ldr	r2, [r3, #24]
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800420a:	441a      	add	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	619a      	str	r2, [r3, #24]
 8004210:	e016      	b.n	8004240 <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	0c5b      	lsrs	r3, r3, #17
 8004216:	f003 030f 	and.w	r3, r3, #15
 800421a:	2b06      	cmp	r3, #6
 800421c:	d110      	bne.n	8004240 <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004224:	2208      	movs	r2, #8
 8004226:	4619      	mov	r1, r3
 8004228:	6a38      	ldr	r0, [r7, #32]
 800422a:	f004 fc2d 	bl	8008a88 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	699a      	ldr	r2, [r3, #24]
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	091b      	lsrs	r3, r3, #4
 8004236:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800423a:	441a      	add	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699a      	ldr	r2, [r3, #24]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0210 	orr.w	r2, r2, #16
 800424e:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f004 fd6a 	bl	8008d2e <USB_ReadInterrupts>
 800425a:	4603      	mov	r3, r0
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b08      	cmp	r3, #8
 8004262:	d10a      	bne.n	800427a <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f012 fd3c 	bl	8016ce2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	695a      	ldr	r2, [r3, #20]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f002 0208 	and.w	r2, r2, #8
 8004278:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4618      	mov	r0, r3
 8004280:	f004 fd55 	bl	8008d2e <USB_ReadInterrupts>
 8004284:	4603      	mov	r3, r0
 8004286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800428a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800428e:	d10f      	bne.n	80042b0 <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	b2db      	uxtb	r3, r3
 8004298:	4619      	mov	r1, r3
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f012 fd9e 	bl	8016ddc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80042ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f004 fd3a 	bl	8008d2e <USB_ReadInterrupts>
 80042ba:	4603      	mov	r3, r0
 80042bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042c4:	d10f      	bne.n	80042e6 <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	4619      	mov	r1, r3
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f012 fd71 	bl	8016db8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695a      	ldr	r2, [r3, #20]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80042e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f004 fd1f 	bl	8008d2e <USB_ReadInterrupts>
 80042f0:	4603      	mov	r3, r0
 80042f2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80042f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042fa:	d10a      	bne.n	8004312 <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f012 fd7f 	bl	8016e00 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695a      	ldr	r2, [r3, #20]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004310:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f004 fd09 	bl	8008d2e <USB_ReadInterrupts>
 800431c:	4603      	mov	r3, r0
 800431e:	f003 0304 	and.w	r3, r3, #4
 8004322:	2b04      	cmp	r3, #4
 8004324:	d115      	bne.n	8004352 <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d002      	beq.n	800433e <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f012 fd6f 	bl	8016e1c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6859      	ldr	r1, [r3, #4]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	430a      	orrs	r2, r1
 800434c:	605a      	str	r2, [r3, #4]
 800434e:	e000      	b.n	8004352 <HAL_PCD_IRQHandler+0x740>
      return;
 8004350:	bf00      	nop
    }
  }
}
 8004352:	3734      	adds	r7, #52	; 0x34
 8004354:	46bd      	mov	sp, r7
 8004356:	bd90      	pop	{r4, r7, pc}

08004358 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	460b      	mov	r3, r1
 8004362:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800436a:	2b01      	cmp	r3, #1
 800436c:	d101      	bne.n	8004372 <HAL_PCD_SetAddress+0x1a>
 800436e:	2302      	movs	r3, #2
 8004370:	e013      	b.n	800439a <HAL_PCD_SetAddress+0x42>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	78fa      	ldrb	r2, [r7, #3]
 8004388:	4611      	mov	r1, r2
 800438a:	4618      	mov	r0, r3
 800438c:	f004 fc79 	bl	8008c82 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b084      	sub	sp, #16
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
 80043aa:	4608      	mov	r0, r1
 80043ac:	4611      	mov	r1, r2
 80043ae:	461a      	mov	r2, r3
 80043b0:	4603      	mov	r3, r0
 80043b2:	70fb      	strb	r3, [r7, #3]
 80043b4:	460b      	mov	r3, r1
 80043b6:	803b      	strh	r3, [r7, #0]
 80043b8:	4613      	mov	r3, r2
 80043ba:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	da0f      	bge.n	80043e8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043c8:	78fb      	ldrb	r3, [r7, #3]
 80043ca:	f003 020f 	and.w	r2, r3, #15
 80043ce:	4613      	mov	r3, r2
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	3338      	adds	r3, #56	; 0x38
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	4413      	add	r3, r2
 80043dc:	3304      	adds	r3, #4
 80043de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2201      	movs	r2, #1
 80043e4:	705a      	strb	r2, [r3, #1]
 80043e6:	e00f      	b.n	8004408 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043e8:	78fb      	ldrb	r3, [r7, #3]
 80043ea:	f003 020f 	and.w	r2, r3, #15
 80043ee:	4613      	mov	r3, r2
 80043f0:	00db      	lsls	r3, r3, #3
 80043f2:	1a9b      	subs	r3, r3, r2
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	4413      	add	r3, r2
 80043fe:	3304      	adds	r3, #4
 8004400:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004408:	78fb      	ldrb	r3, [r7, #3]
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	b2da      	uxtb	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004414:	883a      	ldrh	r2, [r7, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	78ba      	ldrb	r2, [r7, #2]
 800441e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	785b      	ldrb	r3, [r3, #1]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d004      	beq.n	8004432 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	b29a      	uxth	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004432:	78bb      	ldrb	r3, [r7, #2]
 8004434:	2b02      	cmp	r3, #2
 8004436:	d102      	bne.n	800443e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <HAL_PCD_EP_Open+0xaa>
 8004448:	2302      	movs	r3, #2
 800444a:	e00e      	b.n	800446a <HAL_PCD_EP_Open+0xc8>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68f9      	ldr	r1, [r7, #12]
 800445a:	4618      	mov	r0, r3
 800445c:	f003 fe3c 	bl	80080d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004468:	7afb      	ldrb	r3, [r7, #11]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b084      	sub	sp, #16
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	460b      	mov	r3, r1
 800447c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800447e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004482:	2b00      	cmp	r3, #0
 8004484:	da0f      	bge.n	80044a6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	f003 020f 	and.w	r2, r3, #15
 800448c:	4613      	mov	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	1a9b      	subs	r3, r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	3338      	adds	r3, #56	; 0x38
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	4413      	add	r3, r2
 800449a:	3304      	adds	r3, #4
 800449c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2201      	movs	r2, #1
 80044a2:	705a      	strb	r2, [r3, #1]
 80044a4:	e00f      	b.n	80044c6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044a6:	78fb      	ldrb	r3, [r7, #3]
 80044a8:	f003 020f 	and.w	r2, r3, #15
 80044ac:	4613      	mov	r3, r2
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	1a9b      	subs	r3, r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	4413      	add	r3, r2
 80044bc:	3304      	adds	r3, #4
 80044be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80044c6:	78fb      	ldrb	r3, [r7, #3]
 80044c8:	f003 030f 	and.w	r3, r3, #15
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d101      	bne.n	80044e0 <HAL_PCD_EP_Close+0x6e>
 80044dc:	2302      	movs	r3, #2
 80044de:	e00e      	b.n	80044fe <HAL_PCD_EP_Close+0x8c>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68f9      	ldr	r1, [r7, #12]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f003 fe7a 	bl	80081e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b086      	sub	sp, #24
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	607a      	str	r2, [r7, #4]
 8004510:	603b      	str	r3, [r7, #0]
 8004512:	460b      	mov	r3, r1
 8004514:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004516:	7afb      	ldrb	r3, [r7, #11]
 8004518:	f003 020f 	and.w	r2, r3, #15
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	1a9b      	subs	r3, r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	4413      	add	r3, r2
 800452c:	3304      	adds	r3, #4
 800452e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	2200      	movs	r2, #0
 8004540:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2200      	movs	r2, #0
 8004546:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004548:	7afb      	ldrb	r3, [r7, #11]
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	b2da      	uxtb	r2, r3
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d102      	bne.n	8004562 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004562:	7afb      	ldrb	r3, [r7, #11]
 8004564:	f003 030f 	and.w	r3, r3, #15
 8004568:	2b00      	cmp	r3, #0
 800456a:	d109      	bne.n	8004580 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6818      	ldr	r0, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	461a      	mov	r2, r3
 8004578:	6979      	ldr	r1, [r7, #20]
 800457a:	f004 f8fd 	bl	8008778 <USB_EP0StartXfer>
 800457e:	e008      	b.n	8004592 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6818      	ldr	r0, [r3, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	b2db      	uxtb	r3, r3
 800458a:	461a      	mov	r2, r3
 800458c:	6979      	ldr	r1, [r7, #20]
 800458e:	f003 feaf 	bl	80082f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3718      	adds	r7, #24
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	460b      	mov	r3, r1
 80045a6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80045a8:	78fb      	ldrb	r3, [r7, #3]
 80045aa:	f003 020f 	and.w	r2, r3, #15
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	4613      	mov	r3, r2
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	1a9b      	subs	r3, r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80045be:	681b      	ldr	r3, [r3, #0]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	607a      	str	r2, [r7, #4]
 80045d6:	603b      	str	r3, [r7, #0]
 80045d8:	460b      	mov	r3, r1
 80045da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045dc:	7afb      	ldrb	r3, [r7, #11]
 80045de:	f003 020f 	and.w	r2, r3, #15
 80045e2:	4613      	mov	r3, r2
 80045e4:	00db      	lsls	r3, r3, #3
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	3338      	adds	r3, #56	; 0x38
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	4413      	add	r3, r2
 80045f0:	3304      	adds	r3, #4
 80045f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	2200      	movs	r2, #0
 8004604:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2201      	movs	r2, #1
 800460a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800460c:	7afb      	ldrb	r3, [r7, #11]
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	b2da      	uxtb	r2, r3
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d102      	bne.n	8004626 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004626:	7afb      	ldrb	r3, [r7, #11]
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	2b00      	cmp	r3, #0
 800462e:	d109      	bne.n	8004644 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6818      	ldr	r0, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	b2db      	uxtb	r3, r3
 800463a:	461a      	mov	r2, r3
 800463c:	6979      	ldr	r1, [r7, #20]
 800463e:	f004 f89b 	bl	8008778 <USB_EP0StartXfer>
 8004642:	e008      	b.n	8004656 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6818      	ldr	r0, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	b2db      	uxtb	r3, r3
 800464e:	461a      	mov	r2, r3
 8004650:	6979      	ldr	r1, [r7, #20]
 8004652:	f003 fe4d 	bl	80082f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3718      	adds	r7, #24
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	460b      	mov	r3, r1
 800466a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800466c:	78fb      	ldrb	r3, [r7, #3]
 800466e:	f003 020f 	and.w	r2, r3, #15
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	429a      	cmp	r2, r3
 8004678:	d901      	bls.n	800467e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e050      	b.n	8004720 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800467e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004682:	2b00      	cmp	r3, #0
 8004684:	da0f      	bge.n	80046a6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004686:	78fb      	ldrb	r3, [r7, #3]
 8004688:	f003 020f 	and.w	r2, r3, #15
 800468c:	4613      	mov	r3, r2
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	1a9b      	subs	r3, r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	3338      	adds	r3, #56	; 0x38
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	4413      	add	r3, r2
 800469a:	3304      	adds	r3, #4
 800469c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2201      	movs	r2, #1
 80046a2:	705a      	strb	r2, [r3, #1]
 80046a4:	e00d      	b.n	80046c2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80046a6:	78fa      	ldrb	r2, [r7, #3]
 80046a8:	4613      	mov	r3, r2
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	4413      	add	r3, r2
 80046b8:	3304      	adds	r3, #4
 80046ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2201      	movs	r2, #1
 80046c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046c8:	78fb      	ldrb	r3, [r7, #3]
 80046ca:	f003 030f 	and.w	r3, r3, #15
 80046ce:	b2da      	uxtb	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d101      	bne.n	80046e2 <HAL_PCD_EP_SetStall+0x82>
 80046de:	2302      	movs	r3, #2
 80046e0:	e01e      	b.n	8004720 <HAL_PCD_EP_SetStall+0xc0>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68f9      	ldr	r1, [r7, #12]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f004 f9f2 	bl	8008ada <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80046f6:	78fb      	ldrb	r3, [r7, #3]
 80046f8:	f003 030f 	and.w	r3, r3, #15
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10a      	bne.n	8004716 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6818      	ldr	r0, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	b2d9      	uxtb	r1, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004710:	461a      	mov	r2, r3
 8004712:	f004 fbe3 	bl	8008edc <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004734:	78fb      	ldrb	r3, [r7, #3]
 8004736:	f003 020f 	and.w	r2, r3, #15
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	429a      	cmp	r2, r3
 8004740:	d901      	bls.n	8004746 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e042      	b.n	80047cc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004746:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800474a:	2b00      	cmp	r3, #0
 800474c:	da0f      	bge.n	800476e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800474e:	78fb      	ldrb	r3, [r7, #3]
 8004750:	f003 020f 	and.w	r2, r3, #15
 8004754:	4613      	mov	r3, r2
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	1a9b      	subs	r3, r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	3338      	adds	r3, #56	; 0x38
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	4413      	add	r3, r2
 8004762:	3304      	adds	r3, #4
 8004764:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	705a      	strb	r2, [r3, #1]
 800476c:	e00f      	b.n	800478e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800476e:	78fb      	ldrb	r3, [r7, #3]
 8004770:	f003 020f 	and.w	r2, r3, #15
 8004774:	4613      	mov	r3, r2
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	1a9b      	subs	r3, r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	4413      	add	r3, r2
 8004784:	3304      	adds	r3, #4
 8004786:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004794:	78fb      	ldrb	r3, [r7, #3]
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	b2da      	uxtb	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d101      	bne.n	80047ae <HAL_PCD_EP_ClrStall+0x86>
 80047aa:	2302      	movs	r3, #2
 80047ac:	e00e      	b.n	80047cc <HAL_PCD_EP_ClrStall+0xa4>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68f9      	ldr	r1, [r7, #12]
 80047bc:	4618      	mov	r0, r3
 80047be:	f004 f9fa 	bl	8008bb6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08a      	sub	sp, #40	; 0x28
 80047d8:	af02      	add	r7, sp, #8
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	4613      	mov	r3, r2
 80047ec:	00db      	lsls	r3, r3, #3
 80047ee:	1a9b      	subs	r3, r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	3338      	adds	r3, #56	; 0x38
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	4413      	add	r3, r2
 80047f8:	3304      	adds	r3, #4
 80047fa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	699a      	ldr	r2, [r3, #24]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	429a      	cmp	r2, r3
 8004806:	d901      	bls.n	800480c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e06c      	b.n	80048e6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	695a      	ldr	r2, [r3, #20]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	69fa      	ldr	r2, [r7, #28]
 800481e:	429a      	cmp	r2, r3
 8004820:	d902      	bls.n	8004828 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	3303      	adds	r3, #3
 800482c:	089b      	lsrs	r3, r3, #2
 800482e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004830:	e02b      	b.n	800488a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	69fa      	ldr	r2, [r7, #28]
 8004844:	429a      	cmp	r2, r3
 8004846:	d902      	bls.n	800484e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	3303      	adds	r3, #3
 8004852:	089b      	lsrs	r3, r3, #2
 8004854:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	68d9      	ldr	r1, [r3, #12]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	b2da      	uxtb	r2, r3
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004866:	b2db      	uxtb	r3, r3
 8004868:	9300      	str	r3, [sp, #0]
 800486a:	4603      	mov	r3, r0
 800486c:	6978      	ldr	r0, [r7, #20]
 800486e:	f004 f8d6 	bl	8008a1e <USB_WritePacket>

    ep->xfer_buff  += len;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	441a      	add	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	699a      	ldr	r2, [r3, #24]
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	441a      	add	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	015a      	lsls	r2, r3, #5
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	4413      	add	r3, r2
 8004892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	b29b      	uxth	r3, r3
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	429a      	cmp	r2, r3
 800489e:	d809      	bhi.n	80048b4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	699a      	ldr	r2, [r3, #24]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d203      	bcs.n	80048b4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1be      	bne.n	8004832 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	695a      	ldr	r2, [r3, #20]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	429a      	cmp	r2, r3
 80048be:	d811      	bhi.n	80048e4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	f003 030f 	and.w	r3, r3, #15
 80048c6:	2201      	movs	r2, #1
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	43db      	mvns	r3, r3
 80048da:	6939      	ldr	r1, [r7, #16]
 80048dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048e0:	4013      	ands	r3, r2
 80048e2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3720      	adds	r7, #32
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	333c      	adds	r3, #60	; 0x3c
 8004908:	3304      	adds	r3, #4
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	015a      	lsls	r2, r3, #5
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	4413      	add	r3, r2
 8004916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	2b01      	cmp	r3, #1
 8004924:	f040 80b3 	bne.w	8004a8e <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d028      	beq.n	8004984 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4a70      	ldr	r2, [pc, #448]	; (8004af8 <PCD_EP_OutXfrComplete_int+0x208>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d90e      	bls.n	8004958 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004940:	2b00      	cmp	r3, #0
 8004942:	d009      	beq.n	8004958 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4413      	add	r3, r2
 800494c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004950:	461a      	mov	r2, r3
 8004952:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004956:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f012 f97b 	bl	8016c54 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6818      	ldr	r0, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004968:	461a      	mov	r2, r3
 800496a:	2101      	movs	r1, #1
 800496c:	f004 fab6 	bl	8008edc <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	015a      	lsls	r2, r3, #5
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	4413      	add	r3, r2
 8004978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800497c:	461a      	mov	r2, r3
 800497e:	2308      	movs	r3, #8
 8004980:	6093      	str	r3, [r2, #8]
 8004982:	e0b3      	b.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b00      	cmp	r3, #0
 800498c:	d009      	beq.n	80049a2 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	015a      	lsls	r2, r3, #5
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	4413      	add	r3, r2
 8004996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800499a:	461a      	mov	r2, r3
 800499c:	2320      	movs	r3, #32
 800499e:	6093      	str	r3, [r2, #8]
 80049a0:	e0a4      	b.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f040 809f 	bne.w	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4a51      	ldr	r2, [pc, #324]	; (8004af8 <PCD_EP_OutXfrComplete_int+0x208>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d90f      	bls.n	80049d6 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00a      	beq.n	80049d6 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	015a      	lsls	r2, r3, #5
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	4413      	add	r3, r2
 80049c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049cc:	461a      	mov	r2, r3
 80049ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049d2:	6093      	str	r3, [r2, #8]
 80049d4:	e08a      	b.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	683a      	ldr	r2, [r7, #0]
 80049da:	4613      	mov	r3, r2
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	1a9b      	subs	r3, r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	440b      	add	r3, r1
 80049e4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80049e8:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	0159      	lsls	r1, r3, #5
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	440b      	add	r3, r1
 80049f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80049fc:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	4613      	mov	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	1a9b      	subs	r3, r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4403      	add	r3, r0
 8004a0c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004a10:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004a12:	6879      	ldr	r1, [r7, #4]
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	4613      	mov	r3, r2
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	1a9b      	subs	r3, r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	440b      	add	r3, r1
 8004a20:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004a24:	6819      	ldr	r1, [r3, #0]
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	00db      	lsls	r3, r3, #3
 8004a2e:	1a9b      	subs	r3, r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	4403      	add	r3, r0
 8004a34:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4419      	add	r1, r3
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	4613      	mov	r3, r2
 8004a42:	00db      	lsls	r3, r3, #3
 8004a44:	1a9b      	subs	r3, r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	4403      	add	r3, r0
 8004a4a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004a4e:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	4619      	mov	r1, r3
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f012 f90e 	bl	8016c78 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d144      	bne.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
 8004a62:	6879      	ldr	r1, [r7, #4]
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	4613      	mov	r3, r2
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	440b      	add	r3, r1
 8004a70:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d138      	bne.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6818      	ldr	r0, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004a84:	461a      	mov	r2, r3
 8004a86:	2101      	movs	r1, #1
 8004a88:	f004 fa28 	bl	8008edc <USB_EP0_OutStart>
 8004a8c:	e02e      	b.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	4a1a      	ldr	r2, [pc, #104]	; (8004afc <PCD_EP_OutXfrComplete_int+0x20c>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d124      	bne.n	8004ae0 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00a      	beq.n	8004ab6 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	015a      	lsls	r2, r3, #5
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aac:	461a      	mov	r2, r3
 8004aae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ab2:	6093      	str	r3, [r2, #8]
 8004ab4:	e01a      	b.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	f003 0320 	and.w	r3, r3, #32
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	015a      	lsls	r2, r3, #5
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004acc:	461a      	mov	r2, r3
 8004ace:	2320      	movs	r3, #32
 8004ad0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f012 f8cd 	bl	8016c78 <HAL_PCD_DataOutStageCallback>
 8004ade:	e005      	b.n	8004aec <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f012 f8c6 	bl	8016c78 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3718      	adds	r7, #24
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	4f54300a 	.word	0x4f54300a
 8004afc:	4f54310a 	.word	0x4f54310a

08004b00 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	333c      	adds	r3, #60	; 0x3c
 8004b18:	3304      	adds	r3, #4
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d113      	bne.n	8004b5e <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	4a1f      	ldr	r2, [pc, #124]	; (8004bb8 <PCD_EP_OutSetupPacket_int+0xb8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d922      	bls.n	8004b84 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d01d      	beq.n	8004b84 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	015a      	lsls	r2, r3, #5
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	4413      	add	r3, r2
 8004b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b54:	461a      	mov	r2, r3
 8004b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b5a:	6093      	str	r3, [r2, #8]
 8004b5c:	e012      	b.n	8004b84 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4a16      	ldr	r2, [pc, #88]	; (8004bbc <PCD_EP_OutSetupPacket_int+0xbc>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d10e      	bne.n	8004b84 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d009      	beq.n	8004b84 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b82:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f012 f865 	bl	8016c54 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	4a0a      	ldr	r2, [pc, #40]	; (8004bb8 <PCD_EP_OutSetupPacket_int+0xb8>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d90c      	bls.n	8004bac <PCD_EP_OutSetupPacket_int+0xac>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d108      	bne.n	8004bac <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6818      	ldr	r0, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	f004 f998 	bl	8008edc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	4f54300a 	.word	0x4f54300a
 8004bbc:	4f54310a 	.word	0x4f54310a

08004bc0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	70fb      	strb	r3, [r7, #3]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004bd8:	78fb      	ldrb	r3, [r7, #3]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d107      	bne.n	8004bee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004bde:	883b      	ldrh	r3, [r7, #0]
 8004be0:	0419      	lsls	r1, r3, #16
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	629a      	str	r2, [r3, #40]	; 0x28
 8004bec:	e028      	b.n	8004c40 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf4:	0c1b      	lsrs	r3, r3, #16
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	73fb      	strb	r3, [r7, #15]
 8004c00:	e00d      	b.n	8004c1e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	7bfb      	ldrb	r3, [r7, #15]
 8004c08:	3340      	adds	r3, #64	; 0x40
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	4413      	add	r3, r2
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	0c1b      	lsrs	r3, r3, #16
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	4413      	add	r3, r2
 8004c16:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c18:	7bfb      	ldrb	r3, [r7, #15]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	73fb      	strb	r3, [r7, #15]
 8004c1e:	7bfa      	ldrb	r2, [r7, #15]
 8004c20:	78fb      	ldrb	r3, [r7, #3]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d3ec      	bcc.n	8004c02 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004c28:	883b      	ldrh	r3, [r7, #0]
 8004c2a:	0418      	lsls	r0, r3, #16
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6819      	ldr	r1, [r3, #0]
 8004c30:	78fb      	ldrb	r3, [r7, #3]
 8004c32:	3b01      	subs	r3, #1
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	4302      	orrs	r2, r0
 8004c38:	3340      	adds	r3, #64	; 0x40
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	440b      	add	r3, r1
 8004c3e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3714      	adds	r7, #20
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
 8004c56:	460b      	mov	r3, r1
 8004c58:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	887a      	ldrh	r2, [r7, #2]
 8004c60:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	460b      	mov	r3, r1
 8004c7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e22d      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d075      	beq.n	8004d92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ca6:	4ba3      	ldr	r3, [pc, #652]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 030c 	and.w	r3, r3, #12
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d00c      	beq.n	8004ccc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cb2:	4ba0      	ldr	r3, [pc, #640]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004cba:	2b08      	cmp	r3, #8
 8004cbc:	d112      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cbe:	4b9d      	ldr	r3, [pc, #628]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cca:	d10b      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ccc:	4b99      	ldr	r3, [pc, #612]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d05b      	beq.n	8004d90 <HAL_RCC_OscConfig+0x108>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d157      	bne.n	8004d90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e208      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cec:	d106      	bne.n	8004cfc <HAL_RCC_OscConfig+0x74>
 8004cee:	4b91      	ldr	r3, [pc, #580]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a90      	ldr	r2, [pc, #576]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf8:	6013      	str	r3, [r2, #0]
 8004cfa:	e01d      	b.n	8004d38 <HAL_RCC_OscConfig+0xb0>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d04:	d10c      	bne.n	8004d20 <HAL_RCC_OscConfig+0x98>
 8004d06:	4b8b      	ldr	r3, [pc, #556]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a8a      	ldr	r2, [pc, #552]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d10:	6013      	str	r3, [r2, #0]
 8004d12:	4b88      	ldr	r3, [pc, #544]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a87      	ldr	r2, [pc, #540]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d1c:	6013      	str	r3, [r2, #0]
 8004d1e:	e00b      	b.n	8004d38 <HAL_RCC_OscConfig+0xb0>
 8004d20:	4b84      	ldr	r3, [pc, #528]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a83      	ldr	r2, [pc, #524]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d2a:	6013      	str	r3, [r2, #0]
 8004d2c:	4b81      	ldr	r3, [pc, #516]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a80      	ldr	r2, [pc, #512]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d013      	beq.n	8004d68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d40:	f7fd fb10 	bl	8002364 <HAL_GetTick>
 8004d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d48:	f7fd fb0c 	bl	8002364 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b64      	cmp	r3, #100	; 0x64
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e1cd      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d5a:	4b76      	ldr	r3, [pc, #472]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d0f0      	beq.n	8004d48 <HAL_RCC_OscConfig+0xc0>
 8004d66:	e014      	b.n	8004d92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d68:	f7fd fafc 	bl	8002364 <HAL_GetTick>
 8004d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d6e:	e008      	b.n	8004d82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d70:	f7fd faf8 	bl	8002364 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	2b64      	cmp	r3, #100	; 0x64
 8004d7c:	d901      	bls.n	8004d82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e1b9      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d82:	4b6c      	ldr	r3, [pc, #432]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1f0      	bne.n	8004d70 <HAL_RCC_OscConfig+0xe8>
 8004d8e:	e000      	b.n	8004d92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d063      	beq.n	8004e66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d9e:	4b65      	ldr	r3, [pc, #404]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 030c 	and.w	r3, r3, #12
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00b      	beq.n	8004dc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004daa:	4b62      	ldr	r3, [pc, #392]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004db2:	2b08      	cmp	r3, #8
 8004db4:	d11c      	bne.n	8004df0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004db6:	4b5f      	ldr	r3, [pc, #380]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d116      	bne.n	8004df0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dc2:	4b5c      	ldr	r3, [pc, #368]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0302 	and.w	r3, r3, #2
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d005      	beq.n	8004dda <HAL_RCC_OscConfig+0x152>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d001      	beq.n	8004dda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e18d      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dda:	4b56      	ldr	r3, [pc, #344]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	4952      	ldr	r1, [pc, #328]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dee:	e03a      	b.n	8004e66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d020      	beq.n	8004e3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004df8:	4b4f      	ldr	r3, [pc, #316]	; (8004f38 <HAL_RCC_OscConfig+0x2b0>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfe:	f7fd fab1 	bl	8002364 <HAL_GetTick>
 8004e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e04:	e008      	b.n	8004e18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e06:	f7fd faad 	bl	8002364 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e16e      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e18:	4b46      	ldr	r3, [pc, #280]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0f0      	beq.n	8004e06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e24:	4b43      	ldr	r3, [pc, #268]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	00db      	lsls	r3, r3, #3
 8004e32:	4940      	ldr	r1, [pc, #256]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	600b      	str	r3, [r1, #0]
 8004e38:	e015      	b.n	8004e66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e3a:	4b3f      	ldr	r3, [pc, #252]	; (8004f38 <HAL_RCC_OscConfig+0x2b0>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e40:	f7fd fa90 	bl	8002364 <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e48:	f7fd fa8c 	bl	8002364 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e14d      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5a:	4b36      	ldr	r3, [pc, #216]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0302 	and.w	r3, r3, #2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1f0      	bne.n	8004e48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d030      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d016      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e7a:	4b30      	ldr	r3, [pc, #192]	; (8004f3c <HAL_RCC_OscConfig+0x2b4>)
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e80:	f7fd fa70 	bl	8002364 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e88:	f7fd fa6c 	bl	8002364 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e12d      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e9a:	4b26      	ldr	r3, [pc, #152]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004e9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCC_OscConfig+0x200>
 8004ea6:	e015      	b.n	8004ed4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ea8:	4b24      	ldr	r3, [pc, #144]	; (8004f3c <HAL_RCC_OscConfig+0x2b4>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eae:	f7fd fa59 	bl	8002364 <HAL_GetTick>
 8004eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eb4:	e008      	b.n	8004ec8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004eb6:	f7fd fa55 	bl	8002364 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d901      	bls.n	8004ec8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e116      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ec8:	4b1a      	ldr	r3, [pc, #104]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004eca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1f0      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f000 80a0 	beq.w	8005022 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ee6:	4b13      	ldr	r3, [pc, #76]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10f      	bne.n	8004f12 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60fb      	str	r3, [r7, #12]
 8004ef6:	4b0f      	ldr	r3, [pc, #60]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	4a0e      	ldr	r2, [pc, #56]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004efc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f00:	6413      	str	r3, [r2, #64]	; 0x40
 8004f02:	4b0c      	ldr	r3, [pc, #48]	; (8004f34 <HAL_RCC_OscConfig+0x2ac>)
 8004f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f0a:	60fb      	str	r3, [r7, #12]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f12:	4b0b      	ldr	r3, [pc, #44]	; (8004f40 <HAL_RCC_OscConfig+0x2b8>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d121      	bne.n	8004f62 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f1e:	4b08      	ldr	r3, [pc, #32]	; (8004f40 <HAL_RCC_OscConfig+0x2b8>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a07      	ldr	r2, [pc, #28]	; (8004f40 <HAL_RCC_OscConfig+0x2b8>)
 8004f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f2a:	f7fd fa1b 	bl	8002364 <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f30:	e011      	b.n	8004f56 <HAL_RCC_OscConfig+0x2ce>
 8004f32:	bf00      	nop
 8004f34:	40023800 	.word	0x40023800
 8004f38:	42470000 	.word	0x42470000
 8004f3c:	42470e80 	.word	0x42470e80
 8004f40:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f44:	f7fd fa0e 	bl	8002364 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e0cf      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f56:	4b6a      	ldr	r3, [pc, #424]	; (8005100 <HAL_RCC_OscConfig+0x478>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d0f0      	beq.n	8004f44 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d106      	bne.n	8004f78 <HAL_RCC_OscConfig+0x2f0>
 8004f6a:	4b66      	ldr	r3, [pc, #408]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f6e:	4a65      	ldr	r2, [pc, #404]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004f70:	f043 0301 	orr.w	r3, r3, #1
 8004f74:	6713      	str	r3, [r2, #112]	; 0x70
 8004f76:	e01c      	b.n	8004fb2 <HAL_RCC_OscConfig+0x32a>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b05      	cmp	r3, #5
 8004f7e:	d10c      	bne.n	8004f9a <HAL_RCC_OscConfig+0x312>
 8004f80:	4b60      	ldr	r3, [pc, #384]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f84:	4a5f      	ldr	r2, [pc, #380]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004f86:	f043 0304 	orr.w	r3, r3, #4
 8004f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8004f8c:	4b5d      	ldr	r3, [pc, #372]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f90:	4a5c      	ldr	r2, [pc, #368]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004f92:	f043 0301 	orr.w	r3, r3, #1
 8004f96:	6713      	str	r3, [r2, #112]	; 0x70
 8004f98:	e00b      	b.n	8004fb2 <HAL_RCC_OscConfig+0x32a>
 8004f9a:	4b5a      	ldr	r3, [pc, #360]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9e:	4a59      	ldr	r2, [pc, #356]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004fa0:	f023 0301 	bic.w	r3, r3, #1
 8004fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8004fa6:	4b57      	ldr	r3, [pc, #348]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004faa:	4a56      	ldr	r2, [pc, #344]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004fac:	f023 0304 	bic.w	r3, r3, #4
 8004fb0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d015      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fba:	f7fd f9d3 	bl	8002364 <HAL_GetTick>
 8004fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fc0:	e00a      	b.n	8004fd8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fc2:	f7fd f9cf 	bl	8002364 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e08e      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fd8:	4b4a      	ldr	r3, [pc, #296]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8004fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d0ee      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x33a>
 8004fe4:	e014      	b.n	8005010 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fe6:	f7fd f9bd 	bl	8002364 <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fec:	e00a      	b.n	8005004 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fee:	f7fd f9b9 	bl	8002364 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d901      	bls.n	8005004 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e078      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005004:	4b3f      	ldr	r3, [pc, #252]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8005006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1ee      	bne.n	8004fee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005010:	7dfb      	ldrb	r3, [r7, #23]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d105      	bne.n	8005022 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005016:	4b3b      	ldr	r3, [pc, #236]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	4a3a      	ldr	r2, [pc, #232]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 800501c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005020:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d064      	beq.n	80050f4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800502a:	4b36      	ldr	r3, [pc, #216]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	2b08      	cmp	r3, #8
 8005034:	d05c      	beq.n	80050f0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	2b02      	cmp	r3, #2
 800503c:	d141      	bne.n	80050c2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800503e:	4b32      	ldr	r3, [pc, #200]	; (8005108 <HAL_RCC_OscConfig+0x480>)
 8005040:	2200      	movs	r2, #0
 8005042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005044:	f7fd f98e 	bl	8002364 <HAL_GetTick>
 8005048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800504a:	e008      	b.n	800505e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800504c:	f7fd f98a 	bl	8002364 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	2b02      	cmp	r3, #2
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e04b      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800505e:	4b29      	ldr	r3, [pc, #164]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f0      	bne.n	800504c <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	69da      	ldr	r2, [r3, #28]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005078:	019b      	lsls	r3, r3, #6
 800507a:	431a      	orrs	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005080:	085b      	lsrs	r3, r3, #1
 8005082:	3b01      	subs	r3, #1
 8005084:	041b      	lsls	r3, r3, #16
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508c:	061b      	lsls	r3, r3, #24
 800508e:	491d      	ldr	r1, [pc, #116]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 8005090:	4313      	orrs	r3, r2
 8005092:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005094:	4b1c      	ldr	r3, [pc, #112]	; (8005108 <HAL_RCC_OscConfig+0x480>)
 8005096:	2201      	movs	r2, #1
 8005098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800509a:	f7fd f963 	bl	8002364 <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050a2:	f7fd f95f 	bl	8002364 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e020      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b4:	4b13      	ldr	r3, [pc, #76]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d0f0      	beq.n	80050a2 <HAL_RCC_OscConfig+0x41a>
 80050c0:	e018      	b.n	80050f4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050c2:	4b11      	ldr	r3, [pc, #68]	; (8005108 <HAL_RCC_OscConfig+0x480>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c8:	f7fd f94c 	bl	8002364 <HAL_GetTick>
 80050cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ce:	e008      	b.n	80050e2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050d0:	f7fd f948 	bl	8002364 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e009      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050e2:	4b08      	ldr	r3, [pc, #32]	; (8005104 <HAL_RCC_OscConfig+0x47c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1f0      	bne.n	80050d0 <HAL_RCC_OscConfig+0x448>
 80050ee:	e001      	b.n	80050f4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e000      	b.n	80050f6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3718      	adds	r7, #24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	40007000 	.word	0x40007000
 8005104:	40023800 	.word	0x40023800
 8005108:	42470060 	.word	0x42470060

0800510c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e0ca      	b.n	80052b6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005120:	4b67      	ldr	r3, [pc, #412]	; (80052c0 <HAL_RCC_ClockConfig+0x1b4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 030f 	and.w	r3, r3, #15
 8005128:	683a      	ldr	r2, [r7, #0]
 800512a:	429a      	cmp	r2, r3
 800512c:	d90c      	bls.n	8005148 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800512e:	4b64      	ldr	r3, [pc, #400]	; (80052c0 <HAL_RCC_ClockConfig+0x1b4>)
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	b2d2      	uxtb	r2, r2
 8005134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005136:	4b62      	ldr	r3, [pc, #392]	; (80052c0 <HAL_RCC_ClockConfig+0x1b4>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 030f 	and.w	r3, r3, #15
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d001      	beq.n	8005148 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e0b6      	b.n	80052b6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d020      	beq.n	8005196 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b00      	cmp	r3, #0
 800515e:	d005      	beq.n	800516c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005160:	4b58      	ldr	r3, [pc, #352]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	4a57      	ldr	r2, [pc, #348]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005166:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800516a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0308 	and.w	r3, r3, #8
 8005174:	2b00      	cmp	r3, #0
 8005176:	d005      	beq.n	8005184 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005178:	4b52      	ldr	r3, [pc, #328]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	4a51      	ldr	r2, [pc, #324]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800517e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005182:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005184:	4b4f      	ldr	r3, [pc, #316]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	494c      	ldr	r1, [pc, #304]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005192:	4313      	orrs	r3, r2
 8005194:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d044      	beq.n	800522c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d107      	bne.n	80051ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051aa:	4b46      	ldr	r3, [pc, #280]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d119      	bne.n	80051ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e07d      	b.n	80052b6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d003      	beq.n	80051ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051c6:	2b03      	cmp	r3, #3
 80051c8:	d107      	bne.n	80051da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051ca:	4b3e      	ldr	r3, [pc, #248]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d109      	bne.n	80051ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e06d      	b.n	80052b6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051da:	4b3a      	ldr	r3, [pc, #232]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e065      	b.n	80052b6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051ea:	4b36      	ldr	r3, [pc, #216]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f023 0203 	bic.w	r2, r3, #3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	4933      	ldr	r1, [pc, #204]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051fc:	f7fd f8b2 	bl	8002364 <HAL_GetTick>
 8005200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005202:	e00a      	b.n	800521a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005204:	f7fd f8ae 	bl	8002364 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005212:	4293      	cmp	r3, r2
 8005214:	d901      	bls.n	800521a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e04d      	b.n	80052b6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800521a:	4b2a      	ldr	r3, [pc, #168]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 020c 	and.w	r2, r3, #12
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	429a      	cmp	r2, r3
 800522a:	d1eb      	bne.n	8005204 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800522c:	4b24      	ldr	r3, [pc, #144]	; (80052c0 <HAL_RCC_ClockConfig+0x1b4>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 030f 	and.w	r3, r3, #15
 8005234:	683a      	ldr	r2, [r7, #0]
 8005236:	429a      	cmp	r2, r3
 8005238:	d20c      	bcs.n	8005254 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800523a:	4b21      	ldr	r3, [pc, #132]	; (80052c0 <HAL_RCC_ClockConfig+0x1b4>)
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005242:	4b1f      	ldr	r3, [pc, #124]	; (80052c0 <HAL_RCC_ClockConfig+0x1b4>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	683a      	ldr	r2, [r7, #0]
 800524c:	429a      	cmp	r2, r3
 800524e:	d001      	beq.n	8005254 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e030      	b.n	80052b6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0304 	and.w	r3, r3, #4
 800525c:	2b00      	cmp	r3, #0
 800525e:	d008      	beq.n	8005272 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005260:	4b18      	ldr	r3, [pc, #96]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	4915      	ldr	r1, [pc, #84]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800526e:	4313      	orrs	r3, r2
 8005270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 0308 	and.w	r3, r3, #8
 800527a:	2b00      	cmp	r3, #0
 800527c:	d009      	beq.n	8005292 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800527e:	4b11      	ldr	r3, [pc, #68]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	490d      	ldr	r1, [pc, #52]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800528e:	4313      	orrs	r3, r2
 8005290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005292:	f000 f81d 	bl	80052d0 <HAL_RCC_GetSysClockFreq>
 8005296:	4601      	mov	r1, r0
 8005298:	4b0a      	ldr	r3, [pc, #40]	; (80052c4 <HAL_RCC_ClockConfig+0x1b8>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	091b      	lsrs	r3, r3, #4
 800529e:	f003 030f 	and.w	r3, r3, #15
 80052a2:	4a09      	ldr	r2, [pc, #36]	; (80052c8 <HAL_RCC_ClockConfig+0x1bc>)
 80052a4:	5cd3      	ldrb	r3, [r2, r3]
 80052a6:	fa21 f303 	lsr.w	r3, r1, r3
 80052aa:	4a08      	ldr	r2, [pc, #32]	; (80052cc <HAL_RCC_ClockConfig+0x1c0>)
 80052ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80052ae:	2000      	movs	r0, #0
 80052b0:	f7fc fa38 	bl	8001724 <HAL_InitTick>

  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3710      	adds	r7, #16
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	40023c00 	.word	0x40023c00
 80052c4:	40023800 	.word	0x40023800
 80052c8:	0801a270 	.word	0x0801a270
 80052cc:	20000000 	.word	0x20000000

080052d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	607b      	str	r3, [r7, #4]
 80052da:	2300      	movs	r3, #0
 80052dc:	60fb      	str	r3, [r7, #12]
 80052de:	2300      	movs	r3, #0
 80052e0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80052e2:	2300      	movs	r3, #0
 80052e4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052e6:	4b63      	ldr	r3, [pc, #396]	; (8005474 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 030c 	and.w	r3, r3, #12
 80052ee:	2b04      	cmp	r3, #4
 80052f0:	d007      	beq.n	8005302 <HAL_RCC_GetSysClockFreq+0x32>
 80052f2:	2b08      	cmp	r3, #8
 80052f4:	d008      	beq.n	8005308 <HAL_RCC_GetSysClockFreq+0x38>
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f040 80b4 	bne.w	8005464 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052fc:	4b5e      	ldr	r3, [pc, #376]	; (8005478 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80052fe:	60bb      	str	r3, [r7, #8]
       break;
 8005300:	e0b3      	b.n	800546a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005302:	4b5e      	ldr	r3, [pc, #376]	; (800547c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005304:	60bb      	str	r3, [r7, #8]
      break;
 8005306:	e0b0      	b.n	800546a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005308:	4b5a      	ldr	r3, [pc, #360]	; (8005474 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005310:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005312:	4b58      	ldr	r3, [pc, #352]	; (8005474 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d04a      	beq.n	80053b4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800531e:	4b55      	ldr	r3, [pc, #340]	; (8005474 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	099b      	lsrs	r3, r3, #6
 8005324:	f04f 0400 	mov.w	r4, #0
 8005328:	f240 11ff 	movw	r1, #511	; 0x1ff
 800532c:	f04f 0200 	mov.w	r2, #0
 8005330:	ea03 0501 	and.w	r5, r3, r1
 8005334:	ea04 0602 	and.w	r6, r4, r2
 8005338:	4629      	mov	r1, r5
 800533a:	4632      	mov	r2, r6
 800533c:	f04f 0300 	mov.w	r3, #0
 8005340:	f04f 0400 	mov.w	r4, #0
 8005344:	0154      	lsls	r4, r2, #5
 8005346:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800534a:	014b      	lsls	r3, r1, #5
 800534c:	4619      	mov	r1, r3
 800534e:	4622      	mov	r2, r4
 8005350:	1b49      	subs	r1, r1, r5
 8005352:	eb62 0206 	sbc.w	r2, r2, r6
 8005356:	f04f 0300 	mov.w	r3, #0
 800535a:	f04f 0400 	mov.w	r4, #0
 800535e:	0194      	lsls	r4, r2, #6
 8005360:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005364:	018b      	lsls	r3, r1, #6
 8005366:	1a5b      	subs	r3, r3, r1
 8005368:	eb64 0402 	sbc.w	r4, r4, r2
 800536c:	f04f 0100 	mov.w	r1, #0
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	00e2      	lsls	r2, r4, #3
 8005376:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800537a:	00d9      	lsls	r1, r3, #3
 800537c:	460b      	mov	r3, r1
 800537e:	4614      	mov	r4, r2
 8005380:	195b      	adds	r3, r3, r5
 8005382:	eb44 0406 	adc.w	r4, r4, r6
 8005386:	f04f 0100 	mov.w	r1, #0
 800538a:	f04f 0200 	mov.w	r2, #0
 800538e:	0262      	lsls	r2, r4, #9
 8005390:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005394:	0259      	lsls	r1, r3, #9
 8005396:	460b      	mov	r3, r1
 8005398:	4614      	mov	r4, r2
 800539a:	4618      	mov	r0, r3
 800539c:	4621      	mov	r1, r4
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f04f 0400 	mov.w	r4, #0
 80053a4:	461a      	mov	r2, r3
 80053a6:	4623      	mov	r3, r4
 80053a8:	f7fa ff72 	bl	8000290 <__aeabi_uldivmod>
 80053ac:	4603      	mov	r3, r0
 80053ae:	460c      	mov	r4, r1
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	e049      	b.n	8005448 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053b4:	4b2f      	ldr	r3, [pc, #188]	; (8005474 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	099b      	lsrs	r3, r3, #6
 80053ba:	f04f 0400 	mov.w	r4, #0
 80053be:	f240 11ff 	movw	r1, #511	; 0x1ff
 80053c2:	f04f 0200 	mov.w	r2, #0
 80053c6:	ea03 0501 	and.w	r5, r3, r1
 80053ca:	ea04 0602 	and.w	r6, r4, r2
 80053ce:	4629      	mov	r1, r5
 80053d0:	4632      	mov	r2, r6
 80053d2:	f04f 0300 	mov.w	r3, #0
 80053d6:	f04f 0400 	mov.w	r4, #0
 80053da:	0154      	lsls	r4, r2, #5
 80053dc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80053e0:	014b      	lsls	r3, r1, #5
 80053e2:	4619      	mov	r1, r3
 80053e4:	4622      	mov	r2, r4
 80053e6:	1b49      	subs	r1, r1, r5
 80053e8:	eb62 0206 	sbc.w	r2, r2, r6
 80053ec:	f04f 0300 	mov.w	r3, #0
 80053f0:	f04f 0400 	mov.w	r4, #0
 80053f4:	0194      	lsls	r4, r2, #6
 80053f6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80053fa:	018b      	lsls	r3, r1, #6
 80053fc:	1a5b      	subs	r3, r3, r1
 80053fe:	eb64 0402 	sbc.w	r4, r4, r2
 8005402:	f04f 0100 	mov.w	r1, #0
 8005406:	f04f 0200 	mov.w	r2, #0
 800540a:	00e2      	lsls	r2, r4, #3
 800540c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005410:	00d9      	lsls	r1, r3, #3
 8005412:	460b      	mov	r3, r1
 8005414:	4614      	mov	r4, r2
 8005416:	195b      	adds	r3, r3, r5
 8005418:	eb44 0406 	adc.w	r4, r4, r6
 800541c:	f04f 0100 	mov.w	r1, #0
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	02a2      	lsls	r2, r4, #10
 8005426:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800542a:	0299      	lsls	r1, r3, #10
 800542c:	460b      	mov	r3, r1
 800542e:	4614      	mov	r4, r2
 8005430:	4618      	mov	r0, r3
 8005432:	4621      	mov	r1, r4
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f04f 0400 	mov.w	r4, #0
 800543a:	461a      	mov	r2, r3
 800543c:	4623      	mov	r3, r4
 800543e:	f7fa ff27 	bl	8000290 <__aeabi_uldivmod>
 8005442:	4603      	mov	r3, r0
 8005444:	460c      	mov	r4, r1
 8005446:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005448:	4b0a      	ldr	r3, [pc, #40]	; (8005474 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	0c1b      	lsrs	r3, r3, #16
 800544e:	f003 0303 	and.w	r3, r3, #3
 8005452:	3301      	adds	r3, #1
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005460:	60bb      	str	r3, [r7, #8]
      break;
 8005462:	e002      	b.n	800546a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005464:	4b04      	ldr	r3, [pc, #16]	; (8005478 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005466:	60bb      	str	r3, [r7, #8]
      break;
 8005468:	bf00      	nop
    }
  }
  return sysclockfreq;
 800546a:	68bb      	ldr	r3, [r7, #8]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005474:	40023800 	.word	0x40023800
 8005478:	00f42400 	.word	0x00f42400
 800547c:	007a1200 	.word	0x007a1200

08005480 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005480:	b480      	push	{r7}
 8005482:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005484:	4b03      	ldr	r3, [pc, #12]	; (8005494 <HAL_RCC_GetHCLKFreq+0x14>)
 8005486:	681b      	ldr	r3, [r3, #0]
}
 8005488:	4618      	mov	r0, r3
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	20000000 	.word	0x20000000

08005498 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800549c:	f7ff fff0 	bl	8005480 <HAL_RCC_GetHCLKFreq>
 80054a0:	4601      	mov	r1, r0
 80054a2:	4b05      	ldr	r3, [pc, #20]	; (80054b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	0a9b      	lsrs	r3, r3, #10
 80054a8:	f003 0307 	and.w	r3, r3, #7
 80054ac:	4a03      	ldr	r2, [pc, #12]	; (80054bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80054ae:	5cd3      	ldrb	r3, [r2, r3]
 80054b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40023800 	.word	0x40023800
 80054bc:	0801a280 	.word	0x0801a280

080054c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80054c4:	f7ff ffdc 	bl	8005480 <HAL_RCC_GetHCLKFreq>
 80054c8:	4601      	mov	r1, r0
 80054ca:	4b05      	ldr	r3, [pc, #20]	; (80054e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	0b5b      	lsrs	r3, r3, #13
 80054d0:	f003 0307 	and.w	r3, r3, #7
 80054d4:	4a03      	ldr	r2, [pc, #12]	; (80054e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054d6:	5cd3      	ldrb	r3, [r2, r3]
 80054d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054dc:	4618      	mov	r0, r3
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40023800 	.word	0x40023800
 80054e4:	0801a280 	.word	0x0801a280

080054e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	220f      	movs	r2, #15
 80054f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80054f8:	4b12      	ldr	r3, [pc, #72]	; (8005544 <HAL_RCC_GetClockConfig+0x5c>)
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f003 0203 	and.w	r2, r3, #3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005504:	4b0f      	ldr	r3, [pc, #60]	; (8005544 <HAL_RCC_GetClockConfig+0x5c>)
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005510:	4b0c      	ldr	r3, [pc, #48]	; (8005544 <HAL_RCC_GetClockConfig+0x5c>)
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800551c:	4b09      	ldr	r3, [pc, #36]	; (8005544 <HAL_RCC_GetClockConfig+0x5c>)
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	08db      	lsrs	r3, r3, #3
 8005522:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800552a:	4b07      	ldr	r3, [pc, #28]	; (8005548 <HAL_RCC_GetClockConfig+0x60>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 020f 	and.w	r2, r3, #15
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	601a      	str	r2, [r3, #0]
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	40023800 	.word	0x40023800
 8005548:	40023c00 	.word	0x40023c00

0800554c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e01d      	b.n	800559a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d106      	bne.n	8005578 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7fc fbe8 	bl	8001d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2202      	movs	r2, #2
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	3304      	adds	r3, #4
 8005588:	4619      	mov	r1, r3
 800558a:	4610      	mov	r0, r2
 800558c:	f000 fbe2 	bl	8005d54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055a2:	b480      	push	{r7}
 80055a4:	b085      	sub	sp, #20
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68da      	ldr	r2, [r3, #12]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f042 0201 	orr.w	r2, r2, #1
 80055b8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f003 0307 	and.w	r3, r3, #7
 80055c4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b06      	cmp	r3, #6
 80055ca:	d007      	beq.n	80055dc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f042 0201 	orr.w	r2, r2, #1
 80055da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b082      	sub	sp, #8
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e01d      	b.n	8005638 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	d106      	bne.n	8005616 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f815 	bl	8005640 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2202      	movs	r2, #2
 800561a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	3304      	adds	r3, #4
 8005626:	4619      	mov	r1, r3
 8005628:	4610      	mov	r0, r2
 800562a:	f000 fb93 	bl	8005d54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3708      	adds	r7, #8
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e01d      	b.n	80056a2 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d106      	bne.n	8005680 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f815 	bl	80056aa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	3304      	adds	r3, #4
 8005690:	4619      	mov	r1, r3
 8005692:	4610      	mov	r0, r2
 8005694:	f000 fb5e 	bl	8005d54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b082      	sub	sp, #8
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d122      	bne.n	800571a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d11b      	bne.n	800571a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f06f 0202 	mvn.w	r2, #2
 80056ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	f003 0303 	and.w	r3, r3, #3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fb08 	bl	8005d16 <HAL_TIM_IC_CaptureCallback>
 8005706:	e005      	b.n	8005714 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 fafa 	bl	8005d02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 fb0b 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b04      	cmp	r3, #4
 8005726:	d122      	bne.n	800576e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b04      	cmp	r3, #4
 8005734:	d11b      	bne.n	800576e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f06f 0204 	mvn.w	r2, #4
 800573e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fade 	bl	8005d16 <HAL_TIM_IC_CaptureCallback>
 800575a:	e005      	b.n	8005768 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 fad0 	bl	8005d02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 fae1 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	f003 0308 	and.w	r3, r3, #8
 8005778:	2b08      	cmp	r3, #8
 800577a:	d122      	bne.n	80057c2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f003 0308 	and.w	r3, r3, #8
 8005786:	2b08      	cmp	r3, #8
 8005788:	d11b      	bne.n	80057c2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f06f 0208 	mvn.w	r2, #8
 8005792:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2204      	movs	r2, #4
 8005798:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 fab4 	bl	8005d16 <HAL_TIM_IC_CaptureCallback>
 80057ae:	e005      	b.n	80057bc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 faa6 	bl	8005d02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 fab7 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b10      	cmp	r3, #16
 80057ce:	d122      	bne.n	8005816 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f003 0310 	and.w	r3, r3, #16
 80057da:	2b10      	cmp	r3, #16
 80057dc:	d11b      	bne.n	8005816 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f06f 0210 	mvn.w	r2, #16
 80057e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2208      	movs	r2, #8
 80057ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	69db      	ldr	r3, [r3, #28]
 80057f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d003      	beq.n	8005804 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 fa8a 	bl	8005d16 <HAL_TIM_IC_CaptureCallback>
 8005802:	e005      	b.n	8005810 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 fa7c 	bl	8005d02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 fa8d 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b01      	cmp	r3, #1
 8005822:	d10e      	bne.n	8005842 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b01      	cmp	r3, #1
 8005830:	d107      	bne.n	8005842 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f06f 0201 	mvn.w	r2, #1
 800583a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7fb ff2b 	bl	8001698 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584c:	2b80      	cmp	r3, #128	; 0x80
 800584e:	d10e      	bne.n	800586e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800585a:	2b80      	cmp	r3, #128	; 0x80
 800585c:	d107      	bne.n	800586e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 fed6 	bl	800661a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005878:	2b40      	cmp	r3, #64	; 0x40
 800587a:	d10e      	bne.n	800589a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005886:	2b40      	cmp	r3, #64	; 0x40
 8005888:	d107      	bne.n	800589a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fa52 	bl	8005d3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	f003 0320 	and.w	r3, r3, #32
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d10e      	bne.n	80058c6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f003 0320 	and.w	r3, r3, #32
 80058b2:	2b20      	cmp	r3, #32
 80058b4:	d107      	bne.n	80058c6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f06f 0220 	mvn.w	r2, #32
 80058be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fea0 	bl	8006606 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058c6:	bf00      	nop
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b084      	sub	sp, #16
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	60f8      	str	r0, [r7, #12]
 80058d6:	60b9      	str	r1, [r7, #8]
 80058d8:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d101      	bne.n	80058e8 <HAL_TIM_IC_ConfigChannel+0x1a>
 80058e4:	2302      	movs	r3, #2
 80058e6:	e08a      	b.n	80059fe <HAL_TIM_IC_ConfigChannel+0x130>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d11b      	bne.n	8005936 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6818      	ldr	r0, [r3, #0]
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	6819      	ldr	r1, [r3, #0]
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f000 fc71 	bl	80061f4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	699a      	ldr	r2, [r3, #24]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 020c 	bic.w	r2, r2, #12
 8005920:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6999      	ldr	r1, [r3, #24]
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	689a      	ldr	r2, [r3, #8]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	430a      	orrs	r2, r1
 8005932:	619a      	str	r2, [r3, #24]
 8005934:	e05a      	b.n	80059ec <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b04      	cmp	r3, #4
 800593a:	d11c      	bne.n	8005976 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6818      	ldr	r0, [r3, #0]
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	6819      	ldr	r1, [r3, #0]
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f000 fcf5 	bl	800633a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	699a      	ldr	r2, [r3, #24]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800595e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6999      	ldr	r1, [r3, #24]
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	021a      	lsls	r2, r3, #8
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	430a      	orrs	r2, r1
 8005972:	619a      	str	r2, [r3, #24]
 8005974:	e03a      	b.n	80059ec <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2b08      	cmp	r3, #8
 800597a:	d11b      	bne.n	80059b4 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6818      	ldr	r0, [r3, #0]
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	6819      	ldr	r1, [r3, #0]
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	685a      	ldr	r2, [r3, #4]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f000 fd42 	bl	8006414 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	69da      	ldr	r2, [r3, #28]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f022 020c 	bic.w	r2, r2, #12
 800599e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	69d9      	ldr	r1, [r3, #28]
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	689a      	ldr	r2, [r3, #8]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	61da      	str	r2, [r3, #28]
 80059b2:	e01b      	b.n	80059ec <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6818      	ldr	r0, [r3, #0]
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	6819      	ldr	r1, [r3, #0]
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f000 fd62 	bl	800648c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	69da      	ldr	r2, [r3, #28]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80059d6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	69d9      	ldr	r1, [r3, #28]
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	021a      	lsls	r2, r3, #8
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
	...

08005a08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d101      	bne.n	8005a22 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005a1e:	2302      	movs	r3, #2
 8005a20:	e0b4      	b.n	8005b8c <HAL_TIM_PWM_ConfigChannel+0x184>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2202      	movs	r2, #2
 8005a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2b0c      	cmp	r3, #12
 8005a36:	f200 809f 	bhi.w	8005b78 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005a3a:	a201      	add	r2, pc, #4	; (adr r2, 8005a40 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a40:	08005a75 	.word	0x08005a75
 8005a44:	08005b79 	.word	0x08005b79
 8005a48:	08005b79 	.word	0x08005b79
 8005a4c:	08005b79 	.word	0x08005b79
 8005a50:	08005ab5 	.word	0x08005ab5
 8005a54:	08005b79 	.word	0x08005b79
 8005a58:	08005b79 	.word	0x08005b79
 8005a5c:	08005b79 	.word	0x08005b79
 8005a60:	08005af7 	.word	0x08005af7
 8005a64:	08005b79 	.word	0x08005b79
 8005a68:	08005b79 	.word	0x08005b79
 8005a6c:	08005b79 	.word	0x08005b79
 8005a70:	08005b37 	.word	0x08005b37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68b9      	ldr	r1, [r7, #8]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 fa0a 	bl	8005e94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	699a      	ldr	r2, [r3, #24]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0208 	orr.w	r2, r2, #8
 8005a8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	699a      	ldr	r2, [r3, #24]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f022 0204 	bic.w	r2, r2, #4
 8005a9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6999      	ldr	r1, [r3, #24]
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	691a      	ldr	r2, [r3, #16]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	619a      	str	r2, [r3, #24]
      break;
 8005ab2:	e062      	b.n	8005b7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68b9      	ldr	r1, [r7, #8]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 fa5a 	bl	8005f74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	699a      	ldr	r2, [r3, #24]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ace:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	699a      	ldr	r2, [r3, #24]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ade:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6999      	ldr	r1, [r3, #24]
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	021a      	lsls	r2, r3, #8
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	619a      	str	r2, [r3, #24]
      break;
 8005af4:	e041      	b.n	8005b7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68b9      	ldr	r1, [r7, #8]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f000 faaf 	bl	8006060 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	69da      	ldr	r2, [r3, #28]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f042 0208 	orr.w	r2, r2, #8
 8005b10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	69da      	ldr	r2, [r3, #28]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 0204 	bic.w	r2, r2, #4
 8005b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	69d9      	ldr	r1, [r3, #28]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	691a      	ldr	r2, [r3, #16]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	430a      	orrs	r2, r1
 8005b32:	61da      	str	r2, [r3, #28]
      break;
 8005b34:	e021      	b.n	8005b7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68b9      	ldr	r1, [r7, #8]
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 fb03 	bl	8006148 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	69da      	ldr	r2, [r3, #28]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	69da      	ldr	r2, [r3, #28]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	69d9      	ldr	r1, [r3, #28]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	021a      	lsls	r2, r3, #8
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	430a      	orrs	r2, r1
 8005b74:	61da      	str	r2, [r3, #28]
      break;
 8005b76:	e000      	b.n	8005b7a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005b78:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3710      	adds	r7, #16
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d101      	bne.n	8005bac <HAL_TIM_ConfigClockSource+0x18>
 8005ba8:	2302      	movs	r3, #2
 8005baa:	e0a6      	b.n	8005cfa <HAL_TIM_ConfigClockSource+0x166>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005bca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bd2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b40      	cmp	r3, #64	; 0x40
 8005be2:	d067      	beq.n	8005cb4 <HAL_TIM_ConfigClockSource+0x120>
 8005be4:	2b40      	cmp	r3, #64	; 0x40
 8005be6:	d80b      	bhi.n	8005c00 <HAL_TIM_ConfigClockSource+0x6c>
 8005be8:	2b10      	cmp	r3, #16
 8005bea:	d073      	beq.n	8005cd4 <HAL_TIM_ConfigClockSource+0x140>
 8005bec:	2b10      	cmp	r3, #16
 8005bee:	d802      	bhi.n	8005bf6 <HAL_TIM_ConfigClockSource+0x62>
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d06f      	beq.n	8005cd4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005bf4:	e078      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005bf6:	2b20      	cmp	r3, #32
 8005bf8:	d06c      	beq.n	8005cd4 <HAL_TIM_ConfigClockSource+0x140>
 8005bfa:	2b30      	cmp	r3, #48	; 0x30
 8005bfc:	d06a      	beq.n	8005cd4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005bfe:	e073      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005c00:	2b70      	cmp	r3, #112	; 0x70
 8005c02:	d00d      	beq.n	8005c20 <HAL_TIM_ConfigClockSource+0x8c>
 8005c04:	2b70      	cmp	r3, #112	; 0x70
 8005c06:	d804      	bhi.n	8005c12 <HAL_TIM_ConfigClockSource+0x7e>
 8005c08:	2b50      	cmp	r3, #80	; 0x50
 8005c0a:	d033      	beq.n	8005c74 <HAL_TIM_ConfigClockSource+0xe0>
 8005c0c:	2b60      	cmp	r3, #96	; 0x60
 8005c0e:	d041      	beq.n	8005c94 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005c10:	e06a      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c16:	d066      	beq.n	8005ce6 <HAL_TIM_ConfigClockSource+0x152>
 8005c18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c1c:	d017      	beq.n	8005c4e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005c1e:	e063      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6818      	ldr	r0, [r3, #0]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	6899      	ldr	r1, [r3, #8]
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	f000 fc84 	bl	800653c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c42:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	609a      	str	r2, [r3, #8]
      break;
 8005c4c:	e04c      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6818      	ldr	r0, [r3, #0]
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	6899      	ldr	r1, [r3, #8]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	f000 fc6d 	bl	800653c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c70:	609a      	str	r2, [r3, #8]
      break;
 8005c72:	e039      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6818      	ldr	r0, [r3, #0]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	6859      	ldr	r1, [r3, #4]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	461a      	mov	r2, r3
 8005c82:	f000 fb2b 	bl	80062dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2150      	movs	r1, #80	; 0x50
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f000 fc3a 	bl	8006506 <TIM_ITRx_SetConfig>
      break;
 8005c92:	e029      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6818      	ldr	r0, [r3, #0]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	6859      	ldr	r1, [r3, #4]
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	f000 fb87 	bl	80063b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2160      	movs	r1, #96	; 0x60
 8005cac:	4618      	mov	r0, r3
 8005cae:	f000 fc2a 	bl	8006506 <TIM_ITRx_SetConfig>
      break;
 8005cb2:	e019      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6818      	ldr	r0, [r3, #0]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	6859      	ldr	r1, [r3, #4]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	f000 fb0b 	bl	80062dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2140      	movs	r1, #64	; 0x40
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f000 fc1a 	bl	8006506 <TIM_ITRx_SetConfig>
      break;
 8005cd2:	e009      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4619      	mov	r1, r3
 8005cde:	4610      	mov	r0, r2
 8005ce0:	f000 fc11 	bl	8006506 <TIM_ITRx_SetConfig>
      break;
 8005ce4:	e000      	b.n	8005ce8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005ce6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}

08005d02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b083      	sub	sp, #12
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d0a:	bf00      	nop
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b083      	sub	sp, #12
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d1e:	bf00      	nop
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr

08005d2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b083      	sub	sp, #12
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d32:	bf00      	nop
 8005d34:	370c      	adds	r7, #12
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr

08005d3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d3e:	b480      	push	{r7}
 8005d40:	b083      	sub	sp, #12
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d46:	bf00      	nop
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
	...

08005d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a40      	ldr	r2, [pc, #256]	; (8005e68 <TIM_Base_SetConfig+0x114>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d013      	beq.n	8005d94 <TIM_Base_SetConfig+0x40>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d72:	d00f      	beq.n	8005d94 <TIM_Base_SetConfig+0x40>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a3d      	ldr	r2, [pc, #244]	; (8005e6c <TIM_Base_SetConfig+0x118>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d00b      	beq.n	8005d94 <TIM_Base_SetConfig+0x40>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4a3c      	ldr	r2, [pc, #240]	; (8005e70 <TIM_Base_SetConfig+0x11c>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d007      	beq.n	8005d94 <TIM_Base_SetConfig+0x40>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a3b      	ldr	r2, [pc, #236]	; (8005e74 <TIM_Base_SetConfig+0x120>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d003      	beq.n	8005d94 <TIM_Base_SetConfig+0x40>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a3a      	ldr	r2, [pc, #232]	; (8005e78 <TIM_Base_SetConfig+0x124>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d108      	bne.n	8005da6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a2f      	ldr	r2, [pc, #188]	; (8005e68 <TIM_Base_SetConfig+0x114>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d02b      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db4:	d027      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a2c      	ldr	r2, [pc, #176]	; (8005e6c <TIM_Base_SetConfig+0x118>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d023      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a2b      	ldr	r2, [pc, #172]	; (8005e70 <TIM_Base_SetConfig+0x11c>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d01f      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a2a      	ldr	r2, [pc, #168]	; (8005e74 <TIM_Base_SetConfig+0x120>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d01b      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a29      	ldr	r2, [pc, #164]	; (8005e78 <TIM_Base_SetConfig+0x124>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d017      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a28      	ldr	r2, [pc, #160]	; (8005e7c <TIM_Base_SetConfig+0x128>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d013      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4a27      	ldr	r2, [pc, #156]	; (8005e80 <TIM_Base_SetConfig+0x12c>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d00f      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a26      	ldr	r2, [pc, #152]	; (8005e84 <TIM_Base_SetConfig+0x130>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d00b      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a25      	ldr	r2, [pc, #148]	; (8005e88 <TIM_Base_SetConfig+0x134>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d007      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a24      	ldr	r2, [pc, #144]	; (8005e8c <TIM_Base_SetConfig+0x138>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d003      	beq.n	8005e06 <TIM_Base_SetConfig+0xb2>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a23      	ldr	r2, [pc, #140]	; (8005e90 <TIM_Base_SetConfig+0x13c>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d108      	bne.n	8005e18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	689a      	ldr	r2, [r3, #8]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a0a      	ldr	r2, [pc, #40]	; (8005e68 <TIM_Base_SetConfig+0x114>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d003      	beq.n	8005e4c <TIM_Base_SetConfig+0xf8>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a0c      	ldr	r2, [pc, #48]	; (8005e78 <TIM_Base_SetConfig+0x124>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d103      	bne.n	8005e54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	691a      	ldr	r2, [r3, #16]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	615a      	str	r2, [r3, #20]
}
 8005e5a:	bf00      	nop
 8005e5c:	3714      	adds	r7, #20
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	40010000 	.word	0x40010000
 8005e6c:	40000400 	.word	0x40000400
 8005e70:	40000800 	.word	0x40000800
 8005e74:	40000c00 	.word	0x40000c00
 8005e78:	40010400 	.word	0x40010400
 8005e7c:	40014000 	.word	0x40014000
 8005e80:	40014400 	.word	0x40014400
 8005e84:	40014800 	.word	0x40014800
 8005e88:	40001800 	.word	0x40001800
 8005e8c:	40001c00 	.word	0x40001c00
 8005e90:	40002000 	.word	0x40002000

08005e94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	f023 0201 	bic.w	r2, r3, #1
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f023 0303 	bic.w	r3, r3, #3
 8005eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	f023 0302 	bic.w	r3, r3, #2
 8005edc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a20      	ldr	r2, [pc, #128]	; (8005f6c <TIM_OC1_SetConfig+0xd8>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d003      	beq.n	8005ef8 <TIM_OC1_SetConfig+0x64>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a1f      	ldr	r2, [pc, #124]	; (8005f70 <TIM_OC1_SetConfig+0xdc>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d10c      	bne.n	8005f12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f023 0308 	bic.w	r3, r3, #8
 8005efe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f023 0304 	bic.w	r3, r3, #4
 8005f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a15      	ldr	r2, [pc, #84]	; (8005f6c <TIM_OC1_SetConfig+0xd8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d003      	beq.n	8005f22 <TIM_OC1_SetConfig+0x8e>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a14      	ldr	r2, [pc, #80]	; (8005f70 <TIM_OC1_SetConfig+0xdc>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d111      	bne.n	8005f46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	693a      	ldr	r2, [r7, #16]
 8005f4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	685a      	ldr	r2, [r3, #4]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	621a      	str	r2, [r3, #32]
}
 8005f60:	bf00      	nop
 8005f62:	371c      	adds	r7, #28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr
 8005f6c:	40010000 	.word	0x40010000
 8005f70:	40010400 	.word	0x40010400

08005f74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	f023 0210 	bic.w	r2, r3, #16
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	021b      	lsls	r3, r3, #8
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f023 0320 	bic.w	r3, r3, #32
 8005fbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	011b      	lsls	r3, r3, #4
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a22      	ldr	r2, [pc, #136]	; (8006058 <TIM_OC2_SetConfig+0xe4>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d003      	beq.n	8005fdc <TIM_OC2_SetConfig+0x68>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a21      	ldr	r2, [pc, #132]	; (800605c <TIM_OC2_SetConfig+0xe8>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d10d      	bne.n	8005ff8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	011b      	lsls	r3, r3, #4
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ff6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a17      	ldr	r2, [pc, #92]	; (8006058 <TIM_OC2_SetConfig+0xe4>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d003      	beq.n	8006008 <TIM_OC2_SetConfig+0x94>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a16      	ldr	r2, [pc, #88]	; (800605c <TIM_OC2_SetConfig+0xe8>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d113      	bne.n	8006030 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800600e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006016:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	695b      	ldr	r3, [r3, #20]
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	693a      	ldr	r2, [r7, #16]
 8006020:	4313      	orrs	r3, r2
 8006022:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685a      	ldr	r2, [r3, #4]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	621a      	str	r2, [r3, #32]
}
 800604a:	bf00      	nop
 800604c:	371c      	adds	r7, #28
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	40010000 	.word	0x40010000
 800605c:	40010400 	.word	0x40010400

08006060 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006060:	b480      	push	{r7}
 8006062:	b087      	sub	sp, #28
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69db      	ldr	r3, [r3, #28]
 8006086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800608e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f023 0303 	bic.w	r3, r3, #3
 8006096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	4313      	orrs	r3, r2
 80060a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	021b      	lsls	r3, r3, #8
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a21      	ldr	r2, [pc, #132]	; (8006140 <TIM_OC3_SetConfig+0xe0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d003      	beq.n	80060c6 <TIM_OC3_SetConfig+0x66>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a20      	ldr	r2, [pc, #128]	; (8006144 <TIM_OC3_SetConfig+0xe4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d10d      	bne.n	80060e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	021b      	lsls	r3, r3, #8
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a16      	ldr	r2, [pc, #88]	; (8006140 <TIM_OC3_SetConfig+0xe0>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d003      	beq.n	80060f2 <TIM_OC3_SetConfig+0x92>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a15      	ldr	r2, [pc, #84]	; (8006144 <TIM_OC3_SetConfig+0xe4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d113      	bne.n	800611a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006100:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	011b      	lsls	r3, r3, #4
 8006114:	693a      	ldr	r2, [r7, #16]
 8006116:	4313      	orrs	r3, r2
 8006118:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	621a      	str	r2, [r3, #32]
}
 8006134:	bf00      	nop
 8006136:	371c      	adds	r7, #28
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	40010000 	.word	0x40010000
 8006144:	40010400 	.word	0x40010400

08006148 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006148:	b480      	push	{r7}
 800614a:	b087      	sub	sp, #28
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800617e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	021b      	lsls	r3, r3, #8
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	4313      	orrs	r3, r2
 800618a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006192:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	031b      	lsls	r3, r3, #12
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4313      	orrs	r3, r2
 800619e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a12      	ldr	r2, [pc, #72]	; (80061ec <TIM_OC4_SetConfig+0xa4>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d003      	beq.n	80061b0 <TIM_OC4_SetConfig+0x68>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a11      	ldr	r2, [pc, #68]	; (80061f0 <TIM_OC4_SetConfig+0xa8>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d109      	bne.n	80061c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	019b      	lsls	r3, r3, #6
 80061be:	697a      	ldr	r2, [r7, #20]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	697a      	ldr	r2, [r7, #20]
 80061c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	40010000 	.word	0x40010000
 80061f0:	40010400 	.word	0x40010400

080061f4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
 8006200:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6a1b      	ldr	r3, [r3, #32]
 8006206:	f023 0201 	bic.w	r2, r3, #1
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6a1b      	ldr	r3, [r3, #32]
 8006218:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	4a28      	ldr	r2, [pc, #160]	; (80062c0 <TIM_TI1_SetConfig+0xcc>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d01b      	beq.n	800625a <TIM_TI1_SetConfig+0x66>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006228:	d017      	beq.n	800625a <TIM_TI1_SetConfig+0x66>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	4a25      	ldr	r2, [pc, #148]	; (80062c4 <TIM_TI1_SetConfig+0xd0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d013      	beq.n	800625a <TIM_TI1_SetConfig+0x66>
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4a24      	ldr	r2, [pc, #144]	; (80062c8 <TIM_TI1_SetConfig+0xd4>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d00f      	beq.n	800625a <TIM_TI1_SetConfig+0x66>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4a23      	ldr	r2, [pc, #140]	; (80062cc <TIM_TI1_SetConfig+0xd8>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d00b      	beq.n	800625a <TIM_TI1_SetConfig+0x66>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	4a22      	ldr	r2, [pc, #136]	; (80062d0 <TIM_TI1_SetConfig+0xdc>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d007      	beq.n	800625a <TIM_TI1_SetConfig+0x66>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	4a21      	ldr	r2, [pc, #132]	; (80062d4 <TIM_TI1_SetConfig+0xe0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d003      	beq.n	800625a <TIM_TI1_SetConfig+0x66>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	4a20      	ldr	r2, [pc, #128]	; (80062d8 <TIM_TI1_SetConfig+0xe4>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d101      	bne.n	800625e <TIM_TI1_SetConfig+0x6a>
 800625a:	2301      	movs	r3, #1
 800625c:	e000      	b.n	8006260 <TIM_TI1_SetConfig+0x6c>
 800625e:	2300      	movs	r3, #0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d008      	beq.n	8006276 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	f023 0303 	bic.w	r3, r3, #3
 800626a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4313      	orrs	r3, r2
 8006272:	617b      	str	r3, [r7, #20]
 8006274:	e003      	b.n	800627e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	f043 0301 	orr.w	r3, r3, #1
 800627c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006284:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	011b      	lsls	r3, r3, #4
 800628a:	b2db      	uxtb	r3, r3
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	4313      	orrs	r3, r2
 8006290:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	f023 030a 	bic.w	r3, r3, #10
 8006298:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	f003 030a 	and.w	r3, r3, #10
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	697a      	ldr	r2, [r7, #20]
 80062aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	621a      	str	r2, [r3, #32]
}
 80062b2:	bf00      	nop
 80062b4:	371c      	adds	r7, #28
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40010000 	.word	0x40010000
 80062c4:	40000400 	.word	0x40000400
 80062c8:	40000800 	.word	0x40000800
 80062cc:	40000c00 	.word	0x40000c00
 80062d0:	40010400 	.word	0x40010400
 80062d4:	40014000 	.word	0x40014000
 80062d8:	40001800 	.word	0x40001800

080062dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062dc:	b480      	push	{r7}
 80062de:	b087      	sub	sp, #28
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f023 0201 	bic.w	r2, r3, #1
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006306:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	011b      	lsls	r3, r3, #4
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	4313      	orrs	r3, r2
 8006310:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	f023 030a 	bic.w	r3, r3, #10
 8006318:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	4313      	orrs	r3, r2
 8006320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	621a      	str	r2, [r3, #32]
}
 800632e:	bf00      	nop
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800633a:	b480      	push	{r7}
 800633c:	b087      	sub	sp, #28
 800633e:	af00      	add	r7, sp, #0
 8006340:	60f8      	str	r0, [r7, #12]
 8006342:	60b9      	str	r1, [r7, #8]
 8006344:	607a      	str	r2, [r7, #4]
 8006346:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	f023 0210 	bic.w	r2, r3, #16
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006366:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	021b      	lsls	r3, r3, #8
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006378:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	031b      	lsls	r3, r3, #12
 800637e:	b29b      	uxth	r3, r3
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800638c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	011b      	lsls	r3, r3, #4
 8006392:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	4313      	orrs	r3, r2
 800639a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	621a      	str	r2, [r3, #32]
}
 80063a8:	bf00      	nop
 80063aa:	371c      	adds	r7, #28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b087      	sub	sp, #28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	f023 0210 	bic.w	r2, r3, #16
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6a1b      	ldr	r3, [r3, #32]
 80063d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	031b      	lsls	r3, r3, #12
 80063e4:	697a      	ldr	r2, [r7, #20]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	011b      	lsls	r3, r3, #4
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	621a      	str	r2, [r3, #32]
}
 8006408:	bf00      	nop
 800640a:	371c      	adds	r7, #28
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006414:	b480      	push	{r7}
 8006416:	b087      	sub	sp, #28
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	607a      	str	r2, [r7, #4]
 8006420:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	69db      	ldr	r3, [r3, #28]
 8006432:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6a1b      	ldr	r3, [r3, #32]
 8006438:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	f023 0303 	bic.w	r3, r3, #3
 8006440:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	4313      	orrs	r3, r2
 8006448:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006450:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	011b      	lsls	r3, r3, #4
 8006456:	b2db      	uxtb	r3, r3
 8006458:	697a      	ldr	r2, [r7, #20]
 800645a:	4313      	orrs	r3, r2
 800645c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006464:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	021b      	lsls	r3, r3, #8
 800646a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	4313      	orrs	r3, r2
 8006472:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	621a      	str	r2, [r3, #32]
}
 8006480:	bf00      	nop
 8006482:	371c      	adds	r7, #28
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
 8006498:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6a1b      	ldr	r3, [r3, #32]
 80064b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	021b      	lsls	r3, r3, #8
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	031b      	lsls	r3, r3, #12
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	697a      	ldr	r2, [r7, #20]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80064de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	031b      	lsls	r3, r3, #12
 80064e4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	621a      	str	r2, [r3, #32]
}
 80064fa:	bf00      	nop
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006506:	b480      	push	{r7}
 8006508:	b085      	sub	sp, #20
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800651c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4313      	orrs	r3, r2
 8006524:	f043 0307 	orr.w	r3, r3, #7
 8006528:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	609a      	str	r2, [r3, #8]
}
 8006530:	bf00      	nop
 8006532:	3714      	adds	r7, #20
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800653c:	b480      	push	{r7}
 800653e:	b087      	sub	sp, #28
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
 8006548:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006556:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	021a      	lsls	r2, r3, #8
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	431a      	orrs	r2, r3
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	4313      	orrs	r3, r2
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	4313      	orrs	r3, r2
 8006568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	609a      	str	r2, [r3, #8]
}
 8006570:	bf00      	nop
 8006572:	371c      	adds	r7, #28
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800657c:	b480      	push	{r7}
 800657e:	b085      	sub	sp, #20
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800658c:	2b01      	cmp	r3, #1
 800658e:	d101      	bne.n	8006594 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006590:	2302      	movs	r3, #2
 8006592:	e032      	b.n	80065fa <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065cc:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006606:	b480      	push	{r7}
 8006608:	b083      	sub	sp, #12
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800661a:	b480      	push	{r7}
 800661c:	b083      	sub	sp, #12
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006622:	bf00      	nop
 8006624:	370c      	adds	r7, #12
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr

0800662e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b082      	sub	sp, #8
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d101      	bne.n	8006640 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e03f      	b.n	80066c0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b00      	cmp	r3, #0
 800664a:	d106      	bne.n	800665a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f7fb fdcd 	bl	80021f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2224      	movs	r2, #36	; 0x24
 800665e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68da      	ldr	r2, [r3, #12]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006670:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 fa64 	bl	8006b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	691a      	ldr	r2, [r3, #16]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006686:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	695a      	ldr	r2, [r3, #20]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006696:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68da      	ldr	r2, [r3, #12]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066a6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2220      	movs	r2, #32
 80066b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2220      	movs	r2, #32
 80066ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3708      	adds	r7, #8
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b088      	sub	sp, #32
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80066ec:	2300      	movs	r3, #0
 80066ee:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	f003 030f 	and.w	r3, r3, #15
 80066f6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10d      	bne.n	800671a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	f003 0320 	and.w	r3, r3, #32
 8006704:	2b00      	cmp	r3, #0
 8006706:	d008      	beq.n	800671a <HAL_UART_IRQHandler+0x52>
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	f003 0320 	and.w	r3, r3, #32
 800670e:	2b00      	cmp	r3, #0
 8006710:	d003      	beq.n	800671a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f992 	bl	8006a3c <UART_Receive_IT>
      return;
 8006718:	e0cc      	b.n	80068b4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	2b00      	cmp	r3, #0
 800671e:	f000 80ab 	beq.w	8006878 <HAL_UART_IRQHandler+0x1b0>
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	f003 0301 	and.w	r3, r3, #1
 8006728:	2b00      	cmp	r3, #0
 800672a:	d105      	bne.n	8006738 <HAL_UART_IRQHandler+0x70>
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006732:	2b00      	cmp	r3, #0
 8006734:	f000 80a0 	beq.w	8006878 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00a      	beq.n	8006758 <HAL_UART_IRQHandler+0x90>
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006748:	2b00      	cmp	r3, #0
 800674a:	d005      	beq.n	8006758 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006750:	f043 0201 	orr.w	r2, r3, #1
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	f003 0304 	and.w	r3, r3, #4
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00a      	beq.n	8006778 <HAL_UART_IRQHandler+0xb0>
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b00      	cmp	r3, #0
 800676a:	d005      	beq.n	8006778 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006770:	f043 0202 	orr.w	r2, r3, #2
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	f003 0302 	and.w	r3, r3, #2
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00a      	beq.n	8006798 <HAL_UART_IRQHandler+0xd0>
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f003 0301 	and.w	r3, r3, #1
 8006788:	2b00      	cmp	r3, #0
 800678a:	d005      	beq.n	8006798 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006790:	f043 0204 	orr.w	r2, r3, #4
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f003 0308 	and.w	r3, r3, #8
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00a      	beq.n	80067b8 <HAL_UART_IRQHandler+0xf0>
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d005      	beq.n	80067b8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b0:	f043 0208 	orr.w	r2, r3, #8
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d078      	beq.n	80068b2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d007      	beq.n	80067da <HAL_UART_IRQHandler+0x112>
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	f003 0320 	and.w	r3, r3, #32
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d002      	beq.n	80067da <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 f931 	bl	8006a3c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e4:	2b40      	cmp	r3, #64	; 0x40
 80067e6:	bf0c      	ite	eq
 80067e8:	2301      	moveq	r3, #1
 80067ea:	2300      	movne	r3, #0
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067f4:	f003 0308 	and.w	r3, r3, #8
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d102      	bne.n	8006802 <HAL_UART_IRQHandler+0x13a>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d031      	beq.n	8006866 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f87a 	bl	80068fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006812:	2b40      	cmp	r3, #64	; 0x40
 8006814:	d123      	bne.n	800685e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	695a      	ldr	r2, [r3, #20]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006824:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800682a:	2b00      	cmp	r3, #0
 800682c:	d013      	beq.n	8006856 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006832:	4a22      	ldr	r2, [pc, #136]	; (80068bc <HAL_UART_IRQHandler+0x1f4>)
 8006834:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800683a:	4618      	mov	r0, r3
 800683c:	f7fb fea2 	bl	8002584 <HAL_DMA_Abort_IT>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d016      	beq.n	8006874 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800684a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006850:	4610      	mov	r0, r2
 8006852:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006854:	e00e      	b.n	8006874 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 f846 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800685c:	e00a      	b.n	8006874 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 f842 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006864:	e006      	b.n	8006874 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f83e 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006872:	e01e      	b.n	80068b2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006874:	bf00      	nop
    return;
 8006876:	e01c      	b.n	80068b2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687e:	2b00      	cmp	r3, #0
 8006880:	d008      	beq.n	8006894 <HAL_UART_IRQHandler+0x1cc>
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f867 	bl	8006960 <UART_Transmit_IT>
    return;
 8006892:	e00f      	b.n	80068b4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00a      	beq.n	80068b4 <HAL_UART_IRQHandler+0x1ec>
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d005      	beq.n	80068b4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 f8af 	bl	8006a0c <UART_EndTransmit_IT>
    return;
 80068ae:	bf00      	nop
 80068b0:	e000      	b.n	80068b4 <HAL_UART_IRQHandler+0x1ec>
    return;
 80068b2:	bf00      	nop
  }
}
 80068b4:	3720      	adds	r7, #32
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	08006939 	.word	0x08006939

080068c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068f0:	bf00      	nop
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68da      	ldr	r2, [r3, #12]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006912:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	695a      	ldr	r2, [r3, #20]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f022 0201 	bic.w	r2, r2, #1
 8006922:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2220      	movs	r2, #32
 8006928:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006944:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2200      	movs	r2, #0
 800694a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f7ff ffc8 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006958:	bf00      	nop
 800695a:	3710      	adds	r7, #16
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800696e:	b2db      	uxtb	r3, r3
 8006970:	2b21      	cmp	r3, #33	; 0x21
 8006972:	d144      	bne.n	80069fe <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800697c:	d11a      	bne.n	80069b4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	881b      	ldrh	r3, [r3, #0]
 8006988:	461a      	mov	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006992:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d105      	bne.n	80069a8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	1c9a      	adds	r2, r3, #2
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	621a      	str	r2, [r3, #32]
 80069a6:	e00e      	b.n	80069c6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6a1b      	ldr	r3, [r3, #32]
 80069ac:	1c5a      	adds	r2, r3, #1
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	621a      	str	r2, [r3, #32]
 80069b2:	e008      	b.n	80069c6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	1c59      	adds	r1, r3, #1
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	6211      	str	r1, [r2, #32]
 80069be:	781a      	ldrb	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	4619      	mov	r1, r3
 80069d4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10f      	bne.n	80069fa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68da      	ldr	r2, [r3, #12]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069fa:	2300      	movs	r3, #0
 80069fc:	e000      	b.n	8006a00 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80069fe:	2302      	movs	r3, #2
  }
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3714      	adds	r7, #20
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b082      	sub	sp, #8
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a22:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2220      	movs	r2, #32
 8006a28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f7ff ff47 	bl	80068c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3708      	adds	r7, #8
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a4a:	b2db      	uxtb	r3, r3
 8006a4c:	2b22      	cmp	r3, #34	; 0x22
 8006a4e:	d171      	bne.n	8006b34 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a58:	d123      	bne.n	8006aa2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d10e      	bne.n	8006a86 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7e:	1c9a      	adds	r2, r3, #2
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	629a      	str	r2, [r3, #40]	; 0x28
 8006a84:	e029      	b.n	8006ada <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a9a:	1c5a      	adds	r2, r3, #1
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	629a      	str	r2, [r3, #40]	; 0x28
 8006aa0:	e01b      	b.n	8006ada <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10a      	bne.n	8006ac0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	6858      	ldr	r0, [r3, #4]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab4:	1c59      	adds	r1, r3, #1
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	6291      	str	r1, [r2, #40]	; 0x28
 8006aba:	b2c2      	uxtb	r2, r0
 8006abc:	701a      	strb	r2, [r3, #0]
 8006abe:	e00c      	b.n	8006ada <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006acc:	1c58      	adds	r0, r3, #1
 8006ace:	6879      	ldr	r1, [r7, #4]
 8006ad0:	6288      	str	r0, [r1, #40]	; 0x28
 8006ad2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006ad6:	b2d2      	uxtb	r2, r2
 8006ad8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d120      	bne.n	8006b30 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68da      	ldr	r2, [r3, #12]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 0220 	bic.w	r2, r2, #32
 8006afc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	695a      	ldr	r2, [r3, #20]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0201 	bic.w	r2, r2, #1
 8006b1c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2220      	movs	r2, #32
 8006b22:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7ff fed4 	bl	80068d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	e002      	b.n	8006b36 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	e000      	b.n	8006b36 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006b34:	2302      	movs	r3, #2
  }
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3710      	adds	r7, #16
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b40:	b5b0      	push	{r4, r5, r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68da      	ldr	r2, [r3, #12]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689a      	ldr	r2, [r3, #8]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	431a      	orrs	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	695b      	ldr	r3, [r3, #20]
 8006b6c:	431a      	orrs	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006b80:	f023 030c 	bic.w	r3, r3, #12
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	6812      	ldr	r2, [r2, #0]
 8006b88:	68f9      	ldr	r1, [r7, #12]
 8006b8a:	430b      	orrs	r3, r1
 8006b8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	695b      	ldr	r3, [r3, #20]
 8006b94:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	699a      	ldr	r2, [r3, #24]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	430a      	orrs	r2, r1
 8006ba2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	69db      	ldr	r3, [r3, #28]
 8006ba8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bac:	f040 80e4 	bne.w	8006d78 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4aab      	ldr	r2, [pc, #684]	; (8006e64 <UART_SetConfig+0x324>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d004      	beq.n	8006bc4 <UART_SetConfig+0x84>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4aaa      	ldr	r2, [pc, #680]	; (8006e68 <UART_SetConfig+0x328>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d16c      	bne.n	8006c9e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006bc4:	f7fe fc7c 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	4613      	mov	r3, r2
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	4413      	add	r3, r2
 8006bd0:	009a      	lsls	r2, r3, #2
 8006bd2:	441a      	add	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bde:	4aa3      	ldr	r2, [pc, #652]	; (8006e6c <UART_SetConfig+0x32c>)
 8006be0:	fba2 2303 	umull	r2, r3, r2, r3
 8006be4:	095b      	lsrs	r3, r3, #5
 8006be6:	011c      	lsls	r4, r3, #4
 8006be8:	f7fe fc6a 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006bec:	4602      	mov	r2, r0
 8006bee:	4613      	mov	r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4413      	add	r3, r2
 8006bf4:	009a      	lsls	r2, r3, #2
 8006bf6:	441a      	add	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	005b      	lsls	r3, r3, #1
 8006bfe:	fbb2 f5f3 	udiv	r5, r2, r3
 8006c02:	f7fe fc5d 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006c06:	4602      	mov	r2, r0
 8006c08:	4613      	mov	r3, r2
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	4413      	add	r3, r2
 8006c0e:	009a      	lsls	r2, r3, #2
 8006c10:	441a      	add	r2, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	005b      	lsls	r3, r3, #1
 8006c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c1c:	4a93      	ldr	r2, [pc, #588]	; (8006e6c <UART_SetConfig+0x32c>)
 8006c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c22:	095b      	lsrs	r3, r3, #5
 8006c24:	2264      	movs	r2, #100	; 0x64
 8006c26:	fb02 f303 	mul.w	r3, r2, r3
 8006c2a:	1aeb      	subs	r3, r5, r3
 8006c2c:	00db      	lsls	r3, r3, #3
 8006c2e:	3332      	adds	r3, #50	; 0x32
 8006c30:	4a8e      	ldr	r2, [pc, #568]	; (8006e6c <UART_SetConfig+0x32c>)
 8006c32:	fba2 2303 	umull	r2, r3, r2, r3
 8006c36:	095b      	lsrs	r3, r3, #5
 8006c38:	005b      	lsls	r3, r3, #1
 8006c3a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c3e:	441c      	add	r4, r3
 8006c40:	f7fe fc3e 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006c44:	4602      	mov	r2, r0
 8006c46:	4613      	mov	r3, r2
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	4413      	add	r3, r2
 8006c4c:	009a      	lsls	r2, r3, #2
 8006c4e:	441a      	add	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	005b      	lsls	r3, r3, #1
 8006c56:	fbb2 f5f3 	udiv	r5, r2, r3
 8006c5a:	f7fe fc31 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	4613      	mov	r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4413      	add	r3, r2
 8006c66:	009a      	lsls	r2, r3, #2
 8006c68:	441a      	add	r2, r3
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	005b      	lsls	r3, r3, #1
 8006c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c74:	4a7d      	ldr	r2, [pc, #500]	; (8006e6c <UART_SetConfig+0x32c>)
 8006c76:	fba2 2303 	umull	r2, r3, r2, r3
 8006c7a:	095b      	lsrs	r3, r3, #5
 8006c7c:	2264      	movs	r2, #100	; 0x64
 8006c7e:	fb02 f303 	mul.w	r3, r2, r3
 8006c82:	1aeb      	subs	r3, r5, r3
 8006c84:	00db      	lsls	r3, r3, #3
 8006c86:	3332      	adds	r3, #50	; 0x32
 8006c88:	4a78      	ldr	r2, [pc, #480]	; (8006e6c <UART_SetConfig+0x32c>)
 8006c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c8e:	095b      	lsrs	r3, r3, #5
 8006c90:	f003 0207 	and.w	r2, r3, #7
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4422      	add	r2, r4
 8006c9a:	609a      	str	r2, [r3, #8]
 8006c9c:	e154      	b.n	8006f48 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006c9e:	f7fe fbfb 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	4413      	add	r3, r2
 8006caa:	009a      	lsls	r2, r3, #2
 8006cac:	441a      	add	r2, r3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	005b      	lsls	r3, r3, #1
 8006cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb8:	4a6c      	ldr	r2, [pc, #432]	; (8006e6c <UART_SetConfig+0x32c>)
 8006cba:	fba2 2303 	umull	r2, r3, r2, r3
 8006cbe:	095b      	lsrs	r3, r3, #5
 8006cc0:	011c      	lsls	r4, r3, #4
 8006cc2:	f7fe fbe9 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	4613      	mov	r3, r2
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	4413      	add	r3, r2
 8006cce:	009a      	lsls	r2, r3, #2
 8006cd0:	441a      	add	r2, r3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	005b      	lsls	r3, r3, #1
 8006cd8:	fbb2 f5f3 	udiv	r5, r2, r3
 8006cdc:	f7fe fbdc 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	4413      	add	r3, r2
 8006ce8:	009a      	lsls	r2, r3, #2
 8006cea:	441a      	add	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	005b      	lsls	r3, r3, #1
 8006cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf6:	4a5d      	ldr	r2, [pc, #372]	; (8006e6c <UART_SetConfig+0x32c>)
 8006cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8006cfc:	095b      	lsrs	r3, r3, #5
 8006cfe:	2264      	movs	r2, #100	; 0x64
 8006d00:	fb02 f303 	mul.w	r3, r2, r3
 8006d04:	1aeb      	subs	r3, r5, r3
 8006d06:	00db      	lsls	r3, r3, #3
 8006d08:	3332      	adds	r3, #50	; 0x32
 8006d0a:	4a58      	ldr	r2, [pc, #352]	; (8006e6c <UART_SetConfig+0x32c>)
 8006d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d10:	095b      	lsrs	r3, r3, #5
 8006d12:	005b      	lsls	r3, r3, #1
 8006d14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d18:	441c      	add	r4, r3
 8006d1a:	f7fe fbbd 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	4613      	mov	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	4413      	add	r3, r2
 8006d26:	009a      	lsls	r2, r3, #2
 8006d28:	441a      	add	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	005b      	lsls	r3, r3, #1
 8006d30:	fbb2 f5f3 	udiv	r5, r2, r3
 8006d34:	f7fe fbb0 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	4413      	add	r3, r2
 8006d40:	009a      	lsls	r2, r3, #2
 8006d42:	441a      	add	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	005b      	lsls	r3, r3, #1
 8006d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d4e:	4a47      	ldr	r2, [pc, #284]	; (8006e6c <UART_SetConfig+0x32c>)
 8006d50:	fba2 2303 	umull	r2, r3, r2, r3
 8006d54:	095b      	lsrs	r3, r3, #5
 8006d56:	2264      	movs	r2, #100	; 0x64
 8006d58:	fb02 f303 	mul.w	r3, r2, r3
 8006d5c:	1aeb      	subs	r3, r5, r3
 8006d5e:	00db      	lsls	r3, r3, #3
 8006d60:	3332      	adds	r3, #50	; 0x32
 8006d62:	4a42      	ldr	r2, [pc, #264]	; (8006e6c <UART_SetConfig+0x32c>)
 8006d64:	fba2 2303 	umull	r2, r3, r2, r3
 8006d68:	095b      	lsrs	r3, r3, #5
 8006d6a:	f003 0207 	and.w	r2, r3, #7
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4422      	add	r2, r4
 8006d74:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8006d76:	e0e7      	b.n	8006f48 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a39      	ldr	r2, [pc, #228]	; (8006e64 <UART_SetConfig+0x324>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d004      	beq.n	8006d8c <UART_SetConfig+0x24c>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a38      	ldr	r2, [pc, #224]	; (8006e68 <UART_SetConfig+0x328>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d171      	bne.n	8006e70 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006d8c:	f7fe fb98 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006d90:	4602      	mov	r2, r0
 8006d92:	4613      	mov	r3, r2
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	4413      	add	r3, r2
 8006d98:	009a      	lsls	r2, r3, #2
 8006d9a:	441a      	add	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da6:	4a31      	ldr	r2, [pc, #196]	; (8006e6c <UART_SetConfig+0x32c>)
 8006da8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dac:	095b      	lsrs	r3, r3, #5
 8006dae:	011c      	lsls	r4, r3, #4
 8006db0:	f7fe fb86 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006db4:	4602      	mov	r2, r0
 8006db6:	4613      	mov	r3, r2
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	4413      	add	r3, r2
 8006dbc:	009a      	lsls	r2, r3, #2
 8006dbe:	441a      	add	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	fbb2 f5f3 	udiv	r5, r2, r3
 8006dca:	f7fe fb79 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	4413      	add	r3, r2
 8006dd6:	009a      	lsls	r2, r3, #2
 8006dd8:	441a      	add	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de4:	4a21      	ldr	r2, [pc, #132]	; (8006e6c <UART_SetConfig+0x32c>)
 8006de6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dea:	095b      	lsrs	r3, r3, #5
 8006dec:	2264      	movs	r2, #100	; 0x64
 8006dee:	fb02 f303 	mul.w	r3, r2, r3
 8006df2:	1aeb      	subs	r3, r5, r3
 8006df4:	011b      	lsls	r3, r3, #4
 8006df6:	3332      	adds	r3, #50	; 0x32
 8006df8:	4a1c      	ldr	r2, [pc, #112]	; (8006e6c <UART_SetConfig+0x32c>)
 8006dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8006dfe:	095b      	lsrs	r3, r3, #5
 8006e00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e04:	441c      	add	r4, r3
 8006e06:	f7fe fb5b 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	4613      	mov	r3, r2
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	4413      	add	r3, r2
 8006e12:	009a      	lsls	r2, r3, #2
 8006e14:	441a      	add	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	fbb2 f5f3 	udiv	r5, r2, r3
 8006e20:	f7fe fb4e 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006e24:	4602      	mov	r2, r0
 8006e26:	4613      	mov	r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	4413      	add	r3, r2
 8006e2c:	009a      	lsls	r2, r3, #2
 8006e2e:	441a      	add	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e3a:	4a0c      	ldr	r2, [pc, #48]	; (8006e6c <UART_SetConfig+0x32c>)
 8006e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e40:	095b      	lsrs	r3, r3, #5
 8006e42:	2264      	movs	r2, #100	; 0x64
 8006e44:	fb02 f303 	mul.w	r3, r2, r3
 8006e48:	1aeb      	subs	r3, r5, r3
 8006e4a:	011b      	lsls	r3, r3, #4
 8006e4c:	3332      	adds	r3, #50	; 0x32
 8006e4e:	4a07      	ldr	r2, [pc, #28]	; (8006e6c <UART_SetConfig+0x32c>)
 8006e50:	fba2 2303 	umull	r2, r3, r2, r3
 8006e54:	095b      	lsrs	r3, r3, #5
 8006e56:	f003 020f 	and.w	r2, r3, #15
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4422      	add	r2, r4
 8006e60:	609a      	str	r2, [r3, #8]
 8006e62:	e071      	b.n	8006f48 <UART_SetConfig+0x408>
 8006e64:	40011000 	.word	0x40011000
 8006e68:	40011400 	.word	0x40011400
 8006e6c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006e70:	f7fe fb12 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006e74:	4602      	mov	r2, r0
 8006e76:	4613      	mov	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4413      	add	r3, r2
 8006e7c:	009a      	lsls	r2, r3, #2
 8006e7e:	441a      	add	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e8a:	4a31      	ldr	r2, [pc, #196]	; (8006f50 <UART_SetConfig+0x410>)
 8006e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e90:	095b      	lsrs	r3, r3, #5
 8006e92:	011c      	lsls	r4, r3, #4
 8006e94:	f7fe fb00 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	4413      	add	r3, r2
 8006ea0:	009a      	lsls	r2, r3, #2
 8006ea2:	441a      	add	r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	fbb2 f5f3 	udiv	r5, r2, r3
 8006eae:	f7fe faf3 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	009a      	lsls	r2, r3, #2
 8006ebc:	441a      	add	r2, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec8:	4a21      	ldr	r2, [pc, #132]	; (8006f50 <UART_SetConfig+0x410>)
 8006eca:	fba2 2303 	umull	r2, r3, r2, r3
 8006ece:	095b      	lsrs	r3, r3, #5
 8006ed0:	2264      	movs	r2, #100	; 0x64
 8006ed2:	fb02 f303 	mul.w	r3, r2, r3
 8006ed6:	1aeb      	subs	r3, r5, r3
 8006ed8:	011b      	lsls	r3, r3, #4
 8006eda:	3332      	adds	r3, #50	; 0x32
 8006edc:	4a1c      	ldr	r2, [pc, #112]	; (8006f50 <UART_SetConfig+0x410>)
 8006ede:	fba2 2303 	umull	r2, r3, r2, r3
 8006ee2:	095b      	lsrs	r3, r3, #5
 8006ee4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ee8:	441c      	add	r4, r3
 8006eea:	f7fe fad5 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	4413      	add	r3, r2
 8006ef6:	009a      	lsls	r2, r3, #2
 8006ef8:	441a      	add	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	fbb2 f5f3 	udiv	r5, r2, r3
 8006f04:	f7fe fac8 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	4613      	mov	r3, r2
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	4413      	add	r3, r2
 8006f10:	009a      	lsls	r2, r3, #2
 8006f12:	441a      	add	r2, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f1e:	4a0c      	ldr	r2, [pc, #48]	; (8006f50 <UART_SetConfig+0x410>)
 8006f20:	fba2 2303 	umull	r2, r3, r2, r3
 8006f24:	095b      	lsrs	r3, r3, #5
 8006f26:	2264      	movs	r2, #100	; 0x64
 8006f28:	fb02 f303 	mul.w	r3, r2, r3
 8006f2c:	1aeb      	subs	r3, r5, r3
 8006f2e:	011b      	lsls	r3, r3, #4
 8006f30:	3332      	adds	r3, #50	; 0x32
 8006f32:	4a07      	ldr	r2, [pc, #28]	; (8006f50 <UART_SetConfig+0x410>)
 8006f34:	fba2 2303 	umull	r2, r3, r2, r3
 8006f38:	095b      	lsrs	r3, r3, #5
 8006f3a:	f003 020f 	and.w	r2, r3, #15
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4422      	add	r2, r4
 8006f44:	609a      	str	r2, [r3, #8]
}
 8006f46:	e7ff      	b.n	8006f48 <UART_SetConfig+0x408>
 8006f48:	bf00      	nop
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8006f50:	51eb851f 	.word	0x51eb851f

08006f54 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b089      	sub	sp, #36	; 0x24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	fa93 f3a3 	rbit	r3, r3
 8006f6e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	fab3 f383 	clz	r3, r3
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	005b      	lsls	r3, r3, #1
 8006f7a:	2103      	movs	r1, #3
 8006f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f80:	43db      	mvns	r3, r3
 8006f82:	401a      	ands	r2, r3
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	fa93 f3a3 	rbit	r3, r3
 8006f8e:	61bb      	str	r3, [r7, #24]
  return result;
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	fab3 f383 	clz	r3, r3
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	005b      	lsls	r3, r3, #1
 8006f9a:	6879      	ldr	r1, [r7, #4]
 8006f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa0:	431a      	orrs	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	601a      	str	r2, [r3, #0]
}
 8006fa6:	bf00      	nop
 8006fa8:	3724      	adds	r7, #36	; 0x24
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr

08006fb2 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b085      	sub	sp, #20
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	60f8      	str	r0, [r7, #12]
 8006fba:	60b9      	str	r1, [r7, #8]
 8006fbc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	685a      	ldr	r2, [r3, #4]
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	43db      	mvns	r3, r3
 8006fc6:	401a      	ands	r2, r3
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	6879      	ldr	r1, [r7, #4]
 8006fcc:	fb01 f303 	mul.w	r3, r1, r3
 8006fd0:	431a      	orrs	r2, r3
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	605a      	str	r2, [r3, #4]
}
 8006fd6:	bf00      	nop
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr

08006fe2 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b089      	sub	sp, #36	; 0x24
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	60f8      	str	r0, [r7, #12]
 8006fea:	60b9      	str	r1, [r7, #8]
 8006fec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	689a      	ldr	r2, [r3, #8]
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	fa93 f3a3 	rbit	r3, r3
 8006ffc:	613b      	str	r3, [r7, #16]
  return result;
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	fab3 f383 	clz	r3, r3
 8007004:	b2db      	uxtb	r3, r3
 8007006:	005b      	lsls	r3, r3, #1
 8007008:	2103      	movs	r1, #3
 800700a:	fa01 f303 	lsl.w	r3, r1, r3
 800700e:	43db      	mvns	r3, r3
 8007010:	401a      	ands	r2, r3
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	fa93 f3a3 	rbit	r3, r3
 800701c:	61bb      	str	r3, [r7, #24]
  return result;
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	fab3 f383 	clz	r3, r3
 8007024:	b2db      	uxtb	r3, r3
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	6879      	ldr	r1, [r7, #4]
 800702a:	fa01 f303 	lsl.w	r3, r1, r3
 800702e:	431a      	orrs	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8007034:	bf00      	nop
 8007036:	3724      	adds	r7, #36	; 0x24
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8007040:	b480      	push	{r7}
 8007042:	b089      	sub	sp, #36	; 0x24
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	68da      	ldr	r2, [r3, #12]
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	fa93 f3a3 	rbit	r3, r3
 800705a:	613b      	str	r3, [r7, #16]
  return result;
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	fab3 f383 	clz	r3, r3
 8007062:	b2db      	uxtb	r3, r3
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	2103      	movs	r1, #3
 8007068:	fa01 f303 	lsl.w	r3, r1, r3
 800706c:	43db      	mvns	r3, r3
 800706e:	401a      	ands	r2, r3
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	fa93 f3a3 	rbit	r3, r3
 800707a:	61bb      	str	r3, [r7, #24]
  return result;
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	fab3 f383 	clz	r3, r3
 8007082:	b2db      	uxtb	r3, r3
 8007084:	005b      	lsls	r3, r3, #1
 8007086:	6879      	ldr	r1, [r7, #4]
 8007088:	fa01 f303 	lsl.w	r3, r1, r3
 800708c:	431a      	orrs	r2, r3
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	60da      	str	r2, [r3, #12]
}
 8007092:	bf00      	nop
 8007094:	3724      	adds	r7, #36	; 0x24
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800709e:	b480      	push	{r7}
 80070a0:	b089      	sub	sp, #36	; 0x24
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	60f8      	str	r0, [r7, #12]
 80070a6:	60b9      	str	r1, [r7, #8]
 80070a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6a1a      	ldr	r2, [r3, #32]
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	fa93 f3a3 	rbit	r3, r3
 80070b8:	613b      	str	r3, [r7, #16]
  return result;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	fab3 f383 	clz	r3, r3
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	210f      	movs	r1, #15
 80070c6:	fa01 f303 	lsl.w	r3, r1, r3
 80070ca:	43db      	mvns	r3, r3
 80070cc:	401a      	ands	r2, r3
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	fa93 f3a3 	rbit	r3, r3
 80070d8:	61bb      	str	r3, [r7, #24]
  return result;
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	fab3 f383 	clz	r3, r3
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	6879      	ldr	r1, [r7, #4]
 80070e6:	fa01 f303 	lsl.w	r3, r1, r3
 80070ea:	431a      	orrs	r2, r3
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80070f0:	bf00      	nop
 80070f2:	3724      	adds	r7, #36	; 0x24
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b089      	sub	sp, #36	; 0x24
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	0a1b      	lsrs	r3, r3, #8
 8007110:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	fa93 f3a3 	rbit	r3, r3
 8007118:	613b      	str	r3, [r7, #16]
  return result;
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	fab3 f383 	clz	r3, r3
 8007120:	b2db      	uxtb	r3, r3
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	210f      	movs	r1, #15
 8007126:	fa01 f303 	lsl.w	r3, r1, r3
 800712a:	43db      	mvns	r3, r3
 800712c:	401a      	ands	r2, r3
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	0a1b      	lsrs	r3, r3, #8
 8007132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	fa93 f3a3 	rbit	r3, r3
 800713a:	61bb      	str	r3, [r7, #24]
  return result;
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	fab3 f383 	clz	r3, r3
 8007142:	b2db      	uxtb	r3, r3
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	6879      	ldr	r1, [r7, #4]
 8007148:	fa01 f303 	lsl.w	r3, r1, r3
 800714c:	431a      	orrs	r2, r3
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8007152:	bf00      	nop
 8007154:	3724      	adds	r7, #36	; 0x24
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr

0800715e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b088      	sub	sp, #32
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8007168:	2300      	movs	r3, #0
 800716a:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800716c:	2300      	movs	r3, #0
 800716e:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	fa93 f3a3 	rbit	r3, r3
 800717c:	613b      	str	r3, [r7, #16]
  return result;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	fab3 f383 	clz	r3, r3
 8007184:	b2db      	uxtb	r3, r3
 8007186:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007188:	e049      	b.n	800721e <LL_GPIO_Init+0xc0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	2101      	movs	r1, #1
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	fa01 f303 	lsl.w	r3, r1, r3
 8007196:	4013      	ands	r3, r2
 8007198:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d03b      	beq.n	8007218 <LL_GPIO_Init+0xba>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	461a      	mov	r2, r3
 80071a6:	69b9      	ldr	r1, [r7, #24]
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7ff fed3 	bl	8006f54 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d003      	beq.n	80071be <LL_GPIO_Init+0x60>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d106      	bne.n	80071cc <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	461a      	mov	r2, r3
 80071c4:	69b9      	ldr	r1, [r7, #24]
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f7ff ff0b 	bl	8006fe2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	461a      	mov	r2, r3
 80071d2:	69b9      	ldr	r1, [r7, #24]
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f7ff ff33 	bl	8007040 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d11a      	bne.n	8007218 <LL_GPIO_Init+0xba>
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	fa93 f3a3 	rbit	r3, r3
 80071ec:	60bb      	str	r3, [r7, #8]
  return result;
 80071ee:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80071f0:	fab3 f383 	clz	r3, r3
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b07      	cmp	r3, #7
 80071f8:	d807      	bhi.n	800720a <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	461a      	mov	r2, r3
 8007200:	69b9      	ldr	r1, [r7, #24]
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f7ff ff4b 	bl	800709e <LL_GPIO_SetAFPin_0_7>
 8007208:	e006      	b.n	8007218 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	461a      	mov	r2, r3
 8007210:	69b9      	ldr	r1, [r7, #24]
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f7ff ff72 	bl	80070fc <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	3301      	adds	r3, #1
 800721c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	fa22 f303 	lsr.w	r3, r2, r3
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1ae      	bne.n	800718a <LL_GPIO_Init+0x2c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d003      	beq.n	800723c <LL_GPIO_Init+0xde>
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	2b02      	cmp	r3, #2
 800723a:	d107      	bne.n	800724c <LL_GPIO_Init+0xee>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	6819      	ldr	r1, [r3, #0]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	461a      	mov	r2, r3
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f7ff feb3 	bl	8006fb2 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3720      	adds	r7, #32
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}

08007256 <LL_I2C_Enable>:
{
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f043 0201 	orr.w	r2, r3, #1
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	601a      	str	r2, [r3, #0]
}
 800726a:	bf00      	nop
 800726c:	370c      	adds	r7, #12
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr

08007276 <LL_I2C_Disable>:
{
 8007276:	b480      	push	{r7}
 8007278:	b083      	sub	sp, #12
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f023 0201 	bic.w	r2, r3, #1
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	601a      	str	r2, [r3, #0]
}
 800728a:	bf00      	nop
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr

08007296 <LL_I2C_ConfigFilters>:
{
 8007296:	b480      	push	{r7}
 8007298:	b085      	sub	sp, #20
 800729a:	af00      	add	r7, sp, #0
 800729c:	60f8      	str	r0, [r7, #12]
 800729e:	60b9      	str	r1, [r7, #8]
 80072a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a6:	f023 021f 	bic.w	r2, r3, #31
 80072aa:	68b9      	ldr	r1, [r7, #8]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	430b      	orrs	r3, r1
 80072b0:	431a      	orrs	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80072b6:	bf00      	nop
 80072b8:	3714      	adds	r7, #20
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr

080072c2 <LL_I2C_SetOwnAddress1>:
{
 80072c2:	b480      	push	{r7}
 80072c4:	b085      	sub	sp, #20
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	60f8      	str	r0, [r7, #12]
 80072ca:	60b9      	str	r1, [r7, #8]
 80072cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80072d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80072da:	68b9      	ldr	r1, [r7, #8]
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	430a      	orrs	r2, r1
 80072e0:	431a      	orrs	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	609a      	str	r2, [r3, #8]
}
 80072e6:	bf00      	nop
 80072e8:	3714      	adds	r7, #20
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
	...

080072f4 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 80072f4:	b490      	push	{r4, r7}
 80072f6:	b084      	sub	sp, #16
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
 8007300:	603b      	str	r3, [r7, #0]
  register uint32_t freqrange = 0x0U;
 8007302:	2400      	movs	r4, #0
  register uint32_t clockconfig = 0x0U;
 8007304:	2400      	movs	r4, #0

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	4a3f      	ldr	r2, [pc, #252]	; (8007408 <LL_I2C_ConfigSpeed+0x114>)
 800730a:	fba2 2303 	umull	r2, r3, r2, r3
 800730e:	0c9c      	lsrs	r4, r3, #18

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007318:	ea44 0203 	orr.w	r2, r4, r3
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6a1b      	ldr	r3, [r3, #32]
 8007324:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4938      	ldr	r1, [pc, #224]	; (800740c <LL_I2C_ConfigSpeed+0x118>)
 800732c:	428b      	cmp	r3, r1
 800732e:	d801      	bhi.n	8007334 <LL_I2C_ConfigSpeed+0x40>
 8007330:	1c63      	adds	r3, r4, #1
 8007332:	e008      	b.n	8007346 <LL_I2C_ConfigSpeed+0x52>
 8007334:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8007338:	fb03 f304 	mul.w	r3, r3, r4
 800733c:	4934      	ldr	r1, [pc, #208]	; (8007410 <LL_I2C_ConfigSpeed+0x11c>)
 800733e:	fba1 1303 	umull	r1, r3, r1, r3
 8007342:	099b      	lsrs	r3, r3, #6
 8007344:	3301      	adds	r3, #1
 8007346:	431a      	orrs	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4a2f      	ldr	r2, [pc, #188]	; (800740c <LL_I2C_ConfigSpeed+0x118>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d939      	bls.n	80073c8 <LL_I2C_ConfigSpeed+0xd4>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d117      	bne.n	800738a <LL_I2C_ConfigSpeed+0x96>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	4613      	mov	r3, r2
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	4413      	add	r3, r2
 8007362:	68ba      	ldr	r2, [r7, #8]
 8007364:	fbb2 f3f3 	udiv	r3, r2, r3
 8007368:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800736c:	2b00      	cmp	r3, #0
 800736e:	d009      	beq.n	8007384 <LL_I2C_ConfigSpeed+0x90>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	4613      	mov	r3, r2
 8007374:	005b      	lsls	r3, r3, #1
 8007376:	4413      	add	r3, r2
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800737e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007382:	e01d      	b.n	80073c0 <LL_I2C_ConfigSpeed+0xcc>
 8007384:	f248 0301 	movw	r3, #32769	; 0x8001
 8007388:	e01a      	b.n	80073c0 <LL_I2C_ConfigSpeed+0xcc>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	4613      	mov	r3, r2
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	009a      	lsls	r2, r3, #2
 8007394:	4413      	add	r3, r2
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	fbb2 f3f3 	udiv	r3, r2, r3
 800739c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00b      	beq.n	80073bc <LL_I2C_ConfigSpeed+0xc8>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009a      	lsls	r2, r3, #2
 80073ae:	4413      	add	r3, r2
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80073b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073ba:	e001      	b.n	80073c0 <LL_I2C_ConfigSpeed+0xcc>
 80073bc:	f248 0301 	movw	r3, #32769	; 0x8001
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	ea43 0402 	orr.w	r4, r3, r2
 80073c6:	e010      	b.n	80073ea <LL_I2C_ConfigSpeed+0xf6>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	005b      	lsls	r3, r3, #1
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80073d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d905      	bls.n	80073e6 <LL_I2C_ConfigSpeed+0xf2>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e4:	e000      	b.n	80073e8 <LL_I2C_ConfigSpeed+0xf4>
 80073e6:	2304      	movs	r3, #4
 80073e8:	461c      	mov	r4, r3
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 80073f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80073f6:	ea44 0203 	orr.w	r2, r4, r3
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	61da      	str	r2, [r3, #28]
}
 80073fe:	bf00      	nop
 8007400:	3710      	adds	r7, #16
 8007402:	46bd      	mov	sp, r7
 8007404:	bc90      	pop	{r4, r7}
 8007406:	4770      	bx	lr
 8007408:	431bde83 	.word	0x431bde83
 800740c:	000186a0 	.word	0x000186a0
 8007410:	10624dd3 	.word	0x10624dd3

08007414 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8007414:	b480      	push	{r7}
 8007416:	b083      	sub	sp, #12
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f023 021a 	bic.w	r2, r3, #26
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	431a      	orrs	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	601a      	str	r2, [r3, #0]
}
 800742e:	bf00      	nop
 8007430:	370c      	adds	r7, #12
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr

0800743a <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800743a:	b480      	push	{r7}
 800743c:	b083      	sub	sp, #12
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
 8007442:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	431a      	orrs	r2, r3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	601a      	str	r2, [r3, #0]
}
 8007454:	bf00      	nop
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b086      	sub	sp, #24
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f7ff ff03 	bl	8007276 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8007470:	f107 0308 	add.w	r3, r7, #8
 8007474:	4618      	mov	r0, r3
 8007476:	f000 f89d 	bl	80075b4 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	68d9      	ldr	r1, [r3, #12]
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	461a      	mov	r2, r3
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f7ff ff06 	bl	8007296 <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 800748a:	6939      	ldr	r1, [r7, #16]
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f7ff ff2d 	bl	80072f4 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	6959      	ldr	r1, [r3, #20]
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	461a      	mov	r2, r3
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f7ff ff0c 	bl	80072c2 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4619      	mov	r1, r3
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f7ff ffaf 	bl	8007414 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7ff fecd 	bl	8007256 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	4619      	mov	r1, r3
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7ff ffb9 	bl	800743a <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80074c8:	2300      	movs	r3, #0
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3718      	adds	r7, #24
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
	...

080074d4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80074d4:	b480      	push	{r7}
 80074d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80074d8:	4b04      	ldr	r3, [pc, #16]	; (80074ec <LL_RCC_GetSysClkSource+0x18>)
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	f003 030c 	and.w	r3, r3, #12
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	40023800 	.word	0x40023800

080074f0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80074f0:	b480      	push	{r7}
 80074f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80074f4:	4b04      	ldr	r3, [pc, #16]	; (8007508 <LL_RCC_GetAHBPrescaler+0x18>)
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	40023800 	.word	0x40023800

0800750c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800750c:	b480      	push	{r7}
 800750e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8007510:	4b04      	ldr	r3, [pc, #16]	; (8007524 <LL_RCC_GetAPB1Prescaler+0x18>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8007518:	4618      	mov	r0, r3
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	40023800 	.word	0x40023800

08007528 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8007528:	b480      	push	{r7}
 800752a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800752c:	4b04      	ldr	r3, [pc, #16]	; (8007540 <LL_RCC_GetAPB2Prescaler+0x18>)
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8007534:	4618      	mov	r0, r3
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr
 800753e:	bf00      	nop
 8007540:	40023800 	.word	0x40023800

08007544 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8007544:	b480      	push	{r7}
 8007546:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8007548:	4b04      	ldr	r3, [pc, #16]	; (800755c <LL_RCC_PLL_GetMainSource+0x18>)
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8007550:	4618      	mov	r0, r3
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	40023800 	.word	0x40023800

08007560 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8007560:	b480      	push	{r7}
 8007562:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8007564:	4b04      	ldr	r3, [pc, #16]	; (8007578 <LL_RCC_PLL_GetN+0x18>)
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	099b      	lsrs	r3, r3, #6
 800756a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800756e:	4618      	mov	r0, r3
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr
 8007578:	40023800 	.word	0x40023800

0800757c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800757c:	b480      	push	{r7}
 800757e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8007580:	4b04      	ldr	r3, [pc, #16]	; (8007594 <LL_RCC_PLL_GetP+0x18>)
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8007588:	4618      	mov	r0, r3
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	40023800 	.word	0x40023800

08007598 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800759c:	4b04      	ldr	r3, [pc, #16]	; (80075b0 <LL_RCC_PLL_GetDivider+0x18>)
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr
 80075ae:	bf00      	nop
 80075b0:	40023800 	.word	0x40023800

080075b4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b082      	sub	sp, #8
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80075bc:	f000 f820 	bl	8007600 <RCC_GetSystemClockFreq>
 80075c0:	4602      	mov	r2, r0
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 f83e 	bl	800764c <RCC_GetHCLKClockFreq>
 80075d0:	4602      	mov	r2, r0
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 f84c 	bl	8007678 <RCC_GetPCLK1ClockFreq>
 80075e0:	4602      	mov	r2, r0
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 f858 	bl	80076a0 <RCC_GetPCLK2ClockFreq>
 80075f0:	4602      	mov	r2, r0
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	60da      	str	r2, [r3, #12]
}
 80075f6:	bf00      	nop
 80075f8:	3708      	adds	r7, #8
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8007606:	2300      	movs	r3, #0
 8007608:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800760a:	f7ff ff63 	bl	80074d4 <LL_RCC_GetSysClkSource>
 800760e:	4603      	mov	r3, r0
 8007610:	2b04      	cmp	r3, #4
 8007612:	d006      	beq.n	8007622 <RCC_GetSystemClockFreq+0x22>
 8007614:	2b08      	cmp	r3, #8
 8007616:	d007      	beq.n	8007628 <RCC_GetSystemClockFreq+0x28>
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10a      	bne.n	8007632 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800761c:	4b09      	ldr	r3, [pc, #36]	; (8007644 <RCC_GetSystemClockFreq+0x44>)
 800761e:	607b      	str	r3, [r7, #4]
      break;
 8007620:	e00a      	b.n	8007638 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8007622:	4b09      	ldr	r3, [pc, #36]	; (8007648 <RCC_GetSystemClockFreq+0x48>)
 8007624:	607b      	str	r3, [r7, #4]
      break;
 8007626:	e007      	b.n	8007638 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8007628:	2008      	movs	r0, #8
 800762a:	f000 f84d 	bl	80076c8 <RCC_PLL_GetFreqDomain_SYS>
 800762e:	6078      	str	r0, [r7, #4]
      break;
 8007630:	e002      	b.n	8007638 <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8007632:	4b04      	ldr	r3, [pc, #16]	; (8007644 <RCC_GetSystemClockFreq+0x44>)
 8007634:	607b      	str	r3, [r7, #4]
      break;
 8007636:	bf00      	nop
  }

  return frequency;
 8007638:	687b      	ldr	r3, [r7, #4]
}
 800763a:	4618      	mov	r0, r3
 800763c:	3708      	adds	r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	00f42400 	.word	0x00f42400
 8007648:	007a1200 	.word	0x007a1200

0800764c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8007654:	f7ff ff4c 	bl	80074f0 <LL_RCC_GetAHBPrescaler>
 8007658:	4603      	mov	r3, r0
 800765a:	091b      	lsrs	r3, r3, #4
 800765c:	f003 030f 	and.w	r3, r3, #15
 8007660:	4a04      	ldr	r2, [pc, #16]	; (8007674 <RCC_GetHCLKClockFreq+0x28>)
 8007662:	5cd3      	ldrb	r3, [r2, r3]
 8007664:	461a      	mov	r2, r3
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	40d3      	lsrs	r3, r2
}
 800766a:	4618      	mov	r0, r3
 800766c:	3708      	adds	r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	0801a270 	.word	0x0801a270

08007678 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8007680:	f7ff ff44 	bl	800750c <LL_RCC_GetAPB1Prescaler>
 8007684:	4603      	mov	r3, r0
 8007686:	0a9b      	lsrs	r3, r3, #10
 8007688:	4a04      	ldr	r2, [pc, #16]	; (800769c <RCC_GetPCLK1ClockFreq+0x24>)
 800768a:	5cd3      	ldrb	r3, [r2, r3]
 800768c:	461a      	mov	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	40d3      	lsrs	r3, r2
}
 8007692:	4618      	mov	r0, r3
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	0801a280 	.word	0x0801a280

080076a0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80076a8:	f7ff ff3e 	bl	8007528 <LL_RCC_GetAPB2Prescaler>
 80076ac:	4603      	mov	r3, r0
 80076ae:	0b5b      	lsrs	r3, r3, #13
 80076b0:	4a04      	ldr	r2, [pc, #16]	; (80076c4 <RCC_GetPCLK2ClockFreq+0x24>)
 80076b2:	5cd3      	ldrb	r3, [r2, r3]
 80076b4:	461a      	mov	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	40d3      	lsrs	r3, r2
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	0801a280 	.word	0x0801a280

080076c8 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80076c8:	b590      	push	{r4, r7, lr}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80076d0:	2300      	movs	r3, #0
 80076d2:	617b      	str	r3, [r7, #20]
 80076d4:	2300      	movs	r3, #0
 80076d6:	60fb      	str	r3, [r7, #12]
 80076d8:	2300      	movs	r3, #0
 80076da:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80076dc:	f7ff ff32 	bl	8007544 <LL_RCC_PLL_GetMainSource>
 80076e0:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d003      	beq.n	80076f0 <RCC_PLL_GetFreqDomain_SYS+0x28>
 80076e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076ec:	d003      	beq.n	80076f6 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 80076ee:	e005      	b.n	80076fc <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80076f0:	4b12      	ldr	r3, [pc, #72]	; (800773c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80076f2:	617b      	str	r3, [r7, #20]
      break;
 80076f4:	e005      	b.n	8007702 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80076f6:	4b12      	ldr	r3, [pc, #72]	; (8007740 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80076f8:	617b      	str	r3, [r7, #20]
      break;
 80076fa:	e002      	b.n	8007702 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 80076fc:	4b0f      	ldr	r3, [pc, #60]	; (800773c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80076fe:	617b      	str	r3, [r7, #20]
      break;
 8007700:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b08      	cmp	r3, #8
 8007706:	d113      	bne.n	8007730 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8007708:	f7ff ff46 	bl	8007598 <LL_RCC_PLL_GetDivider>
 800770c:	4602      	mov	r2, r0
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	fbb3 f4f2 	udiv	r4, r3, r2
 8007714:	f7ff ff24 	bl	8007560 <LL_RCC_PLL_GetN>
 8007718:	4603      	mov	r3, r0
 800771a:	fb03 f404 	mul.w	r4, r3, r4
 800771e:	f7ff ff2d 	bl	800757c <LL_RCC_PLL_GetP>
 8007722:	4603      	mov	r3, r0
 8007724:	0c1b      	lsrs	r3, r3, #16
 8007726:	3301      	adds	r3, #1
 8007728:	005b      	lsls	r3, r3, #1
 800772a:	fbb4 f3f3 	udiv	r3, r4, r3
 800772e:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8007730:	693b      	ldr	r3, [r7, #16]
}
 8007732:	4618      	mov	r0, r3
 8007734:	371c      	adds	r7, #28
 8007736:	46bd      	mov	sp, r7
 8007738:	bd90      	pop	{r4, r7, pc}
 800773a:	bf00      	nop
 800773c:	00f42400 	.word	0x00f42400
 8007740:	007a1200 	.word	0x007a1200

08007744 <LL_USART_IsEnabled>:
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007758:	bf0c      	ite	eq
 800775a:	2301      	moveq	r3, #1
 800775c:	2300      	movne	r3, #0
 800775e:	b2db      	uxtb	r3, r3
}
 8007760:	4618      	mov	r0, r3
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <LL_USART_SetStopBitsLength>:
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	431a      	orrs	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	611a      	str	r2, [r3, #16]
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr

08007792 <LL_USART_SetHWFlowCtrl>:
{
 8007792:	b480      	push	{r7}
 8007794:	b083      	sub	sp, #12
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
 800779a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	695b      	ldr	r3, [r3, #20]
 80077a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	431a      	orrs	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	615a      	str	r2, [r3, #20]
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <LL_USART_SetBaudRate>:
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077cc:	d152      	bne.n	8007874 <LL_USART_SetBaudRate+0xbc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	4613      	mov	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	009a      	lsls	r2, r3, #2
 80077d8:	441a      	add	r2, r3
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	005b      	lsls	r3, r3, #1
 80077de:	fbb2 f3f3 	udiv	r3, r2, r3
 80077e2:	4a4f      	ldr	r2, [pc, #316]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 80077e4:	fba2 2303 	umull	r2, r3, r2, r3
 80077e8:	095b      	lsrs	r3, r3, #5
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	011b      	lsls	r3, r3, #4
 80077ee:	b299      	uxth	r1, r3
 80077f0:	68ba      	ldr	r2, [r7, #8]
 80077f2:	4613      	mov	r3, r2
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	4413      	add	r3, r2
 80077f8:	009a      	lsls	r2, r3, #2
 80077fa:	441a      	add	r2, r3
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	005b      	lsls	r3, r3, #1
 8007800:	fbb2 f2f3 	udiv	r2, r2, r3
 8007804:	4b46      	ldr	r3, [pc, #280]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 8007806:	fba3 0302 	umull	r0, r3, r3, r2
 800780a:	095b      	lsrs	r3, r3, #5
 800780c:	2064      	movs	r0, #100	; 0x64
 800780e:	fb00 f303 	mul.w	r3, r0, r3
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	00db      	lsls	r3, r3, #3
 8007816:	3332      	adds	r3, #50	; 0x32
 8007818:	4a41      	ldr	r2, [pc, #260]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 800781a:	fba2 2303 	umull	r2, r3, r2, r3
 800781e:	095b      	lsrs	r3, r3, #5
 8007820:	b29b      	uxth	r3, r3
 8007822:	005b      	lsls	r3, r3, #1
 8007824:	b29b      	uxth	r3, r3
 8007826:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800782a:	b29b      	uxth	r3, r3
 800782c:	440b      	add	r3, r1
 800782e:	b299      	uxth	r1, r3
 8007830:	68ba      	ldr	r2, [r7, #8]
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	009a      	lsls	r2, r3, #2
 800783a:	441a      	add	r2, r3
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	005b      	lsls	r3, r3, #1
 8007840:	fbb2 f2f3 	udiv	r2, r2, r3
 8007844:	4b36      	ldr	r3, [pc, #216]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 8007846:	fba3 0302 	umull	r0, r3, r3, r2
 800784a:	095b      	lsrs	r3, r3, #5
 800784c:	2064      	movs	r0, #100	; 0x64
 800784e:	fb00 f303 	mul.w	r3, r0, r3
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	00db      	lsls	r3, r3, #3
 8007856:	3332      	adds	r3, #50	; 0x32
 8007858:	4a31      	ldr	r2, [pc, #196]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 800785a:	fba2 2303 	umull	r2, r3, r2, r3
 800785e:	095b      	lsrs	r3, r3, #5
 8007860:	b29b      	uxth	r3, r3
 8007862:	f003 0307 	and.w	r3, r3, #7
 8007866:	b29b      	uxth	r3, r3
 8007868:	440b      	add	r3, r1
 800786a:	b29b      	uxth	r3, r3
 800786c:	461a      	mov	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	609a      	str	r2, [r3, #8]
}
 8007872:	e04f      	b.n	8007914 <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8007874:	68ba      	ldr	r2, [r7, #8]
 8007876:	4613      	mov	r3, r2
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4413      	add	r3, r2
 800787c:	009a      	lsls	r2, r3, #2
 800787e:	441a      	add	r2, r3
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	fbb2 f3f3 	udiv	r3, r2, r3
 8007888:	4a25      	ldr	r2, [pc, #148]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 800788a:	fba2 2303 	umull	r2, r3, r2, r3
 800788e:	095b      	lsrs	r3, r3, #5
 8007890:	b29b      	uxth	r3, r3
 8007892:	011b      	lsls	r3, r3, #4
 8007894:	b299      	uxth	r1, r3
 8007896:	68ba      	ldr	r2, [r7, #8]
 8007898:	4613      	mov	r3, r2
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	4413      	add	r3, r2
 800789e:	009a      	lsls	r2, r3, #2
 80078a0:	441a      	add	r2, r3
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80078aa:	4b1d      	ldr	r3, [pc, #116]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 80078ac:	fba3 0302 	umull	r0, r3, r3, r2
 80078b0:	095b      	lsrs	r3, r3, #5
 80078b2:	2064      	movs	r0, #100	; 0x64
 80078b4:	fb00 f303 	mul.w	r3, r0, r3
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	011b      	lsls	r3, r3, #4
 80078bc:	3332      	adds	r3, #50	; 0x32
 80078be:	4a18      	ldr	r2, [pc, #96]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 80078c0:	fba2 2303 	umull	r2, r3, r2, r3
 80078c4:	095b      	lsrs	r3, r3, #5
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	440b      	add	r3, r1
 80078d0:	b299      	uxth	r1, r3
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	4613      	mov	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	009a      	lsls	r2, r3, #2
 80078dc:	441a      	add	r2, r3
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80078e6:	4b0e      	ldr	r3, [pc, #56]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 80078e8:	fba3 0302 	umull	r0, r3, r3, r2
 80078ec:	095b      	lsrs	r3, r3, #5
 80078ee:	2064      	movs	r0, #100	; 0x64
 80078f0:	fb00 f303 	mul.w	r3, r0, r3
 80078f4:	1ad3      	subs	r3, r2, r3
 80078f6:	011b      	lsls	r3, r3, #4
 80078f8:	3332      	adds	r3, #50	; 0x32
 80078fa:	4a09      	ldr	r2, [pc, #36]	; (8007920 <LL_USART_SetBaudRate+0x168>)
 80078fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007900:	095b      	lsrs	r3, r3, #5
 8007902:	b29b      	uxth	r3, r3
 8007904:	f003 030f 	and.w	r3, r3, #15
 8007908:	b29b      	uxth	r3, r3
 800790a:	440b      	add	r3, r1
 800790c:	b29b      	uxth	r3, r3
 800790e:	461a      	mov	r2, r3
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	609a      	str	r2, [r3, #8]
}
 8007914:	bf00      	nop
 8007916:	3714      	adds	r7, #20
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr
 8007920:	51eb851f 	.word	0x51eb851f

08007924 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b088      	sub	sp, #32
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8007932:	2300      	movs	r3, #0
 8007934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f7ff ff04 	bl	8007744 <LL_USART_IsEnabled>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d16c      	bne.n	8007a1c <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800794a:	f023 030c 	bic.w	r3, r3, #12
 800794e:	683a      	ldr	r2, [r7, #0]
 8007950:	6851      	ldr	r1, [r2, #4]
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	68d2      	ldr	r2, [r2, #12]
 8007956:	4311      	orrs	r1, r2
 8007958:	683a      	ldr	r2, [r7, #0]
 800795a:	6912      	ldr	r2, [r2, #16]
 800795c:	4311      	orrs	r1, r2
 800795e:	683a      	ldr	r2, [r7, #0]
 8007960:	6992      	ldr	r2, [r2, #24]
 8007962:	430a      	orrs	r2, r1
 8007964:	431a      	orrs	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	4619      	mov	r1, r3
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f7ff fefb 	bl	800776c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	4619      	mov	r1, r3
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f7ff ff08 	bl	8007792 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8007982:	f107 0308 	add.w	r3, r7, #8
 8007986:	4618      	mov	r0, r3
 8007988:	f7ff fe14 	bl	80075b4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a26      	ldr	r2, [pc, #152]	; (8007a28 <LL_USART_Init+0x104>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d102      	bne.n	800799a <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	61bb      	str	r3, [r7, #24]
 8007998:	e02f      	b.n	80079fa <LL_USART_Init+0xd6>
    }
    else if (USARTx == USART2)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4a23      	ldr	r2, [pc, #140]	; (8007a2c <LL_USART_Init+0x108>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d102      	bne.n	80079a8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	61bb      	str	r3, [r7, #24]
 80079a6:	e028      	b.n	80079fa <LL_USART_Init+0xd6>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a21      	ldr	r2, [pc, #132]	; (8007a30 <LL_USART_Init+0x10c>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d102      	bne.n	80079b6 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	61bb      	str	r3, [r7, #24]
 80079b4:	e021      	b.n	80079fa <LL_USART_Init+0xd6>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a1e      	ldr	r2, [pc, #120]	; (8007a34 <LL_USART_Init+0x110>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d102      	bne.n	80079c4 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	61bb      	str	r3, [r7, #24]
 80079c2:	e01a      	b.n	80079fa <LL_USART_Init+0xd6>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a1c      	ldr	r2, [pc, #112]	; (8007a38 <LL_USART_Init+0x114>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d102      	bne.n	80079d2 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	61bb      	str	r3, [r7, #24]
 80079d0:	e013      	b.n	80079fa <LL_USART_Init+0xd6>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a19      	ldr	r2, [pc, #100]	; (8007a3c <LL_USART_Init+0x118>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d102      	bne.n	80079e0 <LL_USART_Init+0xbc>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	61bb      	str	r3, [r7, #24]
 80079de:	e00c      	b.n	80079fa <LL_USART_Init+0xd6>
    }
#endif /* UART5 */
#if defined(UART7)
    else if (USARTx == UART7)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a17      	ldr	r2, [pc, #92]	; (8007a40 <LL_USART_Init+0x11c>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d102      	bne.n	80079ee <LL_USART_Init+0xca>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	61bb      	str	r3, [r7, #24]
 80079ec:	e005      	b.n	80079fa <LL_USART_Init+0xd6>
    }
#endif /* UART7 */
#if defined(UART8)
    else if (USARTx == UART8)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a14      	ldr	r2, [pc, #80]	; (8007a44 <LL_USART_Init+0x120>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d101      	bne.n	80079fa <LL_USART_Init+0xd6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00d      	beq.n	8007a1c <LL_USART_Init+0xf8>
        && (USART_InitStruct->BaudRate != 0U))
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d009      	beq.n	8007a1c <LL_USART_Init+0xf8>
    {
      status = SUCCESS;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	699a      	ldr	r2, [r3, #24]
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	69b9      	ldr	r1, [r7, #24]
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7ff fece 	bl	80077b8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8007a1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3720      	adds	r7, #32
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	40011000 	.word	0x40011000
 8007a2c:	40004400 	.word	0x40004400
 8007a30:	40004800 	.word	0x40004800
 8007a34:	40011400 	.word	0x40011400
 8007a38:	40004c00 	.word	0x40004c00
 8007a3c:	40005000 	.word	0x40005000
 8007a40:	40007800 	.word	0x40007800
 8007a44:	40007c00 	.word	0x40007c00

08007a48 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a48:	b084      	sub	sp, #16
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b084      	sub	sp, #16
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
 8007a52:	f107 001c 	add.w	r0, r7, #28
 8007a56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d122      	bne.n	8007aa6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a64:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007a74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007a88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d105      	bne.n	8007a9a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f001 fa7c 	bl	8008f98 <USB_CoreReset>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	73fb      	strb	r3, [r7, #15]
 8007aa4:	e01a      	b.n	8007adc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f001 fa70 	bl	8008f98 <USB_CoreReset>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007abc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d106      	bne.n	8007ad0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	639a      	str	r2, [r3, #56]	; 0x38
 8007ace:	e005      	b.n	8007adc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d10b      	bne.n	8007afa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f043 0206 	orr.w	r2, r3, #6
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f043 0220 	orr.w	r2, r3, #32
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b06:	b004      	add	sp, #16
 8007b08:	4770      	bx	lr
	...

08007b0c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	4613      	mov	r3, r2
 8007b18:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d165      	bne.n	8007bec <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	4a41      	ldr	r2, [pc, #260]	; (8007c28 <USB_SetTurnaroundTime+0x11c>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d906      	bls.n	8007b36 <USB_SetTurnaroundTime+0x2a>
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	4a40      	ldr	r2, [pc, #256]	; (8007c2c <USB_SetTurnaroundTime+0x120>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d802      	bhi.n	8007b36 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007b30:	230f      	movs	r3, #15
 8007b32:	617b      	str	r3, [r7, #20]
 8007b34:	e062      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	4a3c      	ldr	r2, [pc, #240]	; (8007c2c <USB_SetTurnaroundTime+0x120>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d906      	bls.n	8007b4c <USB_SetTurnaroundTime+0x40>
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	4a3b      	ldr	r2, [pc, #236]	; (8007c30 <USB_SetTurnaroundTime+0x124>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d802      	bhi.n	8007b4c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007b46:	230e      	movs	r3, #14
 8007b48:	617b      	str	r3, [r7, #20]
 8007b4a:	e057      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	4a38      	ldr	r2, [pc, #224]	; (8007c30 <USB_SetTurnaroundTime+0x124>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d906      	bls.n	8007b62 <USB_SetTurnaroundTime+0x56>
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	4a37      	ldr	r2, [pc, #220]	; (8007c34 <USB_SetTurnaroundTime+0x128>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d802      	bhi.n	8007b62 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007b5c:	230d      	movs	r3, #13
 8007b5e:	617b      	str	r3, [r7, #20]
 8007b60:	e04c      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	4a33      	ldr	r2, [pc, #204]	; (8007c34 <USB_SetTurnaroundTime+0x128>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d906      	bls.n	8007b78 <USB_SetTurnaroundTime+0x6c>
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	4a32      	ldr	r2, [pc, #200]	; (8007c38 <USB_SetTurnaroundTime+0x12c>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d802      	bhi.n	8007b78 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007b72:	230c      	movs	r3, #12
 8007b74:	617b      	str	r3, [r7, #20]
 8007b76:	e041      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	4a2f      	ldr	r2, [pc, #188]	; (8007c38 <USB_SetTurnaroundTime+0x12c>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d906      	bls.n	8007b8e <USB_SetTurnaroundTime+0x82>
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	4a2e      	ldr	r2, [pc, #184]	; (8007c3c <USB_SetTurnaroundTime+0x130>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d802      	bhi.n	8007b8e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007b88:	230b      	movs	r3, #11
 8007b8a:	617b      	str	r3, [r7, #20]
 8007b8c:	e036      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	4a2a      	ldr	r2, [pc, #168]	; (8007c3c <USB_SetTurnaroundTime+0x130>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d906      	bls.n	8007ba4 <USB_SetTurnaroundTime+0x98>
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	4a29      	ldr	r2, [pc, #164]	; (8007c40 <USB_SetTurnaroundTime+0x134>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d802      	bhi.n	8007ba4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007b9e:	230a      	movs	r3, #10
 8007ba0:	617b      	str	r3, [r7, #20]
 8007ba2:	e02b      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	4a26      	ldr	r2, [pc, #152]	; (8007c40 <USB_SetTurnaroundTime+0x134>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d906      	bls.n	8007bba <USB_SetTurnaroundTime+0xae>
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	4a25      	ldr	r2, [pc, #148]	; (8007c44 <USB_SetTurnaroundTime+0x138>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d802      	bhi.n	8007bba <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007bb4:	2309      	movs	r3, #9
 8007bb6:	617b      	str	r3, [r7, #20]
 8007bb8:	e020      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	4a21      	ldr	r2, [pc, #132]	; (8007c44 <USB_SetTurnaroundTime+0x138>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d906      	bls.n	8007bd0 <USB_SetTurnaroundTime+0xc4>
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	4a20      	ldr	r2, [pc, #128]	; (8007c48 <USB_SetTurnaroundTime+0x13c>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d802      	bhi.n	8007bd0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007bca:	2308      	movs	r3, #8
 8007bcc:	617b      	str	r3, [r7, #20]
 8007bce:	e015      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	4a1d      	ldr	r2, [pc, #116]	; (8007c48 <USB_SetTurnaroundTime+0x13c>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d906      	bls.n	8007be6 <USB_SetTurnaroundTime+0xda>
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	4a1c      	ldr	r2, [pc, #112]	; (8007c4c <USB_SetTurnaroundTime+0x140>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d802      	bhi.n	8007be6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007be0:	2307      	movs	r3, #7
 8007be2:	617b      	str	r3, [r7, #20]
 8007be4:	e00a      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007be6:	2306      	movs	r3, #6
 8007be8:	617b      	str	r3, [r7, #20]
 8007bea:	e007      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007bec:	79fb      	ldrb	r3, [r7, #7]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d102      	bne.n	8007bf8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007bf2:	2309      	movs	r3, #9
 8007bf4:	617b      	str	r3, [r7, #20]
 8007bf6:	e001      	b.n	8007bfc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007bf8:	2309      	movs	r3, #9
 8007bfa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	68da      	ldr	r2, [r3, #12]
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	029b      	lsls	r3, r3, #10
 8007c10:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007c14:	431a      	orrs	r2, r3
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	371c      	adds	r7, #28
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr
 8007c28:	00d8acbf 	.word	0x00d8acbf
 8007c2c:	00e4e1bf 	.word	0x00e4e1bf
 8007c30:	00f423ff 	.word	0x00f423ff
 8007c34:	0106737f 	.word	0x0106737f
 8007c38:	011a499f 	.word	0x011a499f
 8007c3c:	01312cff 	.word	0x01312cff
 8007c40:	014ca43f 	.word	0x014ca43f
 8007c44:	016e35ff 	.word	0x016e35ff
 8007c48:	01a6ab1f 	.word	0x01a6ab1f
 8007c4c:	01e847ff 	.word	0x01e847ff

08007c50 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	f043 0201 	orr.w	r2, r3, #1
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c72:	b480      	push	{r7}
 8007c74:	b083      	sub	sp, #12
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f023 0201 	bic.w	r2, r3, #1
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007cac:	78fb      	ldrb	r3, [r7, #3]
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d106      	bne.n	8007cc0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	60da      	str	r2, [r3, #12]
 8007cbe:	e00b      	b.n	8007cd8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007cc0:	78fb      	ldrb	r3, [r7, #3]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d106      	bne.n	8007cd4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	60da      	str	r2, [r3, #12]
 8007cd2:	e001      	b.n	8007cd8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e003      	b.n	8007ce0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007cd8:	2032      	movs	r0, #50	; 0x32
 8007cda:	f7fa fb4f 	bl	800237c <HAL_Delay>

  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ce8:	b084      	sub	sp, #16
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b086      	sub	sp, #24
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
 8007cf2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007cf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007d02:	2300      	movs	r3, #0
 8007d04:	613b      	str	r3, [r7, #16]
 8007d06:	e009      	b.n	8007d1c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	3340      	adds	r3, #64	; 0x40
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	4413      	add	r3, r2
 8007d12:	2200      	movs	r2, #0
 8007d14:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	3301      	adds	r3, #1
 8007d1a:	613b      	str	r3, [r7, #16]
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	2b0e      	cmp	r3, #14
 8007d20:	d9f2      	bls.n	8007d08 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007d22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d112      	bne.n	8007d4e <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d38:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d44:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	639a      	str	r2, [r3, #56]	; 0x38
 8007d4c:	e00b      	b.n	8007d66 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	2300      	movs	r3, #0
 8007d70:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d78:	4619      	mov	r1, r3
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d80:	461a      	mov	r2, r3
 8007d82:	680b      	ldr	r3, [r1, #0]
 8007d84:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d10c      	bne.n	8007da6 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d104      	bne.n	8007d9c <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007d92:	2100      	movs	r1, #0
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f000 f961 	bl	800805c <USB_SetDevSpeed>
 8007d9a:	e008      	b.n	8007dae <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007d9c:	2101      	movs	r1, #1
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 f95c 	bl	800805c <USB_SetDevSpeed>
 8007da4:	e003      	b.n	8007dae <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007da6:	2103      	movs	r1, #3
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f000 f957 	bl	800805c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007dae:	2110      	movs	r1, #16
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f000 f90b 	bl	8007fcc <USB_FlushTxFifo>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d001      	beq.n	8007dc0 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 f929 	bl	8008018 <USB_FlushRxFifo>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d001      	beq.n	8007dd0 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	2300      	movs	r3, #0
 8007dda:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007de2:	461a      	mov	r2, r3
 8007de4:	2300      	movs	r3, #0
 8007de6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dee:	461a      	mov	r2, r3
 8007df0:	2300      	movs	r3, #0
 8007df2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007df4:	2300      	movs	r3, #0
 8007df6:	613b      	str	r3, [r7, #16]
 8007df8:	e043      	b.n	8007e82 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	015a      	lsls	r2, r3, #5
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	4413      	add	r3, r2
 8007e02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e10:	d118      	bne.n	8007e44 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10a      	bne.n	8007e2e <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	015a      	lsls	r2, r3, #5
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	4413      	add	r3, r2
 8007e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e24:	461a      	mov	r2, r3
 8007e26:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007e2a:	6013      	str	r3, [r2, #0]
 8007e2c:	e013      	b.n	8007e56 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	015a      	lsls	r2, r3, #5
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	4413      	add	r3, r2
 8007e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007e40:	6013      	str	r3, [r2, #0]
 8007e42:	e008      	b.n	8007e56 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	015a      	lsls	r2, r3, #5
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e50:	461a      	mov	r2, r3
 8007e52:	2300      	movs	r3, #0
 8007e54:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	015a      	lsls	r2, r3, #5
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	4413      	add	r3, r2
 8007e5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e62:	461a      	mov	r2, r3
 8007e64:	2300      	movs	r3, #0
 8007e66:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e74:	461a      	mov	r2, r3
 8007e76:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007e7a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	3301      	adds	r3, #1
 8007e80:	613b      	str	r3, [r7, #16]
 8007e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d3b7      	bcc.n	8007dfa <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	613b      	str	r3, [r7, #16]
 8007e8e:	e043      	b.n	8007f18 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ea2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ea6:	d118      	bne.n	8007eda <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d10a      	bne.n	8007ec4 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	015a      	lsls	r2, r3, #5
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eba:	461a      	mov	r2, r3
 8007ebc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ec0:	6013      	str	r3, [r2, #0]
 8007ec2:	e013      	b.n	8007eec <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	015a      	lsls	r2, r3, #5
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ed6:	6013      	str	r3, [r2, #0]
 8007ed8:	e008      	b.n	8007eec <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	015a      	lsls	r2, r3, #5
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	2300      	movs	r3, #0
 8007eea:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	015a      	lsls	r2, r3, #5
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ef8:	461a      	mov	r2, r3
 8007efa:	2300      	movs	r3, #0
 8007efc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	015a      	lsls	r2, r3, #5
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	4413      	add	r3, r2
 8007f06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f10:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	3301      	adds	r3, #1
 8007f16:	613b      	str	r3, [r7, #16]
 8007f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1a:	693a      	ldr	r2, [r7, #16]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d3b7      	bcc.n	8007e90 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f26:	691b      	ldr	r3, [r3, #16]
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f32:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 8007f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d111      	bne.n	8007f5e <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f40:	461a      	mov	r2, r3
 8007f42:	4b20      	ldr	r3, [pc, #128]	; (8007fc4 <USB_DevInit+0x2dc>)
 8007f44:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f58:	f043 0303 	orr.w	r3, r3, #3
 8007f5c:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007f6a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d105      	bne.n	8007f7e <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	699b      	ldr	r3, [r3, #24]
 8007f76:	f043 0210 	orr.w	r2, r3, #16
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	699a      	ldr	r2, [r3, #24]
 8007f82:	4b11      	ldr	r3, [pc, #68]	; (8007fc8 <USB_DevInit+0x2e0>)
 8007f84:	4313      	orrs	r3, r2
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d005      	beq.n	8007f9c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	699b      	ldr	r3, [r3, #24]
 8007f94:	f043 0208 	orr.w	r2, r3, #8
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d107      	bne.n	8007fb2 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007faa:	f043 0304 	orr.w	r3, r3, #4
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3718      	adds	r7, #24
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fbe:	b004      	add	sp, #16
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	00800100 	.word	0x00800100
 8007fc8:	803c3800 	.word	0x803c3800

08007fcc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	019b      	lsls	r3, r3, #6
 8007fde:	f043 0220 	orr.w	r2, r3, #32
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4a09      	ldr	r2, [pc, #36]	; (8008014 <USB_FlushTxFifo+0x48>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d901      	bls.n	8007ff8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007ff4:	2303      	movs	r3, #3
 8007ff6:	e006      	b.n	8008006 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	f003 0320 	and.w	r3, r3, #32
 8008000:	2b20      	cmp	r3, #32
 8008002:	d0f0      	beq.n	8007fe6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3714      	adds	r7, #20
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	00030d40 	.word	0x00030d40

08008018 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008020:	2300      	movs	r3, #0
 8008022:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2210      	movs	r2, #16
 8008028:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3301      	adds	r3, #1
 800802e:	60fb      	str	r3, [r7, #12]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	4a09      	ldr	r2, [pc, #36]	; (8008058 <USB_FlushRxFifo+0x40>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d901      	bls.n	800803c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e006      	b.n	800804a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	f003 0310 	and.w	r3, r3, #16
 8008044:	2b10      	cmp	r3, #16
 8008046:	d0f0      	beq.n	800802a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008048:	2300      	movs	r3, #0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3714      	adds	r7, #20
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	00030d40 	.word	0x00030d40

0800805c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	460b      	mov	r3, r1
 8008066:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	78fb      	ldrb	r3, [r7, #3]
 8008076:	68f9      	ldr	r1, [r7, #12]
 8008078:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800807c:	4313      	orrs	r3, r2
 800807e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	4618      	mov	r0, r3
 8008084:	3714      	adds	r7, #20
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr

0800808e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800808e:	b480      	push	{r7}
 8008090:	b087      	sub	sp, #28
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f003 0306 	and.w	r3, r3, #6
 80080a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d102      	bne.n	80080b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80080ae:	2300      	movs	r3, #0
 80080b0:	75fb      	strb	r3, [r7, #23]
 80080b2:	e00a      	b.n	80080ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2b02      	cmp	r3, #2
 80080b8:	d002      	beq.n	80080c0 <USB_GetDevSpeed+0x32>
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2b06      	cmp	r3, #6
 80080be:	d102      	bne.n	80080c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80080c0:	2302      	movs	r3, #2
 80080c2:	75fb      	strb	r3, [r7, #23]
 80080c4:	e001      	b.n	80080ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80080c6:	230f      	movs	r3, #15
 80080c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80080ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	371c      	adds	r7, #28
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	785b      	ldrb	r3, [r3, #1]
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d13a      	bne.n	800816a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080fa:	69da      	ldr	r2, [r3, #28]
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	f003 030f 	and.w	r3, r3, #15
 8008104:	2101      	movs	r1, #1
 8008106:	fa01 f303 	lsl.w	r3, r1, r3
 800810a:	b29b      	uxth	r3, r3
 800810c:	68f9      	ldr	r1, [r7, #12]
 800810e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008112:	4313      	orrs	r3, r2
 8008114:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	4413      	add	r3, r2
 800811e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008128:	2b00      	cmp	r3, #0
 800812a:	d155      	bne.n	80081d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	4413      	add	r3, r2
 8008134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	78db      	ldrb	r3, [r3, #3]
 8008146:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008148:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	059b      	lsls	r3, r3, #22
 800814e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008150:	4313      	orrs	r3, r2
 8008152:	68ba      	ldr	r2, [r7, #8]
 8008154:	0151      	lsls	r1, r2, #5
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	440a      	add	r2, r1
 800815a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800815e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008162:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008166:	6013      	str	r3, [r2, #0]
 8008168:	e036      	b.n	80081d8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008170:	69da      	ldr	r2, [r3, #28]
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	f003 030f 	and.w	r3, r3, #15
 800817a:	2101      	movs	r1, #1
 800817c:	fa01 f303 	lsl.w	r3, r1, r3
 8008180:	041b      	lsls	r3, r3, #16
 8008182:	68f9      	ldr	r1, [r7, #12]
 8008184:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008188:	4313      	orrs	r3, r2
 800818a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	015a      	lsls	r2, r3, #5
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	4413      	add	r3, r2
 8008194:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d11a      	bne.n	80081d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	015a      	lsls	r2, r3, #5
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	4413      	add	r3, r2
 80081aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	78db      	ldrb	r3, [r3, #3]
 80081bc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80081be:	430b      	orrs	r3, r1
 80081c0:	4313      	orrs	r3, r2
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	0151      	lsls	r1, r2, #5
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	440a      	add	r2, r1
 80081ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081d6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3714      	adds	r7, #20
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
	...

080081e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b085      	sub	sp, #20
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	785b      	ldrb	r3, [r3, #1]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d135      	bne.n	8008270 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800820a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	f003 030f 	and.w	r3, r3, #15
 8008214:	2101      	movs	r1, #1
 8008216:	fa01 f303 	lsl.w	r3, r1, r3
 800821a:	b29b      	uxth	r3, r3
 800821c:	43db      	mvns	r3, r3
 800821e:	68f9      	ldr	r1, [r7, #12]
 8008220:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008224:	4013      	ands	r3, r2
 8008226:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800822e:	69da      	ldr	r2, [r3, #28]
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	f003 030f 	and.w	r3, r3, #15
 8008238:	2101      	movs	r1, #1
 800823a:	fa01 f303 	lsl.w	r3, r1, r3
 800823e:	b29b      	uxth	r3, r3
 8008240:	43db      	mvns	r3, r3
 8008242:	68f9      	ldr	r1, [r7, #12]
 8008244:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008248:	4013      	ands	r3, r2
 800824a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	015a      	lsls	r2, r3, #5
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	4413      	add	r3, r2
 8008254:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	0159      	lsls	r1, r3, #5
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	440b      	add	r3, r1
 8008262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008266:	4619      	mov	r1, r3
 8008268:	4b1f      	ldr	r3, [pc, #124]	; (80082e8 <USB_DeactivateEndpoint+0x100>)
 800826a:	4013      	ands	r3, r2
 800826c:	600b      	str	r3, [r1, #0]
 800826e:	e034      	b.n	80082da <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008276:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	f003 030f 	and.w	r3, r3, #15
 8008280:	2101      	movs	r1, #1
 8008282:	fa01 f303 	lsl.w	r3, r1, r3
 8008286:	041b      	lsls	r3, r3, #16
 8008288:	43db      	mvns	r3, r3
 800828a:	68f9      	ldr	r1, [r7, #12]
 800828c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008290:	4013      	ands	r3, r2
 8008292:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800829a:	69da      	ldr	r2, [r3, #28]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	f003 030f 	and.w	r3, r3, #15
 80082a4:	2101      	movs	r1, #1
 80082a6:	fa01 f303 	lsl.w	r3, r1, r3
 80082aa:	041b      	lsls	r3, r3, #16
 80082ac:	43db      	mvns	r3, r3
 80082ae:	68f9      	ldr	r1, [r7, #12]
 80082b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082b4:	4013      	ands	r3, r2
 80082b6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	015a      	lsls	r2, r3, #5
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	4413      	add	r3, r2
 80082c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	0159      	lsls	r1, r3, #5
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	440b      	add	r3, r1
 80082ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082d2:	4619      	mov	r1, r3
 80082d4:	4b05      	ldr	r3, [pc, #20]	; (80082ec <USB_DeactivateEndpoint+0x104>)
 80082d6:	4013      	ands	r3, r2
 80082d8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr
 80082e8:	ec337800 	.word	0xec337800
 80082ec:	eff37800 	.word	0xeff37800

080082f0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b08a      	sub	sp, #40	; 0x28
 80082f4:	af02      	add	r7, sp, #8
 80082f6:	60f8      	str	r0, [r7, #12]
 80082f8:	60b9      	str	r1, [r7, #8]
 80082fa:	4613      	mov	r3, r2
 80082fc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	785b      	ldrb	r3, [r3, #1]
 800830c:	2b01      	cmp	r3, #1
 800830e:	f040 815c 	bne.w	80085ca <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	695b      	ldr	r3, [r3, #20]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d132      	bne.n	8008380 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	015a      	lsls	r2, r3, #5
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	4413      	add	r3, r2
 8008322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008326:	691b      	ldr	r3, [r3, #16]
 8008328:	69ba      	ldr	r2, [r7, #24]
 800832a:	0151      	lsls	r1, r2, #5
 800832c:	69fa      	ldr	r2, [r7, #28]
 800832e:	440a      	add	r2, r1
 8008330:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008334:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008338:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800833c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	015a      	lsls	r2, r3, #5
 8008342:	69fb      	ldr	r3, [r7, #28]
 8008344:	4413      	add	r3, r2
 8008346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	69ba      	ldr	r2, [r7, #24]
 800834e:	0151      	lsls	r1, r2, #5
 8008350:	69fa      	ldr	r2, [r7, #28]
 8008352:	440a      	add	r2, r1
 8008354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008358:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800835c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	4413      	add	r3, r2
 8008366:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	69ba      	ldr	r2, [r7, #24]
 800836e:	0151      	lsls	r1, r2, #5
 8008370:	69fa      	ldr	r2, [r7, #28]
 8008372:	440a      	add	r2, r1
 8008374:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008378:	0cdb      	lsrs	r3, r3, #19
 800837a:	04db      	lsls	r3, r3, #19
 800837c:	6113      	str	r3, [r2, #16]
 800837e:	e074      	b.n	800846a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	015a      	lsls	r2, r3, #5
 8008384:	69fb      	ldr	r3, [r7, #28]
 8008386:	4413      	add	r3, r2
 8008388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	69ba      	ldr	r2, [r7, #24]
 8008390:	0151      	lsls	r1, r2, #5
 8008392:	69fa      	ldr	r2, [r7, #28]
 8008394:	440a      	add	r2, r1
 8008396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800839a:	0cdb      	lsrs	r3, r3, #19
 800839c:	04db      	lsls	r3, r3, #19
 800839e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083a0:	69bb      	ldr	r3, [r7, #24]
 80083a2:	015a      	lsls	r2, r3, #5
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	4413      	add	r3, r2
 80083a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	69ba      	ldr	r2, [r7, #24]
 80083b0:	0151      	lsls	r1, r2, #5
 80083b2:	69fa      	ldr	r2, [r7, #28]
 80083b4:	440a      	add	r2, r1
 80083b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80083be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80083c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	4413      	add	r3, r2
 80083cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083d0:	691a      	ldr	r2, [r3, #16]
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	6959      	ldr	r1, [r3, #20]
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	440b      	add	r3, r1
 80083dc:	1e59      	subs	r1, r3, #1
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80083e6:	04d9      	lsls	r1, r3, #19
 80083e8:	4b9d      	ldr	r3, [pc, #628]	; (8008660 <USB_EPStartXfer+0x370>)
 80083ea:	400b      	ands	r3, r1
 80083ec:	69b9      	ldr	r1, [r7, #24]
 80083ee:	0148      	lsls	r0, r1, #5
 80083f0:	69f9      	ldr	r1, [r7, #28]
 80083f2:	4401      	add	r1, r0
 80083f4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80083f8:	4313      	orrs	r3, r2
 80083fa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	015a      	lsls	r2, r3, #5
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	4413      	add	r3, r2
 8008404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008408:	691a      	ldr	r2, [r3, #16]
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	695b      	ldr	r3, [r3, #20]
 800840e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008412:	69b9      	ldr	r1, [r7, #24]
 8008414:	0148      	lsls	r0, r1, #5
 8008416:	69f9      	ldr	r1, [r7, #28]
 8008418:	4401      	add	r1, r0
 800841a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800841e:	4313      	orrs	r3, r2
 8008420:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	78db      	ldrb	r3, [r3, #3]
 8008426:	2b01      	cmp	r3, #1
 8008428:	d11f      	bne.n	800846a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	015a      	lsls	r2, r3, #5
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	4413      	add	r3, r2
 8008432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	69ba      	ldr	r2, [r7, #24]
 800843a:	0151      	lsls	r1, r2, #5
 800843c:	69fa      	ldr	r2, [r7, #28]
 800843e:	440a      	add	r2, r1
 8008440:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008444:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008448:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	015a      	lsls	r2, r3, #5
 800844e:	69fb      	ldr	r3, [r7, #28]
 8008450:	4413      	add	r3, r2
 8008452:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008456:	691b      	ldr	r3, [r3, #16]
 8008458:	69ba      	ldr	r2, [r7, #24]
 800845a:	0151      	lsls	r1, r2, #5
 800845c:	69fa      	ldr	r2, [r7, #28]
 800845e:	440a      	add	r2, r1
 8008460:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008464:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008468:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800846a:	79fb      	ldrb	r3, [r7, #7]
 800846c:	2b01      	cmp	r3, #1
 800846e:	d14b      	bne.n	8008508 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d009      	beq.n	800848c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008478:	69bb      	ldr	r3, [r7, #24]
 800847a:	015a      	lsls	r2, r3, #5
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	4413      	add	r3, r2
 8008480:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008484:	461a      	mov	r2, r3
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	78db      	ldrb	r3, [r3, #3]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d128      	bne.n	80084e6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008494:	69fb      	ldr	r3, [r7, #28]
 8008496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d110      	bne.n	80084c6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	015a      	lsls	r2, r3, #5
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	69ba      	ldr	r2, [r7, #24]
 80084b4:	0151      	lsls	r1, r2, #5
 80084b6:	69fa      	ldr	r2, [r7, #28]
 80084b8:	440a      	add	r2, r1
 80084ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80084c2:	6013      	str	r3, [r2, #0]
 80084c4:	e00f      	b.n	80084e6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	015a      	lsls	r2, r3, #5
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	4413      	add	r3, r2
 80084ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	69ba      	ldr	r2, [r7, #24]
 80084d6:	0151      	lsls	r1, r2, #5
 80084d8:	69fa      	ldr	r2, [r7, #28]
 80084da:	440a      	add	r2, r1
 80084dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084e4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	015a      	lsls	r2, r3, #5
 80084ea:	69fb      	ldr	r3, [r7, #28]
 80084ec:	4413      	add	r3, r2
 80084ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	0151      	lsls	r1, r2, #5
 80084f8:	69fa      	ldr	r2, [r7, #28]
 80084fa:	440a      	add	r2, r1
 80084fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008500:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008504:	6013      	str	r3, [r2, #0]
 8008506:	e12f      	b.n	8008768 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008508:	69bb      	ldr	r3, [r7, #24]
 800850a:	015a      	lsls	r2, r3, #5
 800850c:	69fb      	ldr	r3, [r7, #28]
 800850e:	4413      	add	r3, r2
 8008510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	69ba      	ldr	r2, [r7, #24]
 8008518:	0151      	lsls	r1, r2, #5
 800851a:	69fa      	ldr	r2, [r7, #28]
 800851c:	440a      	add	r2, r1
 800851e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008522:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008526:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	78db      	ldrb	r3, [r3, #3]
 800852c:	2b01      	cmp	r3, #1
 800852e:	d015      	beq.n	800855c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	695b      	ldr	r3, [r3, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 8117 	beq.w	8008768 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008540:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	f003 030f 	and.w	r3, r3, #15
 800854a:	2101      	movs	r1, #1
 800854c:	fa01 f303 	lsl.w	r3, r1, r3
 8008550:	69f9      	ldr	r1, [r7, #28]
 8008552:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008556:	4313      	orrs	r3, r2
 8008558:	634b      	str	r3, [r1, #52]	; 0x34
 800855a:	e105      	b.n	8008768 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008568:	2b00      	cmp	r3, #0
 800856a:	d110      	bne.n	800858e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	015a      	lsls	r2, r3, #5
 8008570:	69fb      	ldr	r3, [r7, #28]
 8008572:	4413      	add	r3, r2
 8008574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	69ba      	ldr	r2, [r7, #24]
 800857c:	0151      	lsls	r1, r2, #5
 800857e:	69fa      	ldr	r2, [r7, #28]
 8008580:	440a      	add	r2, r1
 8008582:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008586:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800858a:	6013      	str	r3, [r2, #0]
 800858c:	e00f      	b.n	80085ae <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	015a      	lsls	r2, r3, #5
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	4413      	add	r3, r2
 8008596:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	69ba      	ldr	r2, [r7, #24]
 800859e:	0151      	lsls	r1, r2, #5
 80085a0:	69fa      	ldr	r2, [r7, #28]
 80085a2:	440a      	add	r2, r1
 80085a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085ac:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	68d9      	ldr	r1, [r3, #12]
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	781a      	ldrb	r2, [r3, #0]
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	695b      	ldr	r3, [r3, #20]
 80085ba:	b298      	uxth	r0, r3
 80085bc:	79fb      	ldrb	r3, [r7, #7]
 80085be:	9300      	str	r3, [sp, #0]
 80085c0:	4603      	mov	r3, r0
 80085c2:	68f8      	ldr	r0, [r7, #12]
 80085c4:	f000 fa2b 	bl	8008a1e <USB_WritePacket>
 80085c8:	e0ce      	b.n	8008768 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	015a      	lsls	r2, r3, #5
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	4413      	add	r3, r2
 80085d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	69ba      	ldr	r2, [r7, #24]
 80085da:	0151      	lsls	r1, r2, #5
 80085dc:	69fa      	ldr	r2, [r7, #28]
 80085de:	440a      	add	r2, r1
 80085e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085e4:	0cdb      	lsrs	r3, r3, #19
 80085e6:	04db      	lsls	r3, r3, #19
 80085e8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	015a      	lsls	r2, r3, #5
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	4413      	add	r3, r2
 80085f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	69ba      	ldr	r2, [r7, #24]
 80085fa:	0151      	lsls	r1, r2, #5
 80085fc:	69fa      	ldr	r2, [r7, #28]
 80085fe:	440a      	add	r2, r1
 8008600:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008604:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008608:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800860c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d126      	bne.n	8008664 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	015a      	lsls	r2, r3, #5
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	4413      	add	r3, r2
 800861e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008622:	691a      	ldr	r2, [r3, #16]
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800862c:	69b9      	ldr	r1, [r7, #24]
 800862e:	0148      	lsls	r0, r1, #5
 8008630:	69f9      	ldr	r1, [r7, #28]
 8008632:	4401      	add	r1, r0
 8008634:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008638:	4313      	orrs	r3, r2
 800863a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	015a      	lsls	r2, r3, #5
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	4413      	add	r3, r2
 8008644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	69ba      	ldr	r2, [r7, #24]
 800864c:	0151      	lsls	r1, r2, #5
 800864e:	69fa      	ldr	r2, [r7, #28]
 8008650:	440a      	add	r2, r1
 8008652:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008656:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800865a:	6113      	str	r3, [r2, #16]
 800865c:	e036      	b.n	80086cc <USB_EPStartXfer+0x3dc>
 800865e:	bf00      	nop
 8008660:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	695a      	ldr	r2, [r3, #20]
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	4413      	add	r3, r2
 800866e:	1e5a      	subs	r2, r3, #1
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	fbb2 f3f3 	udiv	r3, r2, r3
 8008678:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800867a:	69bb      	ldr	r3, [r7, #24]
 800867c:	015a      	lsls	r2, r3, #5
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	4413      	add	r3, r2
 8008682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008686:	691a      	ldr	r2, [r3, #16]
 8008688:	8afb      	ldrh	r3, [r7, #22]
 800868a:	04d9      	lsls	r1, r3, #19
 800868c:	4b39      	ldr	r3, [pc, #228]	; (8008774 <USB_EPStartXfer+0x484>)
 800868e:	400b      	ands	r3, r1
 8008690:	69b9      	ldr	r1, [r7, #24]
 8008692:	0148      	lsls	r0, r1, #5
 8008694:	69f9      	ldr	r1, [r7, #28]
 8008696:	4401      	add	r1, r0
 8008698:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800869c:	4313      	orrs	r3, r2
 800869e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80086a0:	69bb      	ldr	r3, [r7, #24]
 80086a2:	015a      	lsls	r2, r3, #5
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	4413      	add	r3, r2
 80086a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ac:	691a      	ldr	r2, [r3, #16]
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	8af9      	ldrh	r1, [r7, #22]
 80086b4:	fb01 f303 	mul.w	r3, r1, r3
 80086b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086bc:	69b9      	ldr	r1, [r7, #24]
 80086be:	0148      	lsls	r0, r1, #5
 80086c0:	69f9      	ldr	r1, [r7, #28]
 80086c2:	4401      	add	r1, r0
 80086c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80086c8:	4313      	orrs	r3, r2
 80086ca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80086cc:	79fb      	ldrb	r3, [r7, #7]
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d10d      	bne.n	80086ee <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d009      	beq.n	80086ee <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	68d9      	ldr	r1, [r3, #12]
 80086de:	69bb      	ldr	r3, [r7, #24]
 80086e0:	015a      	lsls	r2, r3, #5
 80086e2:	69fb      	ldr	r3, [r7, #28]
 80086e4:	4413      	add	r3, r2
 80086e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ea:	460a      	mov	r2, r1
 80086ec:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	78db      	ldrb	r3, [r3, #3]
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d128      	bne.n	8008748 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008702:	2b00      	cmp	r3, #0
 8008704:	d110      	bne.n	8008728 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	015a      	lsls	r2, r3, #5
 800870a:	69fb      	ldr	r3, [r7, #28]
 800870c:	4413      	add	r3, r2
 800870e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	69ba      	ldr	r2, [r7, #24]
 8008716:	0151      	lsls	r1, r2, #5
 8008718:	69fa      	ldr	r2, [r7, #28]
 800871a:	440a      	add	r2, r1
 800871c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008720:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008724:	6013      	str	r3, [r2, #0]
 8008726:	e00f      	b.n	8008748 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	015a      	lsls	r2, r3, #5
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	4413      	add	r3, r2
 8008730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	69ba      	ldr	r2, [r7, #24]
 8008738:	0151      	lsls	r1, r2, #5
 800873a:	69fa      	ldr	r2, [r7, #28]
 800873c:	440a      	add	r2, r1
 800873e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008746:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	015a      	lsls	r2, r3, #5
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	4413      	add	r3, r2
 8008750:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	69ba      	ldr	r2, [r7, #24]
 8008758:	0151      	lsls	r1, r2, #5
 800875a:	69fa      	ldr	r2, [r7, #28]
 800875c:	440a      	add	r2, r1
 800875e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008762:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008766:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3720      	adds	r7, #32
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
 8008772:	bf00      	nop
 8008774:	1ff80000 	.word	0x1ff80000

08008778 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008778:	b480      	push	{r7}
 800877a:	b087      	sub	sp, #28
 800877c:	af00      	add	r7, sp, #0
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	4613      	mov	r3, r2
 8008784:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	785b      	ldrb	r3, [r3, #1]
 8008794:	2b01      	cmp	r3, #1
 8008796:	f040 80cd 	bne.w	8008934 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d132      	bne.n	8008808 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	015a      	lsls	r2, r3, #5
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	4413      	add	r3, r2
 80087aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	0151      	lsls	r1, r2, #5
 80087b4:	697a      	ldr	r2, [r7, #20]
 80087b6:	440a      	add	r2, r1
 80087b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087bc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80087c0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80087c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	015a      	lsls	r2, r3, #5
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	4413      	add	r3, r2
 80087ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087d2:	691b      	ldr	r3, [r3, #16]
 80087d4:	693a      	ldr	r2, [r7, #16]
 80087d6:	0151      	lsls	r1, r2, #5
 80087d8:	697a      	ldr	r2, [r7, #20]
 80087da:	440a      	add	r2, r1
 80087dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087e4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	015a      	lsls	r2, r3, #5
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	4413      	add	r3, r2
 80087ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	693a      	ldr	r2, [r7, #16]
 80087f6:	0151      	lsls	r1, r2, #5
 80087f8:	697a      	ldr	r2, [r7, #20]
 80087fa:	440a      	add	r2, r1
 80087fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008800:	0cdb      	lsrs	r3, r3, #19
 8008802:	04db      	lsls	r3, r3, #19
 8008804:	6113      	str	r3, [r2, #16]
 8008806:	e04e      	b.n	80088a6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	015a      	lsls	r2, r3, #5
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	4413      	add	r3, r2
 8008810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	693a      	ldr	r2, [r7, #16]
 8008818:	0151      	lsls	r1, r2, #5
 800881a:	697a      	ldr	r2, [r7, #20]
 800881c:	440a      	add	r2, r1
 800881e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008822:	0cdb      	lsrs	r3, r3, #19
 8008824:	04db      	lsls	r3, r3, #19
 8008826:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	015a      	lsls	r2, r3, #5
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	4413      	add	r3, r2
 8008830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	693a      	ldr	r2, [r7, #16]
 8008838:	0151      	lsls	r1, r2, #5
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	440a      	add	r2, r1
 800883e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008842:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008846:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800884a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	695a      	ldr	r2, [r3, #20]
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	429a      	cmp	r2, r3
 8008856:	d903      	bls.n	8008860 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	689a      	ldr	r2, [r3, #8]
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	015a      	lsls	r2, r3, #5
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	4413      	add	r3, r2
 8008868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	693a      	ldr	r2, [r7, #16]
 8008870:	0151      	lsls	r1, r2, #5
 8008872:	697a      	ldr	r2, [r7, #20]
 8008874:	440a      	add	r2, r1
 8008876:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800887a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800887e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	015a      	lsls	r2, r3, #5
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	4413      	add	r3, r2
 8008888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800888c:	691a      	ldr	r2, [r3, #16]
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008896:	6939      	ldr	r1, [r7, #16]
 8008898:	0148      	lsls	r0, r1, #5
 800889a:	6979      	ldr	r1, [r7, #20]
 800889c:	4401      	add	r1, r0
 800889e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80088a2:	4313      	orrs	r3, r2
 80088a4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80088a6:	79fb      	ldrb	r3, [r7, #7]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d11e      	bne.n	80088ea <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d009      	beq.n	80088c8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088c0:	461a      	mov	r2, r3
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	015a      	lsls	r2, r3, #5
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	4413      	add	r3, r2
 80088d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	0151      	lsls	r1, r2, #5
 80088da:	697a      	ldr	r2, [r7, #20]
 80088dc:	440a      	add	r2, r1
 80088de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80088e6:	6013      	str	r3, [r2, #0]
 80088e8:	e092      	b.n	8008a10 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	015a      	lsls	r2, r3, #5
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	4413      	add	r3, r2
 80088f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	693a      	ldr	r2, [r7, #16]
 80088fa:	0151      	lsls	r1, r2, #5
 80088fc:	697a      	ldr	r2, [r7, #20]
 80088fe:	440a      	add	r2, r1
 8008900:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008904:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008908:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	695b      	ldr	r3, [r3, #20]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d07e      	beq.n	8008a10 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008918:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	f003 030f 	and.w	r3, r3, #15
 8008922:	2101      	movs	r1, #1
 8008924:	fa01 f303 	lsl.w	r3, r1, r3
 8008928:	6979      	ldr	r1, [r7, #20]
 800892a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800892e:	4313      	orrs	r3, r2
 8008930:	634b      	str	r3, [r1, #52]	; 0x34
 8008932:	e06d      	b.n	8008a10 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	015a      	lsls	r2, r3, #5
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	4413      	add	r3, r2
 800893c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	0151      	lsls	r1, r2, #5
 8008946:	697a      	ldr	r2, [r7, #20]
 8008948:	440a      	add	r2, r1
 800894a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800894e:	0cdb      	lsrs	r3, r3, #19
 8008950:	04db      	lsls	r3, r3, #19
 8008952:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008960:	691b      	ldr	r3, [r3, #16]
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	0151      	lsls	r1, r2, #5
 8008966:	697a      	ldr	r2, [r7, #20]
 8008968:	440a      	add	r2, r1
 800896a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800896e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008972:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008976:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	695b      	ldr	r3, [r3, #20]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d003      	beq.n	8008988 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	689a      	ldr	r2, [r3, #8]
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	015a      	lsls	r2, r3, #5
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	4413      	add	r3, r2
 8008990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	0151      	lsls	r1, r2, #5
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	440a      	add	r2, r1
 800899e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	015a      	lsls	r2, r3, #5
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	4413      	add	r3, r2
 80089b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089b4:	691a      	ldr	r2, [r3, #16]
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089be:	6939      	ldr	r1, [r7, #16]
 80089c0:	0148      	lsls	r0, r1, #5
 80089c2:	6979      	ldr	r1, [r7, #20]
 80089c4:	4401      	add	r1, r0
 80089c6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80089ca:	4313      	orrs	r3, r2
 80089cc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80089ce:	79fb      	ldrb	r3, [r7, #7]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d10d      	bne.n	80089f0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d009      	beq.n	80089f0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	68d9      	ldr	r1, [r3, #12]
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	015a      	lsls	r2, r3, #5
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	4413      	add	r3, r2
 80089e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ec:	460a      	mov	r2, r1
 80089ee:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	015a      	lsls	r2, r3, #5
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	4413      	add	r3, r2
 80089f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	693a      	ldr	r2, [r7, #16]
 8008a00:	0151      	lsls	r1, r2, #5
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	440a      	add	r2, r1
 8008a06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a0a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a10:	2300      	movs	r3, #0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	371c      	adds	r7, #28
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr

08008a1e <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008a1e:	b480      	push	{r7}
 8008a20:	b089      	sub	sp, #36	; 0x24
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	60f8      	str	r0, [r7, #12]
 8008a26:	60b9      	str	r1, [r7, #8]
 8008a28:	4611      	mov	r1, r2
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	71fb      	strb	r3, [r7, #7]
 8008a30:	4613      	mov	r3, r2
 8008a32:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8008a3c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d11a      	bne.n	8008a7a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008a44:	88bb      	ldrh	r3, [r7, #4]
 8008a46:	3303      	adds	r3, #3
 8008a48:	089b      	lsrs	r3, r3, #2
 8008a4a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	61bb      	str	r3, [r7, #24]
 8008a50:	e00f      	b.n	8008a72 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008a52:	79fb      	ldrb	r3, [r7, #7]
 8008a54:	031a      	lsls	r2, r3, #12
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	4413      	add	r3, r2
 8008a5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a5e:	461a      	mov	r2, r3
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	3304      	adds	r3, #4
 8008a6a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	61bb      	str	r3, [r7, #24]
 8008a72:	69ba      	ldr	r2, [r7, #24]
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d3eb      	bcc.n	8008a52 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3724      	adds	r7, #36	; 0x24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b089      	sub	sp, #36	; 0x24
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	60b9      	str	r1, [r7, #8]
 8008a92:	4613      	mov	r3, r2
 8008a94:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008a9e:	88fb      	ldrh	r3, [r7, #6]
 8008aa0:	3303      	adds	r3, #3
 8008aa2:	089b      	lsrs	r3, r3, #2
 8008aa4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	e00b      	b.n	8008ac4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	69fb      	ldr	r3, [r7, #28]
 8008ab6:	601a      	str	r2, [r3, #0]
    pDest++;
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	3304      	adds	r3, #4
 8008abc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	61bb      	str	r3, [r7, #24]
 8008ac4:	69ba      	ldr	r2, [r7, #24]
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d3ef      	bcc.n	8008aac <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008acc:	69fb      	ldr	r3, [r7, #28]
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3724      	adds	r7, #36	; 0x24
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr

08008ada <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ada:	b480      	push	{r7}
 8008adc:	b085      	sub	sp, #20
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
 8008ae2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	785b      	ldrb	r3, [r3, #1]
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d12c      	bne.n	8008b50 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	db12      	blt.n	8008b2e <USB_EPSetStall+0x54>
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00f      	beq.n	8008b2e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	015a      	lsls	r2, r3, #5
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	4413      	add	r3, r2
 8008b16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	68ba      	ldr	r2, [r7, #8]
 8008b1e:	0151      	lsls	r1, r2, #5
 8008b20:	68fa      	ldr	r2, [r7, #12]
 8008b22:	440a      	add	r2, r1
 8008b24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b28:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008b2c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	015a      	lsls	r2, r3, #5
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	4413      	add	r3, r2
 8008b36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68ba      	ldr	r2, [r7, #8]
 8008b3e:	0151      	lsls	r1, r2, #5
 8008b40:	68fa      	ldr	r2, [r7, #12]
 8008b42:	440a      	add	r2, r1
 8008b44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008b4c:	6013      	str	r3, [r2, #0]
 8008b4e:	e02b      	b.n	8008ba8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	015a      	lsls	r2, r3, #5
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	4413      	add	r3, r2
 8008b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	db12      	blt.n	8008b88 <USB_EPSetStall+0xae>
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00f      	beq.n	8008b88 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	015a      	lsls	r2, r3, #5
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	4413      	add	r3, r2
 8008b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	0151      	lsls	r1, r2, #5
 8008b7a:	68fa      	ldr	r2, [r7, #12]
 8008b7c:	440a      	add	r2, r1
 8008b7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b82:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008b86:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	015a      	lsls	r2, r3, #5
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	4413      	add	r3, r2
 8008b90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	68ba      	ldr	r2, [r7, #8]
 8008b98:	0151      	lsls	r1, r2, #5
 8008b9a:	68fa      	ldr	r2, [r7, #12]
 8008b9c:	440a      	add	r2, r1
 8008b9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ba2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008ba6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b085      	sub	sp, #20
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	785b      	ldrb	r3, [r3, #1]
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d128      	bne.n	8008c24 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	015a      	lsls	r2, r3, #5
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68ba      	ldr	r2, [r7, #8]
 8008be2:	0151      	lsls	r1, r2, #5
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	440a      	add	r2, r1
 8008be8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008bf0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	78db      	ldrb	r3, [r3, #3]
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d003      	beq.n	8008c02 <USB_EPClearStall+0x4c>
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	78db      	ldrb	r3, [r3, #3]
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d138      	bne.n	8008c74 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	015a      	lsls	r2, r3, #5
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	4413      	add	r3, r2
 8008c0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	68ba      	ldr	r2, [r7, #8]
 8008c12:	0151      	lsls	r1, r2, #5
 8008c14:	68fa      	ldr	r2, [r7, #12]
 8008c16:	440a      	add	r2, r1
 8008c18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c20:	6013      	str	r3, [r2, #0]
 8008c22:	e027      	b.n	8008c74 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	015a      	lsls	r2, r3, #5
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68ba      	ldr	r2, [r7, #8]
 8008c34:	0151      	lsls	r1, r2, #5
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	440a      	add	r2, r1
 8008c3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c42:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	78db      	ldrb	r3, [r3, #3]
 8008c48:	2b03      	cmp	r3, #3
 8008c4a:	d003      	beq.n	8008c54 <USB_EPClearStall+0x9e>
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	78db      	ldrb	r3, [r3, #3]
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d10f      	bne.n	8008c74 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	015a      	lsls	r2, r3, #5
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	4413      	add	r3, r2
 8008c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68ba      	ldr	r2, [r7, #8]
 8008c64:	0151      	lsls	r1, r2, #5
 8008c66:	68fa      	ldr	r2, [r7, #12]
 8008c68:	440a      	add	r2, r1
 8008c6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c72:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3714      	adds	r7, #20
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr

08008c82 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008c82:	b480      	push	{r7}
 8008c84:	b085      	sub	sp, #20
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ca0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008ca4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	78fb      	ldrb	r3, [r7, #3]
 8008cb0:	011b      	lsls	r3, r3, #4
 8008cb2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008cb6:	68f9      	ldr	r1, [r7, #12]
 8008cb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b084      	sub	sp, #16
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ce8:	f023 0302 	bic.w	r3, r3, #2
 8008cec:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008cee:	2003      	movs	r0, #3
 8008cf0:	f7f9 fb44 	bl	800237c <HAL_Delay>

  return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b084      	sub	sp, #16
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d18:	f043 0302 	orr.w	r3, r3, #2
 8008d1c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008d1e:	2003      	movs	r0, #3
 8008d20:	f7f9 fb2c 	bl	800237c <HAL_Delay>

  return HAL_OK;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008d2e:	b480      	push	{r7}
 8008d30:	b085      	sub	sp, #20
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	695b      	ldr	r3, [r3, #20]
 8008d3a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	699b      	ldr	r3, [r3, #24]
 8008d40:	68fa      	ldr	r2, [r7, #12]
 8008d42:	4013      	ands	r3, r2
 8008d44:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008d46:	68fb      	ldr	r3, [r7, #12]
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3714      	adds	r7, #20
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr

08008d54 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b085      	sub	sp, #20
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d66:	699b      	ldr	r3, [r3, #24]
 8008d68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d70:	69db      	ldr	r3, [r3, #28]
 8008d72:	68ba      	ldr	r2, [r7, #8]
 8008d74:	4013      	ands	r3, r2
 8008d76:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	0c1b      	lsrs	r3, r3, #16
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3714      	adds	r7, #20
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008da4:	69db      	ldr	r3, [r3, #28]
 8008da6:	68ba      	ldr	r2, [r7, #8]
 8008da8:	4013      	ands	r3, r2
 8008daa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	b29b      	uxth	r3, r3
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3714      	adds	r7, #20
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008dcc:	78fb      	ldrb	r3, [r7, #3]
 8008dce:	015a      	lsls	r2, r3, #5
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008de2:	695b      	ldr	r3, [r3, #20]
 8008de4:	68ba      	ldr	r2, [r7, #8]
 8008de6:	4013      	ands	r3, r2
 8008de8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008dea:	68bb      	ldr	r3, [r7, #8]
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3714      	adds	r7, #20
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b087      	sub	sp, #28
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	460b      	mov	r3, r1
 8008e02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e1a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008e1c:	78fb      	ldrb	r3, [r7, #3]
 8008e1e:	f003 030f 	and.w	r3, r3, #15
 8008e22:	68fa      	ldr	r2, [r7, #12]
 8008e24:	fa22 f303 	lsr.w	r3, r2, r3
 8008e28:	01db      	lsls	r3, r3, #7
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	693a      	ldr	r2, [r7, #16]
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008e32:	78fb      	ldrb	r3, [r7, #3]
 8008e34:	015a      	lsls	r2, r3, #5
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	4413      	add	r3, r2
 8008e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	693a      	ldr	r2, [r7, #16]
 8008e42:	4013      	ands	r3, r2
 8008e44:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008e46:	68bb      	ldr	r3, [r7, #8]
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	371c      	adds	r7, #28
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr

08008e54 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	695b      	ldr	r3, [r3, #20]
 8008e60:	f003 0301 	and.w	r3, r3, #1
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr

08008e70 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b085      	sub	sp, #20
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e8a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008e8e:	f023 0307 	bic.w	r3, r3, #7
 8008e92:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	f003 0306 	and.w	r3, r3, #6
 8008ea0:	2b04      	cmp	r3, #4
 8008ea2:	d109      	bne.n	8008eb8 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68fa      	ldr	r2, [r7, #12]
 8008eae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008eb2:	f043 0303 	orr.w	r3, r3, #3
 8008eb6:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008eca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ecc:	2300      	movs	r3, #0
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3714      	adds	r7, #20
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
	...

08008edc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b087      	sub	sp, #28
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	607a      	str	r2, [r7, #4]
 8008ee8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	333c      	adds	r3, #60	; 0x3c
 8008ef2:	3304      	adds	r3, #4
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	4a26      	ldr	r2, [pc, #152]	; (8008f94 <USB_EP0_OutStart+0xb8>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d90a      	bls.n	8008f16 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f10:	d101      	bne.n	8008f16 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008f12:	2300      	movs	r3, #0
 8008f14:	e037      	b.n	8008f86 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	2300      	movs	r3, #0
 8008f20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f28:	691b      	ldr	r3, [r3, #16]
 8008f2a:	697a      	ldr	r2, [r7, #20]
 8008f2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f30:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008f34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f3c:	691b      	ldr	r3, [r3, #16]
 8008f3e:	697a      	ldr	r2, [r7, #20]
 8008f40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f44:	f043 0318 	orr.w	r3, r3, #24
 8008f48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	697a      	ldr	r2, [r7, #20]
 8008f54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f58:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008f5c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008f5e:	7afb      	ldrb	r3, [r7, #11]
 8008f60:	2b01      	cmp	r3, #1
 8008f62:	d10f      	bne.n	8008f84 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	697a      	ldr	r2, [r7, #20]
 8008f7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f7e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008f82:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f84:	2300      	movs	r3, #0
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	371c      	adds	r7, #28
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	4f54300a 	.word	0x4f54300a

08008f98 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	60fb      	str	r3, [r7, #12]
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	4a13      	ldr	r2, [pc, #76]	; (8008ffc <USB_CoreReset+0x64>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d901      	bls.n	8008fb6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008fb2:	2303      	movs	r3, #3
 8008fb4:	e01b      	b.n	8008fee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	691b      	ldr	r3, [r3, #16]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	daf2      	bge.n	8008fa4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	f043 0201 	orr.w	r2, r3, #1
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	60fb      	str	r3, [r7, #12]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	4a09      	ldr	r2, [pc, #36]	; (8008ffc <USB_CoreReset+0x64>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d901      	bls.n	8008fe0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008fdc:	2303      	movs	r3, #3
 8008fde:	e006      	b.n	8008fee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	f003 0301 	and.w	r3, r3, #1
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d0f0      	beq.n	8008fce <USB_CoreReset+0x36>

  return HAL_OK;
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3714      	adds	r7, #20
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff8:	4770      	bx	lr
 8008ffa:	bf00      	nop
 8008ffc:	00030d40 	.word	0x00030d40

08009000 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 10;
 8009006:	4b8c      	ldr	r3, [pc, #560]	; (8009238 <MX_LWIP_Init+0x238>)
 8009008:	220a      	movs	r2, #10
 800900a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 10;
 800900c:	4b8a      	ldr	r3, [pc, #552]	; (8009238 <MX_LWIP_Init+0x238>)
 800900e:	220a      	movs	r2, #10
 8009010:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 10;
 8009012:	4b89      	ldr	r3, [pc, #548]	; (8009238 <MX_LWIP_Init+0x238>)
 8009014:	220a      	movs	r2, #10
 8009016:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 5;
 8009018:	4b87      	ldr	r3, [pc, #540]	; (8009238 <MX_LWIP_Init+0x238>)
 800901a:	2205      	movs	r2, #5
 800901c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800901e:	4b87      	ldr	r3, [pc, #540]	; (800923c <MX_LWIP_Init+0x23c>)
 8009020:	22ff      	movs	r2, #255	; 0xff
 8009022:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009024:	4b85      	ldr	r3, [pc, #532]	; (800923c <MX_LWIP_Init+0x23c>)
 8009026:	22ff      	movs	r2, #255	; 0xff
 8009028:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800902a:	4b84      	ldr	r3, [pc, #528]	; (800923c <MX_LWIP_Init+0x23c>)
 800902c:	22ff      	movs	r2, #255	; 0xff
 800902e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8009030:	4b82      	ldr	r3, [pc, #520]	; (800923c <MX_LWIP_Init+0x23c>)
 8009032:	2200      	movs	r2, #0
 8009034:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 10;
 8009036:	4b82      	ldr	r3, [pc, #520]	; (8009240 <MX_LWIP_Init+0x240>)
 8009038:	220a      	movs	r2, #10
 800903a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 10;
 800903c:	4b80      	ldr	r3, [pc, #512]	; (8009240 <MX_LWIP_Init+0x240>)
 800903e:	220a      	movs	r2, #10
 8009040:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 10;
 8009042:	4b7f      	ldr	r3, [pc, #508]	; (8009240 <MX_LWIP_Init+0x240>)
 8009044:	220a      	movs	r2, #10
 8009046:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009048:	4b7d      	ldr	r3, [pc, #500]	; (8009240 <MX_LWIP_Init+0x240>)
 800904a:	2201      	movs	r2, #1
 800904c:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800904e:	2100      	movs	r1, #0
 8009050:	2000      	movs	r0, #0
 8009052:	f004 ff59 	bl	800df08 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009056:	4b78      	ldr	r3, [pc, #480]	; (8009238 <MX_LWIP_Init+0x238>)
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	061a      	lsls	r2, r3, #24
 800905c:	4b76      	ldr	r3, [pc, #472]	; (8009238 <MX_LWIP_Init+0x238>)
 800905e:	785b      	ldrb	r3, [r3, #1]
 8009060:	041b      	lsls	r3, r3, #16
 8009062:	431a      	orrs	r2, r3
 8009064:	4b74      	ldr	r3, [pc, #464]	; (8009238 <MX_LWIP_Init+0x238>)
 8009066:	789b      	ldrb	r3, [r3, #2]
 8009068:	021b      	lsls	r3, r3, #8
 800906a:	4313      	orrs	r3, r2
 800906c:	4a72      	ldr	r2, [pc, #456]	; (8009238 <MX_LWIP_Init+0x238>)
 800906e:	78d2      	ldrb	r2, [r2, #3]
 8009070:	4313      	orrs	r3, r2
 8009072:	061a      	lsls	r2, r3, #24
 8009074:	4b70      	ldr	r3, [pc, #448]	; (8009238 <MX_LWIP_Init+0x238>)
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	0619      	lsls	r1, r3, #24
 800907a:	4b6f      	ldr	r3, [pc, #444]	; (8009238 <MX_LWIP_Init+0x238>)
 800907c:	785b      	ldrb	r3, [r3, #1]
 800907e:	041b      	lsls	r3, r3, #16
 8009080:	4319      	orrs	r1, r3
 8009082:	4b6d      	ldr	r3, [pc, #436]	; (8009238 <MX_LWIP_Init+0x238>)
 8009084:	789b      	ldrb	r3, [r3, #2]
 8009086:	021b      	lsls	r3, r3, #8
 8009088:	430b      	orrs	r3, r1
 800908a:	496b      	ldr	r1, [pc, #428]	; (8009238 <MX_LWIP_Init+0x238>)
 800908c:	78c9      	ldrb	r1, [r1, #3]
 800908e:	430b      	orrs	r3, r1
 8009090:	021b      	lsls	r3, r3, #8
 8009092:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009096:	431a      	orrs	r2, r3
 8009098:	4b67      	ldr	r3, [pc, #412]	; (8009238 <MX_LWIP_Init+0x238>)
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	0619      	lsls	r1, r3, #24
 800909e:	4b66      	ldr	r3, [pc, #408]	; (8009238 <MX_LWIP_Init+0x238>)
 80090a0:	785b      	ldrb	r3, [r3, #1]
 80090a2:	041b      	lsls	r3, r3, #16
 80090a4:	4319      	orrs	r1, r3
 80090a6:	4b64      	ldr	r3, [pc, #400]	; (8009238 <MX_LWIP_Init+0x238>)
 80090a8:	789b      	ldrb	r3, [r3, #2]
 80090aa:	021b      	lsls	r3, r3, #8
 80090ac:	430b      	orrs	r3, r1
 80090ae:	4962      	ldr	r1, [pc, #392]	; (8009238 <MX_LWIP_Init+0x238>)
 80090b0:	78c9      	ldrb	r1, [r1, #3]
 80090b2:	430b      	orrs	r3, r1
 80090b4:	0a1b      	lsrs	r3, r3, #8
 80090b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80090ba:	431a      	orrs	r2, r3
 80090bc:	4b5e      	ldr	r3, [pc, #376]	; (8009238 <MX_LWIP_Init+0x238>)
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	0619      	lsls	r1, r3, #24
 80090c2:	4b5d      	ldr	r3, [pc, #372]	; (8009238 <MX_LWIP_Init+0x238>)
 80090c4:	785b      	ldrb	r3, [r3, #1]
 80090c6:	041b      	lsls	r3, r3, #16
 80090c8:	4319      	orrs	r1, r3
 80090ca:	4b5b      	ldr	r3, [pc, #364]	; (8009238 <MX_LWIP_Init+0x238>)
 80090cc:	789b      	ldrb	r3, [r3, #2]
 80090ce:	021b      	lsls	r3, r3, #8
 80090d0:	430b      	orrs	r3, r1
 80090d2:	4959      	ldr	r1, [pc, #356]	; (8009238 <MX_LWIP_Init+0x238>)
 80090d4:	78c9      	ldrb	r1, [r1, #3]
 80090d6:	430b      	orrs	r3, r1
 80090d8:	0e1b      	lsrs	r3, r3, #24
 80090da:	4313      	orrs	r3, r2
 80090dc:	4a59      	ldr	r2, [pc, #356]	; (8009244 <MX_LWIP_Init+0x244>)
 80090de:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80090e0:	4b56      	ldr	r3, [pc, #344]	; (800923c <MX_LWIP_Init+0x23c>)
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	061a      	lsls	r2, r3, #24
 80090e6:	4b55      	ldr	r3, [pc, #340]	; (800923c <MX_LWIP_Init+0x23c>)
 80090e8:	785b      	ldrb	r3, [r3, #1]
 80090ea:	041b      	lsls	r3, r3, #16
 80090ec:	431a      	orrs	r2, r3
 80090ee:	4b53      	ldr	r3, [pc, #332]	; (800923c <MX_LWIP_Init+0x23c>)
 80090f0:	789b      	ldrb	r3, [r3, #2]
 80090f2:	021b      	lsls	r3, r3, #8
 80090f4:	4313      	orrs	r3, r2
 80090f6:	4a51      	ldr	r2, [pc, #324]	; (800923c <MX_LWIP_Init+0x23c>)
 80090f8:	78d2      	ldrb	r2, [r2, #3]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	061a      	lsls	r2, r3, #24
 80090fe:	4b4f      	ldr	r3, [pc, #316]	; (800923c <MX_LWIP_Init+0x23c>)
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	0619      	lsls	r1, r3, #24
 8009104:	4b4d      	ldr	r3, [pc, #308]	; (800923c <MX_LWIP_Init+0x23c>)
 8009106:	785b      	ldrb	r3, [r3, #1]
 8009108:	041b      	lsls	r3, r3, #16
 800910a:	4319      	orrs	r1, r3
 800910c:	4b4b      	ldr	r3, [pc, #300]	; (800923c <MX_LWIP_Init+0x23c>)
 800910e:	789b      	ldrb	r3, [r3, #2]
 8009110:	021b      	lsls	r3, r3, #8
 8009112:	430b      	orrs	r3, r1
 8009114:	4949      	ldr	r1, [pc, #292]	; (800923c <MX_LWIP_Init+0x23c>)
 8009116:	78c9      	ldrb	r1, [r1, #3]
 8009118:	430b      	orrs	r3, r1
 800911a:	021b      	lsls	r3, r3, #8
 800911c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009120:	431a      	orrs	r2, r3
 8009122:	4b46      	ldr	r3, [pc, #280]	; (800923c <MX_LWIP_Init+0x23c>)
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	0619      	lsls	r1, r3, #24
 8009128:	4b44      	ldr	r3, [pc, #272]	; (800923c <MX_LWIP_Init+0x23c>)
 800912a:	785b      	ldrb	r3, [r3, #1]
 800912c:	041b      	lsls	r3, r3, #16
 800912e:	4319      	orrs	r1, r3
 8009130:	4b42      	ldr	r3, [pc, #264]	; (800923c <MX_LWIP_Init+0x23c>)
 8009132:	789b      	ldrb	r3, [r3, #2]
 8009134:	021b      	lsls	r3, r3, #8
 8009136:	430b      	orrs	r3, r1
 8009138:	4940      	ldr	r1, [pc, #256]	; (800923c <MX_LWIP_Init+0x23c>)
 800913a:	78c9      	ldrb	r1, [r1, #3]
 800913c:	430b      	orrs	r3, r1
 800913e:	0a1b      	lsrs	r3, r3, #8
 8009140:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009144:	431a      	orrs	r2, r3
 8009146:	4b3d      	ldr	r3, [pc, #244]	; (800923c <MX_LWIP_Init+0x23c>)
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	0619      	lsls	r1, r3, #24
 800914c:	4b3b      	ldr	r3, [pc, #236]	; (800923c <MX_LWIP_Init+0x23c>)
 800914e:	785b      	ldrb	r3, [r3, #1]
 8009150:	041b      	lsls	r3, r3, #16
 8009152:	4319      	orrs	r1, r3
 8009154:	4b39      	ldr	r3, [pc, #228]	; (800923c <MX_LWIP_Init+0x23c>)
 8009156:	789b      	ldrb	r3, [r3, #2]
 8009158:	021b      	lsls	r3, r3, #8
 800915a:	430b      	orrs	r3, r1
 800915c:	4937      	ldr	r1, [pc, #220]	; (800923c <MX_LWIP_Init+0x23c>)
 800915e:	78c9      	ldrb	r1, [r1, #3]
 8009160:	430b      	orrs	r3, r1
 8009162:	0e1b      	lsrs	r3, r3, #24
 8009164:	4313      	orrs	r3, r2
 8009166:	4a38      	ldr	r2, [pc, #224]	; (8009248 <MX_LWIP_Init+0x248>)
 8009168:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800916a:	4b35      	ldr	r3, [pc, #212]	; (8009240 <MX_LWIP_Init+0x240>)
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	061a      	lsls	r2, r3, #24
 8009170:	4b33      	ldr	r3, [pc, #204]	; (8009240 <MX_LWIP_Init+0x240>)
 8009172:	785b      	ldrb	r3, [r3, #1]
 8009174:	041b      	lsls	r3, r3, #16
 8009176:	431a      	orrs	r2, r3
 8009178:	4b31      	ldr	r3, [pc, #196]	; (8009240 <MX_LWIP_Init+0x240>)
 800917a:	789b      	ldrb	r3, [r3, #2]
 800917c:	021b      	lsls	r3, r3, #8
 800917e:	4313      	orrs	r3, r2
 8009180:	4a2f      	ldr	r2, [pc, #188]	; (8009240 <MX_LWIP_Init+0x240>)
 8009182:	78d2      	ldrb	r2, [r2, #3]
 8009184:	4313      	orrs	r3, r2
 8009186:	061a      	lsls	r2, r3, #24
 8009188:	4b2d      	ldr	r3, [pc, #180]	; (8009240 <MX_LWIP_Init+0x240>)
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	0619      	lsls	r1, r3, #24
 800918e:	4b2c      	ldr	r3, [pc, #176]	; (8009240 <MX_LWIP_Init+0x240>)
 8009190:	785b      	ldrb	r3, [r3, #1]
 8009192:	041b      	lsls	r3, r3, #16
 8009194:	4319      	orrs	r1, r3
 8009196:	4b2a      	ldr	r3, [pc, #168]	; (8009240 <MX_LWIP_Init+0x240>)
 8009198:	789b      	ldrb	r3, [r3, #2]
 800919a:	021b      	lsls	r3, r3, #8
 800919c:	430b      	orrs	r3, r1
 800919e:	4928      	ldr	r1, [pc, #160]	; (8009240 <MX_LWIP_Init+0x240>)
 80091a0:	78c9      	ldrb	r1, [r1, #3]
 80091a2:	430b      	orrs	r3, r1
 80091a4:	021b      	lsls	r3, r3, #8
 80091a6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80091aa:	431a      	orrs	r2, r3
 80091ac:	4b24      	ldr	r3, [pc, #144]	; (8009240 <MX_LWIP_Init+0x240>)
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	0619      	lsls	r1, r3, #24
 80091b2:	4b23      	ldr	r3, [pc, #140]	; (8009240 <MX_LWIP_Init+0x240>)
 80091b4:	785b      	ldrb	r3, [r3, #1]
 80091b6:	041b      	lsls	r3, r3, #16
 80091b8:	4319      	orrs	r1, r3
 80091ba:	4b21      	ldr	r3, [pc, #132]	; (8009240 <MX_LWIP_Init+0x240>)
 80091bc:	789b      	ldrb	r3, [r3, #2]
 80091be:	021b      	lsls	r3, r3, #8
 80091c0:	430b      	orrs	r3, r1
 80091c2:	491f      	ldr	r1, [pc, #124]	; (8009240 <MX_LWIP_Init+0x240>)
 80091c4:	78c9      	ldrb	r1, [r1, #3]
 80091c6:	430b      	orrs	r3, r1
 80091c8:	0a1b      	lsrs	r3, r3, #8
 80091ca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80091ce:	431a      	orrs	r2, r3
 80091d0:	4b1b      	ldr	r3, [pc, #108]	; (8009240 <MX_LWIP_Init+0x240>)
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	0619      	lsls	r1, r3, #24
 80091d6:	4b1a      	ldr	r3, [pc, #104]	; (8009240 <MX_LWIP_Init+0x240>)
 80091d8:	785b      	ldrb	r3, [r3, #1]
 80091da:	041b      	lsls	r3, r3, #16
 80091dc:	4319      	orrs	r1, r3
 80091de:	4b18      	ldr	r3, [pc, #96]	; (8009240 <MX_LWIP_Init+0x240>)
 80091e0:	789b      	ldrb	r3, [r3, #2]
 80091e2:	021b      	lsls	r3, r3, #8
 80091e4:	430b      	orrs	r3, r1
 80091e6:	4916      	ldr	r1, [pc, #88]	; (8009240 <MX_LWIP_Init+0x240>)
 80091e8:	78c9      	ldrb	r1, [r1, #3]
 80091ea:	430b      	orrs	r3, r1
 80091ec:	0e1b      	lsrs	r3, r3, #24
 80091ee:	4313      	orrs	r3, r2
 80091f0:	4a16      	ldr	r2, [pc, #88]	; (800924c <MX_LWIP_Init+0x24c>)
 80091f2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 80091f4:	4b16      	ldr	r3, [pc, #88]	; (8009250 <MX_LWIP_Init+0x250>)
 80091f6:	9302      	str	r3, [sp, #8]
 80091f8:	4b16      	ldr	r3, [pc, #88]	; (8009254 <MX_LWIP_Init+0x254>)
 80091fa:	9301      	str	r3, [sp, #4]
 80091fc:	2300      	movs	r3, #0
 80091fe:	9300      	str	r3, [sp, #0]
 8009200:	4b12      	ldr	r3, [pc, #72]	; (800924c <MX_LWIP_Init+0x24c>)
 8009202:	4a11      	ldr	r2, [pc, #68]	; (8009248 <MX_LWIP_Init+0x248>)
 8009204:	490f      	ldr	r1, [pc, #60]	; (8009244 <MX_LWIP_Init+0x244>)
 8009206:	4814      	ldr	r0, [pc, #80]	; (8009258 <MX_LWIP_Init+0x258>)
 8009208:	f005 fb38 	bl	800e87c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800920c:	4812      	ldr	r0, [pc, #72]	; (8009258 <MX_LWIP_Init+0x258>)
 800920e:	f005 fc0d 	bl	800ea2c <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8009212:	4b11      	ldr	r3, [pc, #68]	; (8009258 <MX_LWIP_Init+0x258>)
 8009214:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8009218:	089b      	lsrs	r3, r3, #2
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	b2db      	uxtb	r3, r3
 8009220:	2b00      	cmp	r3, #0
 8009222:	d003      	beq.n	800922c <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8009224:	480c      	ldr	r0, [pc, #48]	; (8009258 <MX_LWIP_Init+0x258>)
 8009226:	f005 fc11 	bl	800ea4c <netif_set_up>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800922a:	e002      	b.n	8009232 <MX_LWIP_Init+0x232>
    netif_set_down(&gnetif);
 800922c:	480a      	ldr	r0, [pc, #40]	; (8009258 <MX_LWIP_Init+0x258>)
 800922e:	f005 fc51 	bl	800ead4 <netif_set_down>
}
 8009232:	bf00      	nop
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	20004500 	.word	0x20004500
 800923c:	200044fc 	.word	0x200044fc
 8009240:	200044c4 	.word	0x200044c4
 8009244:	200044f8 	.word	0x200044f8
 8009248:	20004504 	.word	0x20004504
 800924c:	20004508 	.word	0x20004508
 8009250:	0800de31 	.word	0x0800de31
 8009254:	080098a9 	.word	0x080098a9
 8009258:	200044c8 	.word	0x200044c8

0800925c <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b08e      	sub	sp, #56	; 0x38
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009268:	2200      	movs	r2, #0
 800926a:	601a      	str	r2, [r3, #0]
 800926c:	605a      	str	r2, [r3, #4]
 800926e:	609a      	str	r2, [r3, #8]
 8009270:	60da      	str	r2, [r3, #12]
 8009272:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a59      	ldr	r2, [pc, #356]	; (80093e0 <HAL_ETH_MspInit+0x184>)
 800927a:	4293      	cmp	r3, r2
 800927c:	f040 80ac 	bne.w	80093d8 <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8009280:	2300      	movs	r3, #0
 8009282:	623b      	str	r3, [r7, #32]
 8009284:	4b57      	ldr	r3, [pc, #348]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 8009286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009288:	4a56      	ldr	r2, [pc, #344]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 800928a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800928e:	6313      	str	r3, [r2, #48]	; 0x30
 8009290:	4b54      	ldr	r3, [pc, #336]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 8009292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009298:	623b      	str	r3, [r7, #32]
 800929a:	6a3b      	ldr	r3, [r7, #32]
 800929c:	2300      	movs	r3, #0
 800929e:	61fb      	str	r3, [r7, #28]
 80092a0:	4b50      	ldr	r3, [pc, #320]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a4:	4a4f      	ldr	r2, [pc, #316]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80092aa:	6313      	str	r3, [r2, #48]	; 0x30
 80092ac:	4b4d      	ldr	r3, [pc, #308]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80092b4:	61fb      	str	r3, [r7, #28]
 80092b6:	69fb      	ldr	r3, [r7, #28]
 80092b8:	2300      	movs	r3, #0
 80092ba:	61bb      	str	r3, [r7, #24]
 80092bc:	4b49      	ldr	r3, [pc, #292]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092c0:	4a48      	ldr	r2, [pc, #288]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80092c6:	6313      	str	r3, [r2, #48]	; 0x30
 80092c8:	4b46      	ldr	r3, [pc, #280]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80092d0:	61bb      	str	r3, [r7, #24]
 80092d2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80092d4:	2300      	movs	r3, #0
 80092d6:	617b      	str	r3, [r7, #20]
 80092d8:	4b42      	ldr	r3, [pc, #264]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092dc:	4a41      	ldr	r2, [pc, #260]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092de:	f043 0304 	orr.w	r3, r3, #4
 80092e2:	6313      	str	r3, [r2, #48]	; 0x30
 80092e4:	4b3f      	ldr	r3, [pc, #252]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092e8:	f003 0304 	and.w	r3, r3, #4
 80092ec:	617b      	str	r3, [r7, #20]
 80092ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80092f0:	2300      	movs	r3, #0
 80092f2:	613b      	str	r3, [r7, #16]
 80092f4:	4b3b      	ldr	r3, [pc, #236]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092f8:	4a3a      	ldr	r2, [pc, #232]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 80092fa:	f043 0301 	orr.w	r3, r3, #1
 80092fe:	6313      	str	r3, [r2, #48]	; 0x30
 8009300:	4b38      	ldr	r3, [pc, #224]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 8009302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009304:	f003 0301 	and.w	r3, r3, #1
 8009308:	613b      	str	r3, [r7, #16]
 800930a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800930c:	2300      	movs	r3, #0
 800930e:	60fb      	str	r3, [r7, #12]
 8009310:	4b34      	ldr	r3, [pc, #208]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 8009312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009314:	4a33      	ldr	r2, [pc, #204]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 8009316:	f043 0302 	orr.w	r3, r3, #2
 800931a:	6313      	str	r3, [r2, #48]	; 0x30
 800931c:	4b31      	ldr	r3, [pc, #196]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 800931e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009320:	f003 0302 	and.w	r3, r3, #2
 8009324:	60fb      	str	r3, [r7, #12]
 8009326:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009328:	2300      	movs	r3, #0
 800932a:	60bb      	str	r3, [r7, #8]
 800932c:	4b2d      	ldr	r3, [pc, #180]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 800932e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009330:	4a2c      	ldr	r2, [pc, #176]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 8009332:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009336:	6313      	str	r3, [r2, #48]	; 0x30
 8009338:	4b2a      	ldr	r3, [pc, #168]	; (80093e4 <HAL_ETH_MspInit+0x188>)
 800933a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800933c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009340:	60bb      	str	r3, [r7, #8]
 8009342:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8009344:	2332      	movs	r3, #50	; 0x32
 8009346:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009348:	2302      	movs	r3, #2
 800934a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800934c:	2300      	movs	r3, #0
 800934e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009350:	2303      	movs	r3, #3
 8009352:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009354:	230b      	movs	r3, #11
 8009356:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800935c:	4619      	mov	r1, r3
 800935e:	4822      	ldr	r0, [pc, #136]	; (80093e8 <HAL_ETH_MspInit+0x18c>)
 8009360:	f7fa f944 	bl	80035ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8009364:	2386      	movs	r3, #134	; 0x86
 8009366:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009368:	2302      	movs	r3, #2
 800936a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800936c:	2300      	movs	r3, #0
 800936e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009370:	2303      	movs	r3, #3
 8009372:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009374:	230b      	movs	r3, #11
 8009376:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009378:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800937c:	4619      	mov	r1, r3
 800937e:	481b      	ldr	r0, [pc, #108]	; (80093ec <HAL_ETH_MspInit+0x190>)
 8009380:	f7fa f934 	bl	80035ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8009384:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009388:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800938a:	2302      	movs	r3, #2
 800938c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800938e:	2300      	movs	r3, #0
 8009390:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009392:	2303      	movs	r3, #3
 8009394:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009396:	230b      	movs	r3, #11
 8009398:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800939a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800939e:	4619      	mov	r1, r3
 80093a0:	4813      	ldr	r0, [pc, #76]	; (80093f0 <HAL_ETH_MspInit+0x194>)
 80093a2:	f7fa f923 	bl	80035ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80093a6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80093aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093ac:	2302      	movs	r3, #2
 80093ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093b0:	2300      	movs	r3, #0
 80093b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80093b4:	2303      	movs	r3, #3
 80093b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80093b8:	230b      	movs	r3, #11
 80093ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80093bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80093c0:	4619      	mov	r1, r3
 80093c2:	480c      	ldr	r0, [pc, #48]	; (80093f4 <HAL_ETH_MspInit+0x198>)
 80093c4:	f7fa f912 	bl	80035ec <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80093c8:	2200      	movs	r2, #0
 80093ca:	2105      	movs	r1, #5
 80093cc:	203d      	movs	r0, #61	; 0x3d
 80093ce:	f7f9 f8af 	bl	8002530 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80093d2:	203d      	movs	r0, #61	; 0x3d
 80093d4:	f7f9 f8c8 	bl	8002568 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80093d8:	bf00      	nop
 80093da:	3738      	adds	r7, #56	; 0x38
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	40028000 	.word	0x40028000
 80093e4:	40023800 	.word	0x40023800
 80093e8:	40020800 	.word	0x40020800
 80093ec:	40020000 	.word	0x40020000
 80093f0:	40020400 	.word	0x40020400
 80093f4:	40021800 	.word	0x40021800

080093f8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8009400:	4b04      	ldr	r3, [pc, #16]	; (8009414 <HAL_ETH_RxCpltCallback+0x1c>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4618      	mov	r0, r3
 8009406:	f001 ff47 	bl	800b298 <osSemaphoreRelease>
}
 800940a:	bf00      	nop
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	20000458 	.word	0x20000458

08009418 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 8009418:	b5b0      	push	{r4, r5, r7, lr}
 800941a:	b090      	sub	sp, #64	; 0x40
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8009420:	2300      	movs	r3, #0
 8009422:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009424:	4b5c      	ldr	r3, [pc, #368]	; (8009598 <low_level_init+0x180>)
 8009426:	4a5d      	ldr	r2, [pc, #372]	; (800959c <low_level_init+0x184>)
 8009428:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800942a:	4b5b      	ldr	r3, [pc, #364]	; (8009598 <low_level_init+0x180>)
 800942c:	2201      	movs	r2, #1
 800942e:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8009430:	4b59      	ldr	r3, [pc, #356]	; (8009598 <low_level_init+0x180>)
 8009432:	2200      	movs	r2, #0
 8009434:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8009436:	2300      	movs	r3, #0
 8009438:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800943c:	2380      	movs	r3, #128	; 0x80
 800943e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8009442:	23e1      	movs	r3, #225	; 0xe1
 8009444:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8009448:	2300      	movs	r3, #0
 800944a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800944e:	2300      	movs	r3, #0
 8009450:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8009454:	2300      	movs	r3, #0
 8009456:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800945a:	4a4f      	ldr	r2, [pc, #316]	; (8009598 <low_level_init+0x180>)
 800945c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009460:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8009462:	4b4d      	ldr	r3, [pc, #308]	; (8009598 <low_level_init+0x180>)
 8009464:	2201      	movs	r2, #1
 8009466:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8009468:	4b4b      	ldr	r3, [pc, #300]	; (8009598 <low_level_init+0x180>)
 800946a:	2200      	movs	r2, #0
 800946c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800946e:	4b4a      	ldr	r3, [pc, #296]	; (8009598 <low_level_init+0x180>)
 8009470:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8009474:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009476:	4848      	ldr	r0, [pc, #288]	; (8009598 <low_level_init+0x180>)
 8009478:	f7f9 f8a6 	bl	80025c8 <HAL_ETH_Init>
 800947c:	4603      	mov	r3, r0
 800947e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8009482:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009486:	2b00      	cmp	r3, #0
 8009488:	d108      	bne.n	800949c <low_level_init+0x84>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8009490:	f043 0304 	orr.w	r3, r3, #4
 8009494:	b2da      	uxtb	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800949c:	2304      	movs	r3, #4
 800949e:	4a40      	ldr	r2, [pc, #256]	; (80095a0 <low_level_init+0x188>)
 80094a0:	4940      	ldr	r1, [pc, #256]	; (80095a4 <low_level_init+0x18c>)
 80094a2:	483d      	ldr	r0, [pc, #244]	; (8009598 <low_level_init+0x180>)
 80094a4:	f7f9 fa2e 	bl	8002904 <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 80094a8:	2304      	movs	r3, #4
 80094aa:	4a3f      	ldr	r2, [pc, #252]	; (80095a8 <low_level_init+0x190>)
 80094ac:	493f      	ldr	r1, [pc, #252]	; (80095ac <low_level_init+0x194>)
 80094ae:	483a      	ldr	r0, [pc, #232]	; (8009598 <low_level_init+0x180>)
 80094b0:	f7f9 fa91 	bl	80029d6 <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2206      	movs	r2, #6
 80094b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80094bc:	4b36      	ldr	r3, [pc, #216]	; (8009598 <low_level_init+0x180>)
 80094be:	695b      	ldr	r3, [r3, #20]
 80094c0:	781a      	ldrb	r2, [r3, #0]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80094c8:	4b33      	ldr	r3, [pc, #204]	; (8009598 <low_level_init+0x180>)
 80094ca:	695b      	ldr	r3, [r3, #20]
 80094cc:	785a      	ldrb	r2, [r3, #1]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80094d4:	4b30      	ldr	r3, [pc, #192]	; (8009598 <low_level_init+0x180>)
 80094d6:	695b      	ldr	r3, [r3, #20]
 80094d8:	789a      	ldrb	r2, [r3, #2]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80094e0:	4b2d      	ldr	r3, [pc, #180]	; (8009598 <low_level_init+0x180>)
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	78da      	ldrb	r2, [r3, #3]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80094ec:	4b2a      	ldr	r3, [pc, #168]	; (8009598 <low_level_init+0x180>)
 80094ee:	695b      	ldr	r3, [r3, #20]
 80094f0:	791a      	ldrb	r2, [r3, #4]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80094f8:	4b27      	ldr	r3, [pc, #156]	; (8009598 <low_level_init+0x180>)
 80094fa:	695b      	ldr	r3, [r3, #20]
 80094fc:	795a      	ldrb	r2, [r3, #5]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800950a:	845a      	strh	r2, [r3, #34]	; 0x22
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8009512:	f043 030a 	orr.w	r3, r3, #10
 8009516:	b2da      	uxtb	r2, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800951e:	2300      	movs	r3, #0
 8009520:	62bb      	str	r3, [r7, #40]	; 0x28
 8009522:	2300      	movs	r3, #0
 8009524:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8009526:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800952a:	2101      	movs	r1, #1
 800952c:	4618      	mov	r0, r3
 800952e:	f001 fe31 	bl	800b194 <osSemaphoreCreate>
 8009532:	4602      	mov	r2, r0
 8009534:	4b1e      	ldr	r3, [pc, #120]	; (80095b0 <low_level_init+0x198>)
 8009536:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8009538:	4b1e      	ldr	r3, [pc, #120]	; (80095b4 <low_level_init+0x19c>)
 800953a:	f107 040c 	add.w	r4, r7, #12
 800953e:	461d      	mov	r5, r3
 8009540:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009542:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009544:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009548:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800954c:	f107 030c 	add.w	r3, r7, #12
 8009550:	6879      	ldr	r1, [r7, #4]
 8009552:	4618      	mov	r0, r3
 8009554:	f001 fd21 	bl	800af9a <osThreadCreate>
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8009558:	480f      	ldr	r0, [pc, #60]	; (8009598 <low_level_init+0x180>)
 800955a:	f7f9 fd64 	bl	8003026 <HAL_ETH_Start>
    
/* USER CODE END PHY_PRE_CONFIG */
  

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800955e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009562:	461a      	mov	r2, r3
 8009564:	211d      	movs	r1, #29
 8009566:	480c      	ldr	r0, [pc, #48]	; (8009598 <low_level_init+0x180>)
 8009568:	f7f9 fc8f 	bl	8002e8a <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800956c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800956e:	f043 030b 	orr.w	r3, r3, #11
 8009572:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */ 
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8009574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009576:	461a      	mov	r2, r3
 8009578:	211d      	movs	r1, #29
 800957a:	4807      	ldr	r0, [pc, #28]	; (8009598 <low_level_init+0x180>)
 800957c:	f7f9 fced 	bl	8002f5a <HAL_ETH_WritePHYRegister>
  
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8009580:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009584:	461a      	mov	r2, r3
 8009586:	211d      	movs	r1, #29
 8009588:	4803      	ldr	r0, [pc, #12]	; (8009598 <low_level_init+0x180>)
 800958a:	f7f9 fc7e 	bl	8002e8a <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 800958e:	bf00      	nop
 8009590:	3740      	adds	r7, #64	; 0x40
 8009592:	46bd      	mov	sp, r7
 8009594:	bdb0      	pop	{r4, r5, r7, pc}
 8009596:	bf00      	nop
 8009598:	20005ddc 	.word	0x20005ddc
 800959c:	40028000 	.word	0x40028000
 80095a0:	20005e24 	.word	0x20005e24
 80095a4:	2000450c 	.word	0x2000450c
 80095a8:	2000458c 	.word	0x2000458c
 80095ac:	20005d5c 	.word	0x20005d5c
 80095b0:	20000458 	.word	0x20000458
 80095b4:	080184ec 	.word	0x080184ec

080095b8 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b08a      	sub	sp, #40	; 0x28
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80095c2:	4b4b      	ldr	r3, [pc, #300]	; (80096f0 <low_level_output+0x138>)
 80095c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 80095ca:	2300      	movs	r3, #0
 80095cc:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 80095ce:	2300      	movs	r3, #0
 80095d0:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 80095d2:	2300      	movs	r3, #0
 80095d4:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 80095d6:	2300      	movs	r3, #0
 80095d8:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 80095da:	4b45      	ldr	r3, [pc, #276]	; (80096f0 <low_level_output+0x138>)
 80095dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095de:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 80095e0:	2300      	movs	r3, #0
 80095e2:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	623b      	str	r3, [r7, #32]
 80095e8:	e05a      	b.n	80096a0 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	da03      	bge.n	80095fa <low_level_output+0x42>
      {
        errval = ERR_USE;
 80095f2:	23f8      	movs	r3, #248	; 0xf8
 80095f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 80095f8:	e05c      	b.n	80096b4 <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 80095fa:	6a3b      	ldr	r3, [r7, #32]
 80095fc:	895b      	ldrh	r3, [r3, #10]
 80095fe:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8009600:	2300      	movs	r3, #0
 8009602:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009604:	e02f      	b.n	8009666 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8009606:	69fa      	ldr	r2, [r7, #28]
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	18d0      	adds	r0, r2, r3
 800960c:	6a3b      	ldr	r3, [r7, #32]
 800960e:	685a      	ldr	r2, [r3, #4]
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	18d1      	adds	r1, r2, r3
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800961a:	3304      	adds	r3, #4
 800961c:	461a      	mov	r2, r3
 800961e:	f00d fe08 	bl	8017232 <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8009622:	69bb      	ldr	r3, [r7, #24]
 8009624:	68db      	ldr	r3, [r3, #12]
 8009626:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2b00      	cmp	r3, #0
 800962e:	da03      	bge.n	8009638 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8009630:	23f8      	movs	r3, #248	; 0xf8
 8009632:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8009636:	e03d      	b.n	80096b4 <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800963e:	693a      	ldr	r2, [r7, #16]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	4413      	add	r3, r2
 8009644:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8009648:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800964a:	68ba      	ldr	r2, [r7, #8]
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	1ad3      	subs	r3, r2, r3
 8009650:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009654:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8009656:	697a      	ldr	r2, [r7, #20]
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	1ad3      	subs	r3, r2, r3
 800965c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009660:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8009662:	2300      	movs	r3, #0
 8009664:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009666:	68fa      	ldr	r2, [r7, #12]
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	4413      	add	r3, r2
 800966c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009670:	4293      	cmp	r3, r2
 8009672:	d8c8      	bhi.n	8009606 <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8009674:	69fa      	ldr	r2, [r7, #28]
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	18d0      	adds	r0, r2, r3
 800967a:	6a3b      	ldr	r3, [r7, #32]
 800967c:	685a      	ldr	r2, [r3, #4]
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	4413      	add	r3, r2
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	4619      	mov	r1, r3
 8009686:	f00d fdd4 	bl	8017232 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800968a:	693a      	ldr	r2, [r7, #16]
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	4413      	add	r3, r2
 8009690:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4413      	add	r3, r2
 8009698:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800969a:	6a3b      	ldr	r3, [r7, #32]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	623b      	str	r3, [r7, #32]
 80096a0:	6a3b      	ldr	r3, [r7, #32]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1a1      	bne.n	80095ea <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 80096a6:	6979      	ldr	r1, [r7, #20]
 80096a8:	4811      	ldr	r0, [pc, #68]	; (80096f0 <low_level_output+0x138>)
 80096aa:	f7f9 fa01 	bl	8002ab0 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 80096ae:	2300      	movs	r3, #0
 80096b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 80096b4:	4b0e      	ldr	r3, [pc, #56]	; (80096f0 <low_level_output+0x138>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096bc:	3314      	adds	r3, #20
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f003 0320 	and.w	r3, r3, #32
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d00d      	beq.n	80096e4 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 80096c8:	4b09      	ldr	r3, [pc, #36]	; (80096f0 <low_level_output+0x138>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096d0:	3314      	adds	r3, #20
 80096d2:	2220      	movs	r2, #32
 80096d4:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 80096d6:	4b06      	ldr	r3, [pc, #24]	; (80096f0 <low_level_output+0x138>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096de:	3304      	adds	r3, #4
 80096e0:	2200      	movs	r2, #0
 80096e2:	601a      	str	r2, [r3, #0]
  }
  return errval;
 80096e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3728      	adds	r7, #40	; 0x28
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	20005ddc 	.word	0x20005ddc

080096f4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b08c      	sub	sp, #48	; 0x30
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80096fc:	2300      	movs	r3, #0
 80096fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8009700:	2300      	movs	r3, #0
 8009702:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8009704:	2300      	movs	r3, #0
 8009706:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8009708:	2300      	movs	r3, #0
 800970a:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800970c:	2300      	movs	r3, #0
 800970e:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8009710:	2300      	movs	r3, #0
 8009712:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8009714:	2300      	movs	r3, #0
 8009716:	613b      	str	r3, [r7, #16]
  

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8009718:	484e      	ldr	r0, [pc, #312]	; (8009854 <low_level_input+0x160>)
 800971a:	f7f9 fab3 	bl	8002c84 <HAL_ETH_GetReceivedFrame_IT>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d001      	beq.n	8009728 <low_level_input+0x34>
    return NULL;
 8009724:	2300      	movs	r3, #0
 8009726:	e091      	b.n	800984c <low_level_input+0x158>
  
  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8009728:	4b4a      	ldr	r3, [pc, #296]	; (8009854 <low_level_input+0x160>)
 800972a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800972c:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800972e:	4b49      	ldr	r3, [pc, #292]	; (8009854 <low_level_input+0x160>)
 8009730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009732:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (len > 0)
 8009734:	89fb      	ldrh	r3, [r7, #14]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d006      	beq.n	8009748 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800973a:	89fb      	ldrh	r3, [r7, #14]
 800973c:	2203      	movs	r2, #3
 800973e:	4619      	mov	r1, r3
 8009740:	2004      	movs	r0, #4
 8009742:	f005 fa49 	bl	800ebd8 <pbuf_alloc>
 8009746:	62f8      	str	r0, [r7, #44]	; 0x2c
  }
  
  if (p != NULL)
 8009748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800974a:	2b00      	cmp	r3, #0
 800974c:	d04b      	beq.n	80097e6 <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800974e:	4b41      	ldr	r3, [pc, #260]	; (8009854 <low_level_input+0x160>)
 8009750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009752:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8009754:	2300      	movs	r3, #0
 8009756:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8009758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800975a:	62bb      	str	r3, [r7, #40]	; 0x28
 800975c:	e040      	b.n	80097e0 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800975e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009760:	895b      	ldrh	r3, [r3, #10]
 8009762:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8009764:	2300      	movs	r3, #0
 8009766:	61bb      	str	r3, [r7, #24]
      
      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8009768:	e021      	b.n	80097ae <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800976a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976c:	685a      	ldr	r2, [r3, #4]
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	18d0      	adds	r0, r2, r3
 8009772:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	18d1      	adds	r1, r2, r3
 8009778:	69fb      	ldr	r3, [r7, #28]
 800977a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800977e:	3304      	adds	r3, #4
 8009780:	461a      	mov	r2, r3
 8009782:	f00d fd56 	bl	8017232 <memcpy>
        
        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009786:	6a3b      	ldr	r3, [r7, #32]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800978c:	6a3b      	ldr	r3, [r7, #32]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	627b      	str	r3, [r7, #36]	; 0x24
        
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8009792:	69fa      	ldr	r2, [r7, #28]
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	4413      	add	r3, r2
 8009798:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800979c:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800979e:	69ba      	ldr	r2, [r7, #24]
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	1ad3      	subs	r3, r2, r3
 80097a4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80097a8:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 80097aa:	2300      	movs	r3, #0
 80097ac:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	4413      	add	r3, r2
 80097b4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d8d6      	bhi.n	800976a <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 80097bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097be:	685a      	ldr	r2, [r3, #4]
 80097c0:	69bb      	ldr	r3, [r7, #24]
 80097c2:	18d0      	adds	r0, r2, r3
 80097c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097c6:	69fb      	ldr	r3, [r7, #28]
 80097c8:	4413      	add	r3, r2
 80097ca:	697a      	ldr	r2, [r7, #20]
 80097cc:	4619      	mov	r1, r3
 80097ce:	f00d fd30 	bl	8017232 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 80097d2:	69fa      	ldr	r2, [r7, #28]
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	4413      	add	r3, r2
 80097d8:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80097da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	62bb      	str	r3, [r7, #40]	; 0x28
 80097e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1bb      	bne.n	800975e <low_level_input+0x6a>
    }
  }  
  
    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80097e6:	4b1b      	ldr	r3, [pc, #108]	; (8009854 <low_level_input+0x160>)
 80097e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097ea:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80097ec:	2300      	movs	r3, #0
 80097ee:	613b      	str	r3, [r7, #16]
 80097f0:	e00b      	b.n	800980a <low_level_input+0x116>
    {  
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80097f2:	6a3b      	ldr	r3, [r7, #32]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80097fa:	6a3b      	ldr	r3, [r7, #32]
 80097fc:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80097fe:	6a3b      	ldr	r3, [r7, #32]
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	3301      	adds	r3, #1
 8009808:	613b      	str	r3, [r7, #16]
 800980a:	4b12      	ldr	r3, [pc, #72]	; (8009854 <low_level_input+0x160>)
 800980c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800980e:	693a      	ldr	r2, [r7, #16]
 8009810:	429a      	cmp	r2, r3
 8009812:	d3ee      	bcc.n	80097f2 <low_level_input+0xfe>
    }
    
    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;  
 8009814:	4b0f      	ldr	r3, [pc, #60]	; (8009854 <low_level_input+0x160>)
 8009816:	2200      	movs	r2, #0
 8009818:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 800981a:	4b0e      	ldr	r3, [pc, #56]	; (8009854 <low_level_input+0x160>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009822:	3314      	adds	r3, #20
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800982a:	2b00      	cmp	r3, #0
 800982c:	d00d      	beq.n	800984a <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800982e:	4b09      	ldr	r3, [pc, #36]	; (8009854 <low_level_input+0x160>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009836:	3314      	adds	r3, #20
 8009838:	2280      	movs	r2, #128	; 0x80
 800983a:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800983c:	4b05      	ldr	r3, [pc, #20]	; (8009854 <low_level_input+0x160>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009844:	3308      	adds	r3, #8
 8009846:	2200      	movs	r2, #0
 8009848:	601a      	str	r2, [r3, #0]
  }
  return p;
 800984a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800984c:	4618      	mov	r0, r3
 800984e:	3730      	adds	r7, #48	; 0x30
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}
 8009854:	20005ddc 	.word	0x20005ddc

08009858 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8009864:	4b0f      	ldr	r3, [pc, #60]	; (80098a4 <ethernetif_input+0x4c>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800986c:	4618      	mov	r0, r3
 800986e:	f001 fcc5 	bl	800b1fc <osSemaphoreWait>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d1f5      	bne.n	8009864 <ethernetif_input+0xc>
    {
      do
      {   
        p = low_level_input( netif );
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f7ff ff3b 	bl	80096f4 <low_level_input>
 800987e:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d00a      	beq.n	800989c <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	691b      	ldr	r3, [r3, #16]
 800988a:	68f9      	ldr	r1, [r7, #12]
 800988c:	68b8      	ldr	r0, [r7, #8]
 800988e:	4798      	blx	r3
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d002      	beq.n	800989c <ethernetif_input+0x44>
          {
            pbuf_free(p);
 8009896:	68b8      	ldr	r0, [r7, #8]
 8009898:	f005 fd10 	bl	800f2bc <pbuf_free>
          }
        }
      } while(p!=NULL);
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d1ea      	bne.n	8009878 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80098a2:	e7df      	b.n	8009864 <ethernetif_input+0xc>
 80098a4:	20000458 	.word	0x20000458

080098a8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d106      	bne.n	80098c4 <ethernetif_init+0x1c>
 80098b6:	4b0e      	ldr	r3, [pc, #56]	; (80098f0 <ethernetif_init+0x48>)
 80098b8:	f240 222d 	movw	r2, #557	; 0x22d
 80098bc:	490d      	ldr	r1, [pc, #52]	; (80098f4 <ethernetif_init+0x4c>)
 80098be:	480e      	ldr	r0, [pc, #56]	; (80098f8 <ethernetif_init+0x50>)
 80098c0:	f00d fd72 	bl	80173a8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2273      	movs	r2, #115	; 0x73
 80098c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->name[1] = IFNAME1;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2274      	movs	r2, #116	; 0x74
 80098d0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	4a09      	ldr	r2, [pc, #36]	; (80098fc <ethernetif_init+0x54>)
 80098d8:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	4a08      	ldr	r2, [pc, #32]	; (8009900 <ethernetif_init+0x58>)
 80098de:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f7ff fd99 	bl	8009418 <low_level_init>

  return ERR_OK;
 80098e6:	2300      	movs	r3, #0
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3708      	adds	r7, #8
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}
 80098f0:	08018508 	.word	0x08018508
 80098f4:	08018524 	.word	0x08018524
 80098f8:	08018534 	.word	0x08018534
 80098fc:	080149dd 	.word	0x080149dd
 8009900:	080095b9 	.word	0x080095b9

08009904 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009908:	f7f8 fd2c 	bl	8002364 <HAL_GetTick>
 800990c:	4603      	mov	r3, r0
}
 800990e:	4618      	mov	r0, r3
 8009910:	bd80      	pop	{r7, pc}

08009912 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b084      	sub	sp, #16
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
 800991a:	460b      	mov	r3, r1
 800991c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800991e:	2300      	movs	r3, #0
 8009920:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	7c1b      	ldrb	r3, [r3, #16]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d115      	bne.n	8009956 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800992a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800992e:	2202      	movs	r2, #2
 8009930:	2181      	movs	r1, #129	; 0x81
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f00d fae7 	bl	8016f06 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800993e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009942:	2202      	movs	r2, #2
 8009944:	2101      	movs	r1, #1
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f00d fadd 	bl	8016f06 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 8009954:	e012      	b.n	800997c <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009956:	2340      	movs	r3, #64	; 0x40
 8009958:	2202      	movs	r2, #2
 800995a:	2181      	movs	r1, #129	; 0x81
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f00d fad2 	bl	8016f06 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2201      	movs	r2, #1
 8009966:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009968:	2340      	movs	r3, #64	; 0x40
 800996a:	2202      	movs	r2, #2
 800996c:	2101      	movs	r1, #1
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f00d fac9 	bl	8016f06 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800997c:	2308      	movs	r3, #8
 800997e:	2203      	movs	r2, #3
 8009980:	2182      	movs	r1, #130	; 0x82
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f00d fabf 	bl	8016f06 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800998e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009992:	f00d fc2f 	bl	80171f4 <malloc>
 8009996:	4603      	mov	r3, r0
 8009998:	461a      	mov	r2, r3
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d102      	bne.n	80099b0 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80099aa:	2301      	movs	r3, #1
 80099ac:	73fb      	strb	r3, [r7, #15]
 80099ae:	e026      	b.n	80099fe <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80099b6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	2200      	movs	r2, #0
 80099c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	2200      	movs	r2, #0
 80099ce:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	7c1b      	ldrb	r3, [r3, #16]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d109      	bne.n	80099ee <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099e4:	2101      	movs	r1, #1
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f00d fb7e 	bl	80170e8 <USBD_LL_PrepareReceive>
 80099ec:	e007      	b.n	80099fe <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099f4:	2340      	movs	r3, #64	; 0x40
 80099f6:	2101      	movs	r1, #1
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f00d fb75 	bl	80170e8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80099fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3710      	adds	r7, #16
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b084      	sub	sp, #16
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	460b      	mov	r3, r1
 8009a12:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009a14:	2300      	movs	r3, #0
 8009a16:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009a18:	2181      	movs	r1, #129	; 0x81
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f00d fa99 	bl	8016f52 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009a26:	2101      	movs	r1, #1
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f00d fa92 	bl	8016f52 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009a36:	2182      	movs	r1, #130	; 0x82
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f00d fa8a 	bl	8016f52 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2200      	movs	r2, #0
 8009a42:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00e      	beq.n	8009a6c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f00d fbd0 	bl	8017204 <free>
    pdev->pClassData = NULL;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2200      	movs	r2, #0
 8009a68:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3710      	adds	r7, #16
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b086      	sub	sp, #24
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
 8009a7e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009a86:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009a90:	2300      	movs	r3, #0
 8009a92:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d039      	beq.n	8009b14 <USBD_CDC_Setup+0x9e>
 8009aa0:	2b20      	cmp	r3, #32
 8009aa2:	d17c      	bne.n	8009b9e <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	88db      	ldrh	r3, [r3, #6]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d029      	beq.n	8009b00 <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	b25b      	sxtb	r3, r3
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	da11      	bge.n	8009ada <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	683a      	ldr	r2, [r7, #0]
 8009ac0:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 8009ac2:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009ac4:	683a      	ldr	r2, [r7, #0]
 8009ac6:	88d2      	ldrh	r2, [r2, #6]
 8009ac8:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009aca:	6939      	ldr	r1, [r7, #16]
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	88db      	ldrh	r3, [r3, #6]
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f001 f99c 	bl	800ae10 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 8009ad8:	e068      	b.n	8009bac <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	785a      	ldrb	r2, [r3, #1]
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	88db      	ldrh	r3, [r3, #6]
 8009ae8:	b2da      	uxtb	r2, r3
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009af0:	6939      	ldr	r1, [r7, #16]
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	88db      	ldrh	r3, [r3, #6]
 8009af6:	461a      	mov	r2, r3
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f001 f9b7 	bl	800ae6c <USBD_CtlPrepareRx>
    break;
 8009afe:	e055      	b.n	8009bac <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b06:	689b      	ldr	r3, [r3, #8]
 8009b08:	683a      	ldr	r2, [r7, #0]
 8009b0a:	7850      	ldrb	r0, [r2, #1]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	6839      	ldr	r1, [r7, #0]
 8009b10:	4798      	blx	r3
    break;
 8009b12:	e04b      	b.n	8009bac <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	785b      	ldrb	r3, [r3, #1]
 8009b18:	2b0a      	cmp	r3, #10
 8009b1a:	d017      	beq.n	8009b4c <USBD_CDC_Setup+0xd6>
 8009b1c:	2b0b      	cmp	r3, #11
 8009b1e:	d029      	beq.n	8009b74 <USBD_CDC_Setup+0xfe>
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d133      	bne.n	8009b8c <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8009b2a:	2b03      	cmp	r3, #3
 8009b2c:	d107      	bne.n	8009b3e <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 8009b2e:	f107 030c 	add.w	r3, r7, #12
 8009b32:	2202      	movs	r2, #2
 8009b34:	4619      	mov	r1, r3
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f001 f96a 	bl	800ae10 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8009b3c:	e02e      	b.n	8009b9c <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 8009b3e:	6839      	ldr	r1, [r7, #0]
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f001 f8fa 	bl	800ad3a <USBD_CtlError>
			  ret = USBD_FAIL;
 8009b46:	2302      	movs	r3, #2
 8009b48:	75fb      	strb	r3, [r7, #23]
      break;
 8009b4a:	e027      	b.n	8009b9c <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8009b52:	2b03      	cmp	r3, #3
 8009b54:	d107      	bne.n	8009b66 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 8009b56:	f107 030f 	add.w	r3, r7, #15
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f001 f956 	bl	800ae10 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8009b64:	e01a      	b.n	8009b9c <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 8009b66:	6839      	ldr	r1, [r7, #0]
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f001 f8e6 	bl	800ad3a <USBD_CtlError>
			  ret = USBD_FAIL;
 8009b6e:	2302      	movs	r3, #2
 8009b70:	75fb      	strb	r3, [r7, #23]
      break;
 8009b72:	e013      	b.n	8009b9c <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8009b7a:	2b03      	cmp	r3, #3
 8009b7c:	d00d      	beq.n	8009b9a <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 8009b7e:	6839      	ldr	r1, [r7, #0]
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f001 f8da 	bl	800ad3a <USBD_CtlError>
			  ret = USBD_FAIL;
 8009b86:	2302      	movs	r3, #2
 8009b88:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8009b8a:	e006      	b.n	8009b9a <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 8009b8c:	6839      	ldr	r1, [r7, #0]
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f001 f8d3 	bl	800ad3a <USBD_CtlError>
      ret = USBD_FAIL;
 8009b94:	2302      	movs	r3, #2
 8009b96:	75fb      	strb	r3, [r7, #23]
      break;
 8009b98:	e000      	b.n	8009b9c <USBD_CDC_Setup+0x126>
      break;
 8009b9a:	bf00      	nop
    }
    break;
 8009b9c:	e006      	b.n	8009bac <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 8009b9e:	6839      	ldr	r1, [r7, #0]
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f001 f8ca 	bl	800ad3a <USBD_CtlError>
    ret = USBD_FAIL;
 8009ba6:	2302      	movs	r3, #2
 8009ba8:	75fb      	strb	r3, [r7, #23]
    break;
 8009baa:	bf00      	nop
  }

  return ret;
 8009bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3718      	adds	r7, #24
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b084      	sub	sp, #16
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
 8009bbe:	460b      	mov	r3, r1
 8009bc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009bc8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8009bd0:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d03a      	beq.n	8009c52 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009bdc:	78fa      	ldrb	r2, [r7, #3]
 8009bde:	6879      	ldr	r1, [r7, #4]
 8009be0:	4613      	mov	r3, r2
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	4413      	add	r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	440b      	add	r3, r1
 8009bea:	331c      	adds	r3, #28
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d029      	beq.n	8009c46 <USBD_CDC_DataIn+0x90>
 8009bf2:	78fa      	ldrb	r2, [r7, #3]
 8009bf4:	6879      	ldr	r1, [r7, #4]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	4413      	add	r3, r2
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	440b      	add	r3, r1
 8009c00:	331c      	adds	r3, #28
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	78f9      	ldrb	r1, [r7, #3]
 8009c06:	68b8      	ldr	r0, [r7, #8]
 8009c08:	460b      	mov	r3, r1
 8009c0a:	00db      	lsls	r3, r3, #3
 8009c0c:	1a5b      	subs	r3, r3, r1
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	4403      	add	r3, r0
 8009c12:	3344      	adds	r3, #68	; 0x44
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	fbb2 f1f3 	udiv	r1, r2, r3
 8009c1a:	fb03 f301 	mul.w	r3, r3, r1
 8009c1e:	1ad3      	subs	r3, r2, r3
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d110      	bne.n	8009c46 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009c24:	78fa      	ldrb	r2, [r7, #3]
 8009c26:	6879      	ldr	r1, [r7, #4]
 8009c28:	4613      	mov	r3, r2
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	4413      	add	r3, r2
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	440b      	add	r3, r1
 8009c32:	331c      	adds	r3, #28
 8009c34:	2200      	movs	r2, #0
 8009c36:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 8009c38:	78f9      	ldrb	r1, [r7, #3]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f00d fa2f 	bl	80170a2 <USBD_LL_Transmit>
 8009c44:	e003      	b.n	8009c4e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	e000      	b.n	8009c54 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009c52:	2302      	movs	r3, #2
  }
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3710      	adds	r7, #16
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}

08009c5c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b084      	sub	sp, #16
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	460b      	mov	r3, r1
 8009c66:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009c6e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8009c70:	78fb      	ldrb	r3, [r7, #3]
 8009c72:	4619      	mov	r1, r3
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f00d fa5a 	bl	801712e <USBD_LL_GetRxDataSize>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00d      	beq.n	8009ca8 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009c92:	68db      	ldr	r3, [r3, #12]
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009c9a:	68fa      	ldr	r2, [r7, #12]
 8009c9c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009ca0:	4611      	mov	r1, r2
 8009ca2:	4798      	blx	r3

    return USBD_OK;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	e000      	b.n	8009caa <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009ca8:	2302      	movs	r3, #2
  }
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}

08009cb2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 8009cb2:	b580      	push	{r7, lr}
 8009cb4:	b084      	sub	sp, #16
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009cc0:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d015      	beq.n	8009cf8 <USBD_CDC_EP0_RxReady+0x46>
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009cd2:	2bff      	cmp	r3, #255	; 0xff
 8009cd4:	d010      	beq.n	8009cf8 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009cdc:	689b      	ldr	r3, [r3, #8]
 8009cde:	68fa      	ldr	r2, [r7, #12]
 8009ce0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009ce4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009ce6:	68fa      	ldr	r2, [r7, #12]
 8009ce8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009cec:	b292      	uxth	r2, r2
 8009cee:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	22ff      	movs	r2, #255	; 0xff
 8009cf4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009cf8:	2300      	movs	r3, #0
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3710      	adds	r7, #16
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}
	...

08009d04 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b083      	sub	sp, #12
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2243      	movs	r2, #67	; 0x43
 8009d10:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009d12:	4b03      	ldr	r3, [pc, #12]	; (8009d20 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr
 8009d20:	20000090 	.word	0x20000090

08009d24 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2243      	movs	r2, #67	; 0x43
 8009d30:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009d32:	4b03      	ldr	r3, [pc, #12]	; (8009d40 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	370c      	adds	r7, #12
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr
 8009d40:	2000004c 	.word	0x2000004c

08009d44 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2243      	movs	r2, #67	; 0x43
 8009d50:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009d52:	4b03      	ldr	r3, [pc, #12]	; (8009d60 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	370c      	adds	r7, #12
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr
 8009d60:	200000d4 	.word	0x200000d4

08009d64 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b083      	sub	sp, #12
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	220a      	movs	r2, #10
 8009d70:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009d72:	4b03      	ldr	r3, [pc, #12]	; (8009d80 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	370c      	adds	r7, #12
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr
 8009d80:	20000008 	.word	0x20000008

08009d84 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 8009d84:	b480      	push	{r7}
 8009d86:	b085      	sub	sp, #20
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
 8009d8c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009d8e:	2302      	movs	r3, #2
 8009d90:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d005      	beq.n	8009da4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	683a      	ldr	r2, [r7, #0]
 8009d9c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 8009da0:	2300      	movs	r3, #0
 8009da2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3714      	adds	r7, #20
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr

08009db2 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8009db2:	b480      	push	{r7}
 8009db4:	b087      	sub	sp, #28
 8009db6:	af00      	add	r7, sp, #0
 8009db8:	60f8      	str	r0, [r7, #12]
 8009dba:	60b9      	str	r1, [r7, #8]
 8009dbc:	4613      	mov	r3, r2
 8009dbe:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009dc6:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	68ba      	ldr	r2, [r7, #8]
 8009dcc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009dd0:	88fa      	ldrh	r2, [r7, #6]
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8009dd8:	2300      	movs	r3, #0
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	371c      	adds	r7, #28
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr

08009de6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8009de6:	b480      	push	{r7}
 8009de8:	b085      	sub	sp, #20
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	6078      	str	r0, [r7, #4]
 8009dee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009df6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	683a      	ldr	r2, [r7, #0]
 8009dfc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3714      	adds	r7, #20
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009e0e:	b580      	push	{r7, lr}
 8009e10:	b084      	sub	sp, #16
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009e1c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d017      	beq.n	8009e58 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	7c1b      	ldrb	r3, [r3, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d109      	bne.n	8009e44 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009e36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009e3a:	2101      	movs	r1, #1
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f00d f953 	bl	80170e8 <USBD_LL_PrepareReceive>
 8009e42:	e007      	b.n	8009e54 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009e4a:	2340      	movs	r3, #64	; 0x40
 8009e4c:	2101      	movs	r1, #1
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f00d f94a 	bl	80170e8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009e54:	2300      	movs	r3, #0
 8009e56:	e000      	b.n	8009e5a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009e58:	2302      	movs	r3, #2
  }
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3710      	adds	r7, #16
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b084      	sub	sp, #16
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	60f8      	str	r0, [r7, #12]
 8009e6a:	60b9      	str	r1, [r7, #8]
 8009e6c:	4613      	mov	r3, r2
 8009e6e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d101      	bne.n	8009e7a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009e76:	2302      	movs	r3, #2
 8009e78:	e01a      	b.n	8009eb0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d003      	beq.n	8009e8c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d003      	beq.n	8009e9a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2201      	movs	r2, #1
 8009e9e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	79fa      	ldrb	r2, [r7, #7]
 8009ea6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f00c ffc5 	bl	8016e38 <USBD_LL_Init>

  return USBD_OK;
 8009eae:	2300      	movs	r3, #0
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3710      	adds	r7, #16
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b085      	sub	sp, #20
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d006      	beq.n	8009eda <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	73fb      	strb	r3, [r7, #15]
 8009ed8:	e001      	b.n	8009ede <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009eda:	2302      	movs	r3, #2
 8009edc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3714      	adds	r7, #20
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr

08009eec <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b082      	sub	sp, #8
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f00c ffeb 	bl	8016ed0 <USBD_LL_Start>

  return USBD_OK;
 8009efa:	2300      	movs	r3, #0
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3708      	adds	r7, #8
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}

08009f04 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b083      	sub	sp, #12
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	370c      	adds	r7, #12
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr

08009f1a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b084      	sub	sp, #16
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	460b      	mov	r3, r1
 8009f24:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8009f26:	2302      	movs	r3, #2
 8009f28:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d00c      	beq.n	8009f4e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	78fa      	ldrb	r2, [r7, #3]
 8009f3e:	4611      	mov	r1, r2
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	4798      	blx	r3
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d101      	bne.n	8009f4e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3710      	adds	r7, #16
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	460b      	mov	r3, r1
 8009f62:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	78fa      	ldrb	r2, [r7, #3]
 8009f6e:	4611      	mov	r1, r2
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	4798      	blx	r3
  return USBD_OK;
 8009f74:	2300      	movs	r3, #0
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3708      	adds	r7, #8
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}

08009f7e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009f7e:	b580      	push	{r7, lr}
 8009f80:	b082      	sub	sp, #8
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
 8009f86:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009f8e:	6839      	ldr	r1, [r7, #0]
 8009f90:	4618      	mov	r0, r3
 8009f92:	f000 fe95 	bl	800acc0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8009fb2:	f003 031f 	and.w	r3, r3, #31
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d00c      	beq.n	8009fd4 <USBD_LL_SetupStage+0x56>
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d302      	bcc.n	8009fc4 <USBD_LL_SetupStage+0x46>
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	d010      	beq.n	8009fe4 <USBD_LL_SetupStage+0x66>
 8009fc2:	e017      	b.n	8009ff4 <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009fca:	4619      	mov	r1, r3
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 fa05 	bl	800a3dc <USBD_StdDevReq>
    break;
 8009fd2:	e01a      	b.n	800a00a <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009fda:	4619      	mov	r1, r3
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f000 fa67 	bl	800a4b0 <USBD_StdItfReq>
    break;
 8009fe2:	e012      	b.n	800a00a <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009fea:	4619      	mov	r1, r3
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f000 faa5 	bl	800a53c <USBD_StdEPReq>
    break;
 8009ff2:	e00a      	b.n	800a00a <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8009ffa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	4619      	mov	r1, r3
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f00c ffc4 	bl	8016f90 <USBD_LL_StallEP>
    break;
 800a008:	bf00      	nop
  }

  return USBD_OK;
 800a00a:	2300      	movs	r3, #0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3708      	adds	r7, #8
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b086      	sub	sp, #24
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	460b      	mov	r3, r1
 800a01e:	607a      	str	r2, [r7, #4]
 800a020:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800a022:	7afb      	ldrb	r3, [r7, #11]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d14b      	bne.n	800a0c0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800a02e:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800a036:	2b03      	cmp	r3, #3
 800a038:	d134      	bne.n	800a0a4 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	68da      	ldr	r2, [r3, #12]
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	691b      	ldr	r3, [r3, #16]
 800a042:	429a      	cmp	r2, r3
 800a044:	d919      	bls.n	800a07a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	68da      	ldr	r2, [r3, #12]
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	691b      	ldr	r3, [r3, #16]
 800a04e:	1ad2      	subs	r2, r2, r3
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	68da      	ldr	r2, [r3, #12]
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d203      	bcs.n	800a068 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800a064:	b29b      	uxth	r3, r3
 800a066:	e002      	b.n	800a06e <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	461a      	mov	r2, r3
 800a070:	6879      	ldr	r1, [r7, #4]
 800a072:	68f8      	ldr	r0, [r7, #12]
 800a074:	f000 ff18 	bl	800aea8 <USBD_CtlContinueRx>
 800a078:	e038      	b.n	800a0ec <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00a      	beq.n	800a09c <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800a08c:	2b03      	cmp	r3, #3
 800a08e:	d105      	bne.n	800a09c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a096:	691b      	ldr	r3, [r3, #16]
 800a098:	68f8      	ldr	r0, [r7, #12]
 800a09a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 ff15 	bl	800aecc <USBD_CtlSendStatus>
 800a0a2:	e023      	b.n	800a0ec <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800a0aa:	2b05      	cmp	r3, #5
 800a0ac:	d11e      	bne.n	800a0ec <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800a0b6:	2100      	movs	r1, #0
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f00c ff69 	bl	8016f90 <USBD_LL_StallEP>
 800a0be:	e015      	b.n	800a0ec <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a0c6:	699b      	ldr	r3, [r3, #24]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d00d      	beq.n	800a0e8 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800a0d2:	2b03      	cmp	r3, #3
 800a0d4:	d108      	bne.n	800a0e8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a0dc:	699b      	ldr	r3, [r3, #24]
 800a0de:	7afa      	ldrb	r2, [r7, #11]
 800a0e0:	4611      	mov	r1, r2
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	4798      	blx	r3
 800a0e6:	e001      	b.n	800a0ec <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a0e8:	2302      	movs	r3, #2
 800a0ea:	e000      	b.n	800a0ee <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a0ec:	2300      	movs	r3, #0
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	3718      	adds	r7, #24
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}

0800a0f6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800a0f6:	b580      	push	{r7, lr}
 800a0f8:	b086      	sub	sp, #24
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	60f8      	str	r0, [r7, #12]
 800a0fe:	460b      	mov	r3, r1
 800a100:	607a      	str	r2, [r7, #4]
 800a102:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800a104:	7afb      	ldrb	r3, [r7, #11]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d17f      	bne.n	800a20a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	3314      	adds	r3, #20
 800a10e:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800a116:	2b02      	cmp	r3, #2
 800a118:	d15c      	bne.n	800a1d4 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	68da      	ldr	r2, [r3, #12]
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	691b      	ldr	r3, [r3, #16]
 800a122:	429a      	cmp	r2, r3
 800a124:	d915      	bls.n	800a152 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	68da      	ldr	r2, [r3, #12]
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	691b      	ldr	r3, [r3, #16]
 800a12e:	1ad2      	subs	r2, r2, r3
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	b29b      	uxth	r3, r3
 800a13a:	461a      	mov	r2, r3
 800a13c:	6879      	ldr	r1, [r7, #4]
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f000 fe82 	bl	800ae48 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800a144:	2300      	movs	r3, #0
 800a146:	2200      	movs	r2, #0
 800a148:	2100      	movs	r1, #0
 800a14a:	68f8      	ldr	r0, [r7, #12]
 800a14c:	f00c ffcc 	bl	80170e8 <USBD_LL_PrepareReceive>
 800a150:	e04e      	b.n	800a1f0 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	697a      	ldr	r2, [r7, #20]
 800a158:	6912      	ldr	r2, [r2, #16]
 800a15a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a15e:	fb02 f201 	mul.w	r2, r2, r1
 800a162:	1a9b      	subs	r3, r3, r2
 800a164:	2b00      	cmp	r3, #0
 800a166:	d11c      	bne.n	800a1a2 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	689a      	ldr	r2, [r3, #8]
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800a170:	429a      	cmp	r2, r3
 800a172:	d316      	bcc.n	800a1a2 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	689a      	ldr	r2, [r3, #8]
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800a17e:	429a      	cmp	r2, r3
 800a180:	d20f      	bcs.n	800a1a2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a182:	2200      	movs	r2, #0
 800a184:	2100      	movs	r1, #0
 800a186:	68f8      	ldr	r0, [r7, #12]
 800a188:	f000 fe5e 	bl	800ae48 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2200      	movs	r2, #0
 800a190:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800a194:	2300      	movs	r3, #0
 800a196:	2200      	movs	r2, #0
 800a198:	2100      	movs	r1, #0
 800a19a:	68f8      	ldr	r0, [r7, #12]
 800a19c:	f00c ffa4 	bl	80170e8 <USBD_LL_PrepareReceive>
 800a1a0:	e026      	b.n	800a1f0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d00a      	beq.n	800a1c4 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800a1b4:	2b03      	cmp	r3, #3
 800a1b6:	d105      	bne.n	800a1c4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a1be:	68db      	ldr	r3, [r3, #12]
 800a1c0:	68f8      	ldr	r0, [r7, #12]
 800a1c2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a1c4:	2180      	movs	r1, #128	; 0x80
 800a1c6:	68f8      	ldr	r0, [r7, #12]
 800a1c8:	f00c fee2 	bl	8016f90 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a1cc:	68f8      	ldr	r0, [r7, #12]
 800a1ce:	f000 fe90 	bl	800aef2 <USBD_CtlReceiveStatus>
 800a1d2:	e00d      	b.n	800a1f0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800a1da:	2b04      	cmp	r3, #4
 800a1dc:	d004      	beq.n	800a1e8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d103      	bne.n	800a1f0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a1e8:	2180      	movs	r1, #128	; 0x80
 800a1ea:	68f8      	ldr	r0, [r7, #12]
 800a1ec:	f00c fed0 	bl	8016f90 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d11d      	bne.n	800a236 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a1fa:	68f8      	ldr	r0, [r7, #12]
 800a1fc:	f7ff fe82 	bl	8009f04 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	2200      	movs	r2, #0
 800a204:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800a208:	e015      	b.n	800a236 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a210:	695b      	ldr	r3, [r3, #20]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d00d      	beq.n	800a232 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800a21c:	2b03      	cmp	r3, #3
 800a21e:	d108      	bne.n	800a232 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a226:	695b      	ldr	r3, [r3, #20]
 800a228:	7afa      	ldrb	r2, [r7, #11]
 800a22a:	4611      	mov	r1, r2
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	4798      	blx	r3
 800a230:	e001      	b.n	800a236 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a232:	2302      	movs	r3, #2
 800a234:	e000      	b.n	800a238 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a236:	2300      	movs	r3, #0
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3718      	adds	r7, #24
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a248:	2340      	movs	r3, #64	; 0x40
 800a24a:	2200      	movs	r2, #0
 800a24c:	2100      	movs	r1, #0
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f00c fe59 	bl	8016f06 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2240      	movs	r2, #64	; 0x40
 800a260:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a264:	2340      	movs	r3, #64	; 0x40
 800a266:	2200      	movs	r2, #0
 800a268:	2180      	movs	r1, #128	; 0x80
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f00c fe4b 	bl	8016f06 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2201      	movs	r2, #1
 800a274:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2240      	movs	r2, #64	; 0x40
 800a27a:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2201      	movs	r2, #1
 800a280:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2200      	movs	r2, #0
 800a290:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2200      	movs	r2, #0
 800a296:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d009      	beq.n	800a2b8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	6852      	ldr	r2, [r2, #4]
 800a2b0:	b2d2      	uxtb	r2, r2
 800a2b2:	4611      	mov	r1, r2
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	4798      	blx	r3
  }

  return USBD_OK;
 800a2b8:	2300      	movs	r3, #0
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3708      	adds	r7, #8
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b083      	sub	sp, #12
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	460b      	mov	r3, r1
 800a2cc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	78fa      	ldrb	r2, [r7, #3]
 800a2d2:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800a2d4:	2300      	movs	r3, #0
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	370c      	adds	r7, #12
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr

0800a2e2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800a2e2:	b480      	push	{r7}
 800a2e4:	b083      	sub	sp, #12
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2204      	movs	r2, #4
 800a2fa:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800a2fe:	2300      	movs	r3, #0
}
 800a300:	4618      	mov	r0, r3
 800a302:	370c      	adds	r7, #12
 800a304:	46bd      	mov	sp, r7
 800a306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30a:	4770      	bx	lr

0800a30c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	370c      	adds	r7, #12
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b082      	sub	sp, #8
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a33c:	2b03      	cmp	r3, #3
 800a33e:	d10b      	bne.n	800a358 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a346:	69db      	ldr	r3, [r3, #28]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d005      	beq.n	800a358 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a352:	69db      	ldr	r3, [r3, #28]
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800a358:	2300      	movs	r3, #0
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3708      	adds	r7, #8
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800a362:	b480      	push	{r7}
 800a364:	b083      	sub	sp, #12
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	460b      	mov	r3, r1
 800a36c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	370c      	adds	r7, #12
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr

0800a37c <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	460b      	mov	r3, r1
 800a386:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800a388:	2300      	movs	r3, #0
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	370c      	adds	r7, #12
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr

0800a396 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800a396:	b480      	push	{r7}
 800a398:	b083      	sub	sp, #12
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	370c      	adds	r7, #12
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr

0800a3ac <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b082      	sub	sp, #8
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	6852      	ldr	r2, [r2, #4]
 800a3c8:	b2d2      	uxtb	r2, r2
 800a3ca:	4611      	mov	r1, r2
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	4798      	blx	r3

  return USBD_OK;
 800a3d0:	2300      	movs	r3, #0
}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3708      	adds	r7, #8
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}
	...

0800a3dc <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	781b      	ldrb	r3, [r3, #0]
 800a3ee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a3f2:	2b20      	cmp	r3, #32
 800a3f4:	d004      	beq.n	800a400 <USBD_StdDevReq+0x24>
 800a3f6:	2b40      	cmp	r3, #64	; 0x40
 800a3f8:	d002      	beq.n	800a400 <USBD_StdDevReq+0x24>
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d008      	beq.n	800a410 <USBD_StdDevReq+0x34>
 800a3fe:	e04c      	b.n	800a49a <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a406:	689b      	ldr	r3, [r3, #8]
 800a408:	6839      	ldr	r1, [r7, #0]
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	4798      	blx	r3
    break;
 800a40e:	e049      	b.n	800a4a4 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	785b      	ldrb	r3, [r3, #1]
 800a414:	2b09      	cmp	r3, #9
 800a416:	d83a      	bhi.n	800a48e <USBD_StdDevReq+0xb2>
 800a418:	a201      	add	r2, pc, #4	; (adr r2, 800a420 <USBD_StdDevReq+0x44>)
 800a41a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a41e:	bf00      	nop
 800a420:	0800a471 	.word	0x0800a471
 800a424:	0800a485 	.word	0x0800a485
 800a428:	0800a48f 	.word	0x0800a48f
 800a42c:	0800a47b 	.word	0x0800a47b
 800a430:	0800a48f 	.word	0x0800a48f
 800a434:	0800a453 	.word	0x0800a453
 800a438:	0800a449 	.word	0x0800a449
 800a43c:	0800a48f 	.word	0x0800a48f
 800a440:	0800a467 	.word	0x0800a467
 800a444:	0800a45d 	.word	0x0800a45d
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800a448:	6839      	ldr	r1, [r7, #0]
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 f9d2 	bl	800a7f4 <USBD_GetDescriptor>
      break;
 800a450:	e022      	b.n	800a498 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800a452:	6839      	ldr	r1, [r7, #0]
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 fac7 	bl	800a9e8 <USBD_SetAddress>
      break;
 800a45a:	e01d      	b.n	800a498 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800a45c:	6839      	ldr	r1, [r7, #0]
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fb04 	bl	800aa6c <USBD_SetConfig>
      break;
 800a464:	e018      	b.n	800a498 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800a466:	6839      	ldr	r1, [r7, #0]
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 fb8d 	bl	800ab88 <USBD_GetConfig>
      break;
 800a46e:	e013      	b.n	800a498 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800a470:	6839      	ldr	r1, [r7, #0]
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 fbbc 	bl	800abf0 <USBD_GetStatus>
      break;
 800a478:	e00e      	b.n	800a498 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800a47a:	6839      	ldr	r1, [r7, #0]
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f000 fbea 	bl	800ac56 <USBD_SetFeature>
      break;
 800a482:	e009      	b.n	800a498 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800a484:	6839      	ldr	r1, [r7, #0]
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 fbf9 	bl	800ac7e <USBD_ClrFeature>
      break;
 800a48c:	e004      	b.n	800a498 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800a48e:	6839      	ldr	r1, [r7, #0]
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 fc52 	bl	800ad3a <USBD_CtlError>
      break;
 800a496:	bf00      	nop
    }
    break;
 800a498:	e004      	b.n	800a4a4 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800a49a:	6839      	ldr	r1, [r7, #0]
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 fc4c 	bl	800ad3a <USBD_CtlError>
    break;
 800a4a2:	bf00      	nop
  }

  return ret;
 800a4a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3710      	adds	r7, #16
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop

0800a4b0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b084      	sub	sp, #16
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a4c6:	2b20      	cmp	r3, #32
 800a4c8:	d003      	beq.n	800a4d2 <USBD_StdItfReq+0x22>
 800a4ca:	2b40      	cmp	r3, #64	; 0x40
 800a4cc:	d001      	beq.n	800a4d2 <USBD_StdItfReq+0x22>
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d12a      	bne.n	800a528 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a4d8:	3b01      	subs	r3, #1
 800a4da:	2b02      	cmp	r3, #2
 800a4dc:	d81d      	bhi.n	800a51a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	889b      	ldrh	r3, [r3, #4]
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d813      	bhi.n	800a510 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	6839      	ldr	r1, [r7, #0]
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	4798      	blx	r3
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	88db      	ldrh	r3, [r3, #6]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d110      	bne.n	800a524 <USBD_StdItfReq+0x74>
 800a502:	7bfb      	ldrb	r3, [r7, #15]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d10d      	bne.n	800a524 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 fcdf 	bl	800aecc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800a50e:	e009      	b.n	800a524 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800a510:	6839      	ldr	r1, [r7, #0]
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 fc11 	bl	800ad3a <USBD_CtlError>
      break;
 800a518:	e004      	b.n	800a524 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800a51a:	6839      	ldr	r1, [r7, #0]
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 fc0c 	bl	800ad3a <USBD_CtlError>
      break;
 800a522:	e000      	b.n	800a526 <USBD_StdItfReq+0x76>
      break;
 800a524:	bf00      	nop
    }
    break;
 800a526:	e004      	b.n	800a532 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800a528:	6839      	ldr	r1, [r7, #0]
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 fc05 	bl	800ad3a <USBD_CtlError>
    break;
 800a530:	bf00      	nop
  }

  return USBD_OK;
 800a532:	2300      	movs	r3, #0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3710      	adds	r7, #16
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a546:	2300      	movs	r3, #0
 800a548:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	889b      	ldrh	r3, [r3, #4]
 800a54e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a558:	2b20      	cmp	r3, #32
 800a55a:	d004      	beq.n	800a566 <USBD_StdEPReq+0x2a>
 800a55c:	2b40      	cmp	r3, #64	; 0x40
 800a55e:	d002      	beq.n	800a566 <USBD_StdEPReq+0x2a>
 800a560:	2b00      	cmp	r3, #0
 800a562:	d008      	beq.n	800a576 <USBD_StdEPReq+0x3a>
 800a564:	e13b      	b.n	800a7de <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	6839      	ldr	r1, [r7, #0]
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	4798      	blx	r3
    break;
 800a574:	e138      	b.n	800a7e8 <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a57e:	2b20      	cmp	r3, #32
 800a580:	d10a      	bne.n	800a598 <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a588:	689b      	ldr	r3, [r3, #8]
 800a58a:	6839      	ldr	r1, [r7, #0]
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	4798      	blx	r3
 800a590:	4603      	mov	r3, r0
 800a592:	73fb      	strb	r3, [r7, #15]

      return ret;
 800a594:	7bfb      	ldrb	r3, [r7, #15]
 800a596:	e128      	b.n	800a7ea <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	785b      	ldrb	r3, [r3, #1]
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d03e      	beq.n	800a61e <USBD_StdEPReq+0xe2>
 800a5a0:	2b03      	cmp	r3, #3
 800a5a2:	d002      	beq.n	800a5aa <USBD_StdEPReq+0x6e>
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d070      	beq.n	800a68a <USBD_StdEPReq+0x14e>
 800a5a8:	e113      	b.n	800a7d2 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a5b0:	2b02      	cmp	r3, #2
 800a5b2:	d002      	beq.n	800a5ba <USBD_StdEPReq+0x7e>
 800a5b4:	2b03      	cmp	r3, #3
 800a5b6:	d015      	beq.n	800a5e4 <USBD_StdEPReq+0xa8>
 800a5b8:	e02b      	b.n	800a612 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5ba:	7bbb      	ldrb	r3, [r7, #14]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d00c      	beq.n	800a5da <USBD_StdEPReq+0x9e>
 800a5c0:	7bbb      	ldrb	r3, [r7, #14]
 800a5c2:	2b80      	cmp	r3, #128	; 0x80
 800a5c4:	d009      	beq.n	800a5da <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800a5c6:	7bbb      	ldrb	r3, [r7, #14]
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f00c fce0 	bl	8016f90 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800a5d0:	2180      	movs	r1, #128	; 0x80
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f00c fcdc 	bl	8016f90 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800a5d8:	e020      	b.n	800a61c <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800a5da:	6839      	ldr	r1, [r7, #0]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 fbac 	bl	800ad3a <USBD_CtlError>
        break;
 800a5e2:	e01b      	b.n	800a61c <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	885b      	ldrh	r3, [r3, #2]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d10e      	bne.n	800a60a <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a5ec:	7bbb      	ldrb	r3, [r7, #14]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00b      	beq.n	800a60a <USBD_StdEPReq+0xce>
 800a5f2:	7bbb      	ldrb	r3, [r7, #14]
 800a5f4:	2b80      	cmp	r3, #128	; 0x80
 800a5f6:	d008      	beq.n	800a60a <USBD_StdEPReq+0xce>
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	88db      	ldrh	r3, [r3, #6]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d104      	bne.n	800a60a <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800a600:	7bbb      	ldrb	r3, [r7, #14]
 800a602:	4619      	mov	r1, r3
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f00c fcc3 	bl	8016f90 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 fc5e 	bl	800aecc <USBD_CtlSendStatus>

        break;
 800a610:	e004      	b.n	800a61c <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800a612:	6839      	ldr	r1, [r7, #0]
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 fb90 	bl	800ad3a <USBD_CtlError>
        break;
 800a61a:	bf00      	nop
      }
      break;
 800a61c:	e0de      	b.n	800a7dc <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a624:	2b02      	cmp	r3, #2
 800a626:	d002      	beq.n	800a62e <USBD_StdEPReq+0xf2>
 800a628:	2b03      	cmp	r3, #3
 800a62a:	d015      	beq.n	800a658 <USBD_StdEPReq+0x11c>
 800a62c:	e026      	b.n	800a67c <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a62e:	7bbb      	ldrb	r3, [r7, #14]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00c      	beq.n	800a64e <USBD_StdEPReq+0x112>
 800a634:	7bbb      	ldrb	r3, [r7, #14]
 800a636:	2b80      	cmp	r3, #128	; 0x80
 800a638:	d009      	beq.n	800a64e <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800a63a:	7bbb      	ldrb	r3, [r7, #14]
 800a63c:	4619      	mov	r1, r3
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f00c fca6 	bl	8016f90 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800a644:	2180      	movs	r1, #128	; 0x80
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f00c fca2 	bl	8016f90 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800a64c:	e01c      	b.n	800a688 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800a64e:	6839      	ldr	r1, [r7, #0]
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 fb72 	bl	800ad3a <USBD_CtlError>
        break;
 800a656:	e017      	b.n	800a688 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	885b      	ldrh	r3, [r3, #2]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d112      	bne.n	800a686 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800a660:	7bbb      	ldrb	r3, [r7, #14]
 800a662:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a666:	2b00      	cmp	r3, #0
 800a668:	d004      	beq.n	800a674 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800a66a:	7bbb      	ldrb	r3, [r7, #14]
 800a66c:	4619      	mov	r1, r3
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f00c fcad 	bl	8016fce <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 fc29 	bl	800aecc <USBD_CtlSendStatus>
        }
        break;
 800a67a:	e004      	b.n	800a686 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800a67c:	6839      	ldr	r1, [r7, #0]
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f000 fb5b 	bl	800ad3a <USBD_CtlError>
        break;
 800a684:	e000      	b.n	800a688 <USBD_StdEPReq+0x14c>
        break;
 800a686:	bf00      	nop
      }
      break;
 800a688:	e0a8      	b.n	800a7dc <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a690:	2b02      	cmp	r3, #2
 800a692:	d002      	beq.n	800a69a <USBD_StdEPReq+0x15e>
 800a694:	2b03      	cmp	r3, #3
 800a696:	d031      	beq.n	800a6fc <USBD_StdEPReq+0x1c0>
 800a698:	e095      	b.n	800a7c6 <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a69a:	7bbb      	ldrb	r3, [r7, #14]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d007      	beq.n	800a6b0 <USBD_StdEPReq+0x174>
 800a6a0:	7bbb      	ldrb	r3, [r7, #14]
 800a6a2:	2b80      	cmp	r3, #128	; 0x80
 800a6a4:	d004      	beq.n	800a6b0 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800a6a6:	6839      	ldr	r1, [r7, #0]
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f000 fb46 	bl	800ad3a <USBD_CtlError>
          break;
 800a6ae:	e08f      	b.n	800a7d0 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800a6b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	da0b      	bge.n	800a6d0 <USBD_StdEPReq+0x194>
 800a6b8:	7bbb      	ldrb	r3, [r7, #14]
 800a6ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a6be:	4613      	mov	r3, r2
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	4413      	add	r3, r2
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	3310      	adds	r3, #16
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	3304      	adds	r3, #4
 800a6ce:	e00a      	b.n	800a6e6 <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800a6d0:	7bbb      	ldrb	r3, [r7, #14]
 800a6d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800a6d6:	4613      	mov	r3, r2
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	4413      	add	r3, r2
 800a6dc:	009b      	lsls	r3, r3, #2
 800a6de:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	4413      	add	r3, r2
 800a6e6:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	2202      	movs	r2, #2
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f000 fb8b 	bl	800ae10 <USBD_CtlSendData>
          break;
 800a6fa:	e069      	b.n	800a7d0 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800a6fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a700:	2b00      	cmp	r3, #0
 800a702:	da11      	bge.n	800a728 <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a704:	7bbb      	ldrb	r3, [r7, #14]
 800a706:	f003 020f 	and.w	r2, r3, #15
 800a70a:	6879      	ldr	r1, [r7, #4]
 800a70c:	4613      	mov	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4413      	add	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	440b      	add	r3, r1
 800a716:	3318      	adds	r3, #24
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d117      	bne.n	800a74e <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800a71e:	6839      	ldr	r1, [r7, #0]
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f000 fb0a 	bl	800ad3a <USBD_CtlError>
            break;
 800a726:	e053      	b.n	800a7d0 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a728:	7bbb      	ldrb	r3, [r7, #14]
 800a72a:	f003 020f 	and.w	r2, r3, #15
 800a72e:	6879      	ldr	r1, [r7, #4]
 800a730:	4613      	mov	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	4413      	add	r3, r2
 800a736:	009b      	lsls	r3, r3, #2
 800a738:	440b      	add	r3, r1
 800a73a:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d104      	bne.n	800a74e <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800a744:	6839      	ldr	r1, [r7, #0]
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 faf7 	bl	800ad3a <USBD_CtlError>
            break;
 800a74c:	e040      	b.n	800a7d0 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800a74e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a752:	2b00      	cmp	r3, #0
 800a754:	da0b      	bge.n	800a76e <USBD_StdEPReq+0x232>
 800a756:	7bbb      	ldrb	r3, [r7, #14]
 800a758:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a75c:	4613      	mov	r3, r2
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	4413      	add	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	3310      	adds	r3, #16
 800a766:	687a      	ldr	r2, [r7, #4]
 800a768:	4413      	add	r3, r2
 800a76a:	3304      	adds	r3, #4
 800a76c:	e00a      	b.n	800a784 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800a76e:	7bbb      	ldrb	r3, [r7, #14]
 800a770:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800a774:	4613      	mov	r3, r2
 800a776:	009b      	lsls	r3, r3, #2
 800a778:	4413      	add	r3, r2
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	4413      	add	r3, r2
 800a784:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a786:	7bbb      	ldrb	r3, [r7, #14]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d002      	beq.n	800a792 <USBD_StdEPReq+0x256>
 800a78c:	7bbb      	ldrb	r3, [r7, #14]
 800a78e:	2b80      	cmp	r3, #128	; 0x80
 800a790:	d103      	bne.n	800a79a <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	2200      	movs	r2, #0
 800a796:	601a      	str	r2, [r3, #0]
 800a798:	e00e      	b.n	800a7b8 <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800a79a:	7bbb      	ldrb	r3, [r7, #14]
 800a79c:	4619      	mov	r1, r3
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f00c fc34 	bl	801700c <USBD_LL_IsStallEP>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d003      	beq.n	800a7b2 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	601a      	str	r2, [r3, #0]
 800a7b0:	e002      	b.n	800a7b8 <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	2202      	movs	r2, #2
 800a7bc:	4619      	mov	r1, r3
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 fb26 	bl	800ae10 <USBD_CtlSendData>
          break;
 800a7c4:	e004      	b.n	800a7d0 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800a7c6:	6839      	ldr	r1, [r7, #0]
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f000 fab6 	bl	800ad3a <USBD_CtlError>
        break;
 800a7ce:	bf00      	nop
      }
      break;
 800a7d0:	e004      	b.n	800a7dc <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800a7d2:	6839      	ldr	r1, [r7, #0]
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fab0 	bl	800ad3a <USBD_CtlError>
      break;
 800a7da:	bf00      	nop
    }
    break;
 800a7dc:	e004      	b.n	800a7e8 <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800a7de:	6839      	ldr	r1, [r7, #0]
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f000 faaa 	bl	800ad3a <USBD_CtlError>
    break;
 800a7e6:	bf00      	nop
  }

  return ret;
 800a7e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3710      	adds	r7, #16
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
	...

0800a7f4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	885b      	ldrh	r3, [r3, #2]
 800a802:	0a1b      	lsrs	r3, r3, #8
 800a804:	b29b      	uxth	r3, r3
 800a806:	3b01      	subs	r3, #1
 800a808:	2b06      	cmp	r3, #6
 800a80a:	f200 80c9 	bhi.w	800a9a0 <USBD_GetDescriptor+0x1ac>
 800a80e:	a201      	add	r2, pc, #4	; (adr r2, 800a814 <USBD_GetDescriptor+0x20>)
 800a810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a814:	0800a831 	.word	0x0800a831
 800a818:	0800a849 	.word	0x0800a849
 800a81c:	0800a889 	.word	0x0800a889
 800a820:	0800a9a1 	.word	0x0800a9a1
 800a824:	0800a9a1 	.word	0x0800a9a1
 800a828:	0800a94d 	.word	0x0800a94d
 800a82c:	0800a973 	.word	0x0800a973
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	687a      	ldr	r2, [r7, #4]
 800a83a:	7c12      	ldrb	r2, [r2, #16]
 800a83c:	f107 010a 	add.w	r1, r7, #10
 800a840:	4610      	mov	r0, r2
 800a842:	4798      	blx	r3
 800a844:	60f8      	str	r0, [r7, #12]
    break;
 800a846:	e0b0      	b.n	800a9aa <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	7c1b      	ldrb	r3, [r3, #16]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d10d      	bne.n	800a86c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a858:	f107 020a 	add.w	r2, r7, #10
 800a85c:	4610      	mov	r0, r2
 800a85e:	4798      	blx	r3
 800a860:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	3301      	adds	r3, #1
 800a866:	2202      	movs	r2, #2
 800a868:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800a86a:	e09e      	b.n	800a9aa <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a874:	f107 020a 	add.w	r2, r7, #10
 800a878:	4610      	mov	r0, r2
 800a87a:	4798      	blx	r3
 800a87c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	3301      	adds	r3, #1
 800a882:	2202      	movs	r2, #2
 800a884:	701a      	strb	r2, [r3, #0]
    break;
 800a886:	e090      	b.n	800a9aa <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	885b      	ldrh	r3, [r3, #2]
 800a88c:	b2db      	uxtb	r3, r3
 800a88e:	2b05      	cmp	r3, #5
 800a890:	d856      	bhi.n	800a940 <USBD_GetDescriptor+0x14c>
 800a892:	a201      	add	r2, pc, #4	; (adr r2, 800a898 <USBD_GetDescriptor+0xa4>)
 800a894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a898:	0800a8b1 	.word	0x0800a8b1
 800a89c:	0800a8c9 	.word	0x0800a8c9
 800a8a0:	0800a8e1 	.word	0x0800a8e1
 800a8a4:	0800a8f9 	.word	0x0800a8f9
 800a8a8:	0800a911 	.word	0x0800a911
 800a8ac:	0800a929 	.word	0x0800a929
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	7c12      	ldrb	r2, [r2, #16]
 800a8bc:	f107 010a 	add.w	r1, r7, #10
 800a8c0:	4610      	mov	r0, r2
 800a8c2:	4798      	blx	r3
 800a8c4:	60f8      	str	r0, [r7, #12]
      break;
 800a8c6:	e040      	b.n	800a94a <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	687a      	ldr	r2, [r7, #4]
 800a8d2:	7c12      	ldrb	r2, [r2, #16]
 800a8d4:	f107 010a 	add.w	r1, r7, #10
 800a8d8:	4610      	mov	r0, r2
 800a8da:	4798      	blx	r3
 800a8dc:	60f8      	str	r0, [r7, #12]
      break;
 800a8de:	e034      	b.n	800a94a <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800a8e6:	68db      	ldr	r3, [r3, #12]
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	7c12      	ldrb	r2, [r2, #16]
 800a8ec:	f107 010a 	add.w	r1, r7, #10
 800a8f0:	4610      	mov	r0, r2
 800a8f2:	4798      	blx	r3
 800a8f4:	60f8      	str	r0, [r7, #12]
      break;
 800a8f6:	e028      	b.n	800a94a <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800a8fe:	691b      	ldr	r3, [r3, #16]
 800a900:	687a      	ldr	r2, [r7, #4]
 800a902:	7c12      	ldrb	r2, [r2, #16]
 800a904:	f107 010a 	add.w	r1, r7, #10
 800a908:	4610      	mov	r0, r2
 800a90a:	4798      	blx	r3
 800a90c:	60f8      	str	r0, [r7, #12]
      break;
 800a90e:	e01c      	b.n	800a94a <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800a916:	695b      	ldr	r3, [r3, #20]
 800a918:	687a      	ldr	r2, [r7, #4]
 800a91a:	7c12      	ldrb	r2, [r2, #16]
 800a91c:	f107 010a 	add.w	r1, r7, #10
 800a920:	4610      	mov	r0, r2
 800a922:	4798      	blx	r3
 800a924:	60f8      	str	r0, [r7, #12]
      break;
 800a926:	e010      	b.n	800a94a <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800a92e:	699b      	ldr	r3, [r3, #24]
 800a930:	687a      	ldr	r2, [r7, #4]
 800a932:	7c12      	ldrb	r2, [r2, #16]
 800a934:	f107 010a 	add.w	r1, r7, #10
 800a938:	4610      	mov	r0, r2
 800a93a:	4798      	blx	r3
 800a93c:	60f8      	str	r0, [r7, #12]
      break;
 800a93e:	e004      	b.n	800a94a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800a940:	6839      	ldr	r1, [r7, #0]
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f9f9 	bl	800ad3a <USBD_CtlError>
      return;
 800a948:	e04b      	b.n	800a9e2 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800a94a:	e02e      	b.n	800a9aa <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	7c1b      	ldrb	r3, [r3, #16]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d109      	bne.n	800a968 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a95a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a95c:	f107 020a 	add.w	r2, r7, #10
 800a960:	4610      	mov	r0, r2
 800a962:	4798      	blx	r3
 800a964:	60f8      	str	r0, [r7, #12]
      break;
 800a966:	e020      	b.n	800a9aa <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800a968:	6839      	ldr	r1, [r7, #0]
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f000 f9e5 	bl	800ad3a <USBD_CtlError>
      return;
 800a970:	e037      	b.n	800a9e2 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	7c1b      	ldrb	r3, [r3, #16]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10d      	bne.n	800a996 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a982:	f107 020a 	add.w	r2, r7, #10
 800a986:	4610      	mov	r0, r2
 800a988:	4798      	blx	r3
 800a98a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	3301      	adds	r3, #1
 800a990:	2207      	movs	r2, #7
 800a992:	701a      	strb	r2, [r3, #0]
      break;
 800a994:	e009      	b.n	800a9aa <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800a996:	6839      	ldr	r1, [r7, #0]
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 f9ce 	bl	800ad3a <USBD_CtlError>
      return;
 800a99e:	e020      	b.n	800a9e2 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800a9a0:	6839      	ldr	r1, [r7, #0]
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 f9c9 	bl	800ad3a <USBD_CtlError>
    return;
 800a9a8:	e01b      	b.n	800a9e2 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800a9aa:	897b      	ldrh	r3, [r7, #10]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d011      	beq.n	800a9d4 <USBD_GetDescriptor+0x1e0>
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	88db      	ldrh	r3, [r3, #6]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d00d      	beq.n	800a9d4 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	88da      	ldrh	r2, [r3, #6]
 800a9bc:	897b      	ldrh	r3, [r7, #10]
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	bf28      	it	cs
 800a9c2:	4613      	movcs	r3, r2
 800a9c4:	b29b      	uxth	r3, r3
 800a9c6:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800a9c8:	897b      	ldrh	r3, [r7, #10]
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	68f9      	ldr	r1, [r7, #12]
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 fa1e 	bl	800ae10 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	88db      	ldrh	r3, [r3, #6]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d102      	bne.n	800a9e2 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fa75 	bl	800aecc <USBD_CtlSendStatus>
  }
}
 800a9e2:	3710      	adds	r7, #16
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}

0800a9e8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	889b      	ldrh	r3, [r3, #4]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d130      	bne.n	800aa5c <USBD_SetAddress+0x74>
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	88db      	ldrh	r3, [r3, #6]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d12c      	bne.n	800aa5c <USBD_SetAddress+0x74>
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	885b      	ldrh	r3, [r3, #2]
 800aa06:	2b7f      	cmp	r3, #127	; 0x7f
 800aa08:	d828      	bhi.n	800aa5c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	885b      	ldrh	r3, [r3, #2]
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa14:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800aa1c:	2b03      	cmp	r3, #3
 800aa1e:	d104      	bne.n	800aa2a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800aa20:	6839      	ldr	r1, [r7, #0]
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f000 f989 	bl	800ad3a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa28:	e01c      	b.n	800aa64 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	7bfa      	ldrb	r2, [r7, #15]
 800aa2e:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800aa32:	7bfb      	ldrb	r3, [r7, #15]
 800aa34:	4619      	mov	r1, r3
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f00c fb14 	bl	8017064 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 fa45 	bl	800aecc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800aa42:	7bfb      	ldrb	r3, [r7, #15]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d004      	beq.n	800aa52 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2202      	movs	r2, #2
 800aa4c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa50:	e008      	b.n	800aa64 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2201      	movs	r2, #1
 800aa56:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa5a:	e003      	b.n	800aa64 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800aa5c:	6839      	ldr	r1, [r7, #0]
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 f96b 	bl	800ad3a <USBD_CtlError>
  }
}
 800aa64:	bf00      	nop
 800aa66:	3710      	adds	r7, #16
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	885b      	ldrh	r3, [r3, #2]
 800aa7a:	b2da      	uxtb	r2, r3
 800aa7c:	4b41      	ldr	r3, [pc, #260]	; (800ab84 <USBD_SetConfig+0x118>)
 800aa7e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800aa80:	4b40      	ldr	r3, [pc, #256]	; (800ab84 <USBD_SetConfig+0x118>)
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d904      	bls.n	800aa92 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800aa88:	6839      	ldr	r1, [r7, #0]
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 f955 	bl	800ad3a <USBD_CtlError>
 800aa90:	e075      	b.n	800ab7e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800aa98:	2b02      	cmp	r3, #2
 800aa9a:	d002      	beq.n	800aaa2 <USBD_SetConfig+0x36>
 800aa9c:	2b03      	cmp	r3, #3
 800aa9e:	d023      	beq.n	800aae8 <USBD_SetConfig+0x7c>
 800aaa0:	e062      	b.n	800ab68 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800aaa2:	4b38      	ldr	r3, [pc, #224]	; (800ab84 <USBD_SetConfig+0x118>)
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d01a      	beq.n	800aae0 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800aaaa:	4b36      	ldr	r3, [pc, #216]	; (800ab84 <USBD_SetConfig+0x118>)
 800aaac:	781b      	ldrb	r3, [r3, #0]
 800aaae:	461a      	mov	r2, r3
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2203      	movs	r2, #3
 800aab8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800aabc:	4b31      	ldr	r3, [pc, #196]	; (800ab84 <USBD_SetConfig+0x118>)
 800aabe:	781b      	ldrb	r3, [r3, #0]
 800aac0:	4619      	mov	r1, r3
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f7ff fa29 	bl	8009f1a <USBD_SetClassConfig>
 800aac8:	4603      	mov	r3, r0
 800aaca:	2b02      	cmp	r3, #2
 800aacc:	d104      	bne.n	800aad8 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800aace:	6839      	ldr	r1, [r7, #0]
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f000 f932 	bl	800ad3a <USBD_CtlError>
          return;
 800aad6:	e052      	b.n	800ab7e <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f000 f9f7 	bl	800aecc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800aade:	e04e      	b.n	800ab7e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f000 f9f3 	bl	800aecc <USBD_CtlSendStatus>
      break;
 800aae6:	e04a      	b.n	800ab7e <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800aae8:	4b26      	ldr	r3, [pc, #152]	; (800ab84 <USBD_SetConfig+0x118>)
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d112      	bne.n	800ab16 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2202      	movs	r2, #2
 800aaf4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800aaf8:	4b22      	ldr	r3, [pc, #136]	; (800ab84 <USBD_SetConfig+0x118>)
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	461a      	mov	r2, r3
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800ab02:	4b20      	ldr	r3, [pc, #128]	; (800ab84 <USBD_SetConfig+0x118>)
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	4619      	mov	r1, r3
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f7ff fa25 	bl	8009f58 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f9dc 	bl	800aecc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800ab14:	e033      	b.n	800ab7e <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800ab16:	4b1b      	ldr	r3, [pc, #108]	; (800ab84 <USBD_SetConfig+0x118>)
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d01d      	beq.n	800ab60 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	b2db      	uxtb	r3, r3
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f7ff fa13 	bl	8009f58 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ab32:	4b14      	ldr	r3, [pc, #80]	; (800ab84 <USBD_SetConfig+0x118>)
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	461a      	mov	r2, r3
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ab3c:	4b11      	ldr	r3, [pc, #68]	; (800ab84 <USBD_SetConfig+0x118>)
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	4619      	mov	r1, r3
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f7ff f9e9 	bl	8009f1a <USBD_SetClassConfig>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b02      	cmp	r3, #2
 800ab4c:	d104      	bne.n	800ab58 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800ab4e:	6839      	ldr	r1, [r7, #0]
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f000 f8f2 	bl	800ad3a <USBD_CtlError>
          return;
 800ab56:	e012      	b.n	800ab7e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f000 f9b7 	bl	800aecc <USBD_CtlSendStatus>
      break;
 800ab5e:	e00e      	b.n	800ab7e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 f9b3 	bl	800aecc <USBD_CtlSendStatus>
      break;
 800ab66:	e00a      	b.n	800ab7e <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800ab68:	6839      	ldr	r1, [r7, #0]
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f000 f8e5 	bl	800ad3a <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800ab70:	4b04      	ldr	r3, [pc, #16]	; (800ab84 <USBD_SetConfig+0x118>)
 800ab72:	781b      	ldrb	r3, [r3, #0]
 800ab74:	4619      	mov	r1, r3
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f7ff f9ee 	bl	8009f58 <USBD_ClrClassConfig>
      break;
 800ab7c:	bf00      	nop
    }
  }
}
 800ab7e:	3708      	adds	r7, #8
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	2000045c 	.word	0x2000045c

0800ab88 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b082      	sub	sp, #8
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	88db      	ldrh	r3, [r3, #6]
 800ab96:	2b01      	cmp	r3, #1
 800ab98:	d004      	beq.n	800aba4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800ab9a:	6839      	ldr	r1, [r7, #0]
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 f8cc 	bl	800ad3a <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800aba2:	e021      	b.n	800abe8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800abaa:	2b01      	cmp	r3, #1
 800abac:	db17      	blt.n	800abde <USBD_GetConfig+0x56>
 800abae:	2b02      	cmp	r3, #2
 800abb0:	dd02      	ble.n	800abb8 <USBD_GetConfig+0x30>
 800abb2:	2b03      	cmp	r3, #3
 800abb4:	d00b      	beq.n	800abce <USBD_GetConfig+0x46>
 800abb6:	e012      	b.n	800abde <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2200      	movs	r2, #0
 800abbc:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	3308      	adds	r3, #8
 800abc2:	2201      	movs	r2, #1
 800abc4:	4619      	mov	r1, r3
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 f922 	bl	800ae10 <USBD_CtlSendData>
      break;
 800abcc:	e00c      	b.n	800abe8 <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	3304      	adds	r3, #4
 800abd2:	2201      	movs	r2, #1
 800abd4:	4619      	mov	r1, r3
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f000 f91a 	bl	800ae10 <USBD_CtlSendData>
      break;
 800abdc:	e004      	b.n	800abe8 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800abde:	6839      	ldr	r1, [r7, #0]
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f000 f8aa 	bl	800ad3a <USBD_CtlError>
      break;
 800abe6:	bf00      	nop
}
 800abe8:	bf00      	nop
 800abea:	3708      	adds	r7, #8
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ac00:	3b01      	subs	r3, #1
 800ac02:	2b02      	cmp	r3, #2
 800ac04:	d81e      	bhi.n	800ac44 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	88db      	ldrh	r3, [r3, #6]
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	d004      	beq.n	800ac18 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800ac0e:	6839      	ldr	r1, [r7, #0]
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 f892 	bl	800ad3a <USBD_CtlError>
      break;
 800ac16:	e01a      	b.n	800ac4e <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d005      	beq.n	800ac34 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	f043 0202 	orr.w	r2, r3, #2
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	330c      	adds	r3, #12
 800ac38:	2202      	movs	r2, #2
 800ac3a:	4619      	mov	r1, r3
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f000 f8e7 	bl	800ae10 <USBD_CtlSendData>
    break;
 800ac42:	e004      	b.n	800ac4e <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800ac44:	6839      	ldr	r1, [r7, #0]
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f000 f877 	bl	800ad3a <USBD_CtlError>
    break;
 800ac4c:	bf00      	nop
  }
}
 800ac4e:	bf00      	nop
 800ac50:	3708      	adds	r7, #8
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}

0800ac56 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800ac56:	b580      	push	{r7, lr}
 800ac58:	b082      	sub	sp, #8
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6078      	str	r0, [r7, #4]
 800ac5e:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	885b      	ldrh	r3, [r3, #2]
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	d106      	bne.n	800ac76 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	f000 f92b 	bl	800aecc <USBD_CtlSendStatus>
  }

}
 800ac76:	bf00      	nop
 800ac78:	3708      	adds	r7, #8
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}

0800ac7e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800ac7e:	b580      	push	{r7, lr}
 800ac80:	b082      	sub	sp, #8
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	6078      	str	r0, [r7, #4]
 800ac86:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ac8e:	3b01      	subs	r3, #1
 800ac90:	2b02      	cmp	r3, #2
 800ac92:	d80b      	bhi.n	800acac <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	885b      	ldrh	r3, [r3, #2]
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	d10c      	bne.n	800acb6 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 f911 	bl	800aecc <USBD_CtlSendStatus>
    }
    break;
 800acaa:	e004      	b.n	800acb6 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800acac:	6839      	ldr	r1, [r7, #0]
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 f843 	bl	800ad3a <USBD_CtlError>
    break;
 800acb4:	e000      	b.n	800acb8 <USBD_ClrFeature+0x3a>
    break;
 800acb6:	bf00      	nop
  }
}
 800acb8:	bf00      	nop
 800acba:	3708      	adds	r7, #8
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b083      	sub	sp, #12
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
 800acc8:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	781a      	ldrb	r2, [r3, #0]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	785a      	ldrb	r2, [r3, #1]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	3302      	adds	r3, #2
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	b29a      	uxth	r2, r3
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	3303      	adds	r3, #3
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	b29b      	uxth	r3, r3
 800acea:	021b      	lsls	r3, r3, #8
 800acec:	b29b      	uxth	r3, r3
 800acee:	4413      	add	r3, r2
 800acf0:	b29a      	uxth	r2, r3
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	3304      	adds	r3, #4
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	b29a      	uxth	r2, r3
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	3305      	adds	r3, #5
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	021b      	lsls	r3, r3, #8
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	4413      	add	r3, r2
 800ad0c:	b29a      	uxth	r2, r3
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	3306      	adds	r3, #6
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	b29a      	uxth	r2, r3
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	3307      	adds	r3, #7
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	021b      	lsls	r3, r3, #8
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	4413      	add	r3, r2
 800ad28:	b29a      	uxth	r2, r3
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	80da      	strh	r2, [r3, #6]

}
 800ad2e:	bf00      	nop
 800ad30:	370c      	adds	r7, #12
 800ad32:	46bd      	mov	sp, r7
 800ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad38:	4770      	bx	lr

0800ad3a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800ad3a:	b580      	push	{r7, lr}
 800ad3c:	b082      	sub	sp, #8
 800ad3e:	af00      	add	r7, sp, #0
 800ad40:	6078      	str	r0, [r7, #4]
 800ad42:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800ad44:	2180      	movs	r1, #128	; 0x80
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f00c f922 	bl	8016f90 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800ad4c:	2100      	movs	r1, #0
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f00c f91e 	bl	8016f90 <USBD_LL_StallEP>
}
 800ad54:	bf00      	nop
 800ad56:	3708      	adds	r7, #8
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b086      	sub	sp, #24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	60b9      	str	r1, [r7, #8]
 800ad66:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d032      	beq.n	800add8 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ad72:	68f8      	ldr	r0, [r7, #12]
 800ad74:	f000 f834 	bl	800ade0 <USBD_GetLen>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	005b      	lsls	r3, r3, #1
 800ad80:	b29a      	uxth	r2, r3
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ad86:	7dfb      	ldrb	r3, [r7, #23]
 800ad88:	1c5a      	adds	r2, r3, #1
 800ad8a:	75fa      	strb	r2, [r7, #23]
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	4413      	add	r3, r2
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	7812      	ldrb	r2, [r2, #0]
 800ad96:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ad98:	7dfb      	ldrb	r3, [r7, #23]
 800ad9a:	1c5a      	adds	r2, r3, #1
 800ad9c:	75fa      	strb	r2, [r7, #23]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	4413      	add	r3, r2
 800ada4:	2203      	movs	r2, #3
 800ada6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ada8:	e012      	b.n	800add0 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	1c5a      	adds	r2, r3, #1
 800adae:	60fa      	str	r2, [r7, #12]
 800adb0:	7dfa      	ldrb	r2, [r7, #23]
 800adb2:	1c51      	adds	r1, r2, #1
 800adb4:	75f9      	strb	r1, [r7, #23]
 800adb6:	4611      	mov	r1, r2
 800adb8:	68ba      	ldr	r2, [r7, #8]
 800adba:	440a      	add	r2, r1
 800adbc:	781b      	ldrb	r3, [r3, #0]
 800adbe:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800adc0:	7dfb      	ldrb	r3, [r7, #23]
 800adc2:	1c5a      	adds	r2, r3, #1
 800adc4:	75fa      	strb	r2, [r7, #23]
 800adc6:	461a      	mov	r2, r3
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	4413      	add	r3, r2
 800adcc:	2200      	movs	r2, #0
 800adce:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	781b      	ldrb	r3, [r3, #0]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d1e8      	bne.n	800adaa <USBD_GetString+0x4e>
    }
  }
}
 800add8:	bf00      	nop
 800adda:	3718      	adds	r7, #24
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ade0:	b480      	push	{r7}
 800ade2:	b085      	sub	sp, #20
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800ade8:	2300      	movs	r3, #0
 800adea:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800adec:	e005      	b.n	800adfa <USBD_GetLen+0x1a>
    {
        len++;
 800adee:	7bfb      	ldrb	r3, [r7, #15]
 800adf0:	3301      	adds	r3, #1
 800adf2:	73fb      	strb	r3, [r7, #15]
        buf++;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	3301      	adds	r3, #1
 800adf8:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	781b      	ldrb	r3, [r3, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1f5      	bne.n	800adee <USBD_GetLen+0xe>
    }

    return len;
 800ae02:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae04:	4618      	mov	r0, r3
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2202      	movs	r2, #2
 800ae22:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800ae26:	88fa      	ldrh	r2, [r7, #6]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ae2c:	88fa      	ldrh	r2, [r7, #6]
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800ae32:	88fb      	ldrh	r3, [r7, #6]
 800ae34:	68ba      	ldr	r2, [r7, #8]
 800ae36:	2100      	movs	r1, #0
 800ae38:	68f8      	ldr	r0, [r7, #12]
 800ae3a:	f00c f932 	bl	80170a2 <USBD_LL_Transmit>

  return USBD_OK;
 800ae3e:	2300      	movs	r3, #0
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3710      	adds	r7, #16
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}

0800ae48 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b084      	sub	sp, #16
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	60f8      	str	r0, [r7, #12]
 800ae50:	60b9      	str	r1, [r7, #8]
 800ae52:	4613      	mov	r3, r2
 800ae54:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800ae56:	88fb      	ldrh	r3, [r7, #6]
 800ae58:	68ba      	ldr	r2, [r7, #8]
 800ae5a:	2100      	movs	r1, #0
 800ae5c:	68f8      	ldr	r0, [r7, #12]
 800ae5e:	f00c f920 	bl	80170a2 <USBD_LL_Transmit>

  return USBD_OK;
 800ae62:	2300      	movs	r3, #0
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	3710      	adds	r7, #16
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}

0800ae6c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b084      	sub	sp, #16
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	60b9      	str	r1, [r7, #8]
 800ae76:	4613      	mov	r3, r2
 800ae78:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	2203      	movs	r2, #3
 800ae7e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800ae82:	88fa      	ldrh	r2, [r7, #6]
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800ae8a:	88fa      	ldrh	r2, [r7, #6]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800ae92:	88fb      	ldrh	r3, [r7, #6]
 800ae94:	68ba      	ldr	r2, [r7, #8]
 800ae96:	2100      	movs	r1, #0
 800ae98:	68f8      	ldr	r0, [r7, #12]
 800ae9a:	f00c f925 	bl	80170e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae9e:	2300      	movs	r3, #0
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b084      	sub	sp, #16
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	60b9      	str	r1, [r7, #8]
 800aeb2:	4613      	mov	r3, r2
 800aeb4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aeb6:	88fb      	ldrh	r3, [r7, #6]
 800aeb8:	68ba      	ldr	r2, [r7, #8]
 800aeba:	2100      	movs	r1, #0
 800aebc:	68f8      	ldr	r0, [r7, #12]
 800aebe:	f00c f913 	bl	80170e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aec2:	2300      	movs	r3, #0
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3710      	adds	r7, #16
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}

0800aecc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b082      	sub	sp, #8
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2204      	movs	r2, #4
 800aed8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aedc:	2300      	movs	r3, #0
 800aede:	2200      	movs	r2, #0
 800aee0:	2100      	movs	r1, #0
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f00c f8dd 	bl	80170a2 <USBD_LL_Transmit>

  return USBD_OK;
 800aee8:	2300      	movs	r3, #0
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3708      	adds	r7, #8
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800aef2:	b580      	push	{r7, lr}
 800aef4:	b082      	sub	sp, #8
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2205      	movs	r2, #5
 800aefe:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800af02:	2300      	movs	r3, #0
 800af04:	2200      	movs	r2, #0
 800af06:	2100      	movs	r1, #0
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f00c f8ed 	bl	80170e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800af18:	b480      	push	{r7}
 800af1a:	b085      	sub	sp, #20
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	4603      	mov	r3, r0
 800af20:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800af22:	2300      	movs	r3, #0
 800af24:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800af26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800af2a:	2b84      	cmp	r3, #132	; 0x84
 800af2c:	d005      	beq.n	800af3a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800af2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	4413      	add	r3, r2
 800af36:	3303      	adds	r3, #3
 800af38:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800af3a:	68fb      	ldr	r3, [r7, #12]
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3714      	adds	r7, #20
 800af40:	46bd      	mov	sp, r7
 800af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af46:	4770      	bx	lr

0800af48 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af4e:	f3ef 8305 	mrs	r3, IPSR
 800af52:	607b      	str	r3, [r7, #4]
  return(result);
 800af54:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800af56:	2b00      	cmp	r3, #0
 800af58:	bf14      	ite	ne
 800af5a:	2301      	movne	r3, #1
 800af5c:	2300      	moveq	r3, #0
 800af5e:	b2db      	uxtb	r3, r3
}
 800af60:	4618      	mov	r0, r3
 800af62:	370c      	adds	r7, #12
 800af64:	46bd      	mov	sp, r7
 800af66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6a:	4770      	bx	lr

0800af6c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800af70:	f001 fc3a 	bl	800c7e8 <vTaskStartScheduler>
  
  return osOK;
 800af74:	2300      	movs	r3, #0
}
 800af76:	4618      	mov	r0, r3
 800af78:	bd80      	pop	{r7, pc}

0800af7a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800af7a:	b580      	push	{r7, lr}
 800af7c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800af7e:	f7ff ffe3 	bl	800af48 <inHandlerMode>
 800af82:	4603      	mov	r3, r0
 800af84:	2b00      	cmp	r3, #0
 800af86:	d003      	beq.n	800af90 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800af88:	f001 fd46 	bl	800ca18 <xTaskGetTickCountFromISR>
 800af8c:	4603      	mov	r3, r0
 800af8e:	e002      	b.n	800af96 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800af90:	f001 fd32 	bl	800c9f8 <xTaskGetTickCount>
 800af94:	4603      	mov	r3, r0
  }
}
 800af96:	4618      	mov	r0, r3
 800af98:	bd80      	pop	{r7, pc}

0800af9a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800af9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af9c:	b089      	sub	sp, #36	; 0x24
 800af9e:	af04      	add	r7, sp, #16
 800afa0:	6078      	str	r0, [r7, #4]
 800afa2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	695b      	ldr	r3, [r3, #20]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d020      	beq.n	800afee <osThreadCreate+0x54>
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	699b      	ldr	r3, [r3, #24]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d01c      	beq.n	800afee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	685c      	ldr	r4, [r3, #4]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681d      	ldr	r5, [r3, #0]
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	691e      	ldr	r6, [r3, #16]
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800afc6:	4618      	mov	r0, r3
 800afc8:	f7ff ffa6 	bl	800af18 <makeFreeRtosPriority>
 800afcc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	695b      	ldr	r3, [r3, #20]
 800afd2:	687a      	ldr	r2, [r7, #4]
 800afd4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800afd6:	9202      	str	r2, [sp, #8]
 800afd8:	9301      	str	r3, [sp, #4]
 800afda:	9100      	str	r1, [sp, #0]
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	4632      	mov	r2, r6
 800afe0:	4629      	mov	r1, r5
 800afe2:	4620      	mov	r0, r4
 800afe4:	f001 fa45 	bl	800c472 <xTaskCreateStatic>
 800afe8:	4603      	mov	r3, r0
 800afea:	60fb      	str	r3, [r7, #12]
 800afec:	e01c      	b.n	800b028 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	685c      	ldr	r4, [r3, #4]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800affa:	b29e      	uxth	r6, r3
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b002:	4618      	mov	r0, r3
 800b004:	f7ff ff88 	bl	800af18 <makeFreeRtosPriority>
 800b008:	4602      	mov	r2, r0
 800b00a:	f107 030c 	add.w	r3, r7, #12
 800b00e:	9301      	str	r3, [sp, #4]
 800b010:	9200      	str	r2, [sp, #0]
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	4632      	mov	r2, r6
 800b016:	4629      	mov	r1, r5
 800b018:	4620      	mov	r0, r4
 800b01a:	f001 fa83 	bl	800c524 <xTaskCreate>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b01      	cmp	r3, #1
 800b022:	d001      	beq.n	800b028 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b024:	2300      	movs	r3, #0
 800b026:	e000      	b.n	800b02a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b028:	68fb      	ldr	r3, [r7, #12]
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3714      	adds	r7, #20
 800b02e:	46bd      	mov	sp, r7
 800b030:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b032 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b032:	b580      	push	{r7, lr}
 800b034:	b084      	sub	sp, #16
 800b036:	af00      	add	r7, sp, #0
 800b038:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d001      	beq.n	800b048 <osDelay+0x16>
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	e000      	b.n	800b04a <osDelay+0x18>
 800b048:	2301      	movs	r3, #1
 800b04a:	4618      	mov	r0, r3
 800b04c:	f001 fb98 	bl	800c780 <vTaskDelay>
  
  return osOK;
 800b050:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b052:	4618      	mov	r0, r3
 800b054:	3710      	adds	r7, #16
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}

0800b05a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b05a:	b580      	push	{r7, lr}
 800b05c:	b082      	sub	sp, #8
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d007      	beq.n	800b07a <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	4619      	mov	r1, r3
 800b070:	2001      	movs	r0, #1
 800b072:	f000 fc41 	bl	800b8f8 <xQueueCreateMutexStatic>
 800b076:	4603      	mov	r3, r0
 800b078:	e003      	b.n	800b082 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b07a:	2001      	movs	r0, #1
 800b07c:	f000 fc24 	bl	800b8c8 <xQueueCreateMutex>
 800b080:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b082:	4618      	mov	r0, r3
 800b084:	3708      	adds	r7, #8
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
	...

0800b08c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b084      	sub	sp, #16
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b096:	2300      	movs	r3, #0
 800b098:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d101      	bne.n	800b0a4 <osMutexWait+0x18>
    return osErrorParameter;
 800b0a0:	2380      	movs	r3, #128	; 0x80
 800b0a2:	e03a      	b.n	800b11a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0ae:	d103      	bne.n	800b0b8 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800b0b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b0b4:	60fb      	str	r3, [r7, #12]
 800b0b6:	e009      	b.n	800b0cc <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d006      	beq.n	800b0cc <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d101      	bne.n	800b0cc <osMutexWait+0x40>
      ticks = 1;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b0cc:	f7ff ff3c 	bl	800af48 <inHandlerMode>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d017      	beq.n	800b106 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b0d6:	f107 0308 	add.w	r3, r7, #8
 800b0da:	461a      	mov	r2, r3
 800b0dc:	2100      	movs	r1, #0
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f001 f822 	bl	800c128 <xQueueReceiveFromISR>
 800b0e4:	4603      	mov	r3, r0
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d001      	beq.n	800b0ee <osMutexWait+0x62>
      return osErrorOS;
 800b0ea:	23ff      	movs	r3, #255	; 0xff
 800b0ec:	e015      	b.n	800b11a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d011      	beq.n	800b118 <osMutexWait+0x8c>
 800b0f4:	4b0b      	ldr	r3, [pc, #44]	; (800b124 <osMutexWait+0x98>)
 800b0f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0fa:	601a      	str	r2, [r3, #0]
 800b0fc:	f3bf 8f4f 	dsb	sy
 800b100:	f3bf 8f6f 	isb	sy
 800b104:	e008      	b.n	800b118 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800b106:	68f9      	ldr	r1, [r7, #12]
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 ff05 	bl	800bf18 <xQueueSemaphoreTake>
 800b10e:	4603      	mov	r3, r0
 800b110:	2b01      	cmp	r3, #1
 800b112:	d001      	beq.n	800b118 <osMutexWait+0x8c>
    return osErrorOS;
 800b114:	23ff      	movs	r3, #255	; 0xff
 800b116:	e000      	b.n	800b11a <osMutexWait+0x8e>
  }
  
  return osOK;
 800b118:	2300      	movs	r3, #0
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3710      	adds	r7, #16
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}
 800b122:	bf00      	nop
 800b124:	e000ed04 	.word	0xe000ed04

0800b128 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b130:	2300      	movs	r3, #0
 800b132:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b134:	2300      	movs	r3, #0
 800b136:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800b138:	f7ff ff06 	bl	800af48 <inHandlerMode>
 800b13c:	4603      	mov	r3, r0
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d016      	beq.n	800b170 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b142:	f107 0308 	add.w	r3, r7, #8
 800b146:	4619      	mov	r1, r3
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 fd7f 	bl	800bc4c <xQueueGiveFromISR>
 800b14e:	4603      	mov	r3, r0
 800b150:	2b01      	cmp	r3, #1
 800b152:	d001      	beq.n	800b158 <osMutexRelease+0x30>
      return osErrorOS;
 800b154:	23ff      	movs	r3, #255	; 0xff
 800b156:	e017      	b.n	800b188 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d013      	beq.n	800b186 <osMutexRelease+0x5e>
 800b15e:	4b0c      	ldr	r3, [pc, #48]	; (800b190 <osMutexRelease+0x68>)
 800b160:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b164:	601a      	str	r2, [r3, #0]
 800b166:	f3bf 8f4f 	dsb	sy
 800b16a:	f3bf 8f6f 	isb	sy
 800b16e:	e00a      	b.n	800b186 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800b170:	2300      	movs	r3, #0
 800b172:	2200      	movs	r2, #0
 800b174:	2100      	movs	r1, #0
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 fbda 	bl	800b930 <xQueueGenericSend>
 800b17c:	4603      	mov	r3, r0
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d001      	beq.n	800b186 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800b182:	23ff      	movs	r3, #255	; 0xff
 800b184:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800b186:	68fb      	ldr	r3, [r7, #12]
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3710      	adds	r7, #16
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	e000ed04 	.word	0xe000ed04

0800b194 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b194:	b580      	push	{r7, lr}
 800b196:	b086      	sub	sp, #24
 800b198:	af02      	add	r7, sp, #8
 800b19a:	6078      	str	r0, [r7, #4]
 800b19c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	685b      	ldr	r3, [r3, #4]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d010      	beq.n	800b1c8 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d10b      	bne.n	800b1c4 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	685a      	ldr	r2, [r3, #4]
 800b1b0:	2303      	movs	r3, #3
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	4613      	mov	r3, r2
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	2100      	movs	r1, #0
 800b1ba:	2001      	movs	r0, #1
 800b1bc:	f000 fa9c 	bl	800b6f8 <xQueueGenericCreateStatic>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	e016      	b.n	800b1f2 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	e014      	b.n	800b1f2 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	2b01      	cmp	r3, #1
 800b1cc:	d110      	bne.n	800b1f0 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800b1ce:	2203      	movs	r2, #3
 800b1d0:	2100      	movs	r1, #0
 800b1d2:	2001      	movs	r0, #1
 800b1d4:	f000 fb02 	bl	800b7dc <xQueueGenericCreate>
 800b1d8:	60f8      	str	r0, [r7, #12]
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d005      	beq.n	800b1ec <osSemaphoreCreate+0x58>
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	2100      	movs	r1, #0
 800b1e6:	68f8      	ldr	r0, [r7, #12]
 800b1e8:	f000 fba2 	bl	800b930 <xQueueGenericSend>
      return sema;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	e000      	b.n	800b1f2 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b1f0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3710      	adds	r7, #16
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
	...

0800b1fc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b206:	2300      	movs	r3, #0
 800b208:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d101      	bne.n	800b214 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800b210:	2380      	movs	r3, #128	; 0x80
 800b212:	e03a      	b.n	800b28a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800b214:	2300      	movs	r3, #0
 800b216:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b21e:	d103      	bne.n	800b228 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800b220:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b224:	60fb      	str	r3, [r7, #12]
 800b226:	e009      	b.n	800b23c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d006      	beq.n	800b23c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d101      	bne.n	800b23c <osSemaphoreWait+0x40>
      ticks = 1;
 800b238:	2301      	movs	r3, #1
 800b23a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b23c:	f7ff fe84 	bl	800af48 <inHandlerMode>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d017      	beq.n	800b276 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b246:	f107 0308 	add.w	r3, r7, #8
 800b24a:	461a      	mov	r2, r3
 800b24c:	2100      	movs	r1, #0
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 ff6a 	bl	800c128 <xQueueReceiveFromISR>
 800b254:	4603      	mov	r3, r0
 800b256:	2b01      	cmp	r3, #1
 800b258:	d001      	beq.n	800b25e <osSemaphoreWait+0x62>
      return osErrorOS;
 800b25a:	23ff      	movs	r3, #255	; 0xff
 800b25c:	e015      	b.n	800b28a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d011      	beq.n	800b288 <osSemaphoreWait+0x8c>
 800b264:	4b0b      	ldr	r3, [pc, #44]	; (800b294 <osSemaphoreWait+0x98>)
 800b266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b26a:	601a      	str	r2, [r3, #0]
 800b26c:	f3bf 8f4f 	dsb	sy
 800b270:	f3bf 8f6f 	isb	sy
 800b274:	e008      	b.n	800b288 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800b276:	68f9      	ldr	r1, [r7, #12]
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f000 fe4d 	bl	800bf18 <xQueueSemaphoreTake>
 800b27e:	4603      	mov	r3, r0
 800b280:	2b01      	cmp	r3, #1
 800b282:	d001      	beq.n	800b288 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800b284:	23ff      	movs	r3, #255	; 0xff
 800b286:	e000      	b.n	800b28a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3710      	adds	r7, #16
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	e000ed04 	.word	0xe000ed04

0800b298 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800b2a8:	f7ff fe4e 	bl	800af48 <inHandlerMode>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d016      	beq.n	800b2e0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b2b2:	f107 0308 	add.w	r3, r7, #8
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 fcc7 	bl	800bc4c <xQueueGiveFromISR>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	2b01      	cmp	r3, #1
 800b2c2:	d001      	beq.n	800b2c8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800b2c4:	23ff      	movs	r3, #255	; 0xff
 800b2c6:	e017      	b.n	800b2f8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d013      	beq.n	800b2f6 <osSemaphoreRelease+0x5e>
 800b2ce:	4b0c      	ldr	r3, [pc, #48]	; (800b300 <osSemaphoreRelease+0x68>)
 800b2d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2d4:	601a      	str	r2, [r3, #0]
 800b2d6:	f3bf 8f4f 	dsb	sy
 800b2da:	f3bf 8f6f 	isb	sy
 800b2de:	e00a      	b.n	800b2f6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 fb22 	bl	800b930 <xQueueGenericSend>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b01      	cmp	r3, #1
 800b2f0:	d001      	beq.n	800b2f6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800b2f2:	23ff      	movs	r3, #255	; 0xff
 800b2f4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800b2f6:	68fb      	ldr	r3, [r7, #12]
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3710      	adds	r7, #16
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}
 800b300:	e000ed04 	.word	0xe000ed04

0800b304 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b304:	b590      	push	{r4, r7, lr}
 800b306:	b085      	sub	sp, #20
 800b308:	af02      	add	r7, sp, #8
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	689b      	ldr	r3, [r3, #8]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d012      	beq.n	800b33c <osMessageCreate+0x38>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	68db      	ldr	r3, [r3, #12]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d00e      	beq.n	800b33c <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6818      	ldr	r0, [r3, #0]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6859      	ldr	r1, [r3, #4]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	689a      	ldr	r2, [r3, #8]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	68dc      	ldr	r4, [r3, #12]
 800b32e:	2300      	movs	r3, #0
 800b330:	9300      	str	r3, [sp, #0]
 800b332:	4623      	mov	r3, r4
 800b334:	f000 f9e0 	bl	800b6f8 <xQueueGenericCreateStatic>
 800b338:	4603      	mov	r3, r0
 800b33a:	e008      	b.n	800b34e <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6818      	ldr	r0, [r3, #0]
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	2200      	movs	r2, #0
 800b346:	4619      	mov	r1, r3
 800b348:	f000 fa48 	bl	800b7dc <xQueueGenericCreate>
 800b34c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b34e:	4618      	mov	r0, r3
 800b350:	370c      	adds	r7, #12
 800b352:	46bd      	mov	sp, r7
 800b354:	bd90      	pop	{r4, r7, pc}
	...

0800b358 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b086      	sub	sp, #24
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	60f8      	str	r0, [r7, #12]
 800b360:	60b9      	str	r1, [r7, #8]
 800b362:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800b364:	2300      	movs	r3, #0
 800b366:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d101      	bne.n	800b376 <osMessagePut+0x1e>
    ticks = 1;
 800b372:	2301      	movs	r3, #1
 800b374:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800b376:	f7ff fde7 	bl	800af48 <inHandlerMode>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d018      	beq.n	800b3b2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800b380:	f107 0210 	add.w	r2, r7, #16
 800b384:	f107 0108 	add.w	r1, r7, #8
 800b388:	2300      	movs	r3, #0
 800b38a:	68f8      	ldr	r0, [r7, #12]
 800b38c:	f000 fbca 	bl	800bb24 <xQueueGenericSendFromISR>
 800b390:	4603      	mov	r3, r0
 800b392:	2b01      	cmp	r3, #1
 800b394:	d001      	beq.n	800b39a <osMessagePut+0x42>
      return osErrorOS;
 800b396:	23ff      	movs	r3, #255	; 0xff
 800b398:	e018      	b.n	800b3cc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d014      	beq.n	800b3ca <osMessagePut+0x72>
 800b3a0:	4b0c      	ldr	r3, [pc, #48]	; (800b3d4 <osMessagePut+0x7c>)
 800b3a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3a6:	601a      	str	r2, [r3, #0]
 800b3a8:	f3bf 8f4f 	dsb	sy
 800b3ac:	f3bf 8f6f 	isb	sy
 800b3b0:	e00b      	b.n	800b3ca <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800b3b2:	f107 0108 	add.w	r1, r7, #8
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	697a      	ldr	r2, [r7, #20]
 800b3ba:	68f8      	ldr	r0, [r7, #12]
 800b3bc:	f000 fab8 	bl	800b930 <xQueueGenericSend>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	d001      	beq.n	800b3ca <osMessagePut+0x72>
      return osErrorOS;
 800b3c6:	23ff      	movs	r3, #255	; 0xff
 800b3c8:	e000      	b.n	800b3cc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800b3ca:	2300      	movs	r3, #0
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3718      	adds	r7, #24
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}
 800b3d4:	e000ed04 	.word	0xe000ed04

0800b3d8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800b3d8:	b590      	push	{r4, r7, lr}
 800b3da:	b08b      	sub	sp, #44	; 0x2c
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d10a      	bne.n	800b408 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800b3f2:	2380      	movs	r3, #128	; 0x80
 800b3f4:	617b      	str	r3, [r7, #20]
    return event;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	461c      	mov	r4, r3
 800b3fa:	f107 0314 	add.w	r3, r7, #20
 800b3fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b402:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b406:	e054      	b.n	800b4b2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b408:	2300      	movs	r3, #0
 800b40a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b40c:	2300      	movs	r3, #0
 800b40e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b416:	d103      	bne.n	800b420 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800b418:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b41c:	627b      	str	r3, [r7, #36]	; 0x24
 800b41e:	e009      	b.n	800b434 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d006      	beq.n	800b434 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800b42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d101      	bne.n	800b434 <osMessageGet+0x5c>
      ticks = 1;
 800b430:	2301      	movs	r3, #1
 800b432:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b434:	f7ff fd88 	bl	800af48 <inHandlerMode>
 800b438:	4603      	mov	r3, r0
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d01c      	beq.n	800b478 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800b43e:	f107 0220 	add.w	r2, r7, #32
 800b442:	f107 0314 	add.w	r3, r7, #20
 800b446:	3304      	adds	r3, #4
 800b448:	4619      	mov	r1, r3
 800b44a:	68b8      	ldr	r0, [r7, #8]
 800b44c:	f000 fe6c 	bl	800c128 <xQueueReceiveFromISR>
 800b450:	4603      	mov	r3, r0
 800b452:	2b01      	cmp	r3, #1
 800b454:	d102      	bne.n	800b45c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800b456:	2310      	movs	r3, #16
 800b458:	617b      	str	r3, [r7, #20]
 800b45a:	e001      	b.n	800b460 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800b45c:	2300      	movs	r3, #0
 800b45e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b460:	6a3b      	ldr	r3, [r7, #32]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d01d      	beq.n	800b4a2 <osMessageGet+0xca>
 800b466:	4b15      	ldr	r3, [pc, #84]	; (800b4bc <osMessageGet+0xe4>)
 800b468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b46c:	601a      	str	r2, [r3, #0]
 800b46e:	f3bf 8f4f 	dsb	sy
 800b472:	f3bf 8f6f 	isb	sy
 800b476:	e014      	b.n	800b4a2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800b478:	f107 0314 	add.w	r3, r7, #20
 800b47c:	3304      	adds	r3, #4
 800b47e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b480:	4619      	mov	r1, r3
 800b482:	68b8      	ldr	r0, [r7, #8]
 800b484:	f000 fc6c 	bl	800bd60 <xQueueReceive>
 800b488:	4603      	mov	r3, r0
 800b48a:	2b01      	cmp	r3, #1
 800b48c:	d102      	bne.n	800b494 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800b48e:	2310      	movs	r3, #16
 800b490:	617b      	str	r3, [r7, #20]
 800b492:	e006      	b.n	800b4a2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b496:	2b00      	cmp	r3, #0
 800b498:	d101      	bne.n	800b49e <osMessageGet+0xc6>
 800b49a:	2300      	movs	r3, #0
 800b49c:	e000      	b.n	800b4a0 <osMessageGet+0xc8>
 800b49e:	2340      	movs	r3, #64	; 0x40
 800b4a0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	461c      	mov	r4, r3
 800b4a6:	f107 0314 	add.w	r3, r7, #20
 800b4aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b4ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b4b2:	68f8      	ldr	r0, [r7, #12]
 800b4b4:	372c      	adds	r7, #44	; 0x2c
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd90      	pop	{r4, r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	e000ed04 	.word	0xe000ed04

0800b4c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b083      	sub	sp, #12
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f103 0208 	add.w	r2, r3, #8
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b4d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f103 0208 	add.w	r2, r3, #8
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f103 0208 	add.w	r2, r3, #8
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b500:	b480      	push	{r7}
 800b502:	b083      	sub	sp, #12
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2200      	movs	r2, #0
 800b50c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b50e:	bf00      	nop
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr

0800b51a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b51a:	b480      	push	{r7}
 800b51c:	b085      	sub	sp, #20
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
 800b522:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	68fa      	ldr	r2, [r7, #12]
 800b52e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	689a      	ldr	r2, [r3, #8]
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	689b      	ldr	r3, [r3, #8]
 800b53c:	683a      	ldr	r2, [r7, #0]
 800b53e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	683a      	ldr	r2, [r7, #0]
 800b544:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	687a      	ldr	r2, [r7, #4]
 800b54a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	1c5a      	adds	r2, r3, #1
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	601a      	str	r2, [r3, #0]
}
 800b556:	bf00      	nop
 800b558:	3714      	adds	r7, #20
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr

0800b562 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b562:	b480      	push	{r7}
 800b564:	b085      	sub	sp, #20
 800b566:	af00      	add	r7, sp, #0
 800b568:	6078      	str	r0, [r7, #4]
 800b56a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b578:	d103      	bne.n	800b582 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	691b      	ldr	r3, [r3, #16]
 800b57e:	60fb      	str	r3, [r7, #12]
 800b580:	e00c      	b.n	800b59c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	3308      	adds	r3, #8
 800b586:	60fb      	str	r3, [r7, #12]
 800b588:	e002      	b.n	800b590 <vListInsert+0x2e>
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	60fb      	str	r3, [r7, #12]
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	68ba      	ldr	r2, [r7, #8]
 800b598:	429a      	cmp	r2, r3
 800b59a:	d2f6      	bcs.n	800b58a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	685a      	ldr	r2, [r3, #4]
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	683a      	ldr	r2, [r7, #0]
 800b5aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	68fa      	ldr	r2, [r7, #12]
 800b5b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	683a      	ldr	r2, [r7, #0]
 800b5b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	1c5a      	adds	r2, r3, #1
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	601a      	str	r2, [r3, #0]
}
 800b5c8:	bf00      	nop
 800b5ca:	3714      	adds	r7, #20
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr

0800b5d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	691b      	ldr	r3, [r3, #16]
 800b5e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	6892      	ldr	r2, [r2, #8]
 800b5ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	689b      	ldr	r3, [r3, #8]
 800b5f0:	687a      	ldr	r2, [r7, #4]
 800b5f2:	6852      	ldr	r2, [r2, #4]
 800b5f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d103      	bne.n	800b608 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	689a      	ldr	r2, [r3, #8]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2200      	movs	r2, #0
 800b60c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	1e5a      	subs	r2, r3, #1
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3714      	adds	r7, #20
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d109      	bne.n	800b650 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b640:	f383 8811 	msr	BASEPRI, r3
 800b644:	f3bf 8f6f 	isb	sy
 800b648:	f3bf 8f4f 	dsb	sy
 800b64c:	60bb      	str	r3, [r7, #8]
 800b64e:	e7fe      	b.n	800b64e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800b650:	f002 f854 	bl	800d6fc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681a      	ldr	r2, [r3, #0]
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b65c:	68f9      	ldr	r1, [r7, #12]
 800b65e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b660:	fb01 f303 	mul.w	r3, r1, r3
 800b664:	441a      	add	r2, r3
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2200      	movs	r2, #0
 800b66e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b680:	3b01      	subs	r3, #1
 800b682:	68f9      	ldr	r1, [r7, #12]
 800b684:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b686:	fb01 f303 	mul.w	r3, r1, r3
 800b68a:	441a      	add	r2, r3
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	22ff      	movs	r2, #255	; 0xff
 800b694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	22ff      	movs	r2, #255	; 0xff
 800b69c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d114      	bne.n	800b6d0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	691b      	ldr	r3, [r3, #16]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d01a      	beq.n	800b6e4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	3310      	adds	r3, #16
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f001 fafc 	bl	800ccb0 <xTaskRemoveFromEventList>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d012      	beq.n	800b6e4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b6be:	4b0d      	ldr	r3, [pc, #52]	; (800b6f4 <xQueueGenericReset+0xcc>)
 800b6c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6c4:	601a      	str	r2, [r3, #0]
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	f3bf 8f6f 	isb	sy
 800b6ce:	e009      	b.n	800b6e4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	3310      	adds	r3, #16
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f7ff fef3 	bl	800b4c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	3324      	adds	r3, #36	; 0x24
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f7ff feee 	bl	800b4c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b6e4:	f002 f838 	bl	800d758 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b6e8:	2301      	movs	r3, #1
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3710      	adds	r7, #16
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	e000ed04 	.word	0xe000ed04

0800b6f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b08e      	sub	sp, #56	; 0x38
 800b6fc:	af02      	add	r7, sp, #8
 800b6fe:	60f8      	str	r0, [r7, #12]
 800b700:	60b9      	str	r1, [r7, #8]
 800b702:	607a      	str	r2, [r7, #4]
 800b704:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d109      	bne.n	800b720 <xQueueGenericCreateStatic+0x28>
 800b70c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b710:	f383 8811 	msr	BASEPRI, r3
 800b714:	f3bf 8f6f 	isb	sy
 800b718:	f3bf 8f4f 	dsb	sy
 800b71c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b71e:	e7fe      	b.n	800b71e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d109      	bne.n	800b73a <xQueueGenericCreateStatic+0x42>
 800b726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b72a:	f383 8811 	msr	BASEPRI, r3
 800b72e:	f3bf 8f6f 	isb	sy
 800b732:	f3bf 8f4f 	dsb	sy
 800b736:	627b      	str	r3, [r7, #36]	; 0x24
 800b738:	e7fe      	b.n	800b738 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d002      	beq.n	800b746 <xQueueGenericCreateStatic+0x4e>
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d001      	beq.n	800b74a <xQueueGenericCreateStatic+0x52>
 800b746:	2301      	movs	r3, #1
 800b748:	e000      	b.n	800b74c <xQueueGenericCreateStatic+0x54>
 800b74a:	2300      	movs	r3, #0
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d109      	bne.n	800b764 <xQueueGenericCreateStatic+0x6c>
 800b750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b754:	f383 8811 	msr	BASEPRI, r3
 800b758:	f3bf 8f6f 	isb	sy
 800b75c:	f3bf 8f4f 	dsb	sy
 800b760:	623b      	str	r3, [r7, #32]
 800b762:	e7fe      	b.n	800b762 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d102      	bne.n	800b770 <xQueueGenericCreateStatic+0x78>
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d101      	bne.n	800b774 <xQueueGenericCreateStatic+0x7c>
 800b770:	2301      	movs	r3, #1
 800b772:	e000      	b.n	800b776 <xQueueGenericCreateStatic+0x7e>
 800b774:	2300      	movs	r3, #0
 800b776:	2b00      	cmp	r3, #0
 800b778:	d109      	bne.n	800b78e <xQueueGenericCreateStatic+0x96>
 800b77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b77e:	f383 8811 	msr	BASEPRI, r3
 800b782:	f3bf 8f6f 	isb	sy
 800b786:	f3bf 8f4f 	dsb	sy
 800b78a:	61fb      	str	r3, [r7, #28]
 800b78c:	e7fe      	b.n	800b78c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b78e:	2348      	movs	r3, #72	; 0x48
 800b790:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	2b48      	cmp	r3, #72	; 0x48
 800b796:	d009      	beq.n	800b7ac <xQueueGenericCreateStatic+0xb4>
 800b798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b79c:	f383 8811 	msr	BASEPRI, r3
 800b7a0:	f3bf 8f6f 	isb	sy
 800b7a4:	f3bf 8f4f 	dsb	sy
 800b7a8:	61bb      	str	r3, [r7, #24]
 800b7aa:	e7fe      	b.n	800b7aa <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b7b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d00d      	beq.n	800b7d2 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b7be:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b7c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c4:	9300      	str	r3, [sp, #0]
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	687a      	ldr	r2, [r7, #4]
 800b7ca:	68b9      	ldr	r1, [r7, #8]
 800b7cc:	68f8      	ldr	r0, [r7, #12]
 800b7ce:	f000 f842 	bl	800b856 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800b7d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	3730      	adds	r7, #48	; 0x30
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}

0800b7dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b08a      	sub	sp, #40	; 0x28
 800b7e0:	af02      	add	r7, sp, #8
 800b7e2:	60f8      	str	r0, [r7, #12]
 800b7e4:	60b9      	str	r1, [r7, #8]
 800b7e6:	4613      	mov	r3, r2
 800b7e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d109      	bne.n	800b804 <xQueueGenericCreate+0x28>
 800b7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f4:	f383 8811 	msr	BASEPRI, r3
 800b7f8:	f3bf 8f6f 	isb	sy
 800b7fc:	f3bf 8f4f 	dsb	sy
 800b800:	613b      	str	r3, [r7, #16]
 800b802:	e7fe      	b.n	800b802 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d102      	bne.n	800b810 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b80a:	2300      	movs	r3, #0
 800b80c:	61fb      	str	r3, [r7, #28]
 800b80e:	e004      	b.n	800b81a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	68ba      	ldr	r2, [r7, #8]
 800b814:	fb02 f303 	mul.w	r3, r2, r3
 800b818:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	3348      	adds	r3, #72	; 0x48
 800b81e:	4618      	mov	r0, r3
 800b820:	f002 f886 	bl	800d930 <pvPortMalloc>
 800b824:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b826:	69bb      	ldr	r3, [r7, #24]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d00f      	beq.n	800b84c <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	3348      	adds	r3, #72	; 0x48
 800b830:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	2200      	movs	r2, #0
 800b836:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b83a:	79fa      	ldrb	r2, [r7, #7]
 800b83c:	69bb      	ldr	r3, [r7, #24]
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	4613      	mov	r3, r2
 800b842:	697a      	ldr	r2, [r7, #20]
 800b844:	68b9      	ldr	r1, [r7, #8]
 800b846:	68f8      	ldr	r0, [r7, #12]
 800b848:	f000 f805 	bl	800b856 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800b84c:	69bb      	ldr	r3, [r7, #24]
	}
 800b84e:	4618      	mov	r0, r3
 800b850:	3720      	adds	r7, #32
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}

0800b856 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b856:	b580      	push	{r7, lr}
 800b858:	b084      	sub	sp, #16
 800b85a:	af00      	add	r7, sp, #0
 800b85c:	60f8      	str	r0, [r7, #12]
 800b85e:	60b9      	str	r1, [r7, #8]
 800b860:	607a      	str	r2, [r7, #4]
 800b862:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d103      	bne.n	800b872 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b86a:	69bb      	ldr	r3, [r7, #24]
 800b86c:	69ba      	ldr	r2, [r7, #24]
 800b86e:	601a      	str	r2, [r3, #0]
 800b870:	e002      	b.n	800b878 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b878:	69bb      	ldr	r3, [r7, #24]
 800b87a:	68fa      	ldr	r2, [r7, #12]
 800b87c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b87e:	69bb      	ldr	r3, [r7, #24]
 800b880:	68ba      	ldr	r2, [r7, #8]
 800b882:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b884:	2101      	movs	r1, #1
 800b886:	69b8      	ldr	r0, [r7, #24]
 800b888:	f7ff fece 	bl	800b628 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b88c:	bf00      	nop
 800b88e:	3710      	adds	r7, #16
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}

0800b894 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b894:	b580      	push	{r7, lr}
 800b896:	b082      	sub	sp, #8
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d00e      	beq.n	800b8c0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	2100      	movs	r1, #0
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 f838 	bl	800b930 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b8c0:	bf00      	nop
 800b8c2:	3708      	adds	r7, #8
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}

0800b8c8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b086      	sub	sp, #24
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	617b      	str	r3, [r7, #20]
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b8da:	79fb      	ldrb	r3, [r7, #7]
 800b8dc:	461a      	mov	r2, r3
 800b8de:	6939      	ldr	r1, [r7, #16]
 800b8e0:	6978      	ldr	r0, [r7, #20]
 800b8e2:	f7ff ff7b 	bl	800b7dc <xQueueGenericCreate>
 800b8e6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800b8e8:	68f8      	ldr	r0, [r7, #12]
 800b8ea:	f7ff ffd3 	bl	800b894 <prvInitialiseMutex>

		return pxNewQueue;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
	}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3718      	adds	r7, #24
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b088      	sub	sp, #32
 800b8fc:	af02      	add	r7, sp, #8
 800b8fe:	4603      	mov	r3, r0
 800b900:	6039      	str	r1, [r7, #0]
 800b902:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b904:	2301      	movs	r3, #1
 800b906:	617b      	str	r3, [r7, #20]
 800b908:	2300      	movs	r3, #0
 800b90a:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b90c:	79fb      	ldrb	r3, [r7, #7]
 800b90e:	9300      	str	r3, [sp, #0]
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	2200      	movs	r2, #0
 800b914:	6939      	ldr	r1, [r7, #16]
 800b916:	6978      	ldr	r0, [r7, #20]
 800b918:	f7ff feee 	bl	800b6f8 <xQueueGenericCreateStatic>
 800b91c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f7ff ffb8 	bl	800b894 <prvInitialiseMutex>

		return pxNewQueue;
 800b924:	68fb      	ldr	r3, [r7, #12]
	}
 800b926:	4618      	mov	r0, r3
 800b928:	3718      	adds	r7, #24
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
	...

0800b930 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b08e      	sub	sp, #56	; 0x38
 800b934:	af00      	add	r7, sp, #0
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	607a      	str	r2, [r7, #4]
 800b93c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b93e:	2300      	movs	r3, #0
 800b940:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d109      	bne.n	800b960 <xQueueGenericSend+0x30>
 800b94c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b950:	f383 8811 	msr	BASEPRI, r3
 800b954:	f3bf 8f6f 	isb	sy
 800b958:	f3bf 8f4f 	dsb	sy
 800b95c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b95e:	e7fe      	b.n	800b95e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d103      	bne.n	800b96e <xQueueGenericSend+0x3e>
 800b966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d101      	bne.n	800b972 <xQueueGenericSend+0x42>
 800b96e:	2301      	movs	r3, #1
 800b970:	e000      	b.n	800b974 <xQueueGenericSend+0x44>
 800b972:	2300      	movs	r3, #0
 800b974:	2b00      	cmp	r3, #0
 800b976:	d109      	bne.n	800b98c <xQueueGenericSend+0x5c>
 800b978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b97c:	f383 8811 	msr	BASEPRI, r3
 800b980:	f3bf 8f6f 	isb	sy
 800b984:	f3bf 8f4f 	dsb	sy
 800b988:	627b      	str	r3, [r7, #36]	; 0x24
 800b98a:	e7fe      	b.n	800b98a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	2b02      	cmp	r3, #2
 800b990:	d103      	bne.n	800b99a <xQueueGenericSend+0x6a>
 800b992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b996:	2b01      	cmp	r3, #1
 800b998:	d101      	bne.n	800b99e <xQueueGenericSend+0x6e>
 800b99a:	2301      	movs	r3, #1
 800b99c:	e000      	b.n	800b9a0 <xQueueGenericSend+0x70>
 800b99e:	2300      	movs	r3, #0
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d109      	bne.n	800b9b8 <xQueueGenericSend+0x88>
 800b9a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a8:	f383 8811 	msr	BASEPRI, r3
 800b9ac:	f3bf 8f6f 	isb	sy
 800b9b0:	f3bf 8f4f 	dsb	sy
 800b9b4:	623b      	str	r3, [r7, #32]
 800b9b6:	e7fe      	b.n	800b9b6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b9b8:	f001 fb36 	bl	800d028 <xTaskGetSchedulerState>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d102      	bne.n	800b9c8 <xQueueGenericSend+0x98>
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d101      	bne.n	800b9cc <xQueueGenericSend+0x9c>
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	e000      	b.n	800b9ce <xQueueGenericSend+0x9e>
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d109      	bne.n	800b9e6 <xQueueGenericSend+0xb6>
 800b9d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d6:	f383 8811 	msr	BASEPRI, r3
 800b9da:	f3bf 8f6f 	isb	sy
 800b9de:	f3bf 8f4f 	dsb	sy
 800b9e2:	61fb      	str	r3, [r7, #28]
 800b9e4:	e7fe      	b.n	800b9e4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9e6:	f001 fe89 	bl	800d6fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d302      	bcc.n	800b9fc <xQueueGenericSend+0xcc>
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	2b02      	cmp	r3, #2
 800b9fa:	d129      	bne.n	800ba50 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9fc:	683a      	ldr	r2, [r7, #0]
 800b9fe:	68b9      	ldr	r1, [r7, #8]
 800ba00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba02:	f000 fc26 	bl	800c252 <prvCopyDataToQueue>
 800ba06:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d010      	beq.n	800ba32 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba12:	3324      	adds	r3, #36	; 0x24
 800ba14:	4618      	mov	r0, r3
 800ba16:	f001 f94b 	bl	800ccb0 <xTaskRemoveFromEventList>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d013      	beq.n	800ba48 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba20:	4b3f      	ldr	r3, [pc, #252]	; (800bb20 <xQueueGenericSend+0x1f0>)
 800ba22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba26:	601a      	str	r2, [r3, #0]
 800ba28:	f3bf 8f4f 	dsb	sy
 800ba2c:	f3bf 8f6f 	isb	sy
 800ba30:	e00a      	b.n	800ba48 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d007      	beq.n	800ba48 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba38:	4b39      	ldr	r3, [pc, #228]	; (800bb20 <xQueueGenericSend+0x1f0>)
 800ba3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba3e:	601a      	str	r2, [r3, #0]
 800ba40:	f3bf 8f4f 	dsb	sy
 800ba44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba48:	f001 fe86 	bl	800d758 <vPortExitCritical>
				return pdPASS;
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	e063      	b.n	800bb18 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d103      	bne.n	800ba5e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba56:	f001 fe7f 	bl	800d758 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	e05c      	b.n	800bb18 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d106      	bne.n	800ba72 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba64:	f107 0314 	add.w	r3, r7, #20
 800ba68:	4618      	mov	r0, r3
 800ba6a:	f001 f983 	bl	800cd74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba72:	f001 fe71 	bl	800d758 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba76:	f000 ff15 	bl	800c8a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba7a:	f001 fe3f 	bl	800d6fc <vPortEnterCritical>
 800ba7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba84:	b25b      	sxtb	r3, r3
 800ba86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba8a:	d103      	bne.n	800ba94 <xQueueGenericSend+0x164>
 800ba8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba8e:	2200      	movs	r2, #0
 800ba90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba9a:	b25b      	sxtb	r3, r3
 800ba9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800baa0:	d103      	bne.n	800baaa <xQueueGenericSend+0x17a>
 800baa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa4:	2200      	movs	r2, #0
 800baa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800baaa:	f001 fe55 	bl	800d758 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800baae:	1d3a      	adds	r2, r7, #4
 800bab0:	f107 0314 	add.w	r3, r7, #20
 800bab4:	4611      	mov	r1, r2
 800bab6:	4618      	mov	r0, r3
 800bab8:	f001 f972 	bl	800cda0 <xTaskCheckForTimeOut>
 800babc:	4603      	mov	r3, r0
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d124      	bne.n	800bb0c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bac2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bac4:	f000 fcbd 	bl	800c442 <prvIsQueueFull>
 800bac8:	4603      	mov	r3, r0
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d018      	beq.n	800bb00 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad0:	3310      	adds	r3, #16
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	4611      	mov	r1, r2
 800bad6:	4618      	mov	r0, r3
 800bad8:	f001 f8c6 	bl	800cc68 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800badc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bade:	f000 fc48 	bl	800c372 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bae2:	f000 feed 	bl	800c8c0 <xTaskResumeAll>
 800bae6:	4603      	mov	r3, r0
 800bae8:	2b00      	cmp	r3, #0
 800baea:	f47f af7c 	bne.w	800b9e6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800baee:	4b0c      	ldr	r3, [pc, #48]	; (800bb20 <xQueueGenericSend+0x1f0>)
 800baf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800baf4:	601a      	str	r2, [r3, #0]
 800baf6:	f3bf 8f4f 	dsb	sy
 800bafa:	f3bf 8f6f 	isb	sy
 800bafe:	e772      	b.n	800b9e6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bb00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb02:	f000 fc36 	bl	800c372 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb06:	f000 fedb 	bl	800c8c0 <xTaskResumeAll>
 800bb0a:	e76c      	b.n	800b9e6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bb0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb0e:	f000 fc30 	bl	800c372 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb12:	f000 fed5 	bl	800c8c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bb16:	2300      	movs	r3, #0
		}
	}
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3738      	adds	r7, #56	; 0x38
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}
 800bb20:	e000ed04 	.word	0xe000ed04

0800bb24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b08e      	sub	sp, #56	; 0x38
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	60f8      	str	r0, [r7, #12]
 800bb2c:	60b9      	str	r1, [r7, #8]
 800bb2e:	607a      	str	r2, [r7, #4]
 800bb30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d109      	bne.n	800bb50 <xQueueGenericSendFromISR+0x2c>
 800bb3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb40:	f383 8811 	msr	BASEPRI, r3
 800bb44:	f3bf 8f6f 	isb	sy
 800bb48:	f3bf 8f4f 	dsb	sy
 800bb4c:	627b      	str	r3, [r7, #36]	; 0x24
 800bb4e:	e7fe      	b.n	800bb4e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d103      	bne.n	800bb5e <xQueueGenericSendFromISR+0x3a>
 800bb56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d101      	bne.n	800bb62 <xQueueGenericSendFromISR+0x3e>
 800bb5e:	2301      	movs	r3, #1
 800bb60:	e000      	b.n	800bb64 <xQueueGenericSendFromISR+0x40>
 800bb62:	2300      	movs	r3, #0
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d109      	bne.n	800bb7c <xQueueGenericSendFromISR+0x58>
 800bb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb6c:	f383 8811 	msr	BASEPRI, r3
 800bb70:	f3bf 8f6f 	isb	sy
 800bb74:	f3bf 8f4f 	dsb	sy
 800bb78:	623b      	str	r3, [r7, #32]
 800bb7a:	e7fe      	b.n	800bb7a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	2b02      	cmp	r3, #2
 800bb80:	d103      	bne.n	800bb8a <xQueueGenericSendFromISR+0x66>
 800bb82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	d101      	bne.n	800bb8e <xQueueGenericSendFromISR+0x6a>
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	e000      	b.n	800bb90 <xQueueGenericSendFromISR+0x6c>
 800bb8e:	2300      	movs	r3, #0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d109      	bne.n	800bba8 <xQueueGenericSendFromISR+0x84>
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	f383 8811 	msr	BASEPRI, r3
 800bb9c:	f3bf 8f6f 	isb	sy
 800bba0:	f3bf 8f4f 	dsb	sy
 800bba4:	61fb      	str	r3, [r7, #28]
 800bba6:	e7fe      	b.n	800bba6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bba8:	f001 fe84 	bl	800d8b4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bbac:	f3ef 8211 	mrs	r2, BASEPRI
 800bbb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbb4:	f383 8811 	msr	BASEPRI, r3
 800bbb8:	f3bf 8f6f 	isb	sy
 800bbbc:	f3bf 8f4f 	dsb	sy
 800bbc0:	61ba      	str	r2, [r7, #24]
 800bbc2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bbc4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bbc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bbc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d302      	bcc.n	800bbda <xQueueGenericSendFromISR+0xb6>
 800bbd4:	683b      	ldr	r3, [r7, #0]
 800bbd6:	2b02      	cmp	r3, #2
 800bbd8:	d12c      	bne.n	800bc34 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bbda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbe0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbe4:	683a      	ldr	r2, [r7, #0]
 800bbe6:	68b9      	ldr	r1, [r7, #8]
 800bbe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bbea:	f000 fb32 	bl	800c252 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbee:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bbf2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbf6:	d112      	bne.n	800bc1e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d016      	beq.n	800bc2e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc02:	3324      	adds	r3, #36	; 0x24
 800bc04:	4618      	mov	r0, r3
 800bc06:	f001 f853 	bl	800ccb0 <xTaskRemoveFromEventList>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d00e      	beq.n	800bc2e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d00b      	beq.n	800bc2e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2201      	movs	r2, #1
 800bc1a:	601a      	str	r2, [r3, #0]
 800bc1c:	e007      	b.n	800bc2e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bc22:	3301      	adds	r3, #1
 800bc24:	b2db      	uxtb	r3, r3
 800bc26:	b25a      	sxtb	r2, r3
 800bc28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc2e:	2301      	movs	r3, #1
 800bc30:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bc32:	e001      	b.n	800bc38 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc34:	2300      	movs	r3, #0
 800bc36:	637b      	str	r3, [r7, #52]	; 0x34
 800bc38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc3a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc3c:	693b      	ldr	r3, [r7, #16]
 800bc3e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3738      	adds	r7, #56	; 0x38
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b08e      	sub	sp, #56	; 0x38
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bc5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d109      	bne.n	800bc74 <xQueueGiveFromISR+0x28>
	__asm volatile
 800bc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc64:	f383 8811 	msr	BASEPRI, r3
 800bc68:	f3bf 8f6f 	isb	sy
 800bc6c:	f3bf 8f4f 	dsb	sy
 800bc70:	623b      	str	r3, [r7, #32]
 800bc72:	e7fe      	b.n	800bc72 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bc74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d009      	beq.n	800bc90 <xQueueGiveFromISR+0x44>
 800bc7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc80:	f383 8811 	msr	BASEPRI, r3
 800bc84:	f3bf 8f6f 	isb	sy
 800bc88:	f3bf 8f4f 	dsb	sy
 800bc8c:	61fb      	str	r3, [r7, #28]
 800bc8e:	e7fe      	b.n	800bc8e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800bc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d103      	bne.n	800bca0 <xQueueGiveFromISR+0x54>
 800bc98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d101      	bne.n	800bca4 <xQueueGiveFromISR+0x58>
 800bca0:	2301      	movs	r3, #1
 800bca2:	e000      	b.n	800bca6 <xQueueGiveFromISR+0x5a>
 800bca4:	2300      	movs	r3, #0
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d109      	bne.n	800bcbe <xQueueGiveFromISR+0x72>
 800bcaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcae:	f383 8811 	msr	BASEPRI, r3
 800bcb2:	f3bf 8f6f 	isb	sy
 800bcb6:	f3bf 8f4f 	dsb	sy
 800bcba:	61bb      	str	r3, [r7, #24]
 800bcbc:	e7fe      	b.n	800bcbc <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bcbe:	f001 fdf9 	bl	800d8b4 <vPortValidateInterruptPriority>
	__asm volatile
 800bcc2:	f3ef 8211 	mrs	r2, BASEPRI
 800bcc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcca:	f383 8811 	msr	BASEPRI, r3
 800bcce:	f3bf 8f6f 	isb	sy
 800bcd2:	f3bf 8f4f 	dsb	sy
 800bcd6:	617a      	str	r2, [r7, #20]
 800bcd8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bcda:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bcdc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bce2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bce8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d22b      	bcs.n	800bd46 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bcee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcf4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bcf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcfa:	1c5a      	adds	r2, r3, #1
 800bcfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcfe:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bd00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bd04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd08:	d112      	bne.n	800bd30 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d016      	beq.n	800bd40 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd14:	3324      	adds	r3, #36	; 0x24
 800bd16:	4618      	mov	r0, r3
 800bd18:	f000 ffca 	bl	800ccb0 <xTaskRemoveFromEventList>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d00e      	beq.n	800bd40 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d00b      	beq.n	800bd40 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	601a      	str	r2, [r3, #0]
 800bd2e:	e007      	b.n	800bd40 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bd30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd34:	3301      	adds	r3, #1
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	b25a      	sxtb	r2, r3
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bd40:	2301      	movs	r3, #1
 800bd42:	637b      	str	r3, [r7, #52]	; 0x34
 800bd44:	e001      	b.n	800bd4a <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bd46:	2300      	movs	r3, #0
 800bd48:	637b      	str	r3, [r7, #52]	; 0x34
 800bd4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd4c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3738      	adds	r7, #56	; 0x38
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
	...

0800bd60 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b08c      	sub	sp, #48	; 0x30
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60f8      	str	r0, [r7, #12]
 800bd68:	60b9      	str	r1, [r7, #8]
 800bd6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bd74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d109      	bne.n	800bd8e <xQueueReceive+0x2e>
	__asm volatile
 800bd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd7e:	f383 8811 	msr	BASEPRI, r3
 800bd82:	f3bf 8f6f 	isb	sy
 800bd86:	f3bf 8f4f 	dsb	sy
 800bd8a:	623b      	str	r3, [r7, #32]
 800bd8c:	e7fe      	b.n	800bd8c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d103      	bne.n	800bd9c <xQueueReceive+0x3c>
 800bd94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d101      	bne.n	800bda0 <xQueueReceive+0x40>
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	e000      	b.n	800bda2 <xQueueReceive+0x42>
 800bda0:	2300      	movs	r3, #0
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d109      	bne.n	800bdba <xQueueReceive+0x5a>
 800bda6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdaa:	f383 8811 	msr	BASEPRI, r3
 800bdae:	f3bf 8f6f 	isb	sy
 800bdb2:	f3bf 8f4f 	dsb	sy
 800bdb6:	61fb      	str	r3, [r7, #28]
 800bdb8:	e7fe      	b.n	800bdb8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bdba:	f001 f935 	bl	800d028 <xTaskGetSchedulerState>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d102      	bne.n	800bdca <xQueueReceive+0x6a>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d101      	bne.n	800bdce <xQueueReceive+0x6e>
 800bdca:	2301      	movs	r3, #1
 800bdcc:	e000      	b.n	800bdd0 <xQueueReceive+0x70>
 800bdce:	2300      	movs	r3, #0
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d109      	bne.n	800bde8 <xQueueReceive+0x88>
 800bdd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd8:	f383 8811 	msr	BASEPRI, r3
 800bddc:	f3bf 8f6f 	isb	sy
 800bde0:	f3bf 8f4f 	dsb	sy
 800bde4:	61bb      	str	r3, [r7, #24]
 800bde6:	e7fe      	b.n	800bde6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800bde8:	f001 fc88 	bl	800d6fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bdec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdf0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bdf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d01f      	beq.n	800be38 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bdf8:	68b9      	ldr	r1, [r7, #8]
 800bdfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdfc:	f000 fa93 	bl	800c326 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800be00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be02:	1e5a      	subs	r2, r3, #1
 800be04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be06:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be0a:	691b      	ldr	r3, [r3, #16]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00f      	beq.n	800be30 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be12:	3310      	adds	r3, #16
 800be14:	4618      	mov	r0, r3
 800be16:	f000 ff4b 	bl	800ccb0 <xTaskRemoveFromEventList>
 800be1a:	4603      	mov	r3, r0
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d007      	beq.n	800be30 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800be20:	4b3c      	ldr	r3, [pc, #240]	; (800bf14 <xQueueReceive+0x1b4>)
 800be22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be26:	601a      	str	r2, [r3, #0]
 800be28:	f3bf 8f4f 	dsb	sy
 800be2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800be30:	f001 fc92 	bl	800d758 <vPortExitCritical>
				return pdPASS;
 800be34:	2301      	movs	r3, #1
 800be36:	e069      	b.n	800bf0c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d103      	bne.n	800be46 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be3e:	f001 fc8b 	bl	800d758 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800be42:	2300      	movs	r3, #0
 800be44:	e062      	b.n	800bf0c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d106      	bne.n	800be5a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be4c:	f107 0310 	add.w	r3, r7, #16
 800be50:	4618      	mov	r0, r3
 800be52:	f000 ff8f 	bl	800cd74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be56:	2301      	movs	r3, #1
 800be58:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be5a:	f001 fc7d 	bl	800d758 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be5e:	f000 fd21 	bl	800c8a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be62:	f001 fc4b 	bl	800d6fc <vPortEnterCritical>
 800be66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800be6c:	b25b      	sxtb	r3, r3
 800be6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be72:	d103      	bne.n	800be7c <xQueueReceive+0x11c>
 800be74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be76:	2200      	movs	r2, #0
 800be78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800be7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be82:	b25b      	sxtb	r3, r3
 800be84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be88:	d103      	bne.n	800be92 <xQueueReceive+0x132>
 800be8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be8c:	2200      	movs	r2, #0
 800be8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800be92:	f001 fc61 	bl	800d758 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800be96:	1d3a      	adds	r2, r7, #4
 800be98:	f107 0310 	add.w	r3, r7, #16
 800be9c:	4611      	mov	r1, r2
 800be9e:	4618      	mov	r0, r3
 800bea0:	f000 ff7e 	bl	800cda0 <xTaskCheckForTimeOut>
 800bea4:	4603      	mov	r3, r0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d123      	bne.n	800bef2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800beaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800beac:	f000 fab3 	bl	800c416 <prvIsQueueEmpty>
 800beb0:	4603      	mov	r3, r0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d017      	beq.n	800bee6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800beb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb8:	3324      	adds	r3, #36	; 0x24
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	4611      	mov	r1, r2
 800bebe:	4618      	mov	r0, r3
 800bec0:	f000 fed2 	bl	800cc68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bec4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bec6:	f000 fa54 	bl	800c372 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800beca:	f000 fcf9 	bl	800c8c0 <xTaskResumeAll>
 800bece:	4603      	mov	r3, r0
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d189      	bne.n	800bde8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800bed4:	4b0f      	ldr	r3, [pc, #60]	; (800bf14 <xQueueReceive+0x1b4>)
 800bed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beda:	601a      	str	r2, [r3, #0]
 800bedc:	f3bf 8f4f 	dsb	sy
 800bee0:	f3bf 8f6f 	isb	sy
 800bee4:	e780      	b.n	800bde8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bee6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bee8:	f000 fa43 	bl	800c372 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800beec:	f000 fce8 	bl	800c8c0 <xTaskResumeAll>
 800bef0:	e77a      	b.n	800bde8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bef2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bef4:	f000 fa3d 	bl	800c372 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bef8:	f000 fce2 	bl	800c8c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800befc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800befe:	f000 fa8a 	bl	800c416 <prvIsQueueEmpty>
 800bf02:	4603      	mov	r3, r0
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f43f af6f 	beq.w	800bde8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bf0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	3730      	adds	r7, #48	; 0x30
 800bf10:	46bd      	mov	sp, r7
 800bf12:	bd80      	pop	{r7, pc}
 800bf14:	e000ed04 	.word	0xe000ed04

0800bf18 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b08e      	sub	sp, #56	; 0x38
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf22:	2300      	movs	r3, #0
 800bf24:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d109      	bne.n	800bf48 <xQueueSemaphoreTake+0x30>
 800bf34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf38:	f383 8811 	msr	BASEPRI, r3
 800bf3c:	f3bf 8f6f 	isb	sy
 800bf40:	f3bf 8f4f 	dsb	sy
 800bf44:	623b      	str	r3, [r7, #32]
 800bf46:	e7fe      	b.n	800bf46 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bf48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d009      	beq.n	800bf64 <xQueueSemaphoreTake+0x4c>
 800bf50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf54:	f383 8811 	msr	BASEPRI, r3
 800bf58:	f3bf 8f6f 	isb	sy
 800bf5c:	f3bf 8f4f 	dsb	sy
 800bf60:	61fb      	str	r3, [r7, #28]
 800bf62:	e7fe      	b.n	800bf62 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf64:	f001 f860 	bl	800d028 <xTaskGetSchedulerState>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d102      	bne.n	800bf74 <xQueueSemaphoreTake+0x5c>
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d101      	bne.n	800bf78 <xQueueSemaphoreTake+0x60>
 800bf74:	2301      	movs	r3, #1
 800bf76:	e000      	b.n	800bf7a <xQueueSemaphoreTake+0x62>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d109      	bne.n	800bf92 <xQueueSemaphoreTake+0x7a>
 800bf7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf82:	f383 8811 	msr	BASEPRI, r3
 800bf86:	f3bf 8f6f 	isb	sy
 800bf8a:	f3bf 8f4f 	dsb	sy
 800bf8e:	61bb      	str	r3, [r7, #24]
 800bf90:	e7fe      	b.n	800bf90 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf92:	f001 fbb3 	bl	800d6fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bf96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf9a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bf9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d024      	beq.n	800bfec <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bfa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfa4:	1e5a      	subs	r2, r3, #1
 800bfa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bfaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d104      	bne.n	800bfbc <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800bfb2:	f001 f9ff 	bl	800d3b4 <pvTaskIncrementMutexHeldCount>
 800bfb6:	4602      	mov	r2, r0
 800bfb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfba:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bfbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfbe:	691b      	ldr	r3, [r3, #16]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d00f      	beq.n	800bfe4 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfc6:	3310      	adds	r3, #16
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f000 fe71 	bl	800ccb0 <xTaskRemoveFromEventList>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d007      	beq.n	800bfe4 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfd4:	4b53      	ldr	r3, [pc, #332]	; (800c124 <xQueueSemaphoreTake+0x20c>)
 800bfd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfda:	601a      	str	r2, [r3, #0]
 800bfdc:	f3bf 8f4f 	dsb	sy
 800bfe0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bfe4:	f001 fbb8 	bl	800d758 <vPortExitCritical>
				return pdPASS;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e096      	b.n	800c11a <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d110      	bne.n	800c014 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d009      	beq.n	800c00c <xQueueSemaphoreTake+0xf4>
 800bff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bffc:	f383 8811 	msr	BASEPRI, r3
 800c000:	f3bf 8f6f 	isb	sy
 800c004:	f3bf 8f4f 	dsb	sy
 800c008:	617b      	str	r3, [r7, #20]
 800c00a:	e7fe      	b.n	800c00a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c00c:	f001 fba4 	bl	800d758 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c010:	2300      	movs	r3, #0
 800c012:	e082      	b.n	800c11a <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c016:	2b00      	cmp	r3, #0
 800c018:	d106      	bne.n	800c028 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c01a:	f107 030c 	add.w	r3, r7, #12
 800c01e:	4618      	mov	r0, r3
 800c020:	f000 fea8 	bl	800cd74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c024:	2301      	movs	r3, #1
 800c026:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c028:	f001 fb96 	bl	800d758 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c02c:	f000 fc3a 	bl	800c8a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c030:	f001 fb64 	bl	800d6fc <vPortEnterCritical>
 800c034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c036:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c03a:	b25b      	sxtb	r3, r3
 800c03c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c040:	d103      	bne.n	800c04a <xQueueSemaphoreTake+0x132>
 800c042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c044:	2200      	movs	r2, #0
 800c046:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c04a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c04c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c050:	b25b      	sxtb	r3, r3
 800c052:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c056:	d103      	bne.n	800c060 <xQueueSemaphoreTake+0x148>
 800c058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c05a:	2200      	movs	r2, #0
 800c05c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c060:	f001 fb7a 	bl	800d758 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c064:	463a      	mov	r2, r7
 800c066:	f107 030c 	add.w	r3, r7, #12
 800c06a:	4611      	mov	r1, r2
 800c06c:	4618      	mov	r0, r3
 800c06e:	f000 fe97 	bl	800cda0 <xTaskCheckForTimeOut>
 800c072:	4603      	mov	r3, r0
 800c074:	2b00      	cmp	r3, #0
 800c076:	d132      	bne.n	800c0de <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c078:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c07a:	f000 f9cc 	bl	800c416 <prvIsQueueEmpty>
 800c07e:	4603      	mov	r3, r0
 800c080:	2b00      	cmp	r3, #0
 800c082:	d026      	beq.n	800c0d2 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d109      	bne.n	800c0a0 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800c08c:	f001 fb36 	bl	800d6fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800c090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c092:	685b      	ldr	r3, [r3, #4]
 800c094:	4618      	mov	r0, r3
 800c096:	f000 ffe5 	bl	800d064 <xTaskPriorityInherit>
 800c09a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c09c:	f001 fb5c 	bl	800d758 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c0a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0a2:	3324      	adds	r3, #36	; 0x24
 800c0a4:	683a      	ldr	r2, [r7, #0]
 800c0a6:	4611      	mov	r1, r2
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f000 fddd 	bl	800cc68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c0ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0b0:	f000 f95f 	bl	800c372 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c0b4:	f000 fc04 	bl	800c8c0 <xTaskResumeAll>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	f47f af69 	bne.w	800bf92 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800c0c0:	4b18      	ldr	r3, [pc, #96]	; (800c124 <xQueueSemaphoreTake+0x20c>)
 800c0c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0c6:	601a      	str	r2, [r3, #0]
 800c0c8:	f3bf 8f4f 	dsb	sy
 800c0cc:	f3bf 8f6f 	isb	sy
 800c0d0:	e75f      	b.n	800bf92 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c0d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0d4:	f000 f94d 	bl	800c372 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0d8:	f000 fbf2 	bl	800c8c0 <xTaskResumeAll>
 800c0dc:	e759      	b.n	800bf92 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c0de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0e0:	f000 f947 	bl	800c372 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0e4:	f000 fbec 	bl	800c8c0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0ea:	f000 f994 	bl	800c416 <prvIsQueueEmpty>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f43f af4e 	beq.w	800bf92 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d00d      	beq.n	800c118 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800c0fc:	f001 fafe 	bl	800d6fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c100:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c102:	f000 f88e 	bl	800c222 <prvGetDisinheritPriorityAfterTimeout>
 800c106:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800c108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c10a:	685b      	ldr	r3, [r3, #4]
 800c10c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c10e:	4618      	mov	r0, r3
 800c110:	f001 f8b2 	bl	800d278 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c114:	f001 fb20 	bl	800d758 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c118:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3738      	adds	r7, #56	; 0x38
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}
 800c122:	bf00      	nop
 800c124:	e000ed04 	.word	0xe000ed04

0800c128 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b08e      	sub	sp, #56	; 0x38
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	60f8      	str	r0, [r7, #12]
 800c130:	60b9      	str	r1, [r7, #8]
 800c132:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d109      	bne.n	800c152 <xQueueReceiveFromISR+0x2a>
 800c13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c142:	f383 8811 	msr	BASEPRI, r3
 800c146:	f3bf 8f6f 	isb	sy
 800c14a:	f3bf 8f4f 	dsb	sy
 800c14e:	623b      	str	r3, [r7, #32]
 800c150:	e7fe      	b.n	800c150 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c152:	68bb      	ldr	r3, [r7, #8]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d103      	bne.n	800c160 <xQueueReceiveFromISR+0x38>
 800c158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c15a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d101      	bne.n	800c164 <xQueueReceiveFromISR+0x3c>
 800c160:	2301      	movs	r3, #1
 800c162:	e000      	b.n	800c166 <xQueueReceiveFromISR+0x3e>
 800c164:	2300      	movs	r3, #0
 800c166:	2b00      	cmp	r3, #0
 800c168:	d109      	bne.n	800c17e <xQueueReceiveFromISR+0x56>
 800c16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c16e:	f383 8811 	msr	BASEPRI, r3
 800c172:	f3bf 8f6f 	isb	sy
 800c176:	f3bf 8f4f 	dsb	sy
 800c17a:	61fb      	str	r3, [r7, #28]
 800c17c:	e7fe      	b.n	800c17c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c17e:	f001 fb99 	bl	800d8b4 <vPortValidateInterruptPriority>
	__asm volatile
 800c182:	f3ef 8211 	mrs	r2, BASEPRI
 800c186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c18a:	f383 8811 	msr	BASEPRI, r3
 800c18e:	f3bf 8f6f 	isb	sy
 800c192:	f3bf 8f4f 	dsb	sy
 800c196:	61ba      	str	r2, [r7, #24]
 800c198:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c19a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c19c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1a2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d02f      	beq.n	800c20a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c1aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c1b4:	68b9      	ldr	r1, [r7, #8]
 800c1b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c1b8:	f000 f8b5 	bl	800c326 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1be:	1e5a      	subs	r2, r3, #1
 800c1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c1c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c1c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1cc:	d112      	bne.n	800c1f4 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d0:	691b      	ldr	r3, [r3, #16]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d016      	beq.n	800c204 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d8:	3310      	adds	r3, #16
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f000 fd68 	bl	800ccb0 <xTaskRemoveFromEventList>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d00e      	beq.n	800c204 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d00b      	beq.n	800c204 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	601a      	str	r2, [r3, #0]
 800c1f2:	e007      	b.n	800c204 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c1f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1f8:	3301      	adds	r3, #1
 800c1fa:	b2db      	uxtb	r3, r3
 800c1fc:	b25a      	sxtb	r2, r3
 800c1fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c204:	2301      	movs	r3, #1
 800c206:	637b      	str	r3, [r7, #52]	; 0x34
 800c208:	e001      	b.n	800c20e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800c20a:	2300      	movs	r3, #0
 800c20c:	637b      	str	r3, [r7, #52]	; 0x34
 800c20e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c210:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3738      	adds	r7, #56	; 0x38
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}

0800c222 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c222:	b480      	push	{r7}
 800c224:	b085      	sub	sp, #20
 800c226:	af00      	add	r7, sp, #0
 800c228:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d006      	beq.n	800c240 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f1c3 0307 	rsb	r3, r3, #7
 800c23c:	60fb      	str	r3, [r7, #12]
 800c23e:	e001      	b.n	800c244 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c240:	2300      	movs	r3, #0
 800c242:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c244:	68fb      	ldr	r3, [r7, #12]
	}
 800c246:	4618      	mov	r0, r3
 800c248:	3714      	adds	r7, #20
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr

0800c252 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c252:	b580      	push	{r7, lr}
 800c254:	b086      	sub	sp, #24
 800c256:	af00      	add	r7, sp, #0
 800c258:	60f8      	str	r0, [r7, #12]
 800c25a:	60b9      	str	r1, [r7, #8]
 800c25c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c25e:	2300      	movs	r3, #0
 800c260:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c266:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d10d      	bne.n	800c28c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d14d      	bne.n	800c314 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	685b      	ldr	r3, [r3, #4]
 800c27c:	4618      	mov	r0, r3
 800c27e:	f000 ff77 	bl	800d170 <xTaskPriorityDisinherit>
 800c282:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2200      	movs	r2, #0
 800c288:	605a      	str	r2, [r3, #4]
 800c28a:	e043      	b.n	800c314 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d119      	bne.n	800c2c6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	6898      	ldr	r0, [r3, #8]
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c29a:	461a      	mov	r2, r3
 800c29c:	68b9      	ldr	r1, [r7, #8]
 800c29e:	f00a ffc8 	bl	8017232 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	689a      	ldr	r2, [r3, #8]
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2aa:	441a      	add	r2, r3
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	689a      	ldr	r2, [r3, #8]
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	685b      	ldr	r3, [r3, #4]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d32b      	bcc.n	800c314 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	681a      	ldr	r2, [r3, #0]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	609a      	str	r2, [r3, #8]
 800c2c4:	e026      	b.n	800c314 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	68d8      	ldr	r0, [r3, #12]
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2ce:	461a      	mov	r2, r3
 800c2d0:	68b9      	ldr	r1, [r7, #8]
 800c2d2:	f00a ffae 	bl	8017232 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	68da      	ldr	r2, [r3, #12]
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2de:	425b      	negs	r3, r3
 800c2e0:	441a      	add	r2, r3
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	68da      	ldr	r2, [r3, #12]
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	d207      	bcs.n	800c302 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	685a      	ldr	r2, [r3, #4]
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2fa:	425b      	negs	r3, r3
 800c2fc:	441a      	add	r2, r3
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2b02      	cmp	r3, #2
 800c306:	d105      	bne.n	800c314 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d002      	beq.n	800c314 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c30e:	693b      	ldr	r3, [r7, #16]
 800c310:	3b01      	subs	r3, #1
 800c312:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	1c5a      	adds	r2, r3, #1
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c31c:	697b      	ldr	r3, [r7, #20]
}
 800c31e:	4618      	mov	r0, r3
 800c320:	3718      	adds	r7, #24
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}

0800c326 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c326:	b580      	push	{r7, lr}
 800c328:	b082      	sub	sp, #8
 800c32a:	af00      	add	r7, sp, #0
 800c32c:	6078      	str	r0, [r7, #4]
 800c32e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c334:	2b00      	cmp	r3, #0
 800c336:	d018      	beq.n	800c36a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	68da      	ldr	r2, [r3, #12]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c340:	441a      	add	r2, r3
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	68da      	ldr	r2, [r3, #12]
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	685b      	ldr	r3, [r3, #4]
 800c34e:	429a      	cmp	r2, r3
 800c350:	d303      	bcc.n	800c35a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681a      	ldr	r2, [r3, #0]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	68d9      	ldr	r1, [r3, #12]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c362:	461a      	mov	r2, r3
 800c364:	6838      	ldr	r0, [r7, #0]
 800c366:	f00a ff64 	bl	8017232 <memcpy>
	}
}
 800c36a:	bf00      	nop
 800c36c:	3708      	adds	r7, #8
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}

0800c372 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c372:	b580      	push	{r7, lr}
 800c374:	b084      	sub	sp, #16
 800c376:	af00      	add	r7, sp, #0
 800c378:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c37a:	f001 f9bf 	bl	800d6fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c384:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c386:	e011      	b.n	800c3ac <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d012      	beq.n	800c3b6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	3324      	adds	r3, #36	; 0x24
 800c394:	4618      	mov	r0, r3
 800c396:	f000 fc8b 	bl	800ccb0 <xTaskRemoveFromEventList>
 800c39a:	4603      	mov	r3, r0
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d001      	beq.n	800c3a4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c3a0:	f000 fd5e 	bl	800ce60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c3a4:	7bfb      	ldrb	r3, [r7, #15]
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	dce9      	bgt.n	800c388 <prvUnlockQueue+0x16>
 800c3b4:	e000      	b.n	800c3b8 <prvUnlockQueue+0x46>
					break;
 800c3b6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	22ff      	movs	r2, #255	; 0xff
 800c3bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c3c0:	f001 f9ca 	bl	800d758 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c3c4:	f001 f99a 	bl	800d6fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c3ce:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c3d0:	e011      	b.n	800c3f6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	691b      	ldr	r3, [r3, #16]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d012      	beq.n	800c400 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	3310      	adds	r3, #16
 800c3de:	4618      	mov	r0, r3
 800c3e0:	f000 fc66 	bl	800ccb0 <xTaskRemoveFromEventList>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d001      	beq.n	800c3ee <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c3ea:	f000 fd39 	bl	800ce60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c3ee:	7bbb      	ldrb	r3, [r7, #14]
 800c3f0:	3b01      	subs	r3, #1
 800c3f2:	b2db      	uxtb	r3, r3
 800c3f4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c3f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	dce9      	bgt.n	800c3d2 <prvUnlockQueue+0x60>
 800c3fe:	e000      	b.n	800c402 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c400:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	22ff      	movs	r2, #255	; 0xff
 800c406:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c40a:	f001 f9a5 	bl	800d758 <vPortExitCritical>
}
 800c40e:	bf00      	nop
 800c410:	3710      	adds	r7, #16
 800c412:	46bd      	mov	sp, r7
 800c414:	bd80      	pop	{r7, pc}

0800c416 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c416:	b580      	push	{r7, lr}
 800c418:	b084      	sub	sp, #16
 800c41a:	af00      	add	r7, sp, #0
 800c41c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c41e:	f001 f96d 	bl	800d6fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c426:	2b00      	cmp	r3, #0
 800c428:	d102      	bne.n	800c430 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c42a:	2301      	movs	r3, #1
 800c42c:	60fb      	str	r3, [r7, #12]
 800c42e:	e001      	b.n	800c434 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c430:	2300      	movs	r3, #0
 800c432:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c434:	f001 f990 	bl	800d758 <vPortExitCritical>

	return xReturn;
 800c438:	68fb      	ldr	r3, [r7, #12]
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3710      	adds	r7, #16
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}

0800c442 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c442:	b580      	push	{r7, lr}
 800c444:	b084      	sub	sp, #16
 800c446:	af00      	add	r7, sp, #0
 800c448:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c44a:	f001 f957 	bl	800d6fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c456:	429a      	cmp	r2, r3
 800c458:	d102      	bne.n	800c460 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c45a:	2301      	movs	r3, #1
 800c45c:	60fb      	str	r3, [r7, #12]
 800c45e:	e001      	b.n	800c464 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c460:	2300      	movs	r3, #0
 800c462:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c464:	f001 f978 	bl	800d758 <vPortExitCritical>

	return xReturn;
 800c468:	68fb      	ldr	r3, [r7, #12]
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3710      	adds	r7, #16
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}

0800c472 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c472:	b580      	push	{r7, lr}
 800c474:	b08e      	sub	sp, #56	; 0x38
 800c476:	af04      	add	r7, sp, #16
 800c478:	60f8      	str	r0, [r7, #12]
 800c47a:	60b9      	str	r1, [r7, #8]
 800c47c:	607a      	str	r2, [r7, #4]
 800c47e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c482:	2b00      	cmp	r3, #0
 800c484:	d109      	bne.n	800c49a <xTaskCreateStatic+0x28>
	__asm volatile
 800c486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c48a:	f383 8811 	msr	BASEPRI, r3
 800c48e:	f3bf 8f6f 	isb	sy
 800c492:	f3bf 8f4f 	dsb	sy
 800c496:	623b      	str	r3, [r7, #32]
 800c498:	e7fe      	b.n	800c498 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800c49a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d109      	bne.n	800c4b4 <xTaskCreateStatic+0x42>
 800c4a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a4:	f383 8811 	msr	BASEPRI, r3
 800c4a8:	f3bf 8f6f 	isb	sy
 800c4ac:	f3bf 8f4f 	dsb	sy
 800c4b0:	61fb      	str	r3, [r7, #28]
 800c4b2:	e7fe      	b.n	800c4b2 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c4b4:	2354      	movs	r3, #84	; 0x54
 800c4b6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	2b54      	cmp	r3, #84	; 0x54
 800c4bc:	d009      	beq.n	800c4d2 <xTaskCreateStatic+0x60>
 800c4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c2:	f383 8811 	msr	BASEPRI, r3
 800c4c6:	f3bf 8f6f 	isb	sy
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	61bb      	str	r3, [r7, #24]
 800c4d0:	e7fe      	b.n	800c4d0 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c4d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d01e      	beq.n	800c516 <xTaskCreateStatic+0xa4>
 800c4d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d01b      	beq.n	800c516 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c4de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4e0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c4e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4e6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c4e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4ea:	2202      	movs	r2, #2
 800c4ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	9303      	str	r3, [sp, #12]
 800c4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4f6:	9302      	str	r3, [sp, #8]
 800c4f8:	f107 0314 	add.w	r3, r7, #20
 800c4fc:	9301      	str	r3, [sp, #4]
 800c4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c500:	9300      	str	r3, [sp, #0]
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	687a      	ldr	r2, [r7, #4]
 800c506:	68b9      	ldr	r1, [r7, #8]
 800c508:	68f8      	ldr	r0, [r7, #12]
 800c50a:	f000 f850 	bl	800c5ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c50e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c510:	f000 f8cc 	bl	800c6ac <prvAddNewTaskToReadyList>
 800c514:	e001      	b.n	800c51a <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800c516:	2300      	movs	r3, #0
 800c518:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c51a:	697b      	ldr	r3, [r7, #20]
	}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3728      	adds	r7, #40	; 0x28
 800c520:	46bd      	mov	sp, r7
 800c522:	bd80      	pop	{r7, pc}

0800c524 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c524:	b580      	push	{r7, lr}
 800c526:	b08c      	sub	sp, #48	; 0x30
 800c528:	af04      	add	r7, sp, #16
 800c52a:	60f8      	str	r0, [r7, #12]
 800c52c:	60b9      	str	r1, [r7, #8]
 800c52e:	603b      	str	r3, [r7, #0]
 800c530:	4613      	mov	r3, r2
 800c532:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c534:	88fb      	ldrh	r3, [r7, #6]
 800c536:	009b      	lsls	r3, r3, #2
 800c538:	4618      	mov	r0, r3
 800c53a:	f001 f9f9 	bl	800d930 <pvPortMalloc>
 800c53e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d00e      	beq.n	800c564 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800c546:	2054      	movs	r0, #84	; 0x54
 800c548:	f001 f9f2 	bl	800d930 <pvPortMalloc>
 800c54c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c54e:	69fb      	ldr	r3, [r7, #28]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d003      	beq.n	800c55c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c554:	69fb      	ldr	r3, [r7, #28]
 800c556:	697a      	ldr	r2, [r7, #20]
 800c558:	631a      	str	r2, [r3, #48]	; 0x30
 800c55a:	e005      	b.n	800c568 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c55c:	6978      	ldr	r0, [r7, #20]
 800c55e:	f001 faa9 	bl	800dab4 <vPortFree>
 800c562:	e001      	b.n	800c568 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c564:	2300      	movs	r3, #0
 800c566:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c568:	69fb      	ldr	r3, [r7, #28]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d017      	beq.n	800c59e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	2200      	movs	r2, #0
 800c572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c576:	88fa      	ldrh	r2, [r7, #6]
 800c578:	2300      	movs	r3, #0
 800c57a:	9303      	str	r3, [sp, #12]
 800c57c:	69fb      	ldr	r3, [r7, #28]
 800c57e:	9302      	str	r3, [sp, #8]
 800c580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c582:	9301      	str	r3, [sp, #4]
 800c584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c586:	9300      	str	r3, [sp, #0]
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	68b9      	ldr	r1, [r7, #8]
 800c58c:	68f8      	ldr	r0, [r7, #12]
 800c58e:	f000 f80e 	bl	800c5ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c592:	69f8      	ldr	r0, [r7, #28]
 800c594:	f000 f88a 	bl	800c6ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c598:	2301      	movs	r3, #1
 800c59a:	61bb      	str	r3, [r7, #24]
 800c59c:	e002      	b.n	800c5a4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c59e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c5a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c5a4:	69bb      	ldr	r3, [r7, #24]
	}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3720      	adds	r7, #32
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}

0800c5ae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c5ae:	b580      	push	{r7, lr}
 800c5b0:	b088      	sub	sp, #32
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	60f8      	str	r0, [r7, #12]
 800c5b6:	60b9      	str	r1, [r7, #8]
 800c5b8:	607a      	str	r2, [r7, #4]
 800c5ba:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800c5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c5c6:	3b01      	subs	r3, #1
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	4413      	add	r3, r2
 800c5cc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800c5ce:	69bb      	ldr	r3, [r7, #24]
 800c5d0:	f023 0307 	bic.w	r3, r3, #7
 800c5d4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c5d6:	69bb      	ldr	r3, [r7, #24]
 800c5d8:	f003 0307 	and.w	r3, r3, #7
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d009      	beq.n	800c5f4 <prvInitialiseNewTask+0x46>
 800c5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5e4:	f383 8811 	msr	BASEPRI, r3
 800c5e8:	f3bf 8f6f 	isb	sy
 800c5ec:	f3bf 8f4f 	dsb	sy
 800c5f0:	617b      	str	r3, [r7, #20]
 800c5f2:	e7fe      	b.n	800c5f2 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	61fb      	str	r3, [r7, #28]
 800c5f8:	e012      	b.n	800c620 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c5fa:	68ba      	ldr	r2, [r7, #8]
 800c5fc:	69fb      	ldr	r3, [r7, #28]
 800c5fe:	4413      	add	r3, r2
 800c600:	7819      	ldrb	r1, [r3, #0]
 800c602:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c604:	69fb      	ldr	r3, [r7, #28]
 800c606:	4413      	add	r3, r2
 800c608:	3334      	adds	r3, #52	; 0x34
 800c60a:	460a      	mov	r2, r1
 800c60c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800c60e:	68ba      	ldr	r2, [r7, #8]
 800c610:	69fb      	ldr	r3, [r7, #28]
 800c612:	4413      	add	r3, r2
 800c614:	781b      	ldrb	r3, [r3, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d006      	beq.n	800c628 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c61a:	69fb      	ldr	r3, [r7, #28]
 800c61c:	3301      	adds	r3, #1
 800c61e:	61fb      	str	r3, [r7, #28]
 800c620:	69fb      	ldr	r3, [r7, #28]
 800c622:	2b0f      	cmp	r3, #15
 800c624:	d9e9      	bls.n	800c5fa <prvInitialiseNewTask+0x4c>
 800c626:	e000      	b.n	800c62a <prvInitialiseNewTask+0x7c>
		{
			break;
 800c628:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c62a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62c:	2200      	movs	r2, #0
 800c62e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c634:	2b06      	cmp	r3, #6
 800c636:	d901      	bls.n	800c63c <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c638:	2306      	movs	r3, #6
 800c63a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c640:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c644:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c646:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c64a:	2200      	movs	r2, #0
 800c64c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c650:	3304      	adds	r3, #4
 800c652:	4618      	mov	r0, r3
 800c654:	f7fe ff54 	bl	800b500 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c65a:	3318      	adds	r3, #24
 800c65c:	4618      	mov	r0, r3
 800c65e:	f7fe ff4f 	bl	800b500 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c664:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c666:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c66a:	f1c3 0207 	rsb	r2, r3, #7
 800c66e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c670:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c674:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c676:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67a:	2200      	movs	r2, #0
 800c67c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c680:	2200      	movs	r2, #0
 800c682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c686:	683a      	ldr	r2, [r7, #0]
 800c688:	68f9      	ldr	r1, [r7, #12]
 800c68a:	69b8      	ldr	r0, [r7, #24]
 800c68c:	f000 ff0c 	bl	800d4a8 <pxPortInitialiseStack>
 800c690:	4602      	mov	r2, r0
 800c692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c694:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800c696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d002      	beq.n	800c6a2 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c69c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c69e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6a2:	bf00      	nop
 800c6a4:	3720      	adds	r7, #32
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	bd80      	pop	{r7, pc}
	...

0800c6ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c6b4:	f001 f822 	bl	800d6fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c6b8:	4b2a      	ldr	r3, [pc, #168]	; (800c764 <prvAddNewTaskToReadyList+0xb8>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	3301      	adds	r3, #1
 800c6be:	4a29      	ldr	r2, [pc, #164]	; (800c764 <prvAddNewTaskToReadyList+0xb8>)
 800c6c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c6c2:	4b29      	ldr	r3, [pc, #164]	; (800c768 <prvAddNewTaskToReadyList+0xbc>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d109      	bne.n	800c6de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c6ca:	4a27      	ldr	r2, [pc, #156]	; (800c768 <prvAddNewTaskToReadyList+0xbc>)
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c6d0:	4b24      	ldr	r3, [pc, #144]	; (800c764 <prvAddNewTaskToReadyList+0xb8>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d110      	bne.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c6d8:	f000 fbe6 	bl	800cea8 <prvInitialiseTaskLists>
 800c6dc:	e00d      	b.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c6de:	4b23      	ldr	r3, [pc, #140]	; (800c76c <prvAddNewTaskToReadyList+0xc0>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d109      	bne.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c6e6:	4b20      	ldr	r3, [pc, #128]	; (800c768 <prvAddNewTaskToReadyList+0xbc>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d802      	bhi.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c6f4:	4a1c      	ldr	r2, [pc, #112]	; (800c768 <prvAddNewTaskToReadyList+0xbc>)
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c6fa:	4b1d      	ldr	r3, [pc, #116]	; (800c770 <prvAddNewTaskToReadyList+0xc4>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	3301      	adds	r3, #1
 800c700:	4a1b      	ldr	r2, [pc, #108]	; (800c770 <prvAddNewTaskToReadyList+0xc4>)
 800c702:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c708:	2201      	movs	r2, #1
 800c70a:	409a      	lsls	r2, r3
 800c70c:	4b19      	ldr	r3, [pc, #100]	; (800c774 <prvAddNewTaskToReadyList+0xc8>)
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	4313      	orrs	r3, r2
 800c712:	4a18      	ldr	r2, [pc, #96]	; (800c774 <prvAddNewTaskToReadyList+0xc8>)
 800c714:	6013      	str	r3, [r2, #0]
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c71a:	4613      	mov	r3, r2
 800c71c:	009b      	lsls	r3, r3, #2
 800c71e:	4413      	add	r3, r2
 800c720:	009b      	lsls	r3, r3, #2
 800c722:	4a15      	ldr	r2, [pc, #84]	; (800c778 <prvAddNewTaskToReadyList+0xcc>)
 800c724:	441a      	add	r2, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	3304      	adds	r3, #4
 800c72a:	4619      	mov	r1, r3
 800c72c:	4610      	mov	r0, r2
 800c72e:	f7fe fef4 	bl	800b51a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c732:	f001 f811 	bl	800d758 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c736:	4b0d      	ldr	r3, [pc, #52]	; (800c76c <prvAddNewTaskToReadyList+0xc0>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d00e      	beq.n	800c75c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c73e:	4b0a      	ldr	r3, [pc, #40]	; (800c768 <prvAddNewTaskToReadyList+0xbc>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c748:	429a      	cmp	r2, r3
 800c74a:	d207      	bcs.n	800c75c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c74c:	4b0b      	ldr	r3, [pc, #44]	; (800c77c <prvAddNewTaskToReadyList+0xd0>)
 800c74e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c752:	601a      	str	r2, [r3, #0]
 800c754:	f3bf 8f4f 	dsb	sy
 800c758:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c75c:	bf00      	nop
 800c75e:	3708      	adds	r7, #8
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}
 800c764:	20000560 	.word	0x20000560
 800c768:	20000460 	.word	0x20000460
 800c76c:	2000056c 	.word	0x2000056c
 800c770:	2000057c 	.word	0x2000057c
 800c774:	20000568 	.word	0x20000568
 800c778:	20000464 	.word	0x20000464
 800c77c:	e000ed04 	.word	0xe000ed04

0800c780 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c788:	2300      	movs	r3, #0
 800c78a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d016      	beq.n	800c7c0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c792:	4b13      	ldr	r3, [pc, #76]	; (800c7e0 <vTaskDelay+0x60>)
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d009      	beq.n	800c7ae <vTaskDelay+0x2e>
 800c79a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c79e:	f383 8811 	msr	BASEPRI, r3
 800c7a2:	f3bf 8f6f 	isb	sy
 800c7a6:	f3bf 8f4f 	dsb	sy
 800c7aa:	60bb      	str	r3, [r7, #8]
 800c7ac:	e7fe      	b.n	800c7ac <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800c7ae:	f000 f879 	bl	800c8a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c7b2:	2100      	movs	r1, #0
 800c7b4:	6878      	ldr	r0, [r7, #4]
 800c7b6:	f000 fe11 	bl	800d3dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c7ba:	f000 f881 	bl	800c8c0 <xTaskResumeAll>
 800c7be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d107      	bne.n	800c7d6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800c7c6:	4b07      	ldr	r3, [pc, #28]	; (800c7e4 <vTaskDelay+0x64>)
 800c7c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7cc:	601a      	str	r2, [r3, #0]
 800c7ce:	f3bf 8f4f 	dsb	sy
 800c7d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c7d6:	bf00      	nop
 800c7d8:	3710      	adds	r7, #16
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}
 800c7de:	bf00      	nop
 800c7e0:	20000588 	.word	0x20000588
 800c7e4:	e000ed04 	.word	0xe000ed04

0800c7e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b08a      	sub	sp, #40	; 0x28
 800c7ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c7f6:	463a      	mov	r2, r7
 800c7f8:	1d39      	adds	r1, r7, #4
 800c7fa:	f107 0308 	add.w	r3, r7, #8
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7f4 f99c 	bl	8000b3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c804:	6839      	ldr	r1, [r7, #0]
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	68ba      	ldr	r2, [r7, #8]
 800c80a:	9202      	str	r2, [sp, #8]
 800c80c:	9301      	str	r3, [sp, #4]
 800c80e:	2300      	movs	r3, #0
 800c810:	9300      	str	r3, [sp, #0]
 800c812:	2300      	movs	r3, #0
 800c814:	460a      	mov	r2, r1
 800c816:	491d      	ldr	r1, [pc, #116]	; (800c88c <vTaskStartScheduler+0xa4>)
 800c818:	481d      	ldr	r0, [pc, #116]	; (800c890 <vTaskStartScheduler+0xa8>)
 800c81a:	f7ff fe2a 	bl	800c472 <xTaskCreateStatic>
 800c81e:	4602      	mov	r2, r0
 800c820:	4b1c      	ldr	r3, [pc, #112]	; (800c894 <vTaskStartScheduler+0xac>)
 800c822:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c824:	4b1b      	ldr	r3, [pc, #108]	; (800c894 <vTaskStartScheduler+0xac>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d002      	beq.n	800c832 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c82c:	2301      	movs	r3, #1
 800c82e:	617b      	str	r3, [r7, #20]
 800c830:	e001      	b.n	800c836 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c832:	2300      	movs	r3, #0
 800c834:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d115      	bne.n	800c868 <vTaskStartScheduler+0x80>
 800c83c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c840:	f383 8811 	msr	BASEPRI, r3
 800c844:	f3bf 8f6f 	isb	sy
 800c848:	f3bf 8f4f 	dsb	sy
 800c84c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c84e:	4b12      	ldr	r3, [pc, #72]	; (800c898 <vTaskStartScheduler+0xb0>)
 800c850:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c854:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c856:	4b11      	ldr	r3, [pc, #68]	; (800c89c <vTaskStartScheduler+0xb4>)
 800c858:	2201      	movs	r2, #1
 800c85a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800c85c:	4b10      	ldr	r3, [pc, #64]	; (800c8a0 <vTaskStartScheduler+0xb8>)
 800c85e:	2200      	movs	r2, #0
 800c860:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c862:	f000 fead 	bl	800d5c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c866:	e00d      	b.n	800c884 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c86e:	d109      	bne.n	800c884 <vTaskStartScheduler+0x9c>
 800c870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c874:	f383 8811 	msr	BASEPRI, r3
 800c878:	f3bf 8f6f 	isb	sy
 800c87c:	f3bf 8f4f 	dsb	sy
 800c880:	60fb      	str	r3, [r7, #12]
 800c882:	e7fe      	b.n	800c882 <vTaskStartScheduler+0x9a>
}
 800c884:	bf00      	nop
 800c886:	3718      	adds	r7, #24
 800c888:	46bd      	mov	sp, r7
 800c88a:	bd80      	pop	{r7, pc}
 800c88c:	0801855c 	.word	0x0801855c
 800c890:	0800ce79 	.word	0x0800ce79
 800c894:	20000584 	.word	0x20000584
 800c898:	20000580 	.word	0x20000580
 800c89c:	2000056c 	.word	0x2000056c
 800c8a0:	20000564 	.word	0x20000564

0800c8a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c8a8:	4b04      	ldr	r3, [pc, #16]	; (800c8bc <vTaskSuspendAll+0x18>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	4a03      	ldr	r2, [pc, #12]	; (800c8bc <vTaskSuspendAll+0x18>)
 800c8b0:	6013      	str	r3, [r2, #0]
}
 800c8b2:	bf00      	nop
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ba:	4770      	bx	lr
 800c8bc:	20000588 	.word	0x20000588

0800c8c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b084      	sub	sp, #16
 800c8c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c8ce:	4b41      	ldr	r3, [pc, #260]	; (800c9d4 <xTaskResumeAll+0x114>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d109      	bne.n	800c8ea <xTaskResumeAll+0x2a>
 800c8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8da:	f383 8811 	msr	BASEPRI, r3
 800c8de:	f3bf 8f6f 	isb	sy
 800c8e2:	f3bf 8f4f 	dsb	sy
 800c8e6:	603b      	str	r3, [r7, #0]
 800c8e8:	e7fe      	b.n	800c8e8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c8ea:	f000 ff07 	bl	800d6fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c8ee:	4b39      	ldr	r3, [pc, #228]	; (800c9d4 <xTaskResumeAll+0x114>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	3b01      	subs	r3, #1
 800c8f4:	4a37      	ldr	r2, [pc, #220]	; (800c9d4 <xTaskResumeAll+0x114>)
 800c8f6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8f8:	4b36      	ldr	r3, [pc, #216]	; (800c9d4 <xTaskResumeAll+0x114>)
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d161      	bne.n	800c9c4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c900:	4b35      	ldr	r3, [pc, #212]	; (800c9d8 <xTaskResumeAll+0x118>)
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d05d      	beq.n	800c9c4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c908:	e02e      	b.n	800c968 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800c90a:	4b34      	ldr	r3, [pc, #208]	; (800c9dc <xTaskResumeAll+0x11c>)
 800c90c:	68db      	ldr	r3, [r3, #12]
 800c90e:	68db      	ldr	r3, [r3, #12]
 800c910:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	3318      	adds	r3, #24
 800c916:	4618      	mov	r0, r3
 800c918:	f7fe fe5c 	bl	800b5d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	3304      	adds	r3, #4
 800c920:	4618      	mov	r0, r3
 800c922:	f7fe fe57 	bl	800b5d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c92a:	2201      	movs	r2, #1
 800c92c:	409a      	lsls	r2, r3
 800c92e:	4b2c      	ldr	r3, [pc, #176]	; (800c9e0 <xTaskResumeAll+0x120>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	4313      	orrs	r3, r2
 800c934:	4a2a      	ldr	r2, [pc, #168]	; (800c9e0 <xTaskResumeAll+0x120>)
 800c936:	6013      	str	r3, [r2, #0]
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c93c:	4613      	mov	r3, r2
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	4413      	add	r3, r2
 800c942:	009b      	lsls	r3, r3, #2
 800c944:	4a27      	ldr	r2, [pc, #156]	; (800c9e4 <xTaskResumeAll+0x124>)
 800c946:	441a      	add	r2, r3
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	3304      	adds	r3, #4
 800c94c:	4619      	mov	r1, r3
 800c94e:	4610      	mov	r0, r2
 800c950:	f7fe fde3 	bl	800b51a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c958:	4b23      	ldr	r3, [pc, #140]	; (800c9e8 <xTaskResumeAll+0x128>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c95e:	429a      	cmp	r2, r3
 800c960:	d302      	bcc.n	800c968 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800c962:	4b22      	ldr	r3, [pc, #136]	; (800c9ec <xTaskResumeAll+0x12c>)
 800c964:	2201      	movs	r2, #1
 800c966:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c968:	4b1c      	ldr	r3, [pc, #112]	; (800c9dc <xTaskResumeAll+0x11c>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d1cc      	bne.n	800c90a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d001      	beq.n	800c97a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c976:	f000 fb31 	bl	800cfdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c97a:	4b1d      	ldr	r3, [pc, #116]	; (800c9f0 <xTaskResumeAll+0x130>)
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d010      	beq.n	800c9a8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c986:	f000 f859 	bl	800ca3c <xTaskIncrementTick>
 800c98a:	4603      	mov	r3, r0
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d002      	beq.n	800c996 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800c990:	4b16      	ldr	r3, [pc, #88]	; (800c9ec <xTaskResumeAll+0x12c>)
 800c992:	2201      	movs	r2, #1
 800c994:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	3b01      	subs	r3, #1
 800c99a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d1f1      	bne.n	800c986 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800c9a2:	4b13      	ldr	r3, [pc, #76]	; (800c9f0 <xTaskResumeAll+0x130>)
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c9a8:	4b10      	ldr	r3, [pc, #64]	; (800c9ec <xTaskResumeAll+0x12c>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d009      	beq.n	800c9c4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c9b4:	4b0f      	ldr	r3, [pc, #60]	; (800c9f4 <xTaskResumeAll+0x134>)
 800c9b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9ba:	601a      	str	r2, [r3, #0]
 800c9bc:	f3bf 8f4f 	dsb	sy
 800c9c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9c4:	f000 fec8 	bl	800d758 <vPortExitCritical>

	return xAlreadyYielded;
 800c9c8:	68bb      	ldr	r3, [r7, #8]
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3710      	adds	r7, #16
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	20000588 	.word	0x20000588
 800c9d8:	20000560 	.word	0x20000560
 800c9dc:	20000520 	.word	0x20000520
 800c9e0:	20000568 	.word	0x20000568
 800c9e4:	20000464 	.word	0x20000464
 800c9e8:	20000460 	.word	0x20000460
 800c9ec:	20000574 	.word	0x20000574
 800c9f0:	20000570 	.word	0x20000570
 800c9f4:	e000ed04 	.word	0xe000ed04

0800c9f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b083      	sub	sp, #12
 800c9fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c9fe:	4b05      	ldr	r3, [pc, #20]	; (800ca14 <xTaskGetTickCount+0x1c>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ca04:	687b      	ldr	r3, [r7, #4]
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	370c      	adds	r7, #12
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca10:	4770      	bx	lr
 800ca12:	bf00      	nop
 800ca14:	20000564 	.word	0x20000564

0800ca18 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ca1e:	f000 ff49 	bl	800d8b4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ca22:	2300      	movs	r3, #0
 800ca24:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ca26:	4b04      	ldr	r3, [pc, #16]	; (800ca38 <xTaskGetTickCountFromISR+0x20>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca2c:	683b      	ldr	r3, [r7, #0]
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3708      	adds	r7, #8
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}
 800ca36:	bf00      	nop
 800ca38:	20000564 	.word	0x20000564

0800ca3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b086      	sub	sp, #24
 800ca40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ca42:	2300      	movs	r3, #0
 800ca44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca46:	4b50      	ldr	r3, [pc, #320]	; (800cb88 <xTaskIncrementTick+0x14c>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	f040 808c 	bne.w	800cb68 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ca50:	4b4e      	ldr	r3, [pc, #312]	; (800cb8c <xTaskIncrementTick+0x150>)
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	3301      	adds	r3, #1
 800ca56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ca58:	4a4c      	ldr	r2, [pc, #304]	; (800cb8c <xTaskIncrementTick+0x150>)
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d11f      	bne.n	800caa4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca64:	4b4a      	ldr	r3, [pc, #296]	; (800cb90 <xTaskIncrementTick+0x154>)
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d009      	beq.n	800ca82 <xTaskIncrementTick+0x46>
 800ca6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca72:	f383 8811 	msr	BASEPRI, r3
 800ca76:	f3bf 8f6f 	isb	sy
 800ca7a:	f3bf 8f4f 	dsb	sy
 800ca7e:	603b      	str	r3, [r7, #0]
 800ca80:	e7fe      	b.n	800ca80 <xTaskIncrementTick+0x44>
 800ca82:	4b43      	ldr	r3, [pc, #268]	; (800cb90 <xTaskIncrementTick+0x154>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	60fb      	str	r3, [r7, #12]
 800ca88:	4b42      	ldr	r3, [pc, #264]	; (800cb94 <xTaskIncrementTick+0x158>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	4a40      	ldr	r2, [pc, #256]	; (800cb90 <xTaskIncrementTick+0x154>)
 800ca8e:	6013      	str	r3, [r2, #0]
 800ca90:	4a40      	ldr	r2, [pc, #256]	; (800cb94 <xTaskIncrementTick+0x158>)
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	6013      	str	r3, [r2, #0]
 800ca96:	4b40      	ldr	r3, [pc, #256]	; (800cb98 <xTaskIncrementTick+0x15c>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	3301      	adds	r3, #1
 800ca9c:	4a3e      	ldr	r2, [pc, #248]	; (800cb98 <xTaskIncrementTick+0x15c>)
 800ca9e:	6013      	str	r3, [r2, #0]
 800caa0:	f000 fa9c 	bl	800cfdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800caa4:	4b3d      	ldr	r3, [pc, #244]	; (800cb9c <xTaskIncrementTick+0x160>)
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	693a      	ldr	r2, [r7, #16]
 800caaa:	429a      	cmp	r2, r3
 800caac:	d34d      	bcc.n	800cb4a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800caae:	4b38      	ldr	r3, [pc, #224]	; (800cb90 <xTaskIncrementTick+0x154>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d101      	bne.n	800cabc <xTaskIncrementTick+0x80>
 800cab8:	2301      	movs	r3, #1
 800caba:	e000      	b.n	800cabe <xTaskIncrementTick+0x82>
 800cabc:	2300      	movs	r3, #0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d004      	beq.n	800cacc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cac2:	4b36      	ldr	r3, [pc, #216]	; (800cb9c <xTaskIncrementTick+0x160>)
 800cac4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cac8:	601a      	str	r2, [r3, #0]
					break;
 800caca:	e03e      	b.n	800cb4a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800cacc:	4b30      	ldr	r3, [pc, #192]	; (800cb90 <xTaskIncrementTick+0x154>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	68db      	ldr	r3, [r3, #12]
 800cad2:	68db      	ldr	r3, [r3, #12]
 800cad4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	685b      	ldr	r3, [r3, #4]
 800cada:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cadc:	693a      	ldr	r2, [r7, #16]
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	429a      	cmp	r2, r3
 800cae2:	d203      	bcs.n	800caec <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cae4:	4a2d      	ldr	r2, [pc, #180]	; (800cb9c <xTaskIncrementTick+0x160>)
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	6013      	str	r3, [r2, #0]
						break;
 800caea:	e02e      	b.n	800cb4a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	3304      	adds	r3, #4
 800caf0:	4618      	mov	r0, r3
 800caf2:	f7fe fd6f 	bl	800b5d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d004      	beq.n	800cb08 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	3318      	adds	r3, #24
 800cb02:	4618      	mov	r0, r3
 800cb04:	f7fe fd66 	bl	800b5d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb0c:	2201      	movs	r2, #1
 800cb0e:	409a      	lsls	r2, r3
 800cb10:	4b23      	ldr	r3, [pc, #140]	; (800cba0 <xTaskIncrementTick+0x164>)
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4313      	orrs	r3, r2
 800cb16:	4a22      	ldr	r2, [pc, #136]	; (800cba0 <xTaskIncrementTick+0x164>)
 800cb18:	6013      	str	r3, [r2, #0]
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb1e:	4613      	mov	r3, r2
 800cb20:	009b      	lsls	r3, r3, #2
 800cb22:	4413      	add	r3, r2
 800cb24:	009b      	lsls	r3, r3, #2
 800cb26:	4a1f      	ldr	r2, [pc, #124]	; (800cba4 <xTaskIncrementTick+0x168>)
 800cb28:	441a      	add	r2, r3
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	3304      	adds	r3, #4
 800cb2e:	4619      	mov	r1, r3
 800cb30:	4610      	mov	r0, r2
 800cb32:	f7fe fcf2 	bl	800b51a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb3a:	4b1b      	ldr	r3, [pc, #108]	; (800cba8 <xTaskIncrementTick+0x16c>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb40:	429a      	cmp	r2, r3
 800cb42:	d3b4      	bcc.n	800caae <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800cb44:	2301      	movs	r3, #1
 800cb46:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb48:	e7b1      	b.n	800caae <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cb4a:	4b17      	ldr	r3, [pc, #92]	; (800cba8 <xTaskIncrementTick+0x16c>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb50:	4914      	ldr	r1, [pc, #80]	; (800cba4 <xTaskIncrementTick+0x168>)
 800cb52:	4613      	mov	r3, r2
 800cb54:	009b      	lsls	r3, r3, #2
 800cb56:	4413      	add	r3, r2
 800cb58:	009b      	lsls	r3, r3, #2
 800cb5a:	440b      	add	r3, r1
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	d907      	bls.n	800cb72 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800cb62:	2301      	movs	r3, #1
 800cb64:	617b      	str	r3, [r7, #20]
 800cb66:	e004      	b.n	800cb72 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800cb68:	4b10      	ldr	r3, [pc, #64]	; (800cbac <xTaskIncrementTick+0x170>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	3301      	adds	r3, #1
 800cb6e:	4a0f      	ldr	r2, [pc, #60]	; (800cbac <xTaskIncrementTick+0x170>)
 800cb70:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800cb72:	4b0f      	ldr	r3, [pc, #60]	; (800cbb0 <xTaskIncrementTick+0x174>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d001      	beq.n	800cb7e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cb7e:	697b      	ldr	r3, [r7, #20]
}
 800cb80:	4618      	mov	r0, r3
 800cb82:	3718      	adds	r7, #24
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd80      	pop	{r7, pc}
 800cb88:	20000588 	.word	0x20000588
 800cb8c:	20000564 	.word	0x20000564
 800cb90:	20000518 	.word	0x20000518
 800cb94:	2000051c 	.word	0x2000051c
 800cb98:	20000578 	.word	0x20000578
 800cb9c:	20000580 	.word	0x20000580
 800cba0:	20000568 	.word	0x20000568
 800cba4:	20000464 	.word	0x20000464
 800cba8:	20000460 	.word	0x20000460
 800cbac:	20000570 	.word	0x20000570
 800cbb0:	20000574 	.word	0x20000574

0800cbb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b087      	sub	sp, #28
 800cbb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cbba:	4b26      	ldr	r3, [pc, #152]	; (800cc54 <vTaskSwitchContext+0xa0>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d003      	beq.n	800cbca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cbc2:	4b25      	ldr	r3, [pc, #148]	; (800cc58 <vTaskSwitchContext+0xa4>)
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cbc8:	e03e      	b.n	800cc48 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800cbca:	4b23      	ldr	r3, [pc, #140]	; (800cc58 <vTaskSwitchContext+0xa4>)
 800cbcc:	2200      	movs	r2, #0
 800cbce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800cbd0:	4b22      	ldr	r3, [pc, #136]	; (800cc5c <vTaskSwitchContext+0xa8>)
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	fab3 f383 	clz	r3, r3
 800cbdc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cbde:	7afb      	ldrb	r3, [r7, #11]
 800cbe0:	f1c3 031f 	rsb	r3, r3, #31
 800cbe4:	617b      	str	r3, [r7, #20]
 800cbe6:	491e      	ldr	r1, [pc, #120]	; (800cc60 <vTaskSwitchContext+0xac>)
 800cbe8:	697a      	ldr	r2, [r7, #20]
 800cbea:	4613      	mov	r3, r2
 800cbec:	009b      	lsls	r3, r3, #2
 800cbee:	4413      	add	r3, r2
 800cbf0:	009b      	lsls	r3, r3, #2
 800cbf2:	440b      	add	r3, r1
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d109      	bne.n	800cc0e <vTaskSwitchContext+0x5a>
	__asm volatile
 800cbfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbfe:	f383 8811 	msr	BASEPRI, r3
 800cc02:	f3bf 8f6f 	isb	sy
 800cc06:	f3bf 8f4f 	dsb	sy
 800cc0a:	607b      	str	r3, [r7, #4]
 800cc0c:	e7fe      	b.n	800cc0c <vTaskSwitchContext+0x58>
 800cc0e:	697a      	ldr	r2, [r7, #20]
 800cc10:	4613      	mov	r3, r2
 800cc12:	009b      	lsls	r3, r3, #2
 800cc14:	4413      	add	r3, r2
 800cc16:	009b      	lsls	r3, r3, #2
 800cc18:	4a11      	ldr	r2, [pc, #68]	; (800cc60 <vTaskSwitchContext+0xac>)
 800cc1a:	4413      	add	r3, r2
 800cc1c:	613b      	str	r3, [r7, #16]
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	685b      	ldr	r3, [r3, #4]
 800cc22:	685a      	ldr	r2, [r3, #4]
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	605a      	str	r2, [r3, #4]
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	685a      	ldr	r2, [r3, #4]
 800cc2c:	693b      	ldr	r3, [r7, #16]
 800cc2e:	3308      	adds	r3, #8
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d104      	bne.n	800cc3e <vTaskSwitchContext+0x8a>
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	685b      	ldr	r3, [r3, #4]
 800cc38:	685a      	ldr	r2, [r3, #4]
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	605a      	str	r2, [r3, #4]
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	685b      	ldr	r3, [r3, #4]
 800cc42:	68db      	ldr	r3, [r3, #12]
 800cc44:	4a07      	ldr	r2, [pc, #28]	; (800cc64 <vTaskSwitchContext+0xb0>)
 800cc46:	6013      	str	r3, [r2, #0]
}
 800cc48:	bf00      	nop
 800cc4a:	371c      	adds	r7, #28
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc52:	4770      	bx	lr
 800cc54:	20000588 	.word	0x20000588
 800cc58:	20000574 	.word	0x20000574
 800cc5c:	20000568 	.word	0x20000568
 800cc60:	20000464 	.word	0x20000464
 800cc64:	20000460 	.word	0x20000460

0800cc68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b084      	sub	sp, #16
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d109      	bne.n	800cc8c <vTaskPlaceOnEventList+0x24>
 800cc78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc7c:	f383 8811 	msr	BASEPRI, r3
 800cc80:	f3bf 8f6f 	isb	sy
 800cc84:	f3bf 8f4f 	dsb	sy
 800cc88:	60fb      	str	r3, [r7, #12]
 800cc8a:	e7fe      	b.n	800cc8a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc8c:	4b07      	ldr	r3, [pc, #28]	; (800ccac <vTaskPlaceOnEventList+0x44>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	3318      	adds	r3, #24
 800cc92:	4619      	mov	r1, r3
 800cc94:	6878      	ldr	r0, [r7, #4]
 800cc96:	f7fe fc64 	bl	800b562 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cc9a:	2101      	movs	r1, #1
 800cc9c:	6838      	ldr	r0, [r7, #0]
 800cc9e:	f000 fb9d 	bl	800d3dc <prvAddCurrentTaskToDelayedList>
}
 800cca2:	bf00      	nop
 800cca4:	3710      	adds	r7, #16
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}
 800ccaa:	bf00      	nop
 800ccac:	20000460 	.word	0x20000460

0800ccb0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b086      	sub	sp, #24
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	68db      	ldr	r3, [r3, #12]
 800ccbc:	68db      	ldr	r3, [r3, #12]
 800ccbe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d109      	bne.n	800ccda <xTaskRemoveFromEventList+0x2a>
 800ccc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccca:	f383 8811 	msr	BASEPRI, r3
 800ccce:	f3bf 8f6f 	isb	sy
 800ccd2:	f3bf 8f4f 	dsb	sy
 800ccd6:	60fb      	str	r3, [r7, #12]
 800ccd8:	e7fe      	b.n	800ccd8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	3318      	adds	r3, #24
 800ccde:	4618      	mov	r0, r3
 800cce0:	f7fe fc78 	bl	800b5d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cce4:	4b1d      	ldr	r3, [pc, #116]	; (800cd5c <xTaskRemoveFromEventList+0xac>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d11c      	bne.n	800cd26 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	3304      	adds	r3, #4
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	f7fe fc6f 	bl	800b5d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccfa:	2201      	movs	r2, #1
 800ccfc:	409a      	lsls	r2, r3
 800ccfe:	4b18      	ldr	r3, [pc, #96]	; (800cd60 <xTaskRemoveFromEventList+0xb0>)
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	4313      	orrs	r3, r2
 800cd04:	4a16      	ldr	r2, [pc, #88]	; (800cd60 <xTaskRemoveFromEventList+0xb0>)
 800cd06:	6013      	str	r3, [r2, #0]
 800cd08:	693b      	ldr	r3, [r7, #16]
 800cd0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd0c:	4613      	mov	r3, r2
 800cd0e:	009b      	lsls	r3, r3, #2
 800cd10:	4413      	add	r3, r2
 800cd12:	009b      	lsls	r3, r3, #2
 800cd14:	4a13      	ldr	r2, [pc, #76]	; (800cd64 <xTaskRemoveFromEventList+0xb4>)
 800cd16:	441a      	add	r2, r3
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	3304      	adds	r3, #4
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	4610      	mov	r0, r2
 800cd20:	f7fe fbfb 	bl	800b51a <vListInsertEnd>
 800cd24:	e005      	b.n	800cd32 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	3318      	adds	r3, #24
 800cd2a:	4619      	mov	r1, r3
 800cd2c:	480e      	ldr	r0, [pc, #56]	; (800cd68 <xTaskRemoveFromEventList+0xb8>)
 800cd2e:	f7fe fbf4 	bl	800b51a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd36:	4b0d      	ldr	r3, [pc, #52]	; (800cd6c <xTaskRemoveFromEventList+0xbc>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	d905      	bls.n	800cd4c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cd40:	2301      	movs	r3, #1
 800cd42:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cd44:	4b0a      	ldr	r3, [pc, #40]	; (800cd70 <xTaskRemoveFromEventList+0xc0>)
 800cd46:	2201      	movs	r2, #1
 800cd48:	601a      	str	r2, [r3, #0]
 800cd4a:	e001      	b.n	800cd50 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800cd50:	697b      	ldr	r3, [r7, #20]
}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3718      	adds	r7, #24
 800cd56:	46bd      	mov	sp, r7
 800cd58:	bd80      	pop	{r7, pc}
 800cd5a:	bf00      	nop
 800cd5c:	20000588 	.word	0x20000588
 800cd60:	20000568 	.word	0x20000568
 800cd64:	20000464 	.word	0x20000464
 800cd68:	20000520 	.word	0x20000520
 800cd6c:	20000460 	.word	0x20000460
 800cd70:	20000574 	.word	0x20000574

0800cd74 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cd74:	b480      	push	{r7}
 800cd76:	b083      	sub	sp, #12
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cd7c:	4b06      	ldr	r3, [pc, #24]	; (800cd98 <vTaskInternalSetTimeOutState+0x24>)
 800cd7e:	681a      	ldr	r2, [r3, #0]
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cd84:	4b05      	ldr	r3, [pc, #20]	; (800cd9c <vTaskInternalSetTimeOutState+0x28>)
 800cd86:	681a      	ldr	r2, [r3, #0]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	605a      	str	r2, [r3, #4]
}
 800cd8c:	bf00      	nop
 800cd8e:	370c      	adds	r7, #12
 800cd90:	46bd      	mov	sp, r7
 800cd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd96:	4770      	bx	lr
 800cd98:	20000578 	.word	0x20000578
 800cd9c:	20000564 	.word	0x20000564

0800cda0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b088      	sub	sp, #32
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
 800cda8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d109      	bne.n	800cdc4 <xTaskCheckForTimeOut+0x24>
 800cdb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdb4:	f383 8811 	msr	BASEPRI, r3
 800cdb8:	f3bf 8f6f 	isb	sy
 800cdbc:	f3bf 8f4f 	dsb	sy
 800cdc0:	613b      	str	r3, [r7, #16]
 800cdc2:	e7fe      	b.n	800cdc2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d109      	bne.n	800cdde <xTaskCheckForTimeOut+0x3e>
 800cdca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdce:	f383 8811 	msr	BASEPRI, r3
 800cdd2:	f3bf 8f6f 	isb	sy
 800cdd6:	f3bf 8f4f 	dsb	sy
 800cdda:	60fb      	str	r3, [r7, #12]
 800cddc:	e7fe      	b.n	800cddc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800cdde:	f000 fc8d 	bl	800d6fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cde2:	4b1d      	ldr	r3, [pc, #116]	; (800ce58 <xTaskCheckForTimeOut+0xb8>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	685b      	ldr	r3, [r3, #4]
 800cdec:	69ba      	ldr	r2, [r7, #24]
 800cdee:	1ad3      	subs	r3, r2, r3
 800cdf0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cdfa:	d102      	bne.n	800ce02 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	61fb      	str	r3, [r7, #28]
 800ce00:	e023      	b.n	800ce4a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681a      	ldr	r2, [r3, #0]
 800ce06:	4b15      	ldr	r3, [pc, #84]	; (800ce5c <xTaskCheckForTimeOut+0xbc>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d007      	beq.n	800ce1e <xTaskCheckForTimeOut+0x7e>
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	685b      	ldr	r3, [r3, #4]
 800ce12:	69ba      	ldr	r2, [r7, #24]
 800ce14:	429a      	cmp	r2, r3
 800ce16:	d302      	bcc.n	800ce1e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	61fb      	str	r3, [r7, #28]
 800ce1c:	e015      	b.n	800ce4a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	697a      	ldr	r2, [r7, #20]
 800ce24:	429a      	cmp	r2, r3
 800ce26:	d20b      	bcs.n	800ce40 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	681a      	ldr	r2, [r3, #0]
 800ce2c:	697b      	ldr	r3, [r7, #20]
 800ce2e:	1ad2      	subs	r2, r2, r3
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f7ff ff9d 	bl	800cd74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	61fb      	str	r3, [r7, #28]
 800ce3e:	e004      	b.n	800ce4a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	2200      	movs	r2, #0
 800ce44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ce46:	2301      	movs	r3, #1
 800ce48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ce4a:	f000 fc85 	bl	800d758 <vPortExitCritical>

	return xReturn;
 800ce4e:	69fb      	ldr	r3, [r7, #28]
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3720      	adds	r7, #32
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}
 800ce58:	20000564 	.word	0x20000564
 800ce5c:	20000578 	.word	0x20000578

0800ce60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ce60:	b480      	push	{r7}
 800ce62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ce64:	4b03      	ldr	r3, [pc, #12]	; (800ce74 <vTaskMissedYield+0x14>)
 800ce66:	2201      	movs	r2, #1
 800ce68:	601a      	str	r2, [r3, #0]
}
 800ce6a:	bf00      	nop
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce72:	4770      	bx	lr
 800ce74:	20000574 	.word	0x20000574

0800ce78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b082      	sub	sp, #8
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ce80:	f000 f852 	bl	800cf28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ce84:	4b06      	ldr	r3, [pc, #24]	; (800cea0 <prvIdleTask+0x28>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d9f9      	bls.n	800ce80 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ce8c:	4b05      	ldr	r3, [pc, #20]	; (800cea4 <prvIdleTask+0x2c>)
 800ce8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce92:	601a      	str	r2, [r3, #0]
 800ce94:	f3bf 8f4f 	dsb	sy
 800ce98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ce9c:	e7f0      	b.n	800ce80 <prvIdleTask+0x8>
 800ce9e:	bf00      	nop
 800cea0:	20000464 	.word	0x20000464
 800cea4:	e000ed04 	.word	0xe000ed04

0800cea8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b082      	sub	sp, #8
 800ceac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ceae:	2300      	movs	r3, #0
 800ceb0:	607b      	str	r3, [r7, #4]
 800ceb2:	e00c      	b.n	800cece <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ceb4:	687a      	ldr	r2, [r7, #4]
 800ceb6:	4613      	mov	r3, r2
 800ceb8:	009b      	lsls	r3, r3, #2
 800ceba:	4413      	add	r3, r2
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	4a12      	ldr	r2, [pc, #72]	; (800cf08 <prvInitialiseTaskLists+0x60>)
 800cec0:	4413      	add	r3, r2
 800cec2:	4618      	mov	r0, r3
 800cec4:	f7fe fafc 	bl	800b4c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	3301      	adds	r3, #1
 800cecc:	607b      	str	r3, [r7, #4]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	2b06      	cmp	r3, #6
 800ced2:	d9ef      	bls.n	800ceb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ced4:	480d      	ldr	r0, [pc, #52]	; (800cf0c <prvInitialiseTaskLists+0x64>)
 800ced6:	f7fe faf3 	bl	800b4c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ceda:	480d      	ldr	r0, [pc, #52]	; (800cf10 <prvInitialiseTaskLists+0x68>)
 800cedc:	f7fe faf0 	bl	800b4c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cee0:	480c      	ldr	r0, [pc, #48]	; (800cf14 <prvInitialiseTaskLists+0x6c>)
 800cee2:	f7fe faed 	bl	800b4c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cee6:	480c      	ldr	r0, [pc, #48]	; (800cf18 <prvInitialiseTaskLists+0x70>)
 800cee8:	f7fe faea 	bl	800b4c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ceec:	480b      	ldr	r0, [pc, #44]	; (800cf1c <prvInitialiseTaskLists+0x74>)
 800ceee:	f7fe fae7 	bl	800b4c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cef2:	4b0b      	ldr	r3, [pc, #44]	; (800cf20 <prvInitialiseTaskLists+0x78>)
 800cef4:	4a05      	ldr	r2, [pc, #20]	; (800cf0c <prvInitialiseTaskLists+0x64>)
 800cef6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cef8:	4b0a      	ldr	r3, [pc, #40]	; (800cf24 <prvInitialiseTaskLists+0x7c>)
 800cefa:	4a05      	ldr	r2, [pc, #20]	; (800cf10 <prvInitialiseTaskLists+0x68>)
 800cefc:	601a      	str	r2, [r3, #0]
}
 800cefe:	bf00      	nop
 800cf00:	3708      	adds	r7, #8
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd80      	pop	{r7, pc}
 800cf06:	bf00      	nop
 800cf08:	20000464 	.word	0x20000464
 800cf0c:	200004f0 	.word	0x200004f0
 800cf10:	20000504 	.word	0x20000504
 800cf14:	20000520 	.word	0x20000520
 800cf18:	20000534 	.word	0x20000534
 800cf1c:	2000054c 	.word	0x2000054c
 800cf20:	20000518 	.word	0x20000518
 800cf24:	2000051c 	.word	0x2000051c

0800cf28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b082      	sub	sp, #8
 800cf2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf2e:	e019      	b.n	800cf64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cf30:	f000 fbe4 	bl	800d6fc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800cf34:	4b0f      	ldr	r3, [pc, #60]	; (800cf74 <prvCheckTasksWaitingTermination+0x4c>)
 800cf36:	68db      	ldr	r3, [r3, #12]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	3304      	adds	r3, #4
 800cf40:	4618      	mov	r0, r3
 800cf42:	f7fe fb47 	bl	800b5d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cf46:	4b0c      	ldr	r3, [pc, #48]	; (800cf78 <prvCheckTasksWaitingTermination+0x50>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	3b01      	subs	r3, #1
 800cf4c:	4a0a      	ldr	r2, [pc, #40]	; (800cf78 <prvCheckTasksWaitingTermination+0x50>)
 800cf4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cf50:	4b0a      	ldr	r3, [pc, #40]	; (800cf7c <prvCheckTasksWaitingTermination+0x54>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	3b01      	subs	r3, #1
 800cf56:	4a09      	ldr	r2, [pc, #36]	; (800cf7c <prvCheckTasksWaitingTermination+0x54>)
 800cf58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cf5a:	f000 fbfd 	bl	800d758 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f000 f80e 	bl	800cf80 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf64:	4b05      	ldr	r3, [pc, #20]	; (800cf7c <prvCheckTasksWaitingTermination+0x54>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d1e1      	bne.n	800cf30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cf6c:	bf00      	nop
 800cf6e:	3708      	adds	r7, #8
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}
 800cf74:	20000534 	.word	0x20000534
 800cf78:	20000560 	.word	0x20000560
 800cf7c:	20000548 	.word	0x20000548

0800cf80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b084      	sub	sp, #16
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d108      	bne.n	800cfa4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf96:	4618      	mov	r0, r3
 800cf98:	f000 fd8c 	bl	800dab4 <vPortFree>
				vPortFree( pxTCB );
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f000 fd89 	bl	800dab4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cfa2:	e017      	b.n	800cfd4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cfaa:	2b01      	cmp	r3, #1
 800cfac:	d103      	bne.n	800cfb6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f000 fd80 	bl	800dab4 <vPortFree>
	}
 800cfb4:	e00e      	b.n	800cfd4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cfbc:	2b02      	cmp	r3, #2
 800cfbe:	d009      	beq.n	800cfd4 <prvDeleteTCB+0x54>
 800cfc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfc4:	f383 8811 	msr	BASEPRI, r3
 800cfc8:	f3bf 8f6f 	isb	sy
 800cfcc:	f3bf 8f4f 	dsb	sy
 800cfd0:	60fb      	str	r3, [r7, #12]
 800cfd2:	e7fe      	b.n	800cfd2 <prvDeleteTCB+0x52>
	}
 800cfd4:	bf00      	nop
 800cfd6:	3710      	adds	r7, #16
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd80      	pop	{r7, pc}

0800cfdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b083      	sub	sp, #12
 800cfe0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cfe2:	4b0f      	ldr	r3, [pc, #60]	; (800d020 <prvResetNextTaskUnblockTime+0x44>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d101      	bne.n	800cff0 <prvResetNextTaskUnblockTime+0x14>
 800cfec:	2301      	movs	r3, #1
 800cfee:	e000      	b.n	800cff2 <prvResetNextTaskUnblockTime+0x16>
 800cff0:	2300      	movs	r3, #0
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d004      	beq.n	800d000 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cff6:	4b0b      	ldr	r3, [pc, #44]	; (800d024 <prvResetNextTaskUnblockTime+0x48>)
 800cff8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cffc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cffe:	e008      	b.n	800d012 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d000:	4b07      	ldr	r3, [pc, #28]	; (800d020 <prvResetNextTaskUnblockTime+0x44>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	68db      	ldr	r3, [r3, #12]
 800d006:	68db      	ldr	r3, [r3, #12]
 800d008:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	685b      	ldr	r3, [r3, #4]
 800d00e:	4a05      	ldr	r2, [pc, #20]	; (800d024 <prvResetNextTaskUnblockTime+0x48>)
 800d010:	6013      	str	r3, [r2, #0]
}
 800d012:	bf00      	nop
 800d014:	370c      	adds	r7, #12
 800d016:	46bd      	mov	sp, r7
 800d018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01c:	4770      	bx	lr
 800d01e:	bf00      	nop
 800d020:	20000518 	.word	0x20000518
 800d024:	20000580 	.word	0x20000580

0800d028 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d028:	b480      	push	{r7}
 800d02a:	b083      	sub	sp, #12
 800d02c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d02e:	4b0b      	ldr	r3, [pc, #44]	; (800d05c <xTaskGetSchedulerState+0x34>)
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d102      	bne.n	800d03c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d036:	2301      	movs	r3, #1
 800d038:	607b      	str	r3, [r7, #4]
 800d03a:	e008      	b.n	800d04e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d03c:	4b08      	ldr	r3, [pc, #32]	; (800d060 <xTaskGetSchedulerState+0x38>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d102      	bne.n	800d04a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d044:	2302      	movs	r3, #2
 800d046:	607b      	str	r3, [r7, #4]
 800d048:	e001      	b.n	800d04e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d04a:	2300      	movs	r3, #0
 800d04c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d04e:	687b      	ldr	r3, [r7, #4]
	}
 800d050:	4618      	mov	r0, r3
 800d052:	370c      	adds	r7, #12
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr
 800d05c:	2000056c 	.word	0x2000056c
 800d060:	20000588 	.word	0x20000588

0800d064 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d064:	b580      	push	{r7, lr}
 800d066:	b084      	sub	sp, #16
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d070:	2300      	movs	r3, #0
 800d072:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d06e      	beq.n	800d158 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d07e:	4b39      	ldr	r3, [pc, #228]	; (800d164 <xTaskPriorityInherit+0x100>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d084:	429a      	cmp	r2, r3
 800d086:	d25e      	bcs.n	800d146 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	699b      	ldr	r3, [r3, #24]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	db06      	blt.n	800d09e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d090:	4b34      	ldr	r3, [pc, #208]	; (800d164 <xTaskPriorityInherit+0x100>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d096:	f1c3 0207 	rsb	r2, r3, #7
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	6959      	ldr	r1, [r3, #20]
 800d0a2:	68bb      	ldr	r3, [r7, #8]
 800d0a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0a6:	4613      	mov	r3, r2
 800d0a8:	009b      	lsls	r3, r3, #2
 800d0aa:	4413      	add	r3, r2
 800d0ac:	009b      	lsls	r3, r3, #2
 800d0ae:	4a2e      	ldr	r2, [pc, #184]	; (800d168 <xTaskPriorityInherit+0x104>)
 800d0b0:	4413      	add	r3, r2
 800d0b2:	4299      	cmp	r1, r3
 800d0b4:	d101      	bne.n	800d0ba <xTaskPriorityInherit+0x56>
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	e000      	b.n	800d0bc <xTaskPriorityInherit+0x58>
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d03a      	beq.n	800d136 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	3304      	adds	r3, #4
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	f7fe fa85 	bl	800b5d4 <uxListRemove>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d115      	bne.n	800d0fc <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d0d0:	68bb      	ldr	r3, [r7, #8]
 800d0d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0d4:	4924      	ldr	r1, [pc, #144]	; (800d168 <xTaskPriorityInherit+0x104>)
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	009b      	lsls	r3, r3, #2
 800d0da:	4413      	add	r3, r2
 800d0dc:	009b      	lsls	r3, r3, #2
 800d0de:	440b      	add	r3, r1
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d10a      	bne.n	800d0fc <xTaskPriorityInherit+0x98>
 800d0e6:	68bb      	ldr	r3, [r7, #8]
 800d0e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0ea:	2201      	movs	r2, #1
 800d0ec:	fa02 f303 	lsl.w	r3, r2, r3
 800d0f0:	43da      	mvns	r2, r3
 800d0f2:	4b1e      	ldr	r3, [pc, #120]	; (800d16c <xTaskPriorityInherit+0x108>)
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	4013      	ands	r3, r2
 800d0f8:	4a1c      	ldr	r2, [pc, #112]	; (800d16c <xTaskPriorityInherit+0x108>)
 800d0fa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d0fc:	4b19      	ldr	r3, [pc, #100]	; (800d164 <xTaskPriorityInherit+0x100>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d10a:	2201      	movs	r2, #1
 800d10c:	409a      	lsls	r2, r3
 800d10e:	4b17      	ldr	r3, [pc, #92]	; (800d16c <xTaskPriorityInherit+0x108>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	4313      	orrs	r3, r2
 800d114:	4a15      	ldr	r2, [pc, #84]	; (800d16c <xTaskPriorityInherit+0x108>)
 800d116:	6013      	str	r3, [r2, #0]
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d11c:	4613      	mov	r3, r2
 800d11e:	009b      	lsls	r3, r3, #2
 800d120:	4413      	add	r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	4a10      	ldr	r2, [pc, #64]	; (800d168 <xTaskPriorityInherit+0x104>)
 800d126:	441a      	add	r2, r3
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	3304      	adds	r3, #4
 800d12c:	4619      	mov	r1, r3
 800d12e:	4610      	mov	r0, r2
 800d130:	f7fe f9f3 	bl	800b51a <vListInsertEnd>
 800d134:	e004      	b.n	800d140 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d136:	4b0b      	ldr	r3, [pc, #44]	; (800d164 <xTaskPriorityInherit+0x100>)
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d13c:	68bb      	ldr	r3, [r7, #8]
 800d13e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d140:	2301      	movs	r3, #1
 800d142:	60fb      	str	r3, [r7, #12]
 800d144:	e008      	b.n	800d158 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d14a:	4b06      	ldr	r3, [pc, #24]	; (800d164 <xTaskPriorityInherit+0x100>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d150:	429a      	cmp	r2, r3
 800d152:	d201      	bcs.n	800d158 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d154:	2301      	movs	r3, #1
 800d156:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d158:	68fb      	ldr	r3, [r7, #12]
	}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3710      	adds	r7, #16
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	20000460 	.word	0x20000460
 800d168:	20000464 	.word	0x20000464
 800d16c:	20000568 	.word	0x20000568

0800d170 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d170:	b580      	push	{r7, lr}
 800d172:	b086      	sub	sp, #24
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d17c:	2300      	movs	r3, #0
 800d17e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d06c      	beq.n	800d260 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d186:	4b39      	ldr	r3, [pc, #228]	; (800d26c <xTaskPriorityDisinherit+0xfc>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	693a      	ldr	r2, [r7, #16]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d009      	beq.n	800d1a4 <xTaskPriorityDisinherit+0x34>
 800d190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d194:	f383 8811 	msr	BASEPRI, r3
 800d198:	f3bf 8f6f 	isb	sy
 800d19c:	f3bf 8f4f 	dsb	sy
 800d1a0:	60fb      	str	r3, [r7, #12]
 800d1a2:	e7fe      	b.n	800d1a2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d109      	bne.n	800d1c0 <xTaskPriorityDisinherit+0x50>
 800d1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b0:	f383 8811 	msr	BASEPRI, r3
 800d1b4:	f3bf 8f6f 	isb	sy
 800d1b8:	f3bf 8f4f 	dsb	sy
 800d1bc:	60bb      	str	r3, [r7, #8]
 800d1be:	e7fe      	b.n	800d1be <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800d1c0:	693b      	ldr	r3, [r7, #16]
 800d1c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1c4:	1e5a      	subs	r2, r3, #1
 800d1c6:	693b      	ldr	r3, [r7, #16]
 800d1c8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d044      	beq.n	800d260 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d140      	bne.n	800d260 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	3304      	adds	r3, #4
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7fe f9f6 	bl	800b5d4 <uxListRemove>
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d115      	bne.n	800d21a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1f2:	491f      	ldr	r1, [pc, #124]	; (800d270 <xTaskPriorityDisinherit+0x100>)
 800d1f4:	4613      	mov	r3, r2
 800d1f6:	009b      	lsls	r3, r3, #2
 800d1f8:	4413      	add	r3, r2
 800d1fa:	009b      	lsls	r3, r3, #2
 800d1fc:	440b      	add	r3, r1
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d10a      	bne.n	800d21a <xTaskPriorityDisinherit+0xaa>
 800d204:	693b      	ldr	r3, [r7, #16]
 800d206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d208:	2201      	movs	r2, #1
 800d20a:	fa02 f303 	lsl.w	r3, r2, r3
 800d20e:	43da      	mvns	r2, r3
 800d210:	4b18      	ldr	r3, [pc, #96]	; (800d274 <xTaskPriorityDisinherit+0x104>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	4013      	ands	r3, r2
 800d216:	4a17      	ldr	r2, [pc, #92]	; (800d274 <xTaskPriorityDisinherit+0x104>)
 800d218:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d21a:	693b      	ldr	r3, [r7, #16]
 800d21c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d222:	693b      	ldr	r3, [r7, #16]
 800d224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d226:	f1c3 0207 	rsb	r2, r3, #7
 800d22a:	693b      	ldr	r3, [r7, #16]
 800d22c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d232:	2201      	movs	r2, #1
 800d234:	409a      	lsls	r2, r3
 800d236:	4b0f      	ldr	r3, [pc, #60]	; (800d274 <xTaskPriorityDisinherit+0x104>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	4313      	orrs	r3, r2
 800d23c:	4a0d      	ldr	r2, [pc, #52]	; (800d274 <xTaskPriorityDisinherit+0x104>)
 800d23e:	6013      	str	r3, [r2, #0]
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d244:	4613      	mov	r3, r2
 800d246:	009b      	lsls	r3, r3, #2
 800d248:	4413      	add	r3, r2
 800d24a:	009b      	lsls	r3, r3, #2
 800d24c:	4a08      	ldr	r2, [pc, #32]	; (800d270 <xTaskPriorityDisinherit+0x100>)
 800d24e:	441a      	add	r2, r3
 800d250:	693b      	ldr	r3, [r7, #16]
 800d252:	3304      	adds	r3, #4
 800d254:	4619      	mov	r1, r3
 800d256:	4610      	mov	r0, r2
 800d258:	f7fe f95f 	bl	800b51a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d25c:	2301      	movs	r3, #1
 800d25e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d260:	697b      	ldr	r3, [r7, #20]
	}
 800d262:	4618      	mov	r0, r3
 800d264:	3718      	adds	r7, #24
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
 800d26a:	bf00      	nop
 800d26c:	20000460 	.word	0x20000460
 800d270:	20000464 	.word	0x20000464
 800d274:	20000568 	.word	0x20000568

0800d278 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b088      	sub	sp, #32
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
 800d280:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d286:	2301      	movs	r3, #1
 800d288:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	f000 8086 	beq.w	800d39e <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d292:	69bb      	ldr	r3, [r7, #24]
 800d294:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d296:	2b00      	cmp	r3, #0
 800d298:	d109      	bne.n	800d2ae <vTaskPriorityDisinheritAfterTimeout+0x36>
 800d29a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d29e:	f383 8811 	msr	BASEPRI, r3
 800d2a2:	f3bf 8f6f 	isb	sy
 800d2a6:	f3bf 8f4f 	dsb	sy
 800d2aa:	60fb      	str	r3, [r7, #12]
 800d2ac:	e7fe      	b.n	800d2ac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d2ae:	69bb      	ldr	r3, [r7, #24]
 800d2b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2b2:	683a      	ldr	r2, [r7, #0]
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	d902      	bls.n	800d2be <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	61fb      	str	r3, [r7, #28]
 800d2bc:	e002      	b.n	800d2c4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d2be:	69bb      	ldr	r3, [r7, #24]
 800d2c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2c2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d2c4:	69bb      	ldr	r3, [r7, #24]
 800d2c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2c8:	69fa      	ldr	r2, [r7, #28]
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d067      	beq.n	800d39e <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d2ce:	69bb      	ldr	r3, [r7, #24]
 800d2d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d2d2:	697a      	ldr	r2, [r7, #20]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	d162      	bne.n	800d39e <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d2d8:	4b33      	ldr	r3, [pc, #204]	; (800d3a8 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	69ba      	ldr	r2, [r7, #24]
 800d2de:	429a      	cmp	r2, r3
 800d2e0:	d109      	bne.n	800d2f6 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800d2e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2e6:	f383 8811 	msr	BASEPRI, r3
 800d2ea:	f3bf 8f6f 	isb	sy
 800d2ee:	f3bf 8f4f 	dsb	sy
 800d2f2:	60bb      	str	r3, [r7, #8]
 800d2f4:	e7fe      	b.n	800d2f4 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d2f6:	69bb      	ldr	r3, [r7, #24]
 800d2f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2fa:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d2fc:	69bb      	ldr	r3, [r7, #24]
 800d2fe:	69fa      	ldr	r2, [r7, #28]
 800d300:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d302:	69bb      	ldr	r3, [r7, #24]
 800d304:	699b      	ldr	r3, [r3, #24]
 800d306:	2b00      	cmp	r3, #0
 800d308:	db04      	blt.n	800d314 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	f1c3 0207 	rsb	r2, r3, #7
 800d310:	69bb      	ldr	r3, [r7, #24]
 800d312:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	6959      	ldr	r1, [r3, #20]
 800d318:	693a      	ldr	r2, [r7, #16]
 800d31a:	4613      	mov	r3, r2
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	4413      	add	r3, r2
 800d320:	009b      	lsls	r3, r3, #2
 800d322:	4a22      	ldr	r2, [pc, #136]	; (800d3ac <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d324:	4413      	add	r3, r2
 800d326:	4299      	cmp	r1, r3
 800d328:	d101      	bne.n	800d32e <vTaskPriorityDisinheritAfterTimeout+0xb6>
 800d32a:	2301      	movs	r3, #1
 800d32c:	e000      	b.n	800d330 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 800d32e:	2300      	movs	r3, #0
 800d330:	2b00      	cmp	r3, #0
 800d332:	d034      	beq.n	800d39e <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d334:	69bb      	ldr	r3, [r7, #24]
 800d336:	3304      	adds	r3, #4
 800d338:	4618      	mov	r0, r3
 800d33a:	f7fe f94b 	bl	800b5d4 <uxListRemove>
 800d33e:	4603      	mov	r3, r0
 800d340:	2b00      	cmp	r3, #0
 800d342:	d115      	bne.n	800d370 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d344:	69bb      	ldr	r3, [r7, #24]
 800d346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d348:	4918      	ldr	r1, [pc, #96]	; (800d3ac <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d34a:	4613      	mov	r3, r2
 800d34c:	009b      	lsls	r3, r3, #2
 800d34e:	4413      	add	r3, r2
 800d350:	009b      	lsls	r3, r3, #2
 800d352:	440b      	add	r3, r1
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d10a      	bne.n	800d370 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 800d35a:	69bb      	ldr	r3, [r7, #24]
 800d35c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d35e:	2201      	movs	r2, #1
 800d360:	fa02 f303 	lsl.w	r3, r2, r3
 800d364:	43da      	mvns	r2, r3
 800d366:	4b12      	ldr	r3, [pc, #72]	; (800d3b0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	4013      	ands	r3, r2
 800d36c:	4a10      	ldr	r2, [pc, #64]	; (800d3b0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d36e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d370:	69bb      	ldr	r3, [r7, #24]
 800d372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d374:	2201      	movs	r2, #1
 800d376:	409a      	lsls	r2, r3
 800d378:	4b0d      	ldr	r3, [pc, #52]	; (800d3b0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4313      	orrs	r3, r2
 800d37e:	4a0c      	ldr	r2, [pc, #48]	; (800d3b0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d380:	6013      	str	r3, [r2, #0]
 800d382:	69bb      	ldr	r3, [r7, #24]
 800d384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d386:	4613      	mov	r3, r2
 800d388:	009b      	lsls	r3, r3, #2
 800d38a:	4413      	add	r3, r2
 800d38c:	009b      	lsls	r3, r3, #2
 800d38e:	4a07      	ldr	r2, [pc, #28]	; (800d3ac <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d390:	441a      	add	r2, r3
 800d392:	69bb      	ldr	r3, [r7, #24]
 800d394:	3304      	adds	r3, #4
 800d396:	4619      	mov	r1, r3
 800d398:	4610      	mov	r0, r2
 800d39a:	f7fe f8be 	bl	800b51a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d39e:	bf00      	nop
 800d3a0:	3720      	adds	r7, #32
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
 800d3a6:	bf00      	nop
 800d3a8:	20000460 	.word	0x20000460
 800d3ac:	20000464 	.word	0x20000464
 800d3b0:	20000568 	.word	0x20000568

0800d3b4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800d3b4:	b480      	push	{r7}
 800d3b6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d3b8:	4b07      	ldr	r3, [pc, #28]	; (800d3d8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d004      	beq.n	800d3ca <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d3c0:	4b05      	ldr	r3, [pc, #20]	; (800d3d8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d3c6:	3201      	adds	r2, #1
 800d3c8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d3ca:	4b03      	ldr	r3, [pc, #12]	; (800d3d8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
	}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	46bd      	mov	sp, r7
 800d3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d6:	4770      	bx	lr
 800d3d8:	20000460 	.word	0x20000460

0800d3dc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b084      	sub	sp, #16
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
 800d3e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d3e6:	4b29      	ldr	r3, [pc, #164]	; (800d48c <prvAddCurrentTaskToDelayedList+0xb0>)
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3ec:	4b28      	ldr	r3, [pc, #160]	; (800d490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	3304      	adds	r3, #4
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f7fe f8ee 	bl	800b5d4 <uxListRemove>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d10b      	bne.n	800d416 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800d3fe:	4b24      	ldr	r3, [pc, #144]	; (800d490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d404:	2201      	movs	r2, #1
 800d406:	fa02 f303 	lsl.w	r3, r2, r3
 800d40a:	43da      	mvns	r2, r3
 800d40c:	4b21      	ldr	r3, [pc, #132]	; (800d494 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4013      	ands	r3, r2
 800d412:	4a20      	ldr	r2, [pc, #128]	; (800d494 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d414:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d41c:	d10a      	bne.n	800d434 <prvAddCurrentTaskToDelayedList+0x58>
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d007      	beq.n	800d434 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d424:	4b1a      	ldr	r3, [pc, #104]	; (800d490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	3304      	adds	r3, #4
 800d42a:	4619      	mov	r1, r3
 800d42c:	481a      	ldr	r0, [pc, #104]	; (800d498 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d42e:	f7fe f874 	bl	800b51a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d432:	e026      	b.n	800d482 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d434:	68fa      	ldr	r2, [r7, #12]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	4413      	add	r3, r2
 800d43a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d43c:	4b14      	ldr	r3, [pc, #80]	; (800d490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	68ba      	ldr	r2, [r7, #8]
 800d442:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d444:	68ba      	ldr	r2, [r7, #8]
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	429a      	cmp	r2, r3
 800d44a:	d209      	bcs.n	800d460 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d44c:	4b13      	ldr	r3, [pc, #76]	; (800d49c <prvAddCurrentTaskToDelayedList+0xc0>)
 800d44e:	681a      	ldr	r2, [r3, #0]
 800d450:	4b0f      	ldr	r3, [pc, #60]	; (800d490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	3304      	adds	r3, #4
 800d456:	4619      	mov	r1, r3
 800d458:	4610      	mov	r0, r2
 800d45a:	f7fe f882 	bl	800b562 <vListInsert>
}
 800d45e:	e010      	b.n	800d482 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d460:	4b0f      	ldr	r3, [pc, #60]	; (800d4a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d462:	681a      	ldr	r2, [r3, #0]
 800d464:	4b0a      	ldr	r3, [pc, #40]	; (800d490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	3304      	adds	r3, #4
 800d46a:	4619      	mov	r1, r3
 800d46c:	4610      	mov	r0, r2
 800d46e:	f7fe f878 	bl	800b562 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d472:	4b0c      	ldr	r3, [pc, #48]	; (800d4a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	68ba      	ldr	r2, [r7, #8]
 800d478:	429a      	cmp	r2, r3
 800d47a:	d202      	bcs.n	800d482 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d47c:	4a09      	ldr	r2, [pc, #36]	; (800d4a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	6013      	str	r3, [r2, #0]
}
 800d482:	bf00      	nop
 800d484:	3710      	adds	r7, #16
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}
 800d48a:	bf00      	nop
 800d48c:	20000564 	.word	0x20000564
 800d490:	20000460 	.word	0x20000460
 800d494:	20000568 	.word	0x20000568
 800d498:	2000054c 	.word	0x2000054c
 800d49c:	2000051c 	.word	0x2000051c
 800d4a0:	20000518 	.word	0x20000518
 800d4a4:	20000580 	.word	0x20000580

0800d4a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b085      	sub	sp, #20
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	60f8      	str	r0, [r7, #12]
 800d4b0:	60b9      	str	r1, [r7, #8]
 800d4b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	3b04      	subs	r3, #4
 800d4b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d4c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	3b04      	subs	r3, #4
 800d4c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	f023 0201 	bic.w	r2, r3, #1
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	3b04      	subs	r3, #4
 800d4d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d4d8:	4a0c      	ldr	r2, [pc, #48]	; (800d50c <pxPortInitialiseStack+0x64>)
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	3b14      	subs	r3, #20
 800d4e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d4e4:	687a      	ldr	r2, [r7, #4]
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	3b04      	subs	r3, #4
 800d4ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	f06f 0202 	mvn.w	r2, #2
 800d4f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	3b20      	subs	r3, #32
 800d4fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
}
 800d500:	4618      	mov	r0, r3
 800d502:	3714      	adds	r7, #20
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr
 800d50c:	0800d511 	.word	0x0800d511

0800d510 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d510:	b480      	push	{r7}
 800d512:	b085      	sub	sp, #20
 800d514:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d516:	2300      	movs	r3, #0
 800d518:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d51a:	4b11      	ldr	r3, [pc, #68]	; (800d560 <prvTaskExitError+0x50>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d522:	d009      	beq.n	800d538 <prvTaskExitError+0x28>
 800d524:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d528:	f383 8811 	msr	BASEPRI, r3
 800d52c:	f3bf 8f6f 	isb	sy
 800d530:	f3bf 8f4f 	dsb	sy
 800d534:	60fb      	str	r3, [r7, #12]
 800d536:	e7fe      	b.n	800d536 <prvTaskExitError+0x26>
 800d538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d53c:	f383 8811 	msr	BASEPRI, r3
 800d540:	f3bf 8f6f 	isb	sy
 800d544:	f3bf 8f4f 	dsb	sy
 800d548:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d54a:	bf00      	nop
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d0fc      	beq.n	800d54c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d552:	bf00      	nop
 800d554:	3714      	adds	r7, #20
 800d556:	46bd      	mov	sp, r7
 800d558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55c:	4770      	bx	lr
 800d55e:	bf00      	nop
 800d560:	20000118 	.word	0x20000118
	...

0800d570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d570:	4b07      	ldr	r3, [pc, #28]	; (800d590 <pxCurrentTCBConst2>)
 800d572:	6819      	ldr	r1, [r3, #0]
 800d574:	6808      	ldr	r0, [r1, #0]
 800d576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d57a:	f380 8809 	msr	PSP, r0
 800d57e:	f3bf 8f6f 	isb	sy
 800d582:	f04f 0000 	mov.w	r0, #0
 800d586:	f380 8811 	msr	BASEPRI, r0
 800d58a:	4770      	bx	lr
 800d58c:	f3af 8000 	nop.w

0800d590 <pxCurrentTCBConst2>:
 800d590:	20000460 	.word	0x20000460
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d594:	bf00      	nop
 800d596:	bf00      	nop

0800d598 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d598:	4808      	ldr	r0, [pc, #32]	; (800d5bc <prvPortStartFirstTask+0x24>)
 800d59a:	6800      	ldr	r0, [r0, #0]
 800d59c:	6800      	ldr	r0, [r0, #0]
 800d59e:	f380 8808 	msr	MSP, r0
 800d5a2:	f04f 0000 	mov.w	r0, #0
 800d5a6:	f380 8814 	msr	CONTROL, r0
 800d5aa:	b662      	cpsie	i
 800d5ac:	b661      	cpsie	f
 800d5ae:	f3bf 8f4f 	dsb	sy
 800d5b2:	f3bf 8f6f 	isb	sy
 800d5b6:	df00      	svc	0
 800d5b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d5ba:	bf00      	nop
 800d5bc:	e000ed08 	.word	0xe000ed08

0800d5c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b086      	sub	sp, #24
 800d5c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d5c6:	4b44      	ldr	r3, [pc, #272]	; (800d6d8 <xPortStartScheduler+0x118>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	4a44      	ldr	r2, [pc, #272]	; (800d6dc <xPortStartScheduler+0x11c>)
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d109      	bne.n	800d5e4 <xPortStartScheduler+0x24>
 800d5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5d4:	f383 8811 	msr	BASEPRI, r3
 800d5d8:	f3bf 8f6f 	isb	sy
 800d5dc:	f3bf 8f4f 	dsb	sy
 800d5e0:	613b      	str	r3, [r7, #16]
 800d5e2:	e7fe      	b.n	800d5e2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d5e4:	4b3c      	ldr	r3, [pc, #240]	; (800d6d8 <xPortStartScheduler+0x118>)
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	4a3d      	ldr	r2, [pc, #244]	; (800d6e0 <xPortStartScheduler+0x120>)
 800d5ea:	4293      	cmp	r3, r2
 800d5ec:	d109      	bne.n	800d602 <xPortStartScheduler+0x42>
 800d5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5f2:	f383 8811 	msr	BASEPRI, r3
 800d5f6:	f3bf 8f6f 	isb	sy
 800d5fa:	f3bf 8f4f 	dsb	sy
 800d5fe:	60fb      	str	r3, [r7, #12]
 800d600:	e7fe      	b.n	800d600 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d602:	4b38      	ldr	r3, [pc, #224]	; (800d6e4 <xPortStartScheduler+0x124>)
 800d604:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	781b      	ldrb	r3, [r3, #0]
 800d60a:	b2db      	uxtb	r3, r3
 800d60c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d60e:	697b      	ldr	r3, [r7, #20]
 800d610:	22ff      	movs	r2, #255	; 0xff
 800d612:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d614:	697b      	ldr	r3, [r7, #20]
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	b2db      	uxtb	r3, r3
 800d61a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d61c:	78fb      	ldrb	r3, [r7, #3]
 800d61e:	b2db      	uxtb	r3, r3
 800d620:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d624:	b2da      	uxtb	r2, r3
 800d626:	4b30      	ldr	r3, [pc, #192]	; (800d6e8 <xPortStartScheduler+0x128>)
 800d628:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d62a:	4b30      	ldr	r3, [pc, #192]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d62c:	2207      	movs	r2, #7
 800d62e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d630:	e009      	b.n	800d646 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800d632:	4b2e      	ldr	r3, [pc, #184]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	3b01      	subs	r3, #1
 800d638:	4a2c      	ldr	r2, [pc, #176]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d63a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d63c:	78fb      	ldrb	r3, [r7, #3]
 800d63e:	b2db      	uxtb	r3, r3
 800d640:	005b      	lsls	r3, r3, #1
 800d642:	b2db      	uxtb	r3, r3
 800d644:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d646:	78fb      	ldrb	r3, [r7, #3]
 800d648:	b2db      	uxtb	r3, r3
 800d64a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d64e:	2b80      	cmp	r3, #128	; 0x80
 800d650:	d0ef      	beq.n	800d632 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d652:	4b26      	ldr	r3, [pc, #152]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f1c3 0307 	rsb	r3, r3, #7
 800d65a:	2b04      	cmp	r3, #4
 800d65c:	d009      	beq.n	800d672 <xPortStartScheduler+0xb2>
 800d65e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d662:	f383 8811 	msr	BASEPRI, r3
 800d666:	f3bf 8f6f 	isb	sy
 800d66a:	f3bf 8f4f 	dsb	sy
 800d66e:	60bb      	str	r3, [r7, #8]
 800d670:	e7fe      	b.n	800d670 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d672:	4b1e      	ldr	r3, [pc, #120]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	021b      	lsls	r3, r3, #8
 800d678:	4a1c      	ldr	r2, [pc, #112]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d67a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d67c:	4b1b      	ldr	r3, [pc, #108]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d684:	4a19      	ldr	r2, [pc, #100]	; (800d6ec <xPortStartScheduler+0x12c>)
 800d686:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	b2da      	uxtb	r2, r3
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d690:	4b17      	ldr	r3, [pc, #92]	; (800d6f0 <xPortStartScheduler+0x130>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	4a16      	ldr	r2, [pc, #88]	; (800d6f0 <xPortStartScheduler+0x130>)
 800d696:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d69a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d69c:	4b14      	ldr	r3, [pc, #80]	; (800d6f0 <xPortStartScheduler+0x130>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	4a13      	ldr	r2, [pc, #76]	; (800d6f0 <xPortStartScheduler+0x130>)
 800d6a2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d6a6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d6a8:	f000 f8d6 	bl	800d858 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d6ac:	4b11      	ldr	r3, [pc, #68]	; (800d6f4 <xPortStartScheduler+0x134>)
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d6b2:	f000 f8f5 	bl	800d8a0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d6b6:	4b10      	ldr	r3, [pc, #64]	; (800d6f8 <xPortStartScheduler+0x138>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4a0f      	ldr	r2, [pc, #60]	; (800d6f8 <xPortStartScheduler+0x138>)
 800d6bc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d6c0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d6c2:	f7ff ff69 	bl	800d598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d6c6:	f7ff fa75 	bl	800cbb4 <vTaskSwitchContext>
	prvTaskExitError();
 800d6ca:	f7ff ff21 	bl	800d510 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d6ce:	2300      	movs	r3, #0
}
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	3718      	adds	r7, #24
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	bd80      	pop	{r7, pc}
 800d6d8:	e000ed00 	.word	0xe000ed00
 800d6dc:	410fc271 	.word	0x410fc271
 800d6e0:	410fc270 	.word	0x410fc270
 800d6e4:	e000e400 	.word	0xe000e400
 800d6e8:	2000058c 	.word	0x2000058c
 800d6ec:	20000590 	.word	0x20000590
 800d6f0:	e000ed20 	.word	0xe000ed20
 800d6f4:	20000118 	.word	0x20000118
 800d6f8:	e000ef34 	.word	0xe000ef34

0800d6fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b083      	sub	sp, #12
 800d700:	af00      	add	r7, sp, #0
 800d702:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d706:	f383 8811 	msr	BASEPRI, r3
 800d70a:	f3bf 8f6f 	isb	sy
 800d70e:	f3bf 8f4f 	dsb	sy
 800d712:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d714:	4b0e      	ldr	r3, [pc, #56]	; (800d750 <vPortEnterCritical+0x54>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	3301      	adds	r3, #1
 800d71a:	4a0d      	ldr	r2, [pc, #52]	; (800d750 <vPortEnterCritical+0x54>)
 800d71c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d71e:	4b0c      	ldr	r3, [pc, #48]	; (800d750 <vPortEnterCritical+0x54>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	2b01      	cmp	r3, #1
 800d724:	d10e      	bne.n	800d744 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d726:	4b0b      	ldr	r3, [pc, #44]	; (800d754 <vPortEnterCritical+0x58>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	b2db      	uxtb	r3, r3
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d009      	beq.n	800d744 <vPortEnterCritical+0x48>
 800d730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d734:	f383 8811 	msr	BASEPRI, r3
 800d738:	f3bf 8f6f 	isb	sy
 800d73c:	f3bf 8f4f 	dsb	sy
 800d740:	603b      	str	r3, [r7, #0]
 800d742:	e7fe      	b.n	800d742 <vPortEnterCritical+0x46>
	}
}
 800d744:	bf00      	nop
 800d746:	370c      	adds	r7, #12
 800d748:	46bd      	mov	sp, r7
 800d74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74e:	4770      	bx	lr
 800d750:	20000118 	.word	0x20000118
 800d754:	e000ed04 	.word	0xe000ed04

0800d758 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d75e:	4b11      	ldr	r3, [pc, #68]	; (800d7a4 <vPortExitCritical+0x4c>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d109      	bne.n	800d77a <vPortExitCritical+0x22>
 800d766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d76a:	f383 8811 	msr	BASEPRI, r3
 800d76e:	f3bf 8f6f 	isb	sy
 800d772:	f3bf 8f4f 	dsb	sy
 800d776:	607b      	str	r3, [r7, #4]
 800d778:	e7fe      	b.n	800d778 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800d77a:	4b0a      	ldr	r3, [pc, #40]	; (800d7a4 <vPortExitCritical+0x4c>)
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	3b01      	subs	r3, #1
 800d780:	4a08      	ldr	r2, [pc, #32]	; (800d7a4 <vPortExitCritical+0x4c>)
 800d782:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d784:	4b07      	ldr	r3, [pc, #28]	; (800d7a4 <vPortExitCritical+0x4c>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d104      	bne.n	800d796 <vPortExitCritical+0x3e>
 800d78c:	2300      	movs	r3, #0
 800d78e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800d796:	bf00      	nop
 800d798:	370c      	adds	r7, #12
 800d79a:	46bd      	mov	sp, r7
 800d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a0:	4770      	bx	lr
 800d7a2:	bf00      	nop
 800d7a4:	20000118 	.word	0x20000118
	...

0800d7b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d7b0:	f3ef 8009 	mrs	r0, PSP
 800d7b4:	f3bf 8f6f 	isb	sy
 800d7b8:	4b15      	ldr	r3, [pc, #84]	; (800d810 <pxCurrentTCBConst>)
 800d7ba:	681a      	ldr	r2, [r3, #0]
 800d7bc:	f01e 0f10 	tst.w	lr, #16
 800d7c0:	bf08      	it	eq
 800d7c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d7c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ca:	6010      	str	r0, [r2, #0]
 800d7cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d7d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d7d4:	f380 8811 	msr	BASEPRI, r0
 800d7d8:	f3bf 8f4f 	dsb	sy
 800d7dc:	f3bf 8f6f 	isb	sy
 800d7e0:	f7ff f9e8 	bl	800cbb4 <vTaskSwitchContext>
 800d7e4:	f04f 0000 	mov.w	r0, #0
 800d7e8:	f380 8811 	msr	BASEPRI, r0
 800d7ec:	bc09      	pop	{r0, r3}
 800d7ee:	6819      	ldr	r1, [r3, #0]
 800d7f0:	6808      	ldr	r0, [r1, #0]
 800d7f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7f6:	f01e 0f10 	tst.w	lr, #16
 800d7fa:	bf08      	it	eq
 800d7fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d800:	f380 8809 	msr	PSP, r0
 800d804:	f3bf 8f6f 	isb	sy
 800d808:	4770      	bx	lr
 800d80a:	bf00      	nop
 800d80c:	f3af 8000 	nop.w

0800d810 <pxCurrentTCBConst>:
 800d810:	20000460 	.word	0x20000460
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d814:	bf00      	nop
 800d816:	bf00      	nop

0800d818 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b082      	sub	sp, #8
 800d81c:	af00      	add	r7, sp, #0
	__asm volatile
 800d81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d822:	f383 8811 	msr	BASEPRI, r3
 800d826:	f3bf 8f6f 	isb	sy
 800d82a:	f3bf 8f4f 	dsb	sy
 800d82e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d830:	f7ff f904 	bl	800ca3c <xTaskIncrementTick>
 800d834:	4603      	mov	r3, r0
 800d836:	2b00      	cmp	r3, #0
 800d838:	d003      	beq.n	800d842 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d83a:	4b06      	ldr	r3, [pc, #24]	; (800d854 <SysTick_Handler+0x3c>)
 800d83c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d840:	601a      	str	r2, [r3, #0]
 800d842:	2300      	movs	r3, #0
 800d844:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800d84c:	bf00      	nop
 800d84e:	3708      	adds	r7, #8
 800d850:	46bd      	mov	sp, r7
 800d852:	bd80      	pop	{r7, pc}
 800d854:	e000ed04 	.word	0xe000ed04

0800d858 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d858:	b480      	push	{r7}
 800d85a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d85c:	4b0b      	ldr	r3, [pc, #44]	; (800d88c <vPortSetupTimerInterrupt+0x34>)
 800d85e:	2200      	movs	r2, #0
 800d860:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d862:	4b0b      	ldr	r3, [pc, #44]	; (800d890 <vPortSetupTimerInterrupt+0x38>)
 800d864:	2200      	movs	r2, #0
 800d866:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d868:	4b0a      	ldr	r3, [pc, #40]	; (800d894 <vPortSetupTimerInterrupt+0x3c>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4a0a      	ldr	r2, [pc, #40]	; (800d898 <vPortSetupTimerInterrupt+0x40>)
 800d86e:	fba2 2303 	umull	r2, r3, r2, r3
 800d872:	099b      	lsrs	r3, r3, #6
 800d874:	4a09      	ldr	r2, [pc, #36]	; (800d89c <vPortSetupTimerInterrupt+0x44>)
 800d876:	3b01      	subs	r3, #1
 800d878:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d87a:	4b04      	ldr	r3, [pc, #16]	; (800d88c <vPortSetupTimerInterrupt+0x34>)
 800d87c:	2207      	movs	r2, #7
 800d87e:	601a      	str	r2, [r3, #0]
}
 800d880:	bf00      	nop
 800d882:	46bd      	mov	sp, r7
 800d884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d888:	4770      	bx	lr
 800d88a:	bf00      	nop
 800d88c:	e000e010 	.word	0xe000e010
 800d890:	e000e018 	.word	0xe000e018
 800d894:	20000000 	.word	0x20000000
 800d898:	10624dd3 	.word	0x10624dd3
 800d89c:	e000e014 	.word	0xe000e014

0800d8a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d8a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d8b0 <vPortEnableVFP+0x10>
 800d8a4:	6801      	ldr	r1, [r0, #0]
 800d8a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d8aa:	6001      	str	r1, [r0, #0]
 800d8ac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d8ae:	bf00      	nop
 800d8b0:	e000ed88 	.word	0xe000ed88

0800d8b4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d8b4:	b480      	push	{r7}
 800d8b6:	b085      	sub	sp, #20
 800d8b8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d8ba:	f3ef 8305 	mrs	r3, IPSR
 800d8be:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	2b0f      	cmp	r3, #15
 800d8c4:	d913      	bls.n	800d8ee <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d8c6:	4a16      	ldr	r2, [pc, #88]	; (800d920 <vPortValidateInterruptPriority+0x6c>)
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	4413      	add	r3, r2
 800d8cc:	781b      	ldrb	r3, [r3, #0]
 800d8ce:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d8d0:	4b14      	ldr	r3, [pc, #80]	; (800d924 <vPortValidateInterruptPriority+0x70>)
 800d8d2:	781b      	ldrb	r3, [r3, #0]
 800d8d4:	7afa      	ldrb	r2, [r7, #11]
 800d8d6:	429a      	cmp	r2, r3
 800d8d8:	d209      	bcs.n	800d8ee <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800d8da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8de:	f383 8811 	msr	BASEPRI, r3
 800d8e2:	f3bf 8f6f 	isb	sy
 800d8e6:	f3bf 8f4f 	dsb	sy
 800d8ea:	607b      	str	r3, [r7, #4]
 800d8ec:	e7fe      	b.n	800d8ec <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d8ee:	4b0e      	ldr	r3, [pc, #56]	; (800d928 <vPortValidateInterruptPriority+0x74>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d8f6:	4b0d      	ldr	r3, [pc, #52]	; (800d92c <vPortValidateInterruptPriority+0x78>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	d909      	bls.n	800d912 <vPortValidateInterruptPriority+0x5e>
 800d8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d902:	f383 8811 	msr	BASEPRI, r3
 800d906:	f3bf 8f6f 	isb	sy
 800d90a:	f3bf 8f4f 	dsb	sy
 800d90e:	603b      	str	r3, [r7, #0]
 800d910:	e7fe      	b.n	800d910 <vPortValidateInterruptPriority+0x5c>
	}
 800d912:	bf00      	nop
 800d914:	3714      	adds	r7, #20
 800d916:	46bd      	mov	sp, r7
 800d918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91c:	4770      	bx	lr
 800d91e:	bf00      	nop
 800d920:	e000e3f0 	.word	0xe000e3f0
 800d924:	2000058c 	.word	0x2000058c
 800d928:	e000ed0c 	.word	0xe000ed0c
 800d92c:	20000590 	.word	0x20000590

0800d930 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b08a      	sub	sp, #40	; 0x28
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d938:	2300      	movs	r3, #0
 800d93a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d93c:	f7fe ffb2 	bl	800c8a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d940:	4b57      	ldr	r3, [pc, #348]	; (800daa0 <pvPortMalloc+0x170>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d101      	bne.n	800d94c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d948:	f000 f90c 	bl	800db64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d94c:	4b55      	ldr	r3, [pc, #340]	; (800daa4 <pvPortMalloc+0x174>)
 800d94e:	681a      	ldr	r2, [r3, #0]
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	4013      	ands	r3, r2
 800d954:	2b00      	cmp	r3, #0
 800d956:	f040 808c 	bne.w	800da72 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d01c      	beq.n	800d99a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800d960:	2208      	movs	r2, #8
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	4413      	add	r3, r2
 800d966:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	f003 0307 	and.w	r3, r3, #7
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d013      	beq.n	800d99a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	f023 0307 	bic.w	r3, r3, #7
 800d978:	3308      	adds	r3, #8
 800d97a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f003 0307 	and.w	r3, r3, #7
 800d982:	2b00      	cmp	r3, #0
 800d984:	d009      	beq.n	800d99a <pvPortMalloc+0x6a>
 800d986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d98a:	f383 8811 	msr	BASEPRI, r3
 800d98e:	f3bf 8f6f 	isb	sy
 800d992:	f3bf 8f4f 	dsb	sy
 800d996:	617b      	str	r3, [r7, #20]
 800d998:	e7fe      	b.n	800d998 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d068      	beq.n	800da72 <pvPortMalloc+0x142>
 800d9a0:	4b41      	ldr	r3, [pc, #260]	; (800daa8 <pvPortMalloc+0x178>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	687a      	ldr	r2, [r7, #4]
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	d863      	bhi.n	800da72 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d9aa:	4b40      	ldr	r3, [pc, #256]	; (800daac <pvPortMalloc+0x17c>)
 800d9ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d9ae:	4b3f      	ldr	r3, [pc, #252]	; (800daac <pvPortMalloc+0x17c>)
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d9b4:	e004      	b.n	800d9c0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800d9b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d9c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9c2:	685b      	ldr	r3, [r3, #4]
 800d9c4:	687a      	ldr	r2, [r7, #4]
 800d9c6:	429a      	cmp	r2, r3
 800d9c8:	d903      	bls.n	800d9d2 <pvPortMalloc+0xa2>
 800d9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d1f1      	bne.n	800d9b6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d9d2:	4b33      	ldr	r3, [pc, #204]	; (800daa0 <pvPortMalloc+0x170>)
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d9d8:	429a      	cmp	r2, r3
 800d9da:	d04a      	beq.n	800da72 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d9dc:	6a3b      	ldr	r3, [r7, #32]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	2208      	movs	r2, #8
 800d9e2:	4413      	add	r3, r2
 800d9e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d9e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9e8:	681a      	ldr	r2, [r3, #0]
 800d9ea:	6a3b      	ldr	r3, [r7, #32]
 800d9ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d9ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9f0:	685a      	ldr	r2, [r3, #4]
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	1ad2      	subs	r2, r2, r3
 800d9f6:	2308      	movs	r3, #8
 800d9f8:	005b      	lsls	r3, r3, #1
 800d9fa:	429a      	cmp	r2, r3
 800d9fc:	d91e      	bls.n	800da3c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d9fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	4413      	add	r3, r2
 800da04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800da06:	69bb      	ldr	r3, [r7, #24]
 800da08:	f003 0307 	and.w	r3, r3, #7
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d009      	beq.n	800da24 <pvPortMalloc+0xf4>
 800da10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da14:	f383 8811 	msr	BASEPRI, r3
 800da18:	f3bf 8f6f 	isb	sy
 800da1c:	f3bf 8f4f 	dsb	sy
 800da20:	613b      	str	r3, [r7, #16]
 800da22:	e7fe      	b.n	800da22 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800da24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da26:	685a      	ldr	r2, [r3, #4]
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	1ad2      	subs	r2, r2, r3
 800da2c:	69bb      	ldr	r3, [r7, #24]
 800da2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800da30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da32:	687a      	ldr	r2, [r7, #4]
 800da34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800da36:	69b8      	ldr	r0, [r7, #24]
 800da38:	f000 f8f6 	bl	800dc28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800da3c:	4b1a      	ldr	r3, [pc, #104]	; (800daa8 <pvPortMalloc+0x178>)
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da42:	685b      	ldr	r3, [r3, #4]
 800da44:	1ad3      	subs	r3, r2, r3
 800da46:	4a18      	ldr	r2, [pc, #96]	; (800daa8 <pvPortMalloc+0x178>)
 800da48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800da4a:	4b17      	ldr	r3, [pc, #92]	; (800daa8 <pvPortMalloc+0x178>)
 800da4c:	681a      	ldr	r2, [r3, #0]
 800da4e:	4b18      	ldr	r3, [pc, #96]	; (800dab0 <pvPortMalloc+0x180>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	429a      	cmp	r2, r3
 800da54:	d203      	bcs.n	800da5e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800da56:	4b14      	ldr	r3, [pc, #80]	; (800daa8 <pvPortMalloc+0x178>)
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	4a15      	ldr	r2, [pc, #84]	; (800dab0 <pvPortMalloc+0x180>)
 800da5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800da5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da60:	685a      	ldr	r2, [r3, #4]
 800da62:	4b10      	ldr	r3, [pc, #64]	; (800daa4 <pvPortMalloc+0x174>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	431a      	orrs	r2, r3
 800da68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800da6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da6e:	2200      	movs	r2, #0
 800da70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800da72:	f7fe ff25 	bl	800c8c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800da76:	69fb      	ldr	r3, [r7, #28]
 800da78:	f003 0307 	and.w	r3, r3, #7
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d009      	beq.n	800da94 <pvPortMalloc+0x164>
 800da80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da84:	f383 8811 	msr	BASEPRI, r3
 800da88:	f3bf 8f6f 	isb	sy
 800da8c:	f3bf 8f4f 	dsb	sy
 800da90:	60fb      	str	r3, [r7, #12]
 800da92:	e7fe      	b.n	800da92 <pvPortMalloc+0x162>
	return pvReturn;
 800da94:	69fb      	ldr	r3, [r7, #28]
}
 800da96:	4618      	mov	r0, r3
 800da98:	3728      	adds	r7, #40	; 0x28
 800da9a:	46bd      	mov	sp, r7
 800da9c:	bd80      	pop	{r7, pc}
 800da9e:	bf00      	nop
 800daa0:	2000419c 	.word	0x2000419c
 800daa4:	200041a8 	.word	0x200041a8
 800daa8:	200041a0 	.word	0x200041a0
 800daac:	20004194 	.word	0x20004194
 800dab0:	200041a4 	.word	0x200041a4

0800dab4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b086      	sub	sp, #24
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d046      	beq.n	800db54 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dac6:	2308      	movs	r3, #8
 800dac8:	425b      	negs	r3, r3
 800daca:	697a      	ldr	r2, [r7, #20]
 800dacc:	4413      	add	r3, r2
 800dace:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dad0:	697b      	ldr	r3, [r7, #20]
 800dad2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dad4:	693b      	ldr	r3, [r7, #16]
 800dad6:	685a      	ldr	r2, [r3, #4]
 800dad8:	4b20      	ldr	r3, [pc, #128]	; (800db5c <vPortFree+0xa8>)
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	4013      	ands	r3, r2
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d109      	bne.n	800daf6 <vPortFree+0x42>
 800dae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae6:	f383 8811 	msr	BASEPRI, r3
 800daea:	f3bf 8f6f 	isb	sy
 800daee:	f3bf 8f4f 	dsb	sy
 800daf2:	60fb      	str	r3, [r7, #12]
 800daf4:	e7fe      	b.n	800daf4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800daf6:	693b      	ldr	r3, [r7, #16]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d009      	beq.n	800db12 <vPortFree+0x5e>
 800dafe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db02:	f383 8811 	msr	BASEPRI, r3
 800db06:	f3bf 8f6f 	isb	sy
 800db0a:	f3bf 8f4f 	dsb	sy
 800db0e:	60bb      	str	r3, [r7, #8]
 800db10:	e7fe      	b.n	800db10 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800db12:	693b      	ldr	r3, [r7, #16]
 800db14:	685a      	ldr	r2, [r3, #4]
 800db16:	4b11      	ldr	r3, [pc, #68]	; (800db5c <vPortFree+0xa8>)
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	4013      	ands	r3, r2
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d019      	beq.n	800db54 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800db20:	693b      	ldr	r3, [r7, #16]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d115      	bne.n	800db54 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800db28:	693b      	ldr	r3, [r7, #16]
 800db2a:	685a      	ldr	r2, [r3, #4]
 800db2c:	4b0b      	ldr	r3, [pc, #44]	; (800db5c <vPortFree+0xa8>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	43db      	mvns	r3, r3
 800db32:	401a      	ands	r2, r3
 800db34:	693b      	ldr	r3, [r7, #16]
 800db36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800db38:	f7fe feb4 	bl	800c8a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800db3c:	693b      	ldr	r3, [r7, #16]
 800db3e:	685a      	ldr	r2, [r3, #4]
 800db40:	4b07      	ldr	r3, [pc, #28]	; (800db60 <vPortFree+0xac>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	4413      	add	r3, r2
 800db46:	4a06      	ldr	r2, [pc, #24]	; (800db60 <vPortFree+0xac>)
 800db48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800db4a:	6938      	ldr	r0, [r7, #16]
 800db4c:	f000 f86c 	bl	800dc28 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800db50:	f7fe feb6 	bl	800c8c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800db54:	bf00      	nop
 800db56:	3718      	adds	r7, #24
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}
 800db5c:	200041a8 	.word	0x200041a8
 800db60:	200041a0 	.word	0x200041a0

0800db64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800db64:	b480      	push	{r7}
 800db66:	b085      	sub	sp, #20
 800db68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800db6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800db6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800db70:	4b27      	ldr	r3, [pc, #156]	; (800dc10 <prvHeapInit+0xac>)
 800db72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	f003 0307 	and.w	r3, r3, #7
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d00c      	beq.n	800db98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	3307      	adds	r3, #7
 800db82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f023 0307 	bic.w	r3, r3, #7
 800db8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800db8c:	68ba      	ldr	r2, [r7, #8]
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	1ad3      	subs	r3, r2, r3
 800db92:	4a1f      	ldr	r2, [pc, #124]	; (800dc10 <prvHeapInit+0xac>)
 800db94:	4413      	add	r3, r2
 800db96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800db9c:	4a1d      	ldr	r2, [pc, #116]	; (800dc14 <prvHeapInit+0xb0>)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dba2:	4b1c      	ldr	r3, [pc, #112]	; (800dc14 <prvHeapInit+0xb0>)
 800dba4:	2200      	movs	r2, #0
 800dba6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	68ba      	ldr	r2, [r7, #8]
 800dbac:	4413      	add	r3, r2
 800dbae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dbb0:	2208      	movs	r2, #8
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	1a9b      	subs	r3, r3, r2
 800dbb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	f023 0307 	bic.w	r3, r3, #7
 800dbbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	4a15      	ldr	r2, [pc, #84]	; (800dc18 <prvHeapInit+0xb4>)
 800dbc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dbc6:	4b14      	ldr	r3, [pc, #80]	; (800dc18 <prvHeapInit+0xb4>)
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dbce:	4b12      	ldr	r3, [pc, #72]	; (800dc18 <prvHeapInit+0xb4>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	68fa      	ldr	r2, [r7, #12]
 800dbde:	1ad2      	subs	r2, r2, r3
 800dbe0:	683b      	ldr	r3, [r7, #0]
 800dbe2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dbe4:	4b0c      	ldr	r3, [pc, #48]	; (800dc18 <prvHeapInit+0xb4>)
 800dbe6:	681a      	ldr	r2, [r3, #0]
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dbec:	683b      	ldr	r3, [r7, #0]
 800dbee:	685b      	ldr	r3, [r3, #4]
 800dbf0:	4a0a      	ldr	r2, [pc, #40]	; (800dc1c <prvHeapInit+0xb8>)
 800dbf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	4a09      	ldr	r2, [pc, #36]	; (800dc20 <prvHeapInit+0xbc>)
 800dbfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dbfc:	4b09      	ldr	r3, [pc, #36]	; (800dc24 <prvHeapInit+0xc0>)
 800dbfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dc02:	601a      	str	r2, [r3, #0]
}
 800dc04:	bf00      	nop
 800dc06:	3714      	adds	r7, #20
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0e:	4770      	bx	lr
 800dc10:	20000594 	.word	0x20000594
 800dc14:	20004194 	.word	0x20004194
 800dc18:	2000419c 	.word	0x2000419c
 800dc1c:	200041a4 	.word	0x200041a4
 800dc20:	200041a0 	.word	0x200041a0
 800dc24:	200041a8 	.word	0x200041a8

0800dc28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dc28:	b480      	push	{r7}
 800dc2a:	b085      	sub	sp, #20
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dc30:	4b28      	ldr	r3, [pc, #160]	; (800dcd4 <prvInsertBlockIntoFreeList+0xac>)
 800dc32:	60fb      	str	r3, [r7, #12]
 800dc34:	e002      	b.n	800dc3c <prvInsertBlockIntoFreeList+0x14>
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	60fb      	str	r3, [r7, #12]
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	687a      	ldr	r2, [r7, #4]
 800dc42:	429a      	cmp	r2, r3
 800dc44:	d8f7      	bhi.n	800dc36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	685b      	ldr	r3, [r3, #4]
 800dc4e:	68ba      	ldr	r2, [r7, #8]
 800dc50:	4413      	add	r3, r2
 800dc52:	687a      	ldr	r2, [r7, #4]
 800dc54:	429a      	cmp	r2, r3
 800dc56:	d108      	bne.n	800dc6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	685a      	ldr	r2, [r3, #4]
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	685b      	ldr	r3, [r3, #4]
 800dc60:	441a      	add	r2, r3
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	685b      	ldr	r3, [r3, #4]
 800dc72:	68ba      	ldr	r2, [r7, #8]
 800dc74:	441a      	add	r2, r3
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	429a      	cmp	r2, r3
 800dc7c:	d118      	bne.n	800dcb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	681a      	ldr	r2, [r3, #0]
 800dc82:	4b15      	ldr	r3, [pc, #84]	; (800dcd8 <prvInsertBlockIntoFreeList+0xb0>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	429a      	cmp	r2, r3
 800dc88:	d00d      	beq.n	800dca6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	685a      	ldr	r2, [r3, #4]
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	685b      	ldr	r3, [r3, #4]
 800dc94:	441a      	add	r2, r3
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	681a      	ldr	r2, [r3, #0]
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	601a      	str	r2, [r3, #0]
 800dca4:	e008      	b.n	800dcb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dca6:	4b0c      	ldr	r3, [pc, #48]	; (800dcd8 <prvInsertBlockIntoFreeList+0xb0>)
 800dca8:	681a      	ldr	r2, [r3, #0]
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	601a      	str	r2, [r3, #0]
 800dcae:	e003      	b.n	800dcb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	681a      	ldr	r2, [r3, #0]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dcb8:	68fa      	ldr	r2, [r7, #12]
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d002      	beq.n	800dcc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	687a      	ldr	r2, [r7, #4]
 800dcc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dcc6:	bf00      	nop
 800dcc8:	3714      	adds	r7, #20
 800dcca:	46bd      	mov	sp, r7
 800dccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd0:	4770      	bx	lr
 800dcd2:	bf00      	nop
 800dcd4:	20004194 	.word	0x20004194
 800dcd8:	2000419c 	.word	0x2000419c

0800dcdc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b084      	sub	sp, #16
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 800dce4:	4b29      	ldr	r3, [pc, #164]	; (800dd8c <tcpip_thread+0xb0>)
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d005      	beq.n	800dcf8 <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 800dcec:	4b27      	ldr	r3, [pc, #156]	; (800dd8c <tcpip_thread+0xb0>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a27      	ldr	r2, [pc, #156]	; (800dd90 <tcpip_thread+0xb4>)
 800dcf2:	6812      	ldr	r2, [r2, #0]
 800dcf4:	4610      	mov	r0, r2
 800dcf6:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 800dcf8:	4826      	ldr	r0, [pc, #152]	; (800dd94 <tcpip_thread+0xb8>)
 800dcfa:	f008 fd1d 	bl	8016738 <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 800dcfe:	4825      	ldr	r0, [pc, #148]	; (800dd94 <tcpip_thread+0xb8>)
 800dd00:	f008 fd29 	bl	8016756 <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 800dd04:	f107 030c 	add.w	r3, r7, #12
 800dd08:	4619      	mov	r1, r3
 800dd0a:	4823      	ldr	r0, [pc, #140]	; (800dd98 <tcpip_thread+0xbc>)
 800dd0c:	f006 fa22 	bl	8014154 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 800dd10:	4820      	ldr	r0, [pc, #128]	; (800dd94 <tcpip_thread+0xb8>)
 800dd12:	f008 fd11 	bl	8016738 <sys_mutex_lock>
    if (msg == NULL) {
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d106      	bne.n	800dd2a <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800dd1c:	4b1f      	ldr	r3, [pc, #124]	; (800dd9c <tcpip_thread+0xc0>)
 800dd1e:	2269      	movs	r2, #105	; 0x69
 800dd20:	491f      	ldr	r1, [pc, #124]	; (800dda0 <tcpip_thread+0xc4>)
 800dd22:	4820      	ldr	r0, [pc, #128]	; (800dda4 <tcpip_thread+0xc8>)
 800dd24:	f009 fb40 	bl	80173a8 <iprintf>
      continue;
 800dd28:	e02f      	b.n	800dd8a <tcpip_thread+0xae>
    }
    switch (msg->type) {
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	781b      	ldrb	r3, [r3, #0]
 800dd2e:	2b03      	cmp	r3, #3
 800dd30:	d011      	beq.n	800dd56 <tcpip_thread+0x7a>
 800dd32:	2b04      	cmp	r3, #4
 800dd34:	d01b      	beq.n	800dd6e <tcpip_thread+0x92>
 800dd36:	2b02      	cmp	r3, #2
 800dd38:	d120      	bne.n	800dd7c <tcpip_thread+0xa0>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	68db      	ldr	r3, [r3, #12]
 800dd3e:	68fa      	ldr	r2, [r7, #12]
 800dd40:	6850      	ldr	r0, [r2, #4]
 800dd42:	68fa      	ldr	r2, [r7, #12]
 800dd44:	6892      	ldr	r2, [r2, #8]
 800dd46:	4611      	mov	r1, r2
 800dd48:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	4619      	mov	r1, r3
 800dd4e:	2008      	movs	r0, #8
 800dd50:	f000 fd62 	bl	800e818 <memp_free>
      break;
 800dd54:	e019      	b.n	800dd8a <tcpip_thread+0xae>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	685b      	ldr	r3, [r3, #4]
 800dd5a:	68fa      	ldr	r2, [r7, #12]
 800dd5c:	6892      	ldr	r2, [r2, #8]
 800dd5e:	4610      	mov	r0, r2
 800dd60:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	4619      	mov	r1, r3
 800dd66:	2007      	movs	r0, #7
 800dd68:	f000 fd56 	bl	800e818 <memp_free>
      break;
 800dd6c:	e00d      	b.n	800dd8a <tcpip_thread+0xae>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	685b      	ldr	r3, [r3, #4]
 800dd72:	68fa      	ldr	r2, [r7, #12]
 800dd74:	6892      	ldr	r2, [r2, #8]
 800dd76:	4610      	mov	r0, r2
 800dd78:	4798      	blx	r3
      break;
 800dd7a:	e006      	b.n	800dd8a <tcpip_thread+0xae>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800dd7c:	4b07      	ldr	r3, [pc, #28]	; (800dd9c <tcpip_thread+0xc0>)
 800dd7e:	229b      	movs	r2, #155	; 0x9b
 800dd80:	4907      	ldr	r1, [pc, #28]	; (800dda0 <tcpip_thread+0xc4>)
 800dd82:	4808      	ldr	r0, [pc, #32]	; (800dda4 <tcpip_thread+0xc8>)
 800dd84:	f009 fb10 	bl	80173a8 <iprintf>
      break;
 800dd88:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 800dd8a:	e7b8      	b.n	800dcfe <tcpip_thread+0x22>
 800dd8c:	200041ac 	.word	0x200041ac
 800dd90:	200041b0 	.word	0x200041b0
 800dd94:	200075f4 	.word	0x200075f4
 800dd98:	200041b4 	.word	0x200041b4
 800dd9c:	08018564 	.word	0x08018564
 800dda0:	08018594 	.word	0x08018594
 800dda4:	080185b4 	.word	0x080185b4

0800dda8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b086      	sub	sp, #24
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	60f8      	str	r0, [r7, #12]
 800ddb0:	60b9      	str	r1, [r7, #8]
 800ddb2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 800ddb4:	481a      	ldr	r0, [pc, #104]	; (800de20 <tcpip_inpkt+0x78>)
 800ddb6:	f008 fc83 	bl	80166c0 <sys_mbox_valid>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d105      	bne.n	800ddcc <tcpip_inpkt+0x24>
 800ddc0:	4b18      	ldr	r3, [pc, #96]	; (800de24 <tcpip_inpkt+0x7c>)
 800ddc2:	22b5      	movs	r2, #181	; 0xb5
 800ddc4:	4918      	ldr	r1, [pc, #96]	; (800de28 <tcpip_inpkt+0x80>)
 800ddc6:	4819      	ldr	r0, [pc, #100]	; (800de2c <tcpip_inpkt+0x84>)
 800ddc8:	f009 faee 	bl	80173a8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800ddcc:	2008      	movs	r0, #8
 800ddce:	f000 fcd1 	bl	800e774 <memp_malloc>
 800ddd2:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800ddd4:	697b      	ldr	r3, [r7, #20]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d102      	bne.n	800dde0 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800ddda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ddde:	e01a      	b.n	800de16 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800dde0:	697b      	ldr	r3, [r7, #20]
 800dde2:	2202      	movs	r2, #2
 800dde4:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	68fa      	ldr	r2, [r7, #12]
 800ddea:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	68ba      	ldr	r2, [r7, #8]
 800ddf0:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	687a      	ldr	r2, [r7, #4]
 800ddf6:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 800ddf8:	6979      	ldr	r1, [r7, #20]
 800ddfa:	4809      	ldr	r0, [pc, #36]	; (800de20 <tcpip_inpkt+0x78>)
 800ddfc:	f008 fc07 	bl	801660e <sys_mbox_trypost>
 800de00:	4603      	mov	r3, r0
 800de02:	2b00      	cmp	r3, #0
 800de04:	d006      	beq.n	800de14 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800de06:	6979      	ldr	r1, [r7, #20]
 800de08:	2008      	movs	r0, #8
 800de0a:	f000 fd05 	bl	800e818 <memp_free>
    return ERR_MEM;
 800de0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800de12:	e000      	b.n	800de16 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800de14:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800de16:	4618      	mov	r0, r3
 800de18:	3718      	adds	r7, #24
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}
 800de1e:	bf00      	nop
 800de20:	200041b4 	.word	0x200041b4
 800de24:	08018564 	.word	0x08018564
 800de28:	080185dc 	.word	0x080185dc
 800de2c:	080185b4 	.word	0x080185b4

0800de30 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b082      	sub	sp, #8
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
 800de38:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800de40:	f003 0318 	and.w	r3, r3, #24
 800de44:	2b00      	cmp	r3, #0
 800de46:	d006      	beq.n	800de56 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800de48:	4a08      	ldr	r2, [pc, #32]	; (800de6c <tcpip_input+0x3c>)
 800de4a:	6839      	ldr	r1, [r7, #0]
 800de4c:	6878      	ldr	r0, [r7, #4]
 800de4e:	f7ff ffab 	bl	800dda8 <tcpip_inpkt>
 800de52:	4603      	mov	r3, r0
 800de54:	e005      	b.n	800de62 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 800de56:	4a06      	ldr	r2, [pc, #24]	; (800de70 <tcpip_input+0x40>)
 800de58:	6839      	ldr	r1, [r7, #0]
 800de5a:	6878      	ldr	r0, [r7, #4]
 800de5c:	f7ff ffa4 	bl	800dda8 <tcpip_inpkt>
 800de60:	4603      	mov	r3, r0
}
 800de62:	4618      	mov	r0, r3
 800de64:	3708      	adds	r7, #8
 800de66:	46bd      	mov	sp, r7
 800de68:	bd80      	pop	{r7, pc}
 800de6a:	bf00      	nop
 800de6c:	080163e9 	.word	0x080163e9
 800de70:	080153bd 	.word	0x080153bd

0800de74 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b086      	sub	sp, #24
 800de78:	af00      	add	r7, sp, #0
 800de7a:	60f8      	str	r0, [r7, #12]
 800de7c:	60b9      	str	r1, [r7, #8]
 800de7e:	4613      	mov	r3, r2
 800de80:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 800de82:	481d      	ldr	r0, [pc, #116]	; (800def8 <tcpip_callback_with_block+0x84>)
 800de84:	f008 fc1c 	bl	80166c0 <sys_mbox_valid>
 800de88:	4603      	mov	r3, r0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d105      	bne.n	800de9a <tcpip_callback_with_block+0x26>
 800de8e:	4b1b      	ldr	r3, [pc, #108]	; (800defc <tcpip_callback_with_block+0x88>)
 800de90:	22ee      	movs	r2, #238	; 0xee
 800de92:	491b      	ldr	r1, [pc, #108]	; (800df00 <tcpip_callback_with_block+0x8c>)
 800de94:	481b      	ldr	r0, [pc, #108]	; (800df04 <tcpip_callback_with_block+0x90>)
 800de96:	f009 fa87 	bl	80173a8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800de9a:	2007      	movs	r0, #7
 800de9c:	f000 fc6a 	bl	800e774 <memp_malloc>
 800dea0:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d102      	bne.n	800deae <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 800dea8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800deac:	e01f      	b.n	800deee <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	2203      	movs	r2, #3
 800deb2:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800deb4:	697b      	ldr	r3, [r7, #20]
 800deb6:	68fa      	ldr	r2, [r7, #12]
 800deb8:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	68ba      	ldr	r2, [r7, #8]
 800debe:	609a      	str	r2, [r3, #8]
  if (block) {
 800dec0:	79fb      	ldrb	r3, [r7, #7]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d004      	beq.n	800ded0 <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 800dec6:	6979      	ldr	r1, [r7, #20]
 800dec8:	480b      	ldr	r0, [pc, #44]	; (800def8 <tcpip_callback_with_block+0x84>)
 800deca:	f008 fb8b 	bl	80165e4 <sys_mbox_post>
 800dece:	e00d      	b.n	800deec <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 800ded0:	6979      	ldr	r1, [r7, #20]
 800ded2:	4809      	ldr	r0, [pc, #36]	; (800def8 <tcpip_callback_with_block+0x84>)
 800ded4:	f008 fb9b 	bl	801660e <sys_mbox_trypost>
 800ded8:	4603      	mov	r3, r0
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d006      	beq.n	800deec <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800dede:	6979      	ldr	r1, [r7, #20]
 800dee0:	2007      	movs	r0, #7
 800dee2:	f000 fc99 	bl	800e818 <memp_free>
      return ERR_MEM;
 800dee6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800deea:	e000      	b.n	800deee <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 800deec:	2300      	movs	r3, #0
}
 800deee:	4618      	mov	r0, r3
 800def0:	3718      	adds	r7, #24
 800def2:	46bd      	mov	sp, r7
 800def4:	bd80      	pop	{r7, pc}
 800def6:	bf00      	nop
 800def8:	200041b4 	.word	0x200041b4
 800defc:	08018564 	.word	0x08018564
 800df00:	080185dc 	.word	0x080185dc
 800df04:	080185b4 	.word	0x080185b4

0800df08 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b084      	sub	sp, #16
 800df0c:	af02      	add	r7, sp, #8
 800df0e:	6078      	str	r0, [r7, #4]
 800df10:	6039      	str	r1, [r7, #0]
  lwip_init();
 800df12:	f000 f86a 	bl	800dfea <lwip_init>

  tcpip_init_done = initfunc;
 800df16:	4a17      	ldr	r2, [pc, #92]	; (800df74 <tcpip_init+0x6c>)
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800df1c:	4a16      	ldr	r2, [pc, #88]	; (800df78 <tcpip_init+0x70>)
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800df22:	2106      	movs	r1, #6
 800df24:	4815      	ldr	r0, [pc, #84]	; (800df7c <tcpip_init+0x74>)
 800df26:	f008 fb3b 	bl	80165a0 <sys_mbox_new>
 800df2a:	4603      	mov	r3, r0
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d006      	beq.n	800df3e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800df30:	4b13      	ldr	r3, [pc, #76]	; (800df80 <tcpip_init+0x78>)
 800df32:	f240 12d5 	movw	r2, #469	; 0x1d5
 800df36:	4913      	ldr	r1, [pc, #76]	; (800df84 <tcpip_init+0x7c>)
 800df38:	4813      	ldr	r0, [pc, #76]	; (800df88 <tcpip_init+0x80>)
 800df3a:	f009 fa35 	bl	80173a8 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800df3e:	4813      	ldr	r0, [pc, #76]	; (800df8c <tcpip_init+0x84>)
 800df40:	f008 fbde 	bl	8016700 <sys_mutex_new>
 800df44:	4603      	mov	r3, r0
 800df46:	2b00      	cmp	r3, #0
 800df48:	d006      	beq.n	800df58 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800df4a:	4b0d      	ldr	r3, [pc, #52]	; (800df80 <tcpip_init+0x78>)
 800df4c:	f240 12d9 	movw	r2, #473	; 0x1d9
 800df50:	490f      	ldr	r1, [pc, #60]	; (800df90 <tcpip_init+0x88>)
 800df52:	480d      	ldr	r0, [pc, #52]	; (800df88 <tcpip_init+0x80>)
 800df54:	f009 fa28 	bl	80173a8 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800df58:	2303      	movs	r3, #3
 800df5a:	9300      	str	r3, [sp, #0]
 800df5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800df60:	2200      	movs	r2, #0
 800df62:	490c      	ldr	r1, [pc, #48]	; (800df94 <tcpip_init+0x8c>)
 800df64:	480c      	ldr	r0, [pc, #48]	; (800df98 <tcpip_init+0x90>)
 800df66:	f008 fc03 	bl	8016770 <sys_thread_new>
}
 800df6a:	bf00      	nop
 800df6c:	3708      	adds	r7, #8
 800df6e:	46bd      	mov	sp, r7
 800df70:	bd80      	pop	{r7, pc}
 800df72:	bf00      	nop
 800df74:	200041ac 	.word	0x200041ac
 800df78:	200041b0 	.word	0x200041b0
 800df7c:	200041b4 	.word	0x200041b4
 800df80:	08018564 	.word	0x08018564
 800df84:	080185ec 	.word	0x080185ec
 800df88:	080185b4 	.word	0x080185b4
 800df8c:	200075f4 	.word	0x200075f4
 800df90:	08018610 	.word	0x08018610
 800df94:	0800dcdd 	.word	0x0800dcdd
 800df98:	08018634 	.word	0x08018634

0800df9c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800df9c:	b480      	push	{r7}
 800df9e:	b083      	sub	sp, #12
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800dfa6:	88fb      	ldrh	r3, [r7, #6]
 800dfa8:	ba5b      	rev16	r3, r3
 800dfaa:	b29b      	uxth	r3, r3
}
 800dfac:	4618      	mov	r0, r3
 800dfae:	370c      	adds	r7, #12
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb6:	4770      	bx	lr

0800dfb8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800dfb8:	b480      	push	{r7}
 800dfba:	b083      	sub	sp, #12
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	061a      	lsls	r2, r3, #24
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	021b      	lsls	r3, r3, #8
 800dfc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dfcc:	431a      	orrs	r2, r3
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	0a1b      	lsrs	r3, r3, #8
 800dfd2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dfd6:	431a      	orrs	r2, r3
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	0e1b      	lsrs	r3, r3, #24
 800dfdc:	4313      	orrs	r3, r2
}
 800dfde:	4618      	mov	r0, r3
 800dfe0:	370c      	adds	r7, #12
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe8:	4770      	bx	lr

0800dfea <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800dfea:	b580      	push	{r7, lr}
 800dfec:	b082      	sub	sp, #8
 800dfee:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800dff0:	2300      	movs	r3, #0
 800dff2:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800dff4:	f008 fb76 	bl	80166e4 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800dff8:	f000 f8a4 	bl	800e144 <mem_init>
  memp_init();
 800dffc:	f000 fb6e 	bl	800e6dc <memp_init>
  pbuf_init();
  netif_init();
 800e000:	f000 fc34 	bl	800e86c <netif_init>
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800e004:	f001 fbd0 	bl	800f7a8 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800e008:	f005 ff60 	bl	8013ecc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800e00c:	bf00      	nop
 800e00e:	3708      	adds	r7, #8
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}

0800e014 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b084      	sub	sp, #16
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800e01c:	4b40      	ldr	r3, [pc, #256]	; (800e120 <plug_holes+0x10c>)
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	687a      	ldr	r2, [r7, #4]
 800e022:	429a      	cmp	r2, r3
 800e024:	d206      	bcs.n	800e034 <plug_holes+0x20>
 800e026:	4b3f      	ldr	r3, [pc, #252]	; (800e124 <plug_holes+0x110>)
 800e028:	f240 125d 	movw	r2, #349	; 0x15d
 800e02c:	493e      	ldr	r1, [pc, #248]	; (800e128 <plug_holes+0x114>)
 800e02e:	483f      	ldr	r0, [pc, #252]	; (800e12c <plug_holes+0x118>)
 800e030:	f009 f9ba 	bl	80173a8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800e034:	4b3e      	ldr	r3, [pc, #248]	; (800e130 <plug_holes+0x11c>)
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	687a      	ldr	r2, [r7, #4]
 800e03a:	429a      	cmp	r2, r3
 800e03c:	d306      	bcc.n	800e04c <plug_holes+0x38>
 800e03e:	4b39      	ldr	r3, [pc, #228]	; (800e124 <plug_holes+0x110>)
 800e040:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800e044:	493b      	ldr	r1, [pc, #236]	; (800e134 <plug_holes+0x120>)
 800e046:	4839      	ldr	r0, [pc, #228]	; (800e12c <plug_holes+0x118>)
 800e048:	f009 f9ae 	bl	80173a8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	791b      	ldrb	r3, [r3, #4]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d006      	beq.n	800e062 <plug_holes+0x4e>
 800e054:	4b33      	ldr	r3, [pc, #204]	; (800e124 <plug_holes+0x110>)
 800e056:	f240 125f 	movw	r2, #351	; 0x15f
 800e05a:	4937      	ldr	r1, [pc, #220]	; (800e138 <plug_holes+0x124>)
 800e05c:	4833      	ldr	r0, [pc, #204]	; (800e12c <plug_holes+0x118>)
 800e05e:	f009 f9a3 	bl	80173a8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	881b      	ldrh	r3, [r3, #0]
 800e066:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800e06a:	d906      	bls.n	800e07a <plug_holes+0x66>
 800e06c:	4b2d      	ldr	r3, [pc, #180]	; (800e124 <plug_holes+0x110>)
 800e06e:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800e072:	4932      	ldr	r1, [pc, #200]	; (800e13c <plug_holes+0x128>)
 800e074:	482d      	ldr	r0, [pc, #180]	; (800e12c <plug_holes+0x118>)
 800e076:	f009 f997 	bl	80173a8 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800e07a:	4b29      	ldr	r3, [pc, #164]	; (800e120 <plug_holes+0x10c>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	8812      	ldrh	r2, [r2, #0]
 800e082:	4413      	add	r3, r2
 800e084:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800e086:	687a      	ldr	r2, [r7, #4]
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	429a      	cmp	r2, r3
 800e08c:	d01f      	beq.n	800e0ce <plug_holes+0xba>
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	791b      	ldrb	r3, [r3, #4]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d11b      	bne.n	800e0ce <plug_holes+0xba>
 800e096:	4b26      	ldr	r3, [pc, #152]	; (800e130 <plug_holes+0x11c>)
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	68fa      	ldr	r2, [r7, #12]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d016      	beq.n	800e0ce <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800e0a0:	4b27      	ldr	r3, [pc, #156]	; (800e140 <plug_holes+0x12c>)
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	68fa      	ldr	r2, [r7, #12]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d102      	bne.n	800e0b0 <plug_holes+0x9c>
      lfree = mem;
 800e0aa:	4a25      	ldr	r2, [pc, #148]	; (800e140 <plug_holes+0x12c>)
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	881a      	ldrh	r2, [r3, #0]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	4a19      	ldr	r2, [pc, #100]	; (800e120 <plug_holes+0x10c>)
 800e0bc:	6812      	ldr	r2, [r2, #0]
 800e0be:	1a99      	subs	r1, r3, r2
 800e0c0:	4b17      	ldr	r3, [pc, #92]	; (800e120 <plug_holes+0x10c>)
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	68fa      	ldr	r2, [r7, #12]
 800e0c6:	8812      	ldrh	r2, [r2, #0]
 800e0c8:	4413      	add	r3, r2
 800e0ca:	b28a      	uxth	r2, r1
 800e0cc:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800e0ce:	4b14      	ldr	r3, [pc, #80]	; (800e120 <plug_holes+0x10c>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	687a      	ldr	r2, [r7, #4]
 800e0d4:	8852      	ldrh	r2, [r2, #2]
 800e0d6:	4413      	add	r3, r2
 800e0d8:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800e0da:	68ba      	ldr	r2, [r7, #8]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	429a      	cmp	r2, r3
 800e0e0:	d01a      	beq.n	800e118 <plug_holes+0x104>
 800e0e2:	68bb      	ldr	r3, [r7, #8]
 800e0e4:	791b      	ldrb	r3, [r3, #4]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d116      	bne.n	800e118 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800e0ea:	4b15      	ldr	r3, [pc, #84]	; (800e140 <plug_holes+0x12c>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	687a      	ldr	r2, [r7, #4]
 800e0f0:	429a      	cmp	r2, r3
 800e0f2:	d102      	bne.n	800e0fa <plug_holes+0xe6>
      lfree = pmem;
 800e0f4:	4a12      	ldr	r2, [pc, #72]	; (800e140 <plug_holes+0x12c>)
 800e0f6:	68bb      	ldr	r3, [r7, #8]
 800e0f8:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	881a      	ldrh	r2, [r3, #0]
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800e102:	68bb      	ldr	r3, [r7, #8]
 800e104:	4a06      	ldr	r2, [pc, #24]	; (800e120 <plug_holes+0x10c>)
 800e106:	6812      	ldr	r2, [r2, #0]
 800e108:	1a99      	subs	r1, r3, r2
 800e10a:	4b05      	ldr	r3, [pc, #20]	; (800e120 <plug_holes+0x10c>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	687a      	ldr	r2, [r7, #4]
 800e110:	8812      	ldrh	r2, [r2, #0]
 800e112:	4413      	add	r3, r2
 800e114:	b28a      	uxth	r2, r1
 800e116:	805a      	strh	r2, [r3, #2]
  }
}
 800e118:	bf00      	nop
 800e11a:	3710      	adds	r7, #16
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}
 800e120:	200041b8 	.word	0x200041b8
 800e124:	08018644 	.word	0x08018644
 800e128:	08018674 	.word	0x08018674
 800e12c:	0801868c 	.word	0x0801868c
 800e130:	200041bc 	.word	0x200041bc
 800e134:	080186b4 	.word	0x080186b4
 800e138:	080186d0 	.word	0x080186d0
 800e13c:	080186ec 	.word	0x080186ec
 800e140:	200041c0 	.word	0x200041c0

0800e144 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b082      	sub	sp, #8
 800e148:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800e14a:	4b1e      	ldr	r3, [pc, #120]	; (800e1c4 <mem_init+0x80>)
 800e14c:	3303      	adds	r3, #3
 800e14e:	f023 0303 	bic.w	r3, r3, #3
 800e152:	461a      	mov	r2, r3
 800e154:	4b1c      	ldr	r3, [pc, #112]	; (800e1c8 <mem_init+0x84>)
 800e156:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800e158:	4b1b      	ldr	r3, [pc, #108]	; (800e1c8 <mem_init+0x84>)
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800e164:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	2200      	movs	r2, #0
 800e16a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2200      	movs	r2, #0
 800e170:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800e172:	4b15      	ldr	r3, [pc, #84]	; (800e1c8 <mem_init+0x84>)
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800e17a:	4a14      	ldr	r2, [pc, #80]	; (800e1cc <mem_init+0x88>)
 800e17c:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800e17e:	4b13      	ldr	r3, [pc, #76]	; (800e1cc <mem_init+0x88>)
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	2201      	movs	r2, #1
 800e184:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800e186:	4b11      	ldr	r3, [pc, #68]	; (800e1cc <mem_init+0x88>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800e18e:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800e190:	4b0e      	ldr	r3, [pc, #56]	; (800e1cc <mem_init+0x88>)
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800e198:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800e19a:	4b0b      	ldr	r3, [pc, #44]	; (800e1c8 <mem_init+0x84>)
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	4a0c      	ldr	r2, [pc, #48]	; (800e1d0 <mem_init+0x8c>)
 800e1a0:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800e1a2:	480c      	ldr	r0, [pc, #48]	; (800e1d4 <mem_init+0x90>)
 800e1a4:	f008 faac 	bl	8016700 <sys_mutex_new>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d006      	beq.n	800e1bc <mem_init+0x78>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800e1ae:	4b0a      	ldr	r3, [pc, #40]	; (800e1d8 <mem_init+0x94>)
 800e1b0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800e1b4:	4909      	ldr	r1, [pc, #36]	; (800e1dc <mem_init+0x98>)
 800e1b6:	480a      	ldr	r0, [pc, #40]	; (800e1e0 <mem_init+0x9c>)
 800e1b8:	f009 f8f6 	bl	80173a8 <iprintf>
  }
}
 800e1bc:	bf00      	nop
 800e1be:	3708      	adds	r7, #8
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}
 800e1c4:	20007610 	.word	0x20007610
 800e1c8:	200041b8 	.word	0x200041b8
 800e1cc:	200041bc 	.word	0x200041bc
 800e1d0:	200041c0 	.word	0x200041c0
 800e1d4:	200041c4 	.word	0x200041c4
 800e1d8:	08018644 	.word	0x08018644
 800e1dc:	08018718 	.word	0x08018718
 800e1e0:	0801868c 	.word	0x0801868c

0800e1e4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b084      	sub	sp, #16
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d050      	beq.n	800e294 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f003 0303 	and.w	r3, r3, #3
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d006      	beq.n	800e20a <mem_free+0x26>
 800e1fc:	4b27      	ldr	r3, [pc, #156]	; (800e29c <mem_free+0xb8>)
 800e1fe:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800e202:	4927      	ldr	r1, [pc, #156]	; (800e2a0 <mem_free+0xbc>)
 800e204:	4827      	ldr	r0, [pc, #156]	; (800e2a4 <mem_free+0xc0>)
 800e206:	f009 f8cf 	bl	80173a8 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800e20a:	4b27      	ldr	r3, [pc, #156]	; (800e2a8 <mem_free+0xc4>)
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	687a      	ldr	r2, [r7, #4]
 800e210:	429a      	cmp	r2, r3
 800e212:	d304      	bcc.n	800e21e <mem_free+0x3a>
 800e214:	4b25      	ldr	r3, [pc, #148]	; (800e2ac <mem_free+0xc8>)
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	687a      	ldr	r2, [r7, #4]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d306      	bcc.n	800e22c <mem_free+0x48>
 800e21e:	4b1f      	ldr	r3, [pc, #124]	; (800e29c <mem_free+0xb8>)
 800e220:	f240 12af 	movw	r2, #431	; 0x1af
 800e224:	4922      	ldr	r1, [pc, #136]	; (800e2b0 <mem_free+0xcc>)
 800e226:	481f      	ldr	r0, [pc, #124]	; (800e2a4 <mem_free+0xc0>)
 800e228:	f009 f8be 	bl	80173a8 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800e22c:	4b1e      	ldr	r3, [pc, #120]	; (800e2a8 <mem_free+0xc4>)
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	687a      	ldr	r2, [r7, #4]
 800e232:	429a      	cmp	r2, r3
 800e234:	d304      	bcc.n	800e240 <mem_free+0x5c>
 800e236:	4b1d      	ldr	r3, [pc, #116]	; (800e2ac <mem_free+0xc8>)
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	687a      	ldr	r2, [r7, #4]
 800e23c:	429a      	cmp	r2, r3
 800e23e:	d306      	bcc.n	800e24e <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800e240:	f008 fabc 	bl	80167bc <sys_arch_protect>
 800e244:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800e246:	68b8      	ldr	r0, [r7, #8]
 800e248:	f008 fac6 	bl	80167d8 <sys_arch_unprotect>
    return;
 800e24c:	e023      	b.n	800e296 <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800e24e:	4819      	ldr	r0, [pc, #100]	; (800e2b4 <mem_free+0xd0>)
 800e250:	f008 fa72 	bl	8016738 <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	3b08      	subs	r3, #8
 800e258:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	791b      	ldrb	r3, [r3, #4]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d106      	bne.n	800e270 <mem_free+0x8c>
 800e262:	4b0e      	ldr	r3, [pc, #56]	; (800e29c <mem_free+0xb8>)
 800e264:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800e268:	4913      	ldr	r1, [pc, #76]	; (800e2b8 <mem_free+0xd4>)
 800e26a:	480e      	ldr	r0, [pc, #56]	; (800e2a4 <mem_free+0xc0>)
 800e26c:	f009 f89c 	bl	80173a8 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	2200      	movs	r2, #0
 800e274:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800e276:	4b11      	ldr	r3, [pc, #68]	; (800e2bc <mem_free+0xd8>)
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	68fa      	ldr	r2, [r7, #12]
 800e27c:	429a      	cmp	r2, r3
 800e27e:	d202      	bcs.n	800e286 <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800e280:	4a0e      	ldr	r2, [pc, #56]	; (800e2bc <mem_free+0xd8>)
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800e286:	68f8      	ldr	r0, [r7, #12]
 800e288:	f7ff fec4 	bl	800e014 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800e28c:	4809      	ldr	r0, [pc, #36]	; (800e2b4 <mem_free+0xd0>)
 800e28e:	f008 fa62 	bl	8016756 <sys_mutex_unlock>
 800e292:	e000      	b.n	800e296 <mem_free+0xb2>
    return;
 800e294:	bf00      	nop
}
 800e296:	3710      	adds	r7, #16
 800e298:	46bd      	mov	sp, r7
 800e29a:	bd80      	pop	{r7, pc}
 800e29c:	08018644 	.word	0x08018644
 800e2a0:	08018734 	.word	0x08018734
 800e2a4:	0801868c 	.word	0x0801868c
 800e2a8:	200041b8 	.word	0x200041b8
 800e2ac:	200041bc 	.word	0x200041bc
 800e2b0:	08018758 	.word	0x08018758
 800e2b4:	200041c4 	.word	0x200041c4
 800e2b8:	08018770 	.word	0x08018770
 800e2bc:	200041c0 	.word	0x200041c0

0800e2c0 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b088      	sub	sp, #32
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	460b      	mov	r3, r1
 800e2ca:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800e2cc:	887b      	ldrh	r3, [r7, #2]
 800e2ce:	3303      	adds	r3, #3
 800e2d0:	b29b      	uxth	r3, r3
 800e2d2:	f023 0303 	bic.w	r3, r3, #3
 800e2d6:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800e2d8:	887b      	ldrh	r3, [r7, #2]
 800e2da:	2b0b      	cmp	r3, #11
 800e2dc:	d801      	bhi.n	800e2e2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800e2de:	230c      	movs	r3, #12
 800e2e0:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800e2e2:	887b      	ldrh	r3, [r7, #2]
 800e2e4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800e2e8:	d901      	bls.n	800e2ee <mem_trim+0x2e>
    return NULL;
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	e0bd      	b.n	800e46a <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800e2ee:	4b61      	ldr	r3, [pc, #388]	; (800e474 <mem_trim+0x1b4>)
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	687a      	ldr	r2, [r7, #4]
 800e2f4:	429a      	cmp	r2, r3
 800e2f6:	d304      	bcc.n	800e302 <mem_trim+0x42>
 800e2f8:	4b5f      	ldr	r3, [pc, #380]	; (800e478 <mem_trim+0x1b8>)
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	687a      	ldr	r2, [r7, #4]
 800e2fe:	429a      	cmp	r2, r3
 800e300:	d306      	bcc.n	800e310 <mem_trim+0x50>
 800e302:	4b5e      	ldr	r3, [pc, #376]	; (800e47c <mem_trim+0x1bc>)
 800e304:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800e308:	495d      	ldr	r1, [pc, #372]	; (800e480 <mem_trim+0x1c0>)
 800e30a:	485e      	ldr	r0, [pc, #376]	; (800e484 <mem_trim+0x1c4>)
 800e30c:	f009 f84c 	bl	80173a8 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800e310:	4b58      	ldr	r3, [pc, #352]	; (800e474 <mem_trim+0x1b4>)
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	687a      	ldr	r2, [r7, #4]
 800e316:	429a      	cmp	r2, r3
 800e318:	d304      	bcc.n	800e324 <mem_trim+0x64>
 800e31a:	4b57      	ldr	r3, [pc, #348]	; (800e478 <mem_trim+0x1b8>)
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	687a      	ldr	r2, [r7, #4]
 800e320:	429a      	cmp	r2, r3
 800e322:	d307      	bcc.n	800e334 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800e324:	f008 fa4a 	bl	80167bc <sys_arch_protect>
 800e328:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800e32a:	68f8      	ldr	r0, [r7, #12]
 800e32c:	f008 fa54 	bl	80167d8 <sys_arch_unprotect>
    return rmem;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	e09a      	b.n	800e46a <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	3b08      	subs	r3, #8
 800e338:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800e33a:	69fb      	ldr	r3, [r7, #28]
 800e33c:	4a4d      	ldr	r2, [pc, #308]	; (800e474 <mem_trim+0x1b4>)
 800e33e:	6812      	ldr	r2, [r2, #0]
 800e340:	1a9b      	subs	r3, r3, r2
 800e342:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800e344:	69fb      	ldr	r3, [r7, #28]
 800e346:	881a      	ldrh	r2, [r3, #0]
 800e348:	8b7b      	ldrh	r3, [r7, #26]
 800e34a:	1ad3      	subs	r3, r2, r3
 800e34c:	b29b      	uxth	r3, r3
 800e34e:	3b08      	subs	r3, #8
 800e350:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800e352:	887a      	ldrh	r2, [r7, #2]
 800e354:	8b3b      	ldrh	r3, [r7, #24]
 800e356:	429a      	cmp	r2, r3
 800e358:	d906      	bls.n	800e368 <mem_trim+0xa8>
 800e35a:	4b48      	ldr	r3, [pc, #288]	; (800e47c <mem_trim+0x1bc>)
 800e35c:	f240 2206 	movw	r2, #518	; 0x206
 800e360:	4949      	ldr	r1, [pc, #292]	; (800e488 <mem_trim+0x1c8>)
 800e362:	4848      	ldr	r0, [pc, #288]	; (800e484 <mem_trim+0x1c4>)
 800e364:	f009 f820 	bl	80173a8 <iprintf>
  if (newsize > size) {
 800e368:	887a      	ldrh	r2, [r7, #2]
 800e36a:	8b3b      	ldrh	r3, [r7, #24]
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d901      	bls.n	800e374 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800e370:	2300      	movs	r3, #0
 800e372:	e07a      	b.n	800e46a <mem_trim+0x1aa>
  }
  if (newsize == size) {
 800e374:	887a      	ldrh	r2, [r7, #2]
 800e376:	8b3b      	ldrh	r3, [r7, #24]
 800e378:	429a      	cmp	r2, r3
 800e37a:	d101      	bne.n	800e380 <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	e074      	b.n	800e46a <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800e380:	4842      	ldr	r0, [pc, #264]	; (800e48c <mem_trim+0x1cc>)
 800e382:	f008 f9d9 	bl	8016738 <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800e386:	4b3b      	ldr	r3, [pc, #236]	; (800e474 <mem_trim+0x1b4>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	69fa      	ldr	r2, [r7, #28]
 800e38c:	8812      	ldrh	r2, [r2, #0]
 800e38e:	4413      	add	r3, r2
 800e390:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 800e392:	697b      	ldr	r3, [r7, #20]
 800e394:	791b      	ldrb	r3, [r3, #4]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d131      	bne.n	800e3fe <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800e39a:	697b      	ldr	r3, [r7, #20]
 800e39c:	881b      	ldrh	r3, [r3, #0]
 800e39e:	823b      	strh	r3, [r7, #16]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800e3a0:	8b7a      	ldrh	r2, [r7, #26]
 800e3a2:	887b      	ldrh	r3, [r7, #2]
 800e3a4:	4413      	add	r3, r2
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	3308      	adds	r3, #8
 800e3aa:	827b      	strh	r3, [r7, #18]
    if (lfree == mem2) {
 800e3ac:	4b38      	ldr	r3, [pc, #224]	; (800e490 <mem_trim+0x1d0>)
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	697a      	ldr	r2, [r7, #20]
 800e3b2:	429a      	cmp	r2, r3
 800e3b4:	d105      	bne.n	800e3c2 <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800e3b6:	4b2f      	ldr	r3, [pc, #188]	; (800e474 <mem_trim+0x1b4>)
 800e3b8:	681a      	ldr	r2, [r3, #0]
 800e3ba:	8a7b      	ldrh	r3, [r7, #18]
 800e3bc:	4413      	add	r3, r2
 800e3be:	4a34      	ldr	r2, [pc, #208]	; (800e490 <mem_trim+0x1d0>)
 800e3c0:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800e3c2:	4b2c      	ldr	r3, [pc, #176]	; (800e474 <mem_trim+0x1b4>)
 800e3c4:	681a      	ldr	r2, [r3, #0]
 800e3c6:	8a7b      	ldrh	r3, [r7, #18]
 800e3c8:	4413      	add	r3, r2
 800e3ca:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 800e3cc:	697b      	ldr	r3, [r7, #20]
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800e3d2:	697b      	ldr	r3, [r7, #20]
 800e3d4:	8a3a      	ldrh	r2, [r7, #16]
 800e3d6:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800e3d8:	697b      	ldr	r3, [r7, #20]
 800e3da:	8b7a      	ldrh	r2, [r7, #26]
 800e3dc:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800e3de:	69fb      	ldr	r3, [r7, #28]
 800e3e0:	8a7a      	ldrh	r2, [r7, #18]
 800e3e2:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	881b      	ldrh	r3, [r3, #0]
 800e3e8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800e3ec:	d039      	beq.n	800e462 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800e3ee:	4b21      	ldr	r3, [pc, #132]	; (800e474 <mem_trim+0x1b4>)
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	697a      	ldr	r2, [r7, #20]
 800e3f4:	8812      	ldrh	r2, [r2, #0]
 800e3f6:	4413      	add	r3, r2
 800e3f8:	8a7a      	ldrh	r2, [r7, #18]
 800e3fa:	805a      	strh	r2, [r3, #2]
 800e3fc:	e031      	b.n	800e462 <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800e3fe:	887b      	ldrh	r3, [r7, #2]
 800e400:	f103 0214 	add.w	r2, r3, #20
 800e404:	8b3b      	ldrh	r3, [r7, #24]
 800e406:	429a      	cmp	r2, r3
 800e408:	d82b      	bhi.n	800e462 <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800e40a:	8b7a      	ldrh	r2, [r7, #26]
 800e40c:	887b      	ldrh	r3, [r7, #2]
 800e40e:	4413      	add	r3, r2
 800e410:	b29b      	uxth	r3, r3
 800e412:	3308      	adds	r3, #8
 800e414:	827b      	strh	r3, [r7, #18]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800e416:	4b17      	ldr	r3, [pc, #92]	; (800e474 <mem_trim+0x1b4>)
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	8a7b      	ldrh	r3, [r7, #18]
 800e41c:	4413      	add	r3, r2
 800e41e:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 800e420:	4b1b      	ldr	r3, [pc, #108]	; (800e490 <mem_trim+0x1d0>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	697a      	ldr	r2, [r7, #20]
 800e426:	429a      	cmp	r2, r3
 800e428:	d202      	bcs.n	800e430 <mem_trim+0x170>
      lfree = mem2;
 800e42a:	4a19      	ldr	r2, [pc, #100]	; (800e490 <mem_trim+0x1d0>)
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800e430:	697b      	ldr	r3, [r7, #20]
 800e432:	2200      	movs	r2, #0
 800e434:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800e436:	69fb      	ldr	r3, [r7, #28]
 800e438:	881a      	ldrh	r2, [r3, #0]
 800e43a:	697b      	ldr	r3, [r7, #20]
 800e43c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800e43e:	697b      	ldr	r3, [r7, #20]
 800e440:	8b7a      	ldrh	r2, [r7, #26]
 800e442:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800e444:	69fb      	ldr	r3, [r7, #28]
 800e446:	8a7a      	ldrh	r2, [r7, #18]
 800e448:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800e44a:	697b      	ldr	r3, [r7, #20]
 800e44c:	881b      	ldrh	r3, [r3, #0]
 800e44e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800e452:	d006      	beq.n	800e462 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800e454:	4b07      	ldr	r3, [pc, #28]	; (800e474 <mem_trim+0x1b4>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	697a      	ldr	r2, [r7, #20]
 800e45a:	8812      	ldrh	r2, [r2, #0]
 800e45c:	4413      	add	r3, r2
 800e45e:	8a7a      	ldrh	r2, [r7, #18]
 800e460:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800e462:	480a      	ldr	r0, [pc, #40]	; (800e48c <mem_trim+0x1cc>)
 800e464:	f008 f977 	bl	8016756 <sys_mutex_unlock>
  return rmem;
 800e468:	687b      	ldr	r3, [r7, #4]
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3720      	adds	r7, #32
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
 800e472:	bf00      	nop
 800e474:	200041b8 	.word	0x200041b8
 800e478:	200041bc 	.word	0x200041bc
 800e47c:	08018644 	.word	0x08018644
 800e480:	08018784 	.word	0x08018784
 800e484:	0801868c 	.word	0x0801868c
 800e488:	0801879c 	.word	0x0801879c
 800e48c:	200041c4 	.word	0x200041c4
 800e490:	200041c0 	.word	0x200041c0

0800e494 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800e494:	b580      	push	{r7, lr}
 800e496:	b088      	sub	sp, #32
 800e498:	af00      	add	r7, sp, #0
 800e49a:	4603      	mov	r3, r0
 800e49c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800e49e:	88fb      	ldrh	r3, [r7, #6]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d101      	bne.n	800e4a8 <mem_malloc+0x14>
    return NULL;
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	e0d1      	b.n	800e64c <mem_malloc+0x1b8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800e4a8:	88fb      	ldrh	r3, [r7, #6]
 800e4aa:	3303      	adds	r3, #3
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	f023 0303 	bic.w	r3, r3, #3
 800e4b2:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800e4b4:	88fb      	ldrh	r3, [r7, #6]
 800e4b6:	2b0b      	cmp	r3, #11
 800e4b8:	d801      	bhi.n	800e4be <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800e4ba:	230c      	movs	r3, #12
 800e4bc:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800e4be:	88fb      	ldrh	r3, [r7, #6]
 800e4c0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800e4c4:	d901      	bls.n	800e4ca <mem_malloc+0x36>
    return NULL;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	e0c0      	b.n	800e64c <mem_malloc+0x1b8>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800e4ca:	4862      	ldr	r0, [pc, #392]	; (800e654 <mem_malloc+0x1c0>)
 800e4cc:	f008 f934 	bl	8016738 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800e4d0:	4b61      	ldr	r3, [pc, #388]	; (800e658 <mem_malloc+0x1c4>)
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	4b61      	ldr	r3, [pc, #388]	; (800e65c <mem_malloc+0x1c8>)
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	1ad3      	subs	r3, r2, r3
 800e4dc:	83fb      	strh	r3, [r7, #30]
 800e4de:	e0aa      	b.n	800e636 <mem_malloc+0x1a2>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800e4e0:	4b5e      	ldr	r3, [pc, #376]	; (800e65c <mem_malloc+0x1c8>)
 800e4e2:	681a      	ldr	r2, [r3, #0]
 800e4e4:	8bfb      	ldrh	r3, [r7, #30]
 800e4e6:	4413      	add	r3, r2
 800e4e8:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	791b      	ldrb	r3, [r3, #4]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	f040 809b 	bne.w	800e62a <mem_malloc+0x196>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	881b      	ldrh	r3, [r3, #0]
 800e4f8:	461a      	mov	r2, r3
 800e4fa:	8bfb      	ldrh	r3, [r7, #30]
 800e4fc:	1ad3      	subs	r3, r2, r3
 800e4fe:	f1a3 0208 	sub.w	r2, r3, #8
 800e502:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800e504:	429a      	cmp	r2, r3
 800e506:	f0c0 8090 	bcc.w	800e62a <mem_malloc+0x196>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	881b      	ldrh	r3, [r3, #0]
 800e50e:	461a      	mov	r2, r3
 800e510:	8bfb      	ldrh	r3, [r7, #30]
 800e512:	1ad3      	subs	r3, r2, r3
 800e514:	f1a3 0208 	sub.w	r2, r3, #8
 800e518:	88fb      	ldrh	r3, [r7, #6]
 800e51a:	3314      	adds	r3, #20
 800e51c:	429a      	cmp	r2, r3
 800e51e:	d327      	bcc.n	800e570 <mem_malloc+0xdc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800e520:	8bfa      	ldrh	r2, [r7, #30]
 800e522:	88fb      	ldrh	r3, [r7, #6]
 800e524:	4413      	add	r3, r2
 800e526:	b29b      	uxth	r3, r3
 800e528:	3308      	adds	r3, #8
 800e52a:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800e52c:	4b4b      	ldr	r3, [pc, #300]	; (800e65c <mem_malloc+0x1c8>)
 800e52e:	681a      	ldr	r2, [r3, #0]
 800e530:	8a7b      	ldrh	r3, [r7, #18]
 800e532:	4413      	add	r3, r2
 800e534:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	2200      	movs	r2, #0
 800e53a:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800e53c:	697b      	ldr	r3, [r7, #20]
 800e53e:	881a      	ldrh	r2, [r3, #0]
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	8bfa      	ldrh	r2, [r7, #30]
 800e548:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800e54a:	697b      	ldr	r3, [r7, #20]
 800e54c:	8a7a      	ldrh	r2, [r7, #18]
 800e54e:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	2201      	movs	r2, #1
 800e554:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	881b      	ldrh	r3, [r3, #0]
 800e55a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800e55e:	d00a      	beq.n	800e576 <mem_malloc+0xe2>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800e560:	4b3e      	ldr	r3, [pc, #248]	; (800e65c <mem_malloc+0x1c8>)
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	68fa      	ldr	r2, [r7, #12]
 800e566:	8812      	ldrh	r2, [r2, #0]
 800e568:	4413      	add	r3, r2
 800e56a:	8a7a      	ldrh	r2, [r7, #18]
 800e56c:	805a      	strh	r2, [r3, #2]
 800e56e:	e002      	b.n	800e576 <mem_malloc+0xe2>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800e570:	697b      	ldr	r3, [r7, #20]
 800e572:	2201      	movs	r2, #1
 800e574:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800e576:	4b38      	ldr	r3, [pc, #224]	; (800e658 <mem_malloc+0x1c4>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	697a      	ldr	r2, [r7, #20]
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d127      	bne.n	800e5d0 <mem_malloc+0x13c>
          struct mem *cur = lfree;
 800e580:	4b35      	ldr	r3, [pc, #212]	; (800e658 <mem_malloc+0x1c4>)
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800e586:	e005      	b.n	800e594 <mem_malloc+0x100>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800e588:	4b34      	ldr	r3, [pc, #208]	; (800e65c <mem_malloc+0x1c8>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	69ba      	ldr	r2, [r7, #24]
 800e58e:	8812      	ldrh	r2, [r2, #0]
 800e590:	4413      	add	r3, r2
 800e592:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800e594:	69bb      	ldr	r3, [r7, #24]
 800e596:	791b      	ldrb	r3, [r3, #4]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d004      	beq.n	800e5a6 <mem_malloc+0x112>
 800e59c:	4b30      	ldr	r3, [pc, #192]	; (800e660 <mem_malloc+0x1cc>)
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	69ba      	ldr	r2, [r7, #24]
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d1f0      	bne.n	800e588 <mem_malloc+0xf4>
          }
          lfree = cur;
 800e5a6:	4a2c      	ldr	r2, [pc, #176]	; (800e658 <mem_malloc+0x1c4>)
 800e5a8:	69bb      	ldr	r3, [r7, #24]
 800e5aa:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800e5ac:	4b2a      	ldr	r3, [pc, #168]	; (800e658 <mem_malloc+0x1c4>)
 800e5ae:	681a      	ldr	r2, [r3, #0]
 800e5b0:	4b2b      	ldr	r3, [pc, #172]	; (800e660 <mem_malloc+0x1cc>)
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	429a      	cmp	r2, r3
 800e5b6:	d00b      	beq.n	800e5d0 <mem_malloc+0x13c>
 800e5b8:	4b27      	ldr	r3, [pc, #156]	; (800e658 <mem_malloc+0x1c4>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	791b      	ldrb	r3, [r3, #4]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d006      	beq.n	800e5d0 <mem_malloc+0x13c>
 800e5c2:	4b28      	ldr	r3, [pc, #160]	; (800e664 <mem_malloc+0x1d0>)
 800e5c4:	f240 22cf 	movw	r2, #719	; 0x2cf
 800e5c8:	4927      	ldr	r1, [pc, #156]	; (800e668 <mem_malloc+0x1d4>)
 800e5ca:	4828      	ldr	r0, [pc, #160]	; (800e66c <mem_malloc+0x1d8>)
 800e5cc:	f008 feec 	bl	80173a8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800e5d0:	4820      	ldr	r0, [pc, #128]	; (800e654 <mem_malloc+0x1c0>)
 800e5d2:	f008 f8c0 	bl	8016756 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800e5d6:	88fa      	ldrh	r2, [r7, #6]
 800e5d8:	697b      	ldr	r3, [r7, #20]
 800e5da:	4413      	add	r3, r2
 800e5dc:	3308      	adds	r3, #8
 800e5de:	4a20      	ldr	r2, [pc, #128]	; (800e660 <mem_malloc+0x1cc>)
 800e5e0:	6812      	ldr	r2, [r2, #0]
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	d906      	bls.n	800e5f4 <mem_malloc+0x160>
 800e5e6:	4b1f      	ldr	r3, [pc, #124]	; (800e664 <mem_malloc+0x1d0>)
 800e5e8:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800e5ec:	4920      	ldr	r1, [pc, #128]	; (800e670 <mem_malloc+0x1dc>)
 800e5ee:	481f      	ldr	r0, [pc, #124]	; (800e66c <mem_malloc+0x1d8>)
 800e5f0:	f008 feda 	bl	80173a8 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800e5f4:	697b      	ldr	r3, [r7, #20]
 800e5f6:	f003 0303 	and.w	r3, r3, #3
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d006      	beq.n	800e60c <mem_malloc+0x178>
 800e5fe:	4b19      	ldr	r3, [pc, #100]	; (800e664 <mem_malloc+0x1d0>)
 800e600:	f240 22d6 	movw	r2, #726	; 0x2d6
 800e604:	491b      	ldr	r1, [pc, #108]	; (800e674 <mem_malloc+0x1e0>)
 800e606:	4819      	ldr	r0, [pc, #100]	; (800e66c <mem_malloc+0x1d8>)
 800e608:	f008 fece 	bl	80173a8 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800e60c:	697b      	ldr	r3, [r7, #20]
 800e60e:	f003 0303 	and.w	r3, r3, #3
 800e612:	2b00      	cmp	r3, #0
 800e614:	d006      	beq.n	800e624 <mem_malloc+0x190>
 800e616:	4b13      	ldr	r3, [pc, #76]	; (800e664 <mem_malloc+0x1d0>)
 800e618:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800e61c:	4916      	ldr	r1, [pc, #88]	; (800e678 <mem_malloc+0x1e4>)
 800e61e:	4813      	ldr	r0, [pc, #76]	; (800e66c <mem_malloc+0x1d8>)
 800e620:	f008 fec2 	bl	80173a8 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	3308      	adds	r3, #8
 800e628:	e010      	b.n	800e64c <mem_malloc+0x1b8>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800e62a:	4b0c      	ldr	r3, [pc, #48]	; (800e65c <mem_malloc+0x1c8>)
 800e62c:	681a      	ldr	r2, [r3, #0]
 800e62e:	8bfb      	ldrh	r3, [r7, #30]
 800e630:	4413      	add	r3, r2
 800e632:	881b      	ldrh	r3, [r3, #0]
 800e634:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800e636:	8bfa      	ldrh	r2, [r7, #30]
 800e638:	88fb      	ldrh	r3, [r7, #6]
 800e63a:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800e63e:	429a      	cmp	r2, r3
 800e640:	f4ff af4e 	bcc.w	800e4e0 <mem_malloc+0x4c>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800e644:	4803      	ldr	r0, [pc, #12]	; (800e654 <mem_malloc+0x1c0>)
 800e646:	f008 f886 	bl	8016756 <sys_mutex_unlock>
  return NULL;
 800e64a:	2300      	movs	r3, #0
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	3720      	adds	r7, #32
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}
 800e654:	200041c4 	.word	0x200041c4
 800e658:	200041c0 	.word	0x200041c0
 800e65c:	200041b8 	.word	0x200041b8
 800e660:	200041bc 	.word	0x200041bc
 800e664:	08018644 	.word	0x08018644
 800e668:	080187bc 	.word	0x080187bc
 800e66c:	0801868c 	.word	0x0801868c
 800e670:	080187d8 	.word	0x080187d8
 800e674:	08018808 	.word	0x08018808
 800e678:	08018838 	.word	0x08018838

0800e67c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b085      	sub	sp, #20
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	689b      	ldr	r3, [r3, #8]
 800e688:	2200      	movs	r2, #0
 800e68a:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	685b      	ldr	r3, [r3, #4]
 800e690:	3303      	adds	r3, #3
 800e692:	f023 0303 	bic.w	r3, r3, #3
 800e696:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800e698:	2300      	movs	r3, #0
 800e69a:	60fb      	str	r3, [r7, #12]
 800e69c:	e011      	b.n	800e6c2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	689b      	ldr	r3, [r3, #8]
 800e6a2:	681a      	ldr	r2, [r3, #0]
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	68ba      	ldr	r2, [r7, #8]
 800e6ae:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	881b      	ldrh	r3, [r3, #0]
 800e6b4:	461a      	mov	r2, r3
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	4413      	add	r3, r2
 800e6ba:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	3301      	adds	r3, #1
 800e6c0:	60fb      	str	r3, [r7, #12]
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	885b      	ldrh	r3, [r3, #2]
 800e6c6:	461a      	mov	r2, r3
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	4293      	cmp	r3, r2
 800e6cc:	dbe7      	blt.n	800e69e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800e6ce:	bf00      	nop
 800e6d0:	3714      	adds	r7, #20
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
	...

0800e6dc <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800e6dc:	b580      	push	{r7, lr}
 800e6de:	b082      	sub	sp, #8
 800e6e0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	80fb      	strh	r3, [r7, #6]
 800e6e6:	e009      	b.n	800e6fc <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800e6e8:	88fb      	ldrh	r3, [r7, #6]
 800e6ea:	4a08      	ldr	r2, [pc, #32]	; (800e70c <memp_init+0x30>)
 800e6ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	f7ff ffc3 	bl	800e67c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800e6f6:	88fb      	ldrh	r3, [r7, #6]
 800e6f8:	3301      	adds	r3, #1
 800e6fa:	80fb      	strh	r3, [r7, #6]
 800e6fc:	88fb      	ldrh	r3, [r7, #6]
 800e6fe:	2b0b      	cmp	r3, #11
 800e700:	d9f2      	bls.n	800e6e8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800e702:	bf00      	nop
 800e704:	3708      	adds	r7, #8
 800e706:	46bd      	mov	sp, r7
 800e708:	bd80      	pop	{r7, pc}
 800e70a:	bf00      	nop
 800e70c:	0801a318 	.word	0x0801a318

0800e710 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b084      	sub	sp, #16
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800e718:	f008 f850 	bl	80167bc <sys_arch_protect>
 800e71c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	689b      	ldr	r3, [r3, #8]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800e726:	68bb      	ldr	r3, [r7, #8]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d015      	beq.n	800e758 <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	689b      	ldr	r3, [r3, #8]
 800e730:	68ba      	ldr	r2, [r7, #8]
 800e732:	6812      	ldr	r2, [r2, #0]
 800e734:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	f003 0303 	and.w	r3, r3, #3
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d006      	beq.n	800e74e <do_memp_malloc_pool+0x3e>
 800e740:	4b09      	ldr	r3, [pc, #36]	; (800e768 <do_memp_malloc_pool+0x58>)
 800e742:	f240 1249 	movw	r2, #329	; 0x149
 800e746:	4909      	ldr	r1, [pc, #36]	; (800e76c <do_memp_malloc_pool+0x5c>)
 800e748:	4809      	ldr	r0, [pc, #36]	; (800e770 <do_memp_malloc_pool+0x60>)
 800e74a:	f008 fe2d 	bl	80173a8 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800e74e:	68f8      	ldr	r0, [r7, #12]
 800e750:	f008 f842 	bl	80167d8 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800e754:	68bb      	ldr	r3, [r7, #8]
 800e756:	e003      	b.n	800e760 <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 800e758:	68f8      	ldr	r0, [r7, #12]
 800e75a:	f008 f83d 	bl	80167d8 <sys_arch_unprotect>
  return NULL;
 800e75e:	2300      	movs	r3, #0
}
 800e760:	4618      	mov	r0, r3
 800e762:	3710      	adds	r7, #16
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}
 800e768:	0801885c 	.word	0x0801885c
 800e76c:	0801888c 	.word	0x0801888c
 800e770:	080188b0 	.word	0x080188b0

0800e774 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800e774:	b580      	push	{r7, lr}
 800e776:	b084      	sub	sp, #16
 800e778:	af00      	add	r7, sp, #0
 800e77a:	4603      	mov	r3, r0
 800e77c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800e77e:	79fb      	ldrb	r3, [r7, #7]
 800e780:	2b0b      	cmp	r3, #11
 800e782:	d908      	bls.n	800e796 <memp_malloc+0x22>
 800e784:	4b0a      	ldr	r3, [pc, #40]	; (800e7b0 <memp_malloc+0x3c>)
 800e786:	f240 1287 	movw	r2, #391	; 0x187
 800e78a:	490a      	ldr	r1, [pc, #40]	; (800e7b4 <memp_malloc+0x40>)
 800e78c:	480a      	ldr	r0, [pc, #40]	; (800e7b8 <memp_malloc+0x44>)
 800e78e:	f008 fe0b 	bl	80173a8 <iprintf>
 800e792:	2300      	movs	r3, #0
 800e794:	e008      	b.n	800e7a8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800e796:	79fb      	ldrb	r3, [r7, #7]
 800e798:	4a08      	ldr	r2, [pc, #32]	; (800e7bc <memp_malloc+0x48>)
 800e79a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f7ff ffb6 	bl	800e710 <do_memp_malloc_pool>
 800e7a4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	3710      	adds	r7, #16
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	bd80      	pop	{r7, pc}
 800e7b0:	0801885c 	.word	0x0801885c
 800e7b4:	080188ec 	.word	0x080188ec
 800e7b8:	080188b0 	.word	0x080188b0
 800e7bc:	0801a318 	.word	0x0801a318

0800e7c0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b084      	sub	sp, #16
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
 800e7c8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800e7ca:	683b      	ldr	r3, [r7, #0]
 800e7cc:	f003 0303 	and.w	r3, r3, #3
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d006      	beq.n	800e7e2 <do_memp_free_pool+0x22>
 800e7d4:	4b0d      	ldr	r3, [pc, #52]	; (800e80c <do_memp_free_pool+0x4c>)
 800e7d6:	f240 129d 	movw	r2, #413	; 0x19d
 800e7da:	490d      	ldr	r1, [pc, #52]	; (800e810 <do_memp_free_pool+0x50>)
 800e7dc:	480d      	ldr	r0, [pc, #52]	; (800e814 <do_memp_free_pool+0x54>)
 800e7de:	f008 fde3 	bl	80173a8 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800e7e6:	f007 ffe9 	bl	80167bc <sys_arch_protect>
 800e7ea:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	689b      	ldr	r3, [r3, #8]
 800e7f0:	681a      	ldr	r2, [r3, #0]
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	689b      	ldr	r3, [r3, #8]
 800e7fa:	68fa      	ldr	r2, [r7, #12]
 800e7fc:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800e7fe:	68b8      	ldr	r0, [r7, #8]
 800e800:	f007 ffea 	bl	80167d8 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800e804:	bf00      	nop
 800e806:	3710      	adds	r7, #16
 800e808:	46bd      	mov	sp, r7
 800e80a:	bd80      	pop	{r7, pc}
 800e80c:	0801885c 	.word	0x0801885c
 800e810:	0801890c 	.word	0x0801890c
 800e814:	080188b0 	.word	0x080188b0

0800e818 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b082      	sub	sp, #8
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	4603      	mov	r3, r0
 800e820:	6039      	str	r1, [r7, #0]
 800e822:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800e824:	79fb      	ldrb	r3, [r7, #7]
 800e826:	2b0b      	cmp	r3, #11
 800e828:	d907      	bls.n	800e83a <memp_free+0x22>
 800e82a:	4b0c      	ldr	r3, [pc, #48]	; (800e85c <memp_free+0x44>)
 800e82c:	f240 12db 	movw	r2, #475	; 0x1db
 800e830:	490b      	ldr	r1, [pc, #44]	; (800e860 <memp_free+0x48>)
 800e832:	480c      	ldr	r0, [pc, #48]	; (800e864 <memp_free+0x4c>)
 800e834:	f008 fdb8 	bl	80173a8 <iprintf>
 800e838:	e00c      	b.n	800e854 <memp_free+0x3c>

  if (mem == NULL) {
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d008      	beq.n	800e852 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800e840:	79fb      	ldrb	r3, [r7, #7]
 800e842:	4a09      	ldr	r2, [pc, #36]	; (800e868 <memp_free+0x50>)
 800e844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e848:	6839      	ldr	r1, [r7, #0]
 800e84a:	4618      	mov	r0, r3
 800e84c:	f7ff ffb8 	bl	800e7c0 <do_memp_free_pool>
 800e850:	e000      	b.n	800e854 <memp_free+0x3c>
    return;
 800e852:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800e854:	3708      	adds	r7, #8
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	0801885c 	.word	0x0801885c
 800e860:	0801892c 	.word	0x0801892c
 800e864:	080188b0 	.word	0x080188b0
 800e868:	0801a318 	.word	0x0801a318

0800e86c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800e86c:	b480      	push	{r7}
 800e86e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800e870:	bf00      	nop
 800e872:	46bd      	mov	sp, r7
 800e874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e878:	4770      	bx	lr
	...

0800e87c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b084      	sub	sp, #16
 800e880:	af00      	add	r7, sp, #0
 800e882:	60f8      	str	r0, [r7, #12]
 800e884:	60b9      	str	r1, [r7, #8]
 800e886:	607a      	str	r2, [r7, #4]
 800e888:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800e88a:	69fb      	ldr	r3, [r7, #28]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d105      	bne.n	800e89c <netif_add+0x20>
 800e890:	4b1f      	ldr	r3, [pc, #124]	; (800e910 <netif_add+0x94>)
 800e892:	22fb      	movs	r2, #251	; 0xfb
 800e894:	491f      	ldr	r1, [pc, #124]	; (800e914 <netif_add+0x98>)
 800e896:	4820      	ldr	r0, [pc, #128]	; (800e918 <netif_add+0x9c>)
 800e898:	f008 fd86 	bl	80173a8 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	2200      	movs	r2, #0
 800e8a0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	2200      	movs	r2, #0
 800e8ac:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	2203      	movs	r2, #3
 800e8ba:	f883 2020 	strb.w	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	69ba      	ldr	r2, [r7, #24]
 800e8c2:	61da      	str	r2, [r3, #28]
  netif->num = netif_num++;
 800e8c4:	4b15      	ldr	r3, [pc, #84]	; (800e91c <netif_add+0xa0>)
 800e8c6:	781b      	ldrb	r3, [r3, #0]
 800e8c8:	1c5a      	adds	r2, r3, #1
 800e8ca:	b2d1      	uxtb	r1, r2
 800e8cc:	4a13      	ldr	r2, [pc, #76]	; (800e91c <netif_add+0xa0>)
 800e8ce:	7011      	strb	r1, [r2, #0]
 800e8d0:	68fa      	ldr	r2, [r7, #12]
 800e8d2:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
  netif->input = input;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	6a3a      	ldr	r2, [r7, #32]
 800e8da:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	687a      	ldr	r2, [r7, #4]
 800e8e0:	68b9      	ldr	r1, [r7, #8]
 800e8e2:	68f8      	ldr	r0, [r7, #12]
 800e8e4:	f000 f81e 	bl	800e924 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800e8e8:	69fb      	ldr	r3, [r7, #28]
 800e8ea:	68f8      	ldr	r0, [r7, #12]
 800e8ec:	4798      	blx	r3
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d001      	beq.n	800e8f8 <netif_add+0x7c>
    return NULL;
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	e007      	b.n	800e908 <netif_add+0x8c>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800e8f8:	4b09      	ldr	r3, [pc, #36]	; (800e920 <netif_add+0xa4>)
 800e8fa:	681a      	ldr	r2, [r3, #0]
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800e900:	4a07      	ldr	r2, [pc, #28]	; (800e920 <netif_add+0xa4>)
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800e906:	68fb      	ldr	r3, [r7, #12]
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3710      	adds	r7, #16
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}
 800e910:	08018948 	.word	0x08018948
 800e914:	0801897c 	.word	0x0801897c
 800e918:	08018994 	.word	0x08018994
 800e91c:	200041f8 	.word	0x200041f8
 800e920:	2000ac74 	.word	0x2000ac74

0800e924 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b084      	sub	sp, #16
 800e928:	af00      	add	r7, sp, #0
 800e92a:	60f8      	str	r0, [r7, #12]
 800e92c:	60b9      	str	r1, [r7, #8]
 800e92e:	607a      	str	r2, [r7, #4]
 800e930:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800e932:	68bb      	ldr	r3, [r7, #8]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d003      	beq.n	800e940 <netif_set_addr+0x1c>
 800e938:	68bb      	ldr	r3, [r7, #8]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d10c      	bne.n	800e95a <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800e940:	68b9      	ldr	r1, [r7, #8]
 800e942:	68f8      	ldr	r0, [r7, #12]
 800e944:	f000 f81a 	bl	800e97c <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800e948:	6879      	ldr	r1, [r7, #4]
 800e94a:	68f8      	ldr	r0, [r7, #12]
 800e94c:	f000 f85a 	bl	800ea04 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800e950:	6839      	ldr	r1, [r7, #0]
 800e952:	68f8      	ldr	r0, [r7, #12]
 800e954:	f000 f842 	bl	800e9dc <netif_set_gw>
 800e958:	e00b      	b.n	800e972 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800e95a:	6879      	ldr	r1, [r7, #4]
 800e95c:	68f8      	ldr	r0, [r7, #12]
 800e95e:	f000 f851 	bl	800ea04 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800e962:	6839      	ldr	r1, [r7, #0]
 800e964:	68f8      	ldr	r0, [r7, #12]
 800e966:	f000 f839 	bl	800e9dc <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800e96a:	68b9      	ldr	r1, [r7, #8]
 800e96c:	68f8      	ldr	r0, [r7, #12]
 800e96e:	f000 f805 	bl	800e97c <netif_set_ipaddr>
  }
}
 800e972:	bf00      	nop
 800e974:	3710      	adds	r7, #16
 800e976:	46bd      	mov	sp, r7
 800e978:	bd80      	pop	{r7, pc}
	...

0800e97c <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b084      	sub	sp, #16
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800e986:	683b      	ldr	r3, [r7, #0]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d003      	beq.n	800e994 <netif_set_ipaddr+0x18>
 800e98c:	683b      	ldr	r3, [r7, #0]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	60fb      	str	r3, [r7, #12]
 800e992:	e002      	b.n	800e99a <netif_set_ipaddr+0x1e>
 800e994:	4b10      	ldr	r3, [pc, #64]	; (800e9d8 <netif_set_ipaddr+0x5c>)
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800e99a:	68fa      	ldr	r2, [r7, #12]
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	3304      	adds	r3, #4
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	429a      	cmp	r2, r3
 800e9a4:	d014      	beq.n	800e9d0 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	3304      	adds	r3, #4
 800e9aa:	f107 020c 	add.w	r2, r7, #12
 800e9ae:	4611      	mov	r1, r2
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	f002 f887 	bl	8010ac4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800e9b6:	683b      	ldr	r3, [r7, #0]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d002      	beq.n	800e9c2 <netif_set_ipaddr+0x46>
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	e000      	b.n	800e9c4 <netif_set_ipaddr+0x48>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	687a      	ldr	r2, [r7, #4]
 800e9c6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800e9c8:	2101      	movs	r1, #1
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f000 f861 	bl	800ea92 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800e9d0:	bf00      	nop
 800e9d2:	3710      	adds	r7, #16
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	bd80      	pop	{r7, pc}
 800e9d8:	0801a388 	.word	0x0801a388

0800e9dc <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800e9dc:	b480      	push	{r7}
 800e9de:	b083      	sub	sp, #12
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
 800e9e4:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d002      	beq.n	800e9f2 <netif_set_gw+0x16>
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	e000      	b.n	800e9f4 <netif_set_gw+0x18>
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800e9f8:	bf00      	nop
 800e9fa:	370c      	adds	r7, #12
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea02:	4770      	bx	lr

0800ea04 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800ea04:	b480      	push	{r7}
 800ea06:	b083      	sub	sp, #12
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
 800ea0c:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d002      	beq.n	800ea1a <netif_set_netmask+0x16>
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	e000      	b.n	800ea1c <netif_set_netmask+0x18>
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	687a      	ldr	r2, [r7, #4]
 800ea1e:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800ea20:	bf00      	nop
 800ea22:	370c      	adds	r7, #12
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b083      	sub	sp, #12
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800ea34:	4a04      	ldr	r2, [pc, #16]	; (800ea48 <netif_set_default+0x1c>)
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800ea3a:	bf00      	nop
 800ea3c:	370c      	adds	r7, #12
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea44:	4770      	bx	lr
 800ea46:	bf00      	nop
 800ea48:	2000ac78 	.word	0x2000ac78

0800ea4c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b082      	sub	sp, #8
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800ea5a:	f003 0301 	and.w	r3, r3, #1
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d113      	bne.n	800ea8a <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800ea68:	f043 0301 	orr.w	r3, r3, #1
 800ea6c:	b2da      	uxtb	r2, r3
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800ea7a:	f003 0304 	and.w	r3, r3, #4
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d003      	beq.n	800ea8a <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800ea82:	2103      	movs	r1, #3
 800ea84:	6878      	ldr	r0, [r7, #4]
 800ea86:	f000 f804 	bl	800ea92 <netif_issue_reports>
    }
  }
}
 800ea8a:	bf00      	nop
 800ea8c:	3708      	adds	r7, #8
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}

0800ea92 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800ea92:	b580      	push	{r7, lr}
 800ea94:	b082      	sub	sp, #8
 800ea96:	af00      	add	r7, sp, #0
 800ea98:	6078      	str	r0, [r7, #4]
 800ea9a:	460b      	mov	r3, r1
 800ea9c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ea9e:	78fb      	ldrb	r3, [r7, #3]
 800eaa0:	f003 0301 	and.w	r3, r3, #1
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d011      	beq.n	800eacc <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	3304      	adds	r3, #4
 800eaac:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d00c      	beq.n	800eacc <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800eab8:	f003 0308 	and.w	r3, r3, #8
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d005      	beq.n	800eacc <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	3304      	adds	r3, #4
 800eac4:	4619      	mov	r1, r3
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f006 fa6e 	bl	8014fa8 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800eacc:	bf00      	nop
 800eace:	3708      	adds	r7, #8
 800ead0:	46bd      	mov	sp, r7
 800ead2:	bd80      	pop	{r7, pc}

0800ead4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b082      	sub	sp, #8
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800eae2:	f003 0301 	and.w	r3, r3, #1
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d012      	beq.n	800eb10 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800eaf0:	f023 0301 	bic.w	r3, r3, #1
 800eaf4:	b2da      	uxtb	r2, r3
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800eb02:	f003 0308 	and.w	r3, r3, #8
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d002      	beq.n	800eb10 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800eb0a:	6878      	ldr	r0, [r7, #4]
 800eb0c:	f005 fe12 	bl	8014734 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800eb10:	bf00      	nop
 800eb12:	3708      	adds	r7, #8
 800eb14:	46bd      	mov	sp, r7
 800eb16:	bd80      	pop	{r7, pc}

0800eb18 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b082      	sub	sp, #8
 800eb1c:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800eb1e:	f007 fe4d 	bl	80167bc <sys_arch_protect>
 800eb22:	6038      	str	r0, [r7, #0]
 800eb24:	4b0f      	ldr	r3, [pc, #60]	; (800eb64 <pbuf_free_ooseq+0x4c>)
 800eb26:	2200      	movs	r2, #0
 800eb28:	701a      	strb	r2, [r3, #0]
 800eb2a:	6838      	ldr	r0, [r7, #0]
 800eb2c:	f007 fe54 	bl	80167d8 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800eb30:	4b0d      	ldr	r3, [pc, #52]	; (800eb68 <pbuf_free_ooseq+0x50>)
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	607b      	str	r3, [r7, #4]
 800eb36:	e00f      	b.n	800eb58 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d008      	beq.n	800eb52 <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eb44:	4618      	mov	r0, r3
 800eb46:	f001 fcf8 	bl	801053a <tcp_segs_free>
      pcb->ooseq = NULL;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2200      	movs	r2, #0
 800eb4e:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 800eb50:	e005      	b.n	800eb5e <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	68db      	ldr	r3, [r3, #12]
 800eb56:	607b      	str	r3, [r7, #4]
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d1ec      	bne.n	800eb38 <pbuf_free_ooseq+0x20>
    }
  }
}
 800eb5e:	3708      	adds	r7, #8
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}
 800eb64:	2000ac7c 	.word	0x2000ac7c
 800eb68:	2000ac84 	.word	0x2000ac84

0800eb6c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800eb74:	f7ff ffd0 	bl	800eb18 <pbuf_free_ooseq>
}
 800eb78:	bf00      	nop
 800eb7a:	3708      	adds	r7, #8
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b082      	sub	sp, #8
 800eb84:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800eb86:	f007 fe19 	bl	80167bc <sys_arch_protect>
 800eb8a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800eb8c:	4b10      	ldr	r3, [pc, #64]	; (800ebd0 <pbuf_pool_is_empty+0x50>)
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800eb92:	4b0f      	ldr	r3, [pc, #60]	; (800ebd0 <pbuf_pool_is_empty+0x50>)
 800eb94:	2201      	movs	r2, #1
 800eb96:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800eb98:	6878      	ldr	r0, [r7, #4]
 800eb9a:	f007 fe1d 	bl	80167d8 <sys_arch_unprotect>

  if (!queued) {
 800eb9e:	78fb      	ldrb	r3, [r7, #3]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d110      	bne.n	800ebc6 <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800eba4:	2200      	movs	r2, #0
 800eba6:	2100      	movs	r1, #0
 800eba8:	480a      	ldr	r0, [pc, #40]	; (800ebd4 <pbuf_pool_is_empty+0x54>)
 800ebaa:	f7ff f963 	bl	800de74 <tcpip_callback_with_block>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d008      	beq.n	800ebc6 <pbuf_pool_is_empty+0x46>
 800ebb4:	f007 fe02 	bl	80167bc <sys_arch_protect>
 800ebb8:	6078      	str	r0, [r7, #4]
 800ebba:	4b05      	ldr	r3, [pc, #20]	; (800ebd0 <pbuf_pool_is_empty+0x50>)
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	701a      	strb	r2, [r3, #0]
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f007 fe09 	bl	80167d8 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800ebc6:	bf00      	nop
 800ebc8:	3708      	adds	r7, #8
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
 800ebce:	bf00      	nop
 800ebd0:	2000ac7c 	.word	0x2000ac7c
 800ebd4:	0800eb6d 	.word	0x0800eb6d

0800ebd8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b088      	sub	sp, #32
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	4603      	mov	r3, r0
 800ebe0:	71fb      	strb	r3, [r7, #7]
 800ebe2:	460b      	mov	r3, r1
 800ebe4:	80bb      	strh	r3, [r7, #4]
 800ebe6:	4613      	mov	r3, r2
 800ebe8:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800ebea:	79fb      	ldrb	r3, [r7, #7]
 800ebec:	2b04      	cmp	r3, #4
 800ebee:	d81c      	bhi.n	800ec2a <pbuf_alloc+0x52>
 800ebf0:	a201      	add	r2, pc, #4	; (adr r2, 800ebf8 <pbuf_alloc+0x20>)
 800ebf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebf6:	bf00      	nop
 800ebf8:	0800ec0d 	.word	0x0800ec0d
 800ebfc:	0800ec13 	.word	0x0800ec13
 800ec00:	0800ec19 	.word	0x0800ec19
 800ec04:	0800ec1f 	.word	0x0800ec1f
 800ec08:	0800ec25 	.word	0x0800ec25
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800ec0c:	2336      	movs	r3, #54	; 0x36
 800ec0e:	82fb      	strh	r3, [r7, #22]
    break;
 800ec10:	e014      	b.n	800ec3c <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800ec12:	2322      	movs	r3, #34	; 0x22
 800ec14:	82fb      	strh	r3, [r7, #22]
    break;
 800ec16:	e011      	b.n	800ec3c <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800ec18:	230e      	movs	r3, #14
 800ec1a:	82fb      	strh	r3, [r7, #22]
    break;
 800ec1c:	e00e      	b.n	800ec3c <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	82fb      	strh	r3, [r7, #22]
    break;
 800ec22:	e00b      	b.n	800ec3c <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800ec24:	2300      	movs	r3, #0
 800ec26:	82fb      	strh	r3, [r7, #22]
    break;
 800ec28:	e008      	b.n	800ec3c <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800ec2a:	4ba5      	ldr	r3, [pc, #660]	; (800eec0 <pbuf_alloc+0x2e8>)
 800ec2c:	f44f 728b 	mov.w	r2, #278	; 0x116
 800ec30:	49a4      	ldr	r1, [pc, #656]	; (800eec4 <pbuf_alloc+0x2ec>)
 800ec32:	48a5      	ldr	r0, [pc, #660]	; (800eec8 <pbuf_alloc+0x2f0>)
 800ec34:	f008 fbb8 	bl	80173a8 <iprintf>
    return NULL;
 800ec38:	2300      	movs	r3, #0
 800ec3a:	e15d      	b.n	800eef8 <pbuf_alloc+0x320>
  }

  switch (type) {
 800ec3c:	79bb      	ldrb	r3, [r7, #6]
 800ec3e:	2b03      	cmp	r3, #3
 800ec40:	f200 8134 	bhi.w	800eeac <pbuf_alloc+0x2d4>
 800ec44:	a201      	add	r2, pc, #4	; (adr r2, 800ec4c <pbuf_alloc+0x74>)
 800ec46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec4a:	bf00      	nop
 800ec4c:	0800eded 	.word	0x0800eded
 800ec50:	0800ee79 	.word	0x0800ee79
 800ec54:	0800ee79 	.word	0x0800ee79
 800ec58:	0800ec5d 	.word	0x0800ec5d
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800ec5c:	200b      	movs	r0, #11
 800ec5e:	f7ff fd89 	bl	800e774 <memp_malloc>
 800ec62:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800ec64:	69fb      	ldr	r3, [r7, #28]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d103      	bne.n	800ec72 <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 800ec6a:	f7ff ff89 	bl	800eb80 <pbuf_pool_is_empty>
      return NULL;
 800ec6e:	2300      	movs	r3, #0
 800ec70:	e142      	b.n	800eef8 <pbuf_alloc+0x320>
    }
    p->type = type;
 800ec72:	69fb      	ldr	r3, [r7, #28]
 800ec74:	79ba      	ldrb	r2, [r7, #6]
 800ec76:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800ec78:	69fb      	ldr	r3, [r7, #28]
 800ec7a:	2200      	movs	r2, #0
 800ec7c:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800ec7e:	8afb      	ldrh	r3, [r7, #22]
 800ec80:	3310      	adds	r3, #16
 800ec82:	69fa      	ldr	r2, [r7, #28]
 800ec84:	4413      	add	r3, r2
 800ec86:	3303      	adds	r3, #3
 800ec88:	f023 0303 	bic.w	r3, r3, #3
 800ec8c:	461a      	mov	r2, r3
 800ec8e:	69fb      	ldr	r3, [r7, #28]
 800ec90:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800ec92:	69fb      	ldr	r3, [r7, #28]
 800ec94:	685b      	ldr	r3, [r3, #4]
 800ec96:	f003 0303 	and.w	r3, r3, #3
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d006      	beq.n	800ecac <pbuf_alloc+0xd4>
 800ec9e:	4b88      	ldr	r3, [pc, #544]	; (800eec0 <pbuf_alloc+0x2e8>)
 800eca0:	f240 1229 	movw	r2, #297	; 0x129
 800eca4:	4989      	ldr	r1, [pc, #548]	; (800eecc <pbuf_alloc+0x2f4>)
 800eca6:	4888      	ldr	r0, [pc, #544]	; (800eec8 <pbuf_alloc+0x2f0>)
 800eca8:	f008 fb7e 	bl	80173a8 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800ecac:	69fb      	ldr	r3, [r7, #28]
 800ecae:	88ba      	ldrh	r2, [r7, #4]
 800ecb0:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800ecb2:	8afb      	ldrh	r3, [r7, #22]
 800ecb4:	3303      	adds	r3, #3
 800ecb6:	f023 0303 	bic.w	r3, r3, #3
 800ecba:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800ecbe:	88bb      	ldrh	r3, [r7, #4]
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	bf28      	it	cs
 800ecc4:	4613      	movcs	r3, r2
 800ecc6:	b29a      	uxth	r2, r3
 800ecc8:	69fb      	ldr	r3, [r7, #28]
 800ecca:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800eccc:	69fb      	ldr	r3, [r7, #28]
 800ecce:	685b      	ldr	r3, [r3, #4]
 800ecd0:	69fa      	ldr	r2, [r7, #28]
 800ecd2:	8952      	ldrh	r2, [r2, #10]
 800ecd4:	441a      	add	r2, r3
 800ecd6:	69fb      	ldr	r3, [r7, #28]
 800ecd8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800ecdc:	429a      	cmp	r2, r3
 800ecde:	d906      	bls.n	800ecee <pbuf_alloc+0x116>
 800ece0:	4b77      	ldr	r3, [pc, #476]	; (800eec0 <pbuf_alloc+0x2e8>)
 800ece2:	f44f 7298 	mov.w	r2, #304	; 0x130
 800ece6:	497a      	ldr	r1, [pc, #488]	; (800eed0 <pbuf_alloc+0x2f8>)
 800ece8:	4877      	ldr	r0, [pc, #476]	; (800eec8 <pbuf_alloc+0x2f0>)
 800ecea:	f008 fb5d 	bl	80173a8 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800ecee:	8afb      	ldrh	r3, [r7, #22]
 800ecf0:	3303      	adds	r3, #3
 800ecf2:	f023 0303 	bic.w	r3, r3, #3
 800ecf6:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800ecfa:	d106      	bne.n	800ed0a <pbuf_alloc+0x132>
 800ecfc:	4b70      	ldr	r3, [pc, #448]	; (800eec0 <pbuf_alloc+0x2e8>)
 800ecfe:	f44f 7299 	mov.w	r2, #306	; 0x132
 800ed02:	4974      	ldr	r1, [pc, #464]	; (800eed4 <pbuf_alloc+0x2fc>)
 800ed04:	4870      	ldr	r0, [pc, #448]	; (800eec8 <pbuf_alloc+0x2f0>)
 800ed06:	f008 fb4f 	bl	80173a8 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800ed0a:	69fb      	ldr	r3, [r7, #28]
 800ed0c:	2201      	movs	r2, #1
 800ed0e:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800ed10:	69fb      	ldr	r3, [r7, #28]
 800ed12:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800ed14:	88bb      	ldrh	r3, [r7, #4]
 800ed16:	69fa      	ldr	r2, [r7, #28]
 800ed18:	8952      	ldrh	r2, [r2, #10]
 800ed1a:	1a9b      	subs	r3, r3, r2
 800ed1c:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800ed1e:	e061      	b.n	800ede4 <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800ed20:	200b      	movs	r0, #11
 800ed22:	f7ff fd27 	bl	800e774 <memp_malloc>
 800ed26:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d106      	bne.n	800ed3c <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 800ed2e:	f7ff ff27 	bl	800eb80 <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 800ed32:	69f8      	ldr	r0, [r7, #28]
 800ed34:	f000 fac2 	bl	800f2bc <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800ed38:	2300      	movs	r3, #0
 800ed3a:	e0dd      	b.n	800eef8 <pbuf_alloc+0x320>
      }
      q->type = type;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	79ba      	ldrb	r2, [r7, #6]
 800ed40:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	2200      	movs	r2, #0
 800ed46:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800ed4e:	69bb      	ldr	r3, [r7, #24]
 800ed50:	68fa      	ldr	r2, [r7, #12]
 800ed52:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800ed54:	693b      	ldr	r3, [r7, #16]
 800ed56:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800ed5a:	4293      	cmp	r3, r2
 800ed5c:	dd06      	ble.n	800ed6c <pbuf_alloc+0x194>
 800ed5e:	4b58      	ldr	r3, [pc, #352]	; (800eec0 <pbuf_alloc+0x2e8>)
 800ed60:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800ed64:	495c      	ldr	r1, [pc, #368]	; (800eed8 <pbuf_alloc+0x300>)
 800ed66:	4858      	ldr	r0, [pc, #352]	; (800eec8 <pbuf_alloc+0x2f0>)
 800ed68:	f008 fb1e 	bl	80173a8 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800ed6c:	693b      	ldr	r3, [r7, #16]
 800ed6e:	b29a      	uxth	r2, r3
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800ed74:	693b      	ldr	r3, [r7, #16]
 800ed76:	b29b      	uxth	r3, r3
 800ed78:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800ed7c:	bf28      	it	cs
 800ed7e:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800ed82:	b29a      	uxth	r2, r3
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	f103 0210 	add.w	r2, r3, #16
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	685b      	ldr	r3, [r3, #4]
 800ed96:	f003 0303 	and.w	r3, r3, #3
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d006      	beq.n	800edac <pbuf_alloc+0x1d4>
 800ed9e:	4b48      	ldr	r3, [pc, #288]	; (800eec0 <pbuf_alloc+0x2e8>)
 800eda0:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800eda4:	494d      	ldr	r1, [pc, #308]	; (800eedc <pbuf_alloc+0x304>)
 800eda6:	4848      	ldr	r0, [pc, #288]	; (800eec8 <pbuf_alloc+0x2f0>)
 800eda8:	f008 fafe 	bl	80173a8 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800edac:	69fb      	ldr	r3, [r7, #28]
 800edae:	685b      	ldr	r3, [r3, #4]
 800edb0:	69fa      	ldr	r2, [r7, #28]
 800edb2:	8952      	ldrh	r2, [r2, #10]
 800edb4:	441a      	add	r2, r3
 800edb6:	69fb      	ldr	r3, [r7, #28]
 800edb8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d906      	bls.n	800edce <pbuf_alloc+0x1f6>
 800edc0:	4b3f      	ldr	r3, [pc, #252]	; (800eec0 <pbuf_alloc+0x2e8>)
 800edc2:	f240 1255 	movw	r2, #341	; 0x155
 800edc6:	4942      	ldr	r1, [pc, #264]	; (800eed0 <pbuf_alloc+0x2f8>)
 800edc8:	483f      	ldr	r0, [pc, #252]	; (800eec8 <pbuf_alloc+0x2f0>)
 800edca:	f008 faed 	bl	80173a8 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2201      	movs	r2, #1
 800edd2:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	895b      	ldrh	r3, [r3, #10]
 800edd8:	461a      	mov	r2, r3
 800edda:	693b      	ldr	r3, [r7, #16]
 800eddc:	1a9b      	subs	r3, r3, r2
 800edde:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800ede4:	693b      	ldr	r3, [r7, #16]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	dc9a      	bgt.n	800ed20 <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800edea:	e07e      	b.n	800eeea <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800edec:	8afb      	ldrh	r3, [r7, #22]
 800edee:	3313      	adds	r3, #19
 800edf0:	b29b      	uxth	r3, r3
 800edf2:	f023 0303 	bic.w	r3, r3, #3
 800edf6:	b29a      	uxth	r2, r3
 800edf8:	88bb      	ldrh	r3, [r7, #4]
 800edfa:	3303      	adds	r3, #3
 800edfc:	b29b      	uxth	r3, r3
 800edfe:	f023 0303 	bic.w	r3, r3, #3
 800ee02:	b29b      	uxth	r3, r3
 800ee04:	4413      	add	r3, r2
 800ee06:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800ee08:	897a      	ldrh	r2, [r7, #10]
 800ee0a:	88bb      	ldrh	r3, [r7, #4]
 800ee0c:	3303      	adds	r3, #3
 800ee0e:	f023 0303 	bic.w	r3, r3, #3
 800ee12:	429a      	cmp	r2, r3
 800ee14:	d201      	bcs.n	800ee1a <pbuf_alloc+0x242>
        return NULL;
 800ee16:	2300      	movs	r3, #0
 800ee18:	e06e      	b.n	800eef8 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800ee1a:	897b      	ldrh	r3, [r7, #10]
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f7ff fb39 	bl	800e494 <mem_malloc>
 800ee22:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800ee24:	69fb      	ldr	r3, [r7, #28]
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d101      	bne.n	800ee2e <pbuf_alloc+0x256>
      return NULL;
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	e064      	b.n	800eef8 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800ee2e:	8afb      	ldrh	r3, [r7, #22]
 800ee30:	3310      	adds	r3, #16
 800ee32:	69fa      	ldr	r2, [r7, #28]
 800ee34:	4413      	add	r3, r2
 800ee36:	3303      	adds	r3, #3
 800ee38:	f023 0303 	bic.w	r3, r3, #3
 800ee3c:	461a      	mov	r2, r3
 800ee3e:	69fb      	ldr	r3, [r7, #28]
 800ee40:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800ee42:	69fb      	ldr	r3, [r7, #28]
 800ee44:	88ba      	ldrh	r2, [r7, #4]
 800ee46:	811a      	strh	r2, [r3, #8]
 800ee48:	69fb      	ldr	r3, [r7, #28]
 800ee4a:	891a      	ldrh	r2, [r3, #8]
 800ee4c:	69fb      	ldr	r3, [r7, #28]
 800ee4e:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800ee50:	69fb      	ldr	r3, [r7, #28]
 800ee52:	2200      	movs	r2, #0
 800ee54:	601a      	str	r2, [r3, #0]
    p->type = type;
 800ee56:	69fb      	ldr	r3, [r7, #28]
 800ee58:	79ba      	ldrb	r2, [r7, #6]
 800ee5a:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800ee5c:	69fb      	ldr	r3, [r7, #28]
 800ee5e:	685b      	ldr	r3, [r3, #4]
 800ee60:	f003 0303 	and.w	r3, r3, #3
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d03f      	beq.n	800eee8 <pbuf_alloc+0x310>
 800ee68:	4b15      	ldr	r3, [pc, #84]	; (800eec0 <pbuf_alloc+0x2e8>)
 800ee6a:	f240 1277 	movw	r2, #375	; 0x177
 800ee6e:	491c      	ldr	r1, [pc, #112]	; (800eee0 <pbuf_alloc+0x308>)
 800ee70:	4815      	ldr	r0, [pc, #84]	; (800eec8 <pbuf_alloc+0x2f0>)
 800ee72:	f008 fa99 	bl	80173a8 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800ee76:	e037      	b.n	800eee8 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800ee78:	200a      	movs	r0, #10
 800ee7a:	f7ff fc7b 	bl	800e774 <memp_malloc>
 800ee7e:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800ee80:	69fb      	ldr	r3, [r7, #28]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d101      	bne.n	800ee8a <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800ee86:	2300      	movs	r3, #0
 800ee88:	e036      	b.n	800eef8 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800ee8a:	69fb      	ldr	r3, [r7, #28]
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800ee90:	69fb      	ldr	r3, [r7, #28]
 800ee92:	88ba      	ldrh	r2, [r7, #4]
 800ee94:	811a      	strh	r2, [r3, #8]
 800ee96:	69fb      	ldr	r3, [r7, #28]
 800ee98:	891a      	ldrh	r2, [r3, #8]
 800ee9a:	69fb      	ldr	r3, [r7, #28]
 800ee9c:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800ee9e:	69fb      	ldr	r3, [r7, #28]
 800eea0:	2200      	movs	r2, #0
 800eea2:	601a      	str	r2, [r3, #0]
    p->type = type;
 800eea4:	69fb      	ldr	r3, [r7, #28]
 800eea6:	79ba      	ldrb	r2, [r7, #6]
 800eea8:	731a      	strb	r2, [r3, #12]
    break;
 800eeaa:	e01e      	b.n	800eeea <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800eeac:	4b04      	ldr	r3, [pc, #16]	; (800eec0 <pbuf_alloc+0x2e8>)
 800eeae:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800eeb2:	490c      	ldr	r1, [pc, #48]	; (800eee4 <pbuf_alloc+0x30c>)
 800eeb4:	4804      	ldr	r0, [pc, #16]	; (800eec8 <pbuf_alloc+0x2f0>)
 800eeb6:	f008 fa77 	bl	80173a8 <iprintf>
    return NULL;
 800eeba:	2300      	movs	r3, #0
 800eebc:	e01c      	b.n	800eef8 <pbuf_alloc+0x320>
 800eebe:	bf00      	nop
 800eec0:	080189bc 	.word	0x080189bc
 800eec4:	080189ec 	.word	0x080189ec
 800eec8:	08018a08 	.word	0x08018a08
 800eecc:	08018a30 	.word	0x08018a30
 800eed0:	08018a60 	.word	0x08018a60
 800eed4:	08018a94 	.word	0x08018a94
 800eed8:	08018ac8 	.word	0x08018ac8
 800eedc:	08018adc 	.word	0x08018adc
 800eee0:	08018b0c 	.word	0x08018b0c
 800eee4:	08018b38 	.word	0x08018b38
    break;
 800eee8:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800eeea:	69fb      	ldr	r3, [r7, #28]
 800eeec:	2201      	movs	r2, #1
 800eeee:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800eef0:	69fb      	ldr	r3, [r7, #28]
 800eef2:	2200      	movs	r2, #0
 800eef4:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800eef6:	69fb      	ldr	r3, [r7, #28]
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3720      	adds	r7, #32
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}

0800ef00 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800ef00:	b580      	push	{r7, lr}
 800ef02:	b084      	sub	sp, #16
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	603b      	str	r3, [r7, #0]
 800ef08:	4603      	mov	r3, r0
 800ef0a:	71fb      	strb	r3, [r7, #7]
 800ef0c:	460b      	mov	r3, r1
 800ef0e:	80bb      	strh	r3, [r7, #4]
 800ef10:	4613      	mov	r3, r2
 800ef12:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800ef14:	79fb      	ldrb	r3, [r7, #7]
 800ef16:	2b04      	cmp	r3, #4
 800ef18:	d81b      	bhi.n	800ef52 <pbuf_alloced_custom+0x52>
 800ef1a:	a201      	add	r2, pc, #4	; (adr r2, 800ef20 <pbuf_alloced_custom+0x20>)
 800ef1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef20:	0800ef35 	.word	0x0800ef35
 800ef24:	0800ef3b 	.word	0x0800ef3b
 800ef28:	0800ef41 	.word	0x0800ef41
 800ef2c:	0800ef47 	.word	0x0800ef47
 800ef30:	0800ef4d 	.word	0x0800ef4d
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800ef34:	2336      	movs	r3, #54	; 0x36
 800ef36:	81fb      	strh	r3, [r7, #14]
    break;
 800ef38:	e014      	b.n	800ef64 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800ef3a:	2322      	movs	r3, #34	; 0x22
 800ef3c:	81fb      	strh	r3, [r7, #14]
    break;
 800ef3e:	e011      	b.n	800ef64 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800ef40:	230e      	movs	r3, #14
 800ef42:	81fb      	strh	r3, [r7, #14]
    break;
 800ef44:	e00e      	b.n	800ef64 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800ef46:	2300      	movs	r3, #0
 800ef48:	81fb      	strh	r3, [r7, #14]
    break;
 800ef4a:	e00b      	b.n	800ef64 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	81fb      	strh	r3, [r7, #14]
    break;
 800ef50:	e008      	b.n	800ef64 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800ef52:	4b1d      	ldr	r3, [pc, #116]	; (800efc8 <pbuf_alloced_custom+0xc8>)
 800ef54:	f240 12c5 	movw	r2, #453	; 0x1c5
 800ef58:	491c      	ldr	r1, [pc, #112]	; (800efcc <pbuf_alloced_custom+0xcc>)
 800ef5a:	481d      	ldr	r0, [pc, #116]	; (800efd0 <pbuf_alloced_custom+0xd0>)
 800ef5c:	f008 fa24 	bl	80173a8 <iprintf>
    return NULL;
 800ef60:	2300      	movs	r3, #0
 800ef62:	e02d      	b.n	800efc0 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800ef64:	89fb      	ldrh	r3, [r7, #14]
 800ef66:	3303      	adds	r3, #3
 800ef68:	f023 0203 	bic.w	r2, r3, #3
 800ef6c:	88bb      	ldrh	r3, [r7, #4]
 800ef6e:	441a      	add	r2, r3
 800ef70:	8bbb      	ldrh	r3, [r7, #28]
 800ef72:	429a      	cmp	r2, r3
 800ef74:	d901      	bls.n	800ef7a <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800ef76:	2300      	movs	r3, #0
 800ef78:	e022      	b.n	800efc0 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800ef80:	69bb      	ldr	r3, [r7, #24]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d008      	beq.n	800ef98 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800ef86:	89fb      	ldrh	r3, [r7, #14]
 800ef88:	3303      	adds	r3, #3
 800ef8a:	f023 0303 	bic.w	r3, r3, #3
 800ef8e:	69ba      	ldr	r2, [r7, #24]
 800ef90:	441a      	add	r2, r3
 800ef92:	683b      	ldr	r3, [r7, #0]
 800ef94:	605a      	str	r2, [r3, #4]
 800ef96:	e002      	b.n	800ef9e <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	2202      	movs	r2, #2
 800efa2:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	88ba      	ldrh	r2, [r7, #4]
 800efa8:	811a      	strh	r2, [r3, #8]
 800efaa:	683b      	ldr	r3, [r7, #0]
 800efac:	891a      	ldrh	r2, [r3, #8]
 800efae:	683b      	ldr	r3, [r7, #0]
 800efb0:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	79ba      	ldrb	r2, [r7, #6]
 800efb6:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	2201      	movs	r2, #1
 800efbc:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800efbe:	683b      	ldr	r3, [r7, #0]
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	3710      	adds	r7, #16
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}
 800efc8:	080189bc 	.word	0x080189bc
 800efcc:	08018b54 	.word	0x08018b54
 800efd0:	08018a08 	.word	0x08018a08

0800efd4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b086      	sub	sp, #24
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
 800efdc:	460b      	mov	r3, r1
 800efde:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d106      	bne.n	800eff4 <pbuf_realloc+0x20>
 800efe6:	4b4b      	ldr	r3, [pc, #300]	; (800f114 <pbuf_realloc+0x140>)
 800efe8:	f240 12f3 	movw	r2, #499	; 0x1f3
 800efec:	494a      	ldr	r1, [pc, #296]	; (800f118 <pbuf_realloc+0x144>)
 800efee:	484b      	ldr	r0, [pc, #300]	; (800f11c <pbuf_realloc+0x148>)
 800eff0:	f008 f9da 	bl	80173a8 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	7b1b      	ldrb	r3, [r3, #12]
 800eff8:	2b03      	cmp	r3, #3
 800effa:	d012      	beq.n	800f022 <pbuf_realloc+0x4e>
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	7b1b      	ldrb	r3, [r3, #12]
 800f000:	2b01      	cmp	r3, #1
 800f002:	d00e      	beq.n	800f022 <pbuf_realloc+0x4e>
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	7b1b      	ldrb	r3, [r3, #12]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d00a      	beq.n	800f022 <pbuf_realloc+0x4e>
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	7b1b      	ldrb	r3, [r3, #12]
 800f010:	2b02      	cmp	r3, #2
 800f012:	d006      	beq.n	800f022 <pbuf_realloc+0x4e>
 800f014:	4b3f      	ldr	r3, [pc, #252]	; (800f114 <pbuf_realloc+0x140>)
 800f016:	f240 12f7 	movw	r2, #503	; 0x1f7
 800f01a:	4941      	ldr	r1, [pc, #260]	; (800f120 <pbuf_realloc+0x14c>)
 800f01c:	483f      	ldr	r0, [pc, #252]	; (800f11c <pbuf_realloc+0x148>)
 800f01e:	f008 f9c3 	bl	80173a8 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	891b      	ldrh	r3, [r3, #8]
 800f026:	887a      	ldrh	r2, [r7, #2]
 800f028:	429a      	cmp	r2, r3
 800f02a:	d26f      	bcs.n	800f10c <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800f02c:	887b      	ldrh	r3, [r7, #2]
 800f02e:	687a      	ldr	r2, [r7, #4]
 800f030:	8912      	ldrh	r2, [r2, #8]
 800f032:	1a9b      	subs	r3, r3, r2
 800f034:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800f036:	887b      	ldrh	r3, [r7, #2]
 800f038:	827b      	strh	r3, [r7, #18]
  q = p;
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800f03e:	e025      	b.n	800f08c <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800f040:	697b      	ldr	r3, [r7, #20]
 800f042:	895b      	ldrh	r3, [r3, #10]
 800f044:	8a7a      	ldrh	r2, [r7, #18]
 800f046:	1ad3      	subs	r3, r2, r3
 800f048:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f050:	4293      	cmp	r3, r2
 800f052:	dd06      	ble.n	800f062 <pbuf_realloc+0x8e>
 800f054:	4b2f      	ldr	r3, [pc, #188]	; (800f114 <pbuf_realloc+0x140>)
 800f056:	f240 220b 	movw	r2, #523	; 0x20b
 800f05a:	4932      	ldr	r1, [pc, #200]	; (800f124 <pbuf_realloc+0x150>)
 800f05c:	482f      	ldr	r0, [pc, #188]	; (800f11c <pbuf_realloc+0x148>)
 800f05e:	f008 f9a3 	bl	80173a8 <iprintf>
    q->tot_len += (u16_t)grow;
 800f062:	697b      	ldr	r3, [r7, #20]
 800f064:	891a      	ldrh	r2, [r3, #8]
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	b29b      	uxth	r3, r3
 800f06a:	4413      	add	r3, r2
 800f06c:	b29a      	uxth	r2, r3
 800f06e:	697b      	ldr	r3, [r7, #20]
 800f070:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800f072:	697b      	ldr	r3, [r7, #20]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800f078:	697b      	ldr	r3, [r7, #20]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d106      	bne.n	800f08c <pbuf_realloc+0xb8>
 800f07e:	4b25      	ldr	r3, [pc, #148]	; (800f114 <pbuf_realloc+0x140>)
 800f080:	f240 220f 	movw	r2, #527	; 0x20f
 800f084:	4928      	ldr	r1, [pc, #160]	; (800f128 <pbuf_realloc+0x154>)
 800f086:	4825      	ldr	r0, [pc, #148]	; (800f11c <pbuf_realloc+0x148>)
 800f088:	f008 f98e 	bl	80173a8 <iprintf>
  while (rem_len > q->len) {
 800f08c:	697b      	ldr	r3, [r7, #20]
 800f08e:	895b      	ldrh	r3, [r3, #10]
 800f090:	8a7a      	ldrh	r2, [r7, #18]
 800f092:	429a      	cmp	r2, r3
 800f094:	d8d4      	bhi.n	800f040 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800f096:	697b      	ldr	r3, [r7, #20]
 800f098:	7b1b      	ldrb	r3, [r3, #12]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d122      	bne.n	800f0e4 <pbuf_realloc+0x110>
 800f09e:	697b      	ldr	r3, [r7, #20]
 800f0a0:	895b      	ldrh	r3, [r3, #10]
 800f0a2:	8a7a      	ldrh	r2, [r7, #18]
 800f0a4:	429a      	cmp	r2, r3
 800f0a6:	d01d      	beq.n	800f0e4 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	7b5b      	ldrb	r3, [r3, #13]
 800f0ac:	f003 0302 	and.w	r3, r3, #2
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d117      	bne.n	800f0e4 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	685b      	ldr	r3, [r3, #4]
 800f0b8:	461a      	mov	r2, r3
 800f0ba:	697b      	ldr	r3, [r7, #20]
 800f0bc:	1ad3      	subs	r3, r2, r3
 800f0be:	b29a      	uxth	r2, r3
 800f0c0:	8a7b      	ldrh	r3, [r7, #18]
 800f0c2:	4413      	add	r3, r2
 800f0c4:	b29b      	uxth	r3, r3
 800f0c6:	4619      	mov	r1, r3
 800f0c8:	6978      	ldr	r0, [r7, #20]
 800f0ca:	f7ff f8f9 	bl	800e2c0 <mem_trim>
 800f0ce:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800f0d0:	697b      	ldr	r3, [r7, #20]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d106      	bne.n	800f0e4 <pbuf_realloc+0x110>
 800f0d6:	4b0f      	ldr	r3, [pc, #60]	; (800f114 <pbuf_realloc+0x140>)
 800f0d8:	f240 221d 	movw	r2, #541	; 0x21d
 800f0dc:	4913      	ldr	r1, [pc, #76]	; (800f12c <pbuf_realloc+0x158>)
 800f0de:	480f      	ldr	r0, [pc, #60]	; (800f11c <pbuf_realloc+0x148>)
 800f0e0:	f008 f962 	bl	80173a8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800f0e4:	697b      	ldr	r3, [r7, #20]
 800f0e6:	8a7a      	ldrh	r2, [r7, #18]
 800f0e8:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800f0ea:	697b      	ldr	r3, [r7, #20]
 800f0ec:	895a      	ldrh	r2, [r3, #10]
 800f0ee:	697b      	ldr	r3, [r7, #20]
 800f0f0:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800f0f2:	697b      	ldr	r3, [r7, #20]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d004      	beq.n	800f104 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800f0fa:	697b      	ldr	r3, [r7, #20]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	4618      	mov	r0, r3
 800f100:	f000 f8dc 	bl	800f2bc <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	2200      	movs	r2, #0
 800f108:	601a      	str	r2, [r3, #0]
 800f10a:	e000      	b.n	800f10e <pbuf_realloc+0x13a>
    return;
 800f10c:	bf00      	nop

}
 800f10e:	3718      	adds	r7, #24
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}
 800f114:	080189bc 	.word	0x080189bc
 800f118:	08018b78 	.word	0x08018b78
 800f11c:	08018a08 	.word	0x08018a08
 800f120:	08018b90 	.word	0x08018b90
 800f124:	08018bac 	.word	0x08018bac
 800f128:	08018bc0 	.word	0x08018bc0
 800f12c:	08018bd8 	.word	0x08018bd8

0800f130 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800f130:	b580      	push	{r7, lr}
 800f132:	b084      	sub	sp, #16
 800f134:	af00      	add	r7, sp, #0
 800f136:	6078      	str	r0, [r7, #4]
 800f138:	460b      	mov	r3, r1
 800f13a:	807b      	strh	r3, [r7, #2]
 800f13c:	4613      	mov	r3, r2
 800f13e:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d106      	bne.n	800f154 <pbuf_header_impl+0x24>
 800f146:	4b46      	ldr	r3, [pc, #280]	; (800f260 <pbuf_header_impl+0x130>)
 800f148:	f240 223f 	movw	r2, #575	; 0x23f
 800f14c:	4945      	ldr	r1, [pc, #276]	; (800f264 <pbuf_header_impl+0x134>)
 800f14e:	4846      	ldr	r0, [pc, #280]	; (800f268 <pbuf_header_impl+0x138>)
 800f150:	f008 f92a 	bl	80173a8 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800f154:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d002      	beq.n	800f162 <pbuf_header_impl+0x32>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d101      	bne.n	800f166 <pbuf_header_impl+0x36>
    return 0;
 800f162:	2300      	movs	r3, #0
 800f164:	e078      	b.n	800f258 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800f166:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	da10      	bge.n	800f190 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800f16e:	887b      	ldrh	r3, [r7, #2]
 800f170:	425b      	negs	r3, r3
 800f172:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	895b      	ldrh	r3, [r3, #10]
 800f178:	89fa      	ldrh	r2, [r7, #14]
 800f17a:	429a      	cmp	r2, r3
 800f17c:	d90a      	bls.n	800f194 <pbuf_header_impl+0x64>
 800f17e:	4b38      	ldr	r3, [pc, #224]	; (800f260 <pbuf_header_impl+0x130>)
 800f180:	f240 2247 	movw	r2, #583	; 0x247
 800f184:	4939      	ldr	r1, [pc, #228]	; (800f26c <pbuf_header_impl+0x13c>)
 800f186:	4838      	ldr	r0, [pc, #224]	; (800f268 <pbuf_header_impl+0x138>)
 800f188:	f008 f90e 	bl	80173a8 <iprintf>
 800f18c:	2301      	movs	r3, #1
 800f18e:	e063      	b.n	800f258 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800f190:	887b      	ldrh	r3, [r7, #2]
 800f192:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	7b1b      	ldrb	r3, [r3, #12]
 800f198:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	685b      	ldr	r3, [r3, #4]
 800f19e:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800f1a0:	89bb      	ldrh	r3, [r7, #12]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d002      	beq.n	800f1ac <pbuf_header_impl+0x7c>
 800f1a6:	89bb      	ldrh	r3, [r7, #12]
 800f1a8:	2b03      	cmp	r3, #3
 800f1aa:	d112      	bne.n	800f1d2 <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	685a      	ldr	r2, [r3, #4]
 800f1b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f1b4:	425b      	negs	r3, r3
 800f1b6:	441a      	add	r2, r3
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	685a      	ldr	r2, [r3, #4]
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	3310      	adds	r3, #16
 800f1c4:	429a      	cmp	r2, r3
 800f1c6:	d238      	bcs.n	800f23a <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	68ba      	ldr	r2, [r7, #8]
 800f1cc:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	e042      	b.n	800f258 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800f1d2:	89bb      	ldrh	r3, [r7, #12]
 800f1d4:	2b02      	cmp	r3, #2
 800f1d6:	d002      	beq.n	800f1de <pbuf_header_impl+0xae>
 800f1d8:	89bb      	ldrh	r3, [r7, #12]
 800f1da:	2b01      	cmp	r3, #1
 800f1dc:	d124      	bne.n	800f228 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800f1de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	da0d      	bge.n	800f202 <pbuf_header_impl+0xd2>
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	895b      	ldrh	r3, [r3, #10]
 800f1ea:	89fa      	ldrh	r2, [r7, #14]
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	d808      	bhi.n	800f202 <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	685a      	ldr	r2, [r3, #4]
 800f1f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f1f8:	425b      	negs	r3, r3
 800f1fa:	441a      	add	r2, r3
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	605a      	str	r2, [r3, #4]
 800f200:	e011      	b.n	800f226 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800f202:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f206:	2b00      	cmp	r3, #0
 800f208:	dd0b      	ble.n	800f222 <pbuf_header_impl+0xf2>
 800f20a:	787b      	ldrb	r3, [r7, #1]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d008      	beq.n	800f222 <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	685a      	ldr	r2, [r3, #4]
 800f214:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f218:	425b      	negs	r3, r3
 800f21a:	441a      	add	r2, r3
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	605a      	str	r2, [r3, #4]
 800f220:	e001      	b.n	800f226 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800f222:	2301      	movs	r3, #1
 800f224:	e018      	b.n	800f258 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800f226:	e008      	b.n	800f23a <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800f228:	4b0d      	ldr	r3, [pc, #52]	; (800f260 <pbuf_header_impl+0x130>)
 800f22a:	f240 2277 	movw	r2, #631	; 0x277
 800f22e:	4910      	ldr	r1, [pc, #64]	; (800f270 <pbuf_header_impl+0x140>)
 800f230:	480d      	ldr	r0, [pc, #52]	; (800f268 <pbuf_header_impl+0x138>)
 800f232:	f008 f8b9 	bl	80173a8 <iprintf>
    return 1;
 800f236:	2301      	movs	r3, #1
 800f238:	e00e      	b.n	800f258 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	895a      	ldrh	r2, [r3, #10]
 800f23e:	887b      	ldrh	r3, [r7, #2]
 800f240:	4413      	add	r3, r2
 800f242:	b29a      	uxth	r2, r3
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	891a      	ldrh	r2, [r3, #8]
 800f24c:	887b      	ldrh	r3, [r7, #2]
 800f24e:	4413      	add	r3, r2
 800f250:	b29a      	uxth	r2, r3
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800f256:	2300      	movs	r3, #0
}
 800f258:	4618      	mov	r0, r3
 800f25a:	3710      	adds	r7, #16
 800f25c:	46bd      	mov	sp, r7
 800f25e:	bd80      	pop	{r7, pc}
 800f260:	080189bc 	.word	0x080189bc
 800f264:	08018bf4 	.word	0x08018bf4
 800f268:	08018a08 	.word	0x08018a08
 800f26c:	08018c00 	.word	0x08018c00
 800f270:	08018c20 	.word	0x08018c20

0800f274 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800f274:	b580      	push	{r7, lr}
 800f276:	b082      	sub	sp, #8
 800f278:	af00      	add	r7, sp, #0
 800f27a:	6078      	str	r0, [r7, #4]
 800f27c:	460b      	mov	r3, r1
 800f27e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800f280:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f284:	2200      	movs	r2, #0
 800f286:	4619      	mov	r1, r3
 800f288:	6878      	ldr	r0, [r7, #4]
 800f28a:	f7ff ff51 	bl	800f130 <pbuf_header_impl>
 800f28e:	4603      	mov	r3, r0
}
 800f290:	4618      	mov	r0, r3
 800f292:	3708      	adds	r7, #8
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}

0800f298 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b082      	sub	sp, #8
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
 800f2a0:	460b      	mov	r3, r1
 800f2a2:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800f2a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f2a8:	2201      	movs	r2, #1
 800f2aa:	4619      	mov	r1, r3
 800f2ac:	6878      	ldr	r0, [r7, #4]
 800f2ae:	f7ff ff3f 	bl	800f130 <pbuf_header_impl>
 800f2b2:	4603      	mov	r3, r0
}
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	3708      	adds	r7, #8
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	bd80      	pop	{r7, pc}

0800f2bc <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b088      	sub	sp, #32
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d10b      	bne.n	800f2e2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d106      	bne.n	800f2de <pbuf_free+0x22>
 800f2d0:	4b41      	ldr	r3, [pc, #260]	; (800f3d8 <pbuf_free+0x11c>)
 800f2d2:	f240 22d2 	movw	r2, #722	; 0x2d2
 800f2d6:	4941      	ldr	r1, [pc, #260]	; (800f3dc <pbuf_free+0x120>)
 800f2d8:	4841      	ldr	r0, [pc, #260]	; (800f3e0 <pbuf_free+0x124>)
 800f2da:	f008 f865 	bl	80173a8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800f2de:	2300      	movs	r3, #0
 800f2e0:	e076      	b.n	800f3d0 <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	7b1b      	ldrb	r3, [r3, #12]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d012      	beq.n	800f310 <pbuf_free+0x54>
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	7b1b      	ldrb	r3, [r3, #12]
 800f2ee:	2b01      	cmp	r3, #1
 800f2f0:	d00e      	beq.n	800f310 <pbuf_free+0x54>
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	7b1b      	ldrb	r3, [r3, #12]
 800f2f6:	2b02      	cmp	r3, #2
 800f2f8:	d00a      	beq.n	800f310 <pbuf_free+0x54>
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	7b1b      	ldrb	r3, [r3, #12]
 800f2fe:	2b03      	cmp	r3, #3
 800f300:	d006      	beq.n	800f310 <pbuf_free+0x54>
 800f302:	4b35      	ldr	r3, [pc, #212]	; (800f3d8 <pbuf_free+0x11c>)
 800f304:	f240 22de 	movw	r2, #734	; 0x2de
 800f308:	4936      	ldr	r1, [pc, #216]	; (800f3e4 <pbuf_free+0x128>)
 800f30a:	4835      	ldr	r0, [pc, #212]	; (800f3e0 <pbuf_free+0x124>)
 800f30c:	f008 f84c 	bl	80173a8 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800f310:	2300      	movs	r3, #0
 800f312:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800f314:	e058      	b.n	800f3c8 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800f316:	f007 fa51 	bl	80167bc <sys_arch_protect>
 800f31a:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	89db      	ldrh	r3, [r3, #14]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d106      	bne.n	800f332 <pbuf_free+0x76>
 800f324:	4b2c      	ldr	r3, [pc, #176]	; (800f3d8 <pbuf_free+0x11c>)
 800f326:	f240 22eb 	movw	r2, #747	; 0x2eb
 800f32a:	492f      	ldr	r1, [pc, #188]	; (800f3e8 <pbuf_free+0x12c>)
 800f32c:	482c      	ldr	r0, [pc, #176]	; (800f3e0 <pbuf_free+0x124>)
 800f32e:	f008 f83b 	bl	80173a8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	89db      	ldrh	r3, [r3, #14]
 800f336:	3b01      	subs	r3, #1
 800f338:	b29a      	uxth	r2, r3
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	81da      	strh	r2, [r3, #14]
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	89db      	ldrh	r3, [r3, #14]
 800f342:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 800f344:	69b8      	ldr	r0, [r7, #24]
 800f346:	f007 fa47 	bl	80167d8 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800f34a:	8afb      	ldrh	r3, [r7, #22]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d139      	bne.n	800f3c4 <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	7b1b      	ldrb	r3, [r3, #12]
 800f35a:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	7b5b      	ldrb	r3, [r3, #13]
 800f360:	f003 0302 	and.w	r3, r3, #2
 800f364:	2b00      	cmp	r3, #0
 800f366:	d011      	beq.n	800f38c <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	691b      	ldr	r3, [r3, #16]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d106      	bne.n	800f382 <pbuf_free+0xc6>
 800f374:	4b18      	ldr	r3, [pc, #96]	; (800f3d8 <pbuf_free+0x11c>)
 800f376:	f240 22f9 	movw	r2, #761	; 0x2f9
 800f37a:	491c      	ldr	r1, [pc, #112]	; (800f3ec <pbuf_free+0x130>)
 800f37c:	4818      	ldr	r0, [pc, #96]	; (800f3e0 <pbuf_free+0x124>)
 800f37e:	f008 f813 	bl	80173a8 <iprintf>
        pc->custom_free_function(p);
 800f382:	68bb      	ldr	r3, [r7, #8]
 800f384:	691b      	ldr	r3, [r3, #16]
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	4798      	blx	r3
 800f38a:	e015      	b.n	800f3b8 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800f38c:	89fb      	ldrh	r3, [r7, #14]
 800f38e:	2b03      	cmp	r3, #3
 800f390:	d104      	bne.n	800f39c <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 800f392:	6879      	ldr	r1, [r7, #4]
 800f394:	200b      	movs	r0, #11
 800f396:	f7ff fa3f 	bl	800e818 <memp_free>
 800f39a:	e00d      	b.n	800f3b8 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800f39c:	89fb      	ldrh	r3, [r7, #14]
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	d002      	beq.n	800f3a8 <pbuf_free+0xec>
 800f3a2:	89fb      	ldrh	r3, [r7, #14]
 800f3a4:	2b02      	cmp	r3, #2
 800f3a6:	d104      	bne.n	800f3b2 <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 800f3a8:	6879      	ldr	r1, [r7, #4]
 800f3aa:	200a      	movs	r0, #10
 800f3ac:	f7ff fa34 	bl	800e818 <memp_free>
 800f3b0:	e002      	b.n	800f3b8 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800f3b2:	6878      	ldr	r0, [r7, #4]
 800f3b4:	f7fe ff16 	bl	800e1e4 <mem_free>
        }
      }
      count++;
 800f3b8:	7ffb      	ldrb	r3, [r7, #31]
 800f3ba:	3301      	adds	r3, #1
 800f3bc:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800f3be:	693b      	ldr	r3, [r7, #16]
 800f3c0:	607b      	str	r3, [r7, #4]
 800f3c2:	e001      	b.n	800f3c8 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d1a3      	bne.n	800f316 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800f3ce:	7ffb      	ldrb	r3, [r7, #31]
}
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	3720      	adds	r7, #32
 800f3d4:	46bd      	mov	sp, r7
 800f3d6:	bd80      	pop	{r7, pc}
 800f3d8:	080189bc 	.word	0x080189bc
 800f3dc:	08018bf4 	.word	0x08018bf4
 800f3e0:	08018a08 	.word	0x08018a08
 800f3e4:	08018c30 	.word	0x08018c30
 800f3e8:	08018c48 	.word	0x08018c48
 800f3ec:	08018c60 	.word	0x08018c60

0800f3f0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800f3f0:	b480      	push	{r7}
 800f3f2:	b085      	sub	sp, #20
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800f3fc:	e005      	b.n	800f40a <pbuf_clen+0x1a>
    ++len;
 800f3fe:	89fb      	ldrh	r3, [r7, #14]
 800f400:	3301      	adds	r3, #1
 800f402:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d1f6      	bne.n	800f3fe <pbuf_clen+0xe>
  }
  return len;
 800f410:	89fb      	ldrh	r3, [r7, #14]
}
 800f412:	4618      	mov	r0, r3
 800f414:	3714      	adds	r7, #20
 800f416:	46bd      	mov	sp, r7
 800f418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41c:	4770      	bx	lr
	...

0800f420 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b084      	sub	sp, #16
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d016      	beq.n	800f45c <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 800f42e:	f007 f9c5 	bl	80167bc <sys_arch_protect>
 800f432:	60f8      	str	r0, [r7, #12]
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	89db      	ldrh	r3, [r3, #14]
 800f438:	3301      	adds	r3, #1
 800f43a:	b29a      	uxth	r2, r3
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	81da      	strh	r2, [r3, #14]
 800f440:	68f8      	ldr	r0, [r7, #12]
 800f442:	f007 f9c9 	bl	80167d8 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	89db      	ldrh	r3, [r3, #14]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d106      	bne.n	800f45c <pbuf_ref+0x3c>
 800f44e:	4b05      	ldr	r3, [pc, #20]	; (800f464 <pbuf_ref+0x44>)
 800f450:	f240 3239 	movw	r2, #825	; 0x339
 800f454:	4904      	ldr	r1, [pc, #16]	; (800f468 <pbuf_ref+0x48>)
 800f456:	4805      	ldr	r0, [pc, #20]	; (800f46c <pbuf_ref+0x4c>)
 800f458:	f007 ffa6 	bl	80173a8 <iprintf>
  }
}
 800f45c:	bf00      	nop
 800f45e:	3710      	adds	r7, #16
 800f460:	46bd      	mov	sp, r7
 800f462:	bd80      	pop	{r7, pc}
 800f464:	080189bc 	.word	0x080189bc
 800f468:	08018c84 	.word	0x08018c84
 800f46c:	08018a08 	.word	0x08018a08

0800f470 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b084      	sub	sp, #16
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
 800f478:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d002      	beq.n	800f486 <pbuf_cat+0x16>
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	2b00      	cmp	r3, #0
 800f484:	d107      	bne.n	800f496 <pbuf_cat+0x26>
 800f486:	4b20      	ldr	r3, [pc, #128]	; (800f508 <pbuf_cat+0x98>)
 800f488:	f240 324d 	movw	r2, #845	; 0x34d
 800f48c:	491f      	ldr	r1, [pc, #124]	; (800f50c <pbuf_cat+0x9c>)
 800f48e:	4820      	ldr	r0, [pc, #128]	; (800f510 <pbuf_cat+0xa0>)
 800f490:	f007 ff8a 	bl	80173a8 <iprintf>
 800f494:	e034      	b.n	800f500 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	60fb      	str	r3, [r7, #12]
 800f49a:	e00a      	b.n	800f4b2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	891a      	ldrh	r2, [r3, #8]
 800f4a0:	683b      	ldr	r3, [r7, #0]
 800f4a2:	891b      	ldrh	r3, [r3, #8]
 800f4a4:	4413      	add	r3, r2
 800f4a6:	b29a      	uxth	r2, r3
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	60fb      	str	r3, [r7, #12]
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d1f0      	bne.n	800f49c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	891a      	ldrh	r2, [r3, #8]
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	895b      	ldrh	r3, [r3, #10]
 800f4c2:	429a      	cmp	r2, r3
 800f4c4:	d006      	beq.n	800f4d4 <pbuf_cat+0x64>
 800f4c6:	4b10      	ldr	r3, [pc, #64]	; (800f508 <pbuf_cat+0x98>)
 800f4c8:	f240 3255 	movw	r2, #853	; 0x355
 800f4cc:	4911      	ldr	r1, [pc, #68]	; (800f514 <pbuf_cat+0xa4>)
 800f4ce:	4810      	ldr	r0, [pc, #64]	; (800f510 <pbuf_cat+0xa0>)
 800f4d0:	f007 ff6a 	bl	80173a8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d006      	beq.n	800f4ea <pbuf_cat+0x7a>
 800f4dc:	4b0a      	ldr	r3, [pc, #40]	; (800f508 <pbuf_cat+0x98>)
 800f4de:	f240 3256 	movw	r2, #854	; 0x356
 800f4e2:	490d      	ldr	r1, [pc, #52]	; (800f518 <pbuf_cat+0xa8>)
 800f4e4:	480a      	ldr	r0, [pc, #40]	; (800f510 <pbuf_cat+0xa0>)
 800f4e6:	f007 ff5f 	bl	80173a8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	891a      	ldrh	r2, [r3, #8]
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	891b      	ldrh	r3, [r3, #8]
 800f4f2:	4413      	add	r3, r2
 800f4f4:	b29a      	uxth	r2, r3
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	683a      	ldr	r2, [r7, #0]
 800f4fe:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800f500:	3710      	adds	r7, #16
 800f502:	46bd      	mov	sp, r7
 800f504:	bd80      	pop	{r7, pc}
 800f506:	bf00      	nop
 800f508:	080189bc 	.word	0x080189bc
 800f50c:	08018c98 	.word	0x08018c98
 800f510:	08018a08 	.word	0x08018a08
 800f514:	08018cd0 	.word	0x08018cd0
 800f518:	08018d00 	.word	0x08018d00

0800f51c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b084      	sub	sp, #16
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
 800f524:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800f526:	2300      	movs	r3, #0
 800f528:	81fb      	strh	r3, [r7, #14]
 800f52a:	2300      	movs	r3, #0
 800f52c:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d008      	beq.n	800f546 <pbuf_copy+0x2a>
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d005      	beq.n	800f546 <pbuf_copy+0x2a>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	891a      	ldrh	r2, [r3, #8]
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	891b      	ldrh	r3, [r3, #8]
 800f542:	429a      	cmp	r2, r3
 800f544:	d209      	bcs.n	800f55a <pbuf_copy+0x3e>
 800f546:	4b54      	ldr	r3, [pc, #336]	; (800f698 <pbuf_copy+0x17c>)
 800f548:	f240 32bd 	movw	r2, #957	; 0x3bd
 800f54c:	4953      	ldr	r1, [pc, #332]	; (800f69c <pbuf_copy+0x180>)
 800f54e:	4854      	ldr	r0, [pc, #336]	; (800f6a0 <pbuf_copy+0x184>)
 800f550:	f007 ff2a 	bl	80173a8 <iprintf>
 800f554:	f06f 030f 	mvn.w	r3, #15
 800f558:	e099      	b.n	800f68e <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	895b      	ldrh	r3, [r3, #10]
 800f55e:	461a      	mov	r2, r3
 800f560:	89fb      	ldrh	r3, [r7, #14]
 800f562:	1ad2      	subs	r2, r2, r3
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	895b      	ldrh	r3, [r3, #10]
 800f568:	4619      	mov	r1, r3
 800f56a:	89bb      	ldrh	r3, [r7, #12]
 800f56c:	1acb      	subs	r3, r1, r3
 800f56e:	429a      	cmp	r2, r3
 800f570:	db05      	blt.n	800f57e <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	895a      	ldrh	r2, [r3, #10]
 800f576:	89bb      	ldrh	r3, [r7, #12]
 800f578:	1ad3      	subs	r3, r2, r3
 800f57a:	817b      	strh	r3, [r7, #10]
 800f57c:	e004      	b.n	800f588 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	895a      	ldrh	r2, [r3, #10]
 800f582:	89fb      	ldrh	r3, [r7, #14]
 800f584:	1ad3      	subs	r3, r2, r3
 800f586:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	685a      	ldr	r2, [r3, #4]
 800f58c:	89fb      	ldrh	r3, [r7, #14]
 800f58e:	18d0      	adds	r0, r2, r3
 800f590:	683b      	ldr	r3, [r7, #0]
 800f592:	685a      	ldr	r2, [r3, #4]
 800f594:	89bb      	ldrh	r3, [r7, #12]
 800f596:	4413      	add	r3, r2
 800f598:	897a      	ldrh	r2, [r7, #10]
 800f59a:	4619      	mov	r1, r3
 800f59c:	f007 fe49 	bl	8017232 <memcpy>
    offset_to += len;
 800f5a0:	89fa      	ldrh	r2, [r7, #14]
 800f5a2:	897b      	ldrh	r3, [r7, #10]
 800f5a4:	4413      	add	r3, r2
 800f5a6:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800f5a8:	89ba      	ldrh	r2, [r7, #12]
 800f5aa:	897b      	ldrh	r3, [r7, #10]
 800f5ac:	4413      	add	r3, r2
 800f5ae:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	895b      	ldrh	r3, [r3, #10]
 800f5b4:	89fa      	ldrh	r2, [r7, #14]
 800f5b6:	429a      	cmp	r2, r3
 800f5b8:	d906      	bls.n	800f5c8 <pbuf_copy+0xac>
 800f5ba:	4b37      	ldr	r3, [pc, #220]	; (800f698 <pbuf_copy+0x17c>)
 800f5bc:	f240 32cd 	movw	r2, #973	; 0x3cd
 800f5c0:	4938      	ldr	r1, [pc, #224]	; (800f6a4 <pbuf_copy+0x188>)
 800f5c2:	4837      	ldr	r0, [pc, #220]	; (800f6a0 <pbuf_copy+0x184>)
 800f5c4:	f007 fef0 	bl	80173a8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	895b      	ldrh	r3, [r3, #10]
 800f5cc:	89ba      	ldrh	r2, [r7, #12]
 800f5ce:	429a      	cmp	r2, r3
 800f5d0:	d906      	bls.n	800f5e0 <pbuf_copy+0xc4>
 800f5d2:	4b31      	ldr	r3, [pc, #196]	; (800f698 <pbuf_copy+0x17c>)
 800f5d4:	f240 32ce 	movw	r2, #974	; 0x3ce
 800f5d8:	4933      	ldr	r1, [pc, #204]	; (800f6a8 <pbuf_copy+0x18c>)
 800f5da:	4831      	ldr	r0, [pc, #196]	; (800f6a0 <pbuf_copy+0x184>)
 800f5dc:	f007 fee4 	bl	80173a8 <iprintf>
    if (offset_from >= p_from->len) {
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	895b      	ldrh	r3, [r3, #10]
 800f5e4:	89ba      	ldrh	r2, [r7, #12]
 800f5e6:	429a      	cmp	r2, r3
 800f5e8:	d304      	bcc.n	800f5f4 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	895b      	ldrh	r3, [r3, #10]
 800f5f8:	89fa      	ldrh	r2, [r7, #14]
 800f5fa:	429a      	cmp	r2, r3
 800f5fc:	d114      	bne.n	800f628 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800f5fe:	2300      	movs	r3, #0
 800f600:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d10c      	bne.n	800f628 <pbuf_copy+0x10c>
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d009      	beq.n	800f628 <pbuf_copy+0x10c>
 800f614:	4b20      	ldr	r3, [pc, #128]	; (800f698 <pbuf_copy+0x17c>)
 800f616:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800f61a:	4924      	ldr	r1, [pc, #144]	; (800f6ac <pbuf_copy+0x190>)
 800f61c:	4820      	ldr	r0, [pc, #128]	; (800f6a0 <pbuf_copy+0x184>)
 800f61e:	f007 fec3 	bl	80173a8 <iprintf>
 800f622:	f06f 030f 	mvn.w	r3, #15
 800f626:	e032      	b.n	800f68e <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d013      	beq.n	800f656 <pbuf_copy+0x13a>
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	895a      	ldrh	r2, [r3, #10]
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	891b      	ldrh	r3, [r3, #8]
 800f636:	429a      	cmp	r2, r3
 800f638:	d10d      	bne.n	800f656 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800f63a:	683b      	ldr	r3, [r7, #0]
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d009      	beq.n	800f656 <pbuf_copy+0x13a>
 800f642:	4b15      	ldr	r3, [pc, #84]	; (800f698 <pbuf_copy+0x17c>)
 800f644:	f240 32de 	movw	r2, #990	; 0x3de
 800f648:	4919      	ldr	r1, [pc, #100]	; (800f6b0 <pbuf_copy+0x194>)
 800f64a:	4815      	ldr	r0, [pc, #84]	; (800f6a0 <pbuf_copy+0x184>)
 800f64c:	f007 feac 	bl	80173a8 <iprintf>
 800f650:	f06f 0305 	mvn.w	r3, #5
 800f654:	e01b      	b.n	800f68e <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d013      	beq.n	800f684 <pbuf_copy+0x168>
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	895a      	ldrh	r2, [r3, #10]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	891b      	ldrh	r3, [r3, #8]
 800f664:	429a      	cmp	r2, r3
 800f666:	d10d      	bne.n	800f684 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d009      	beq.n	800f684 <pbuf_copy+0x168>
 800f670:	4b09      	ldr	r3, [pc, #36]	; (800f698 <pbuf_copy+0x17c>)
 800f672:	f240 32e3 	movw	r2, #995	; 0x3e3
 800f676:	490e      	ldr	r1, [pc, #56]	; (800f6b0 <pbuf_copy+0x194>)
 800f678:	4809      	ldr	r0, [pc, #36]	; (800f6a0 <pbuf_copy+0x184>)
 800f67a:	f007 fe95 	bl	80173a8 <iprintf>
 800f67e:	f06f 0305 	mvn.w	r3, #5
 800f682:	e004      	b.n	800f68e <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800f684:	683b      	ldr	r3, [r7, #0]
 800f686:	2b00      	cmp	r3, #0
 800f688:	f47f af67 	bne.w	800f55a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800f68c:	2300      	movs	r3, #0
}
 800f68e:	4618      	mov	r0, r3
 800f690:	3710      	adds	r7, #16
 800f692:	46bd      	mov	sp, r7
 800f694:	bd80      	pop	{r7, pc}
 800f696:	bf00      	nop
 800f698:	080189bc 	.word	0x080189bc
 800f69c:	08018d4c 	.word	0x08018d4c
 800f6a0:	08018a08 	.word	0x08018a08
 800f6a4:	08018d7c 	.word	0x08018d7c
 800f6a8:	08018d94 	.word	0x08018d94
 800f6ac:	08018db0 	.word	0x08018db0
 800f6b0:	08018dc0 	.word	0x08018dc0

0800f6b4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b088      	sub	sp, #32
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	60f8      	str	r0, [r7, #12]
 800f6bc:	60b9      	str	r1, [r7, #8]
 800f6be:	4611      	mov	r1, r2
 800f6c0:	461a      	mov	r2, r3
 800f6c2:	460b      	mov	r3, r1
 800f6c4:	80fb      	strh	r3, [r7, #6]
 800f6c6:	4613      	mov	r3, r2
 800f6c8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d108      	bne.n	800f6e6 <pbuf_copy_partial+0x32>
 800f6d4:	4b30      	ldr	r3, [pc, #192]	; (800f798 <pbuf_copy_partial+0xe4>)
 800f6d6:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800f6da:	4930      	ldr	r1, [pc, #192]	; (800f79c <pbuf_copy_partial+0xe8>)
 800f6dc:	4830      	ldr	r0, [pc, #192]	; (800f7a0 <pbuf_copy_partial+0xec>)
 800f6de:	f007 fe63 	bl	80173a8 <iprintf>
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	e054      	b.n	800f790 <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800f6e6:	68bb      	ldr	r3, [r7, #8]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d108      	bne.n	800f6fe <pbuf_copy_partial+0x4a>
 800f6ec:	4b2a      	ldr	r3, [pc, #168]	; (800f798 <pbuf_copy_partial+0xe4>)
 800f6ee:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f6f2:	492c      	ldr	r1, [pc, #176]	; (800f7a4 <pbuf_copy_partial+0xf0>)
 800f6f4:	482a      	ldr	r0, [pc, #168]	; (800f7a0 <pbuf_copy_partial+0xec>)
 800f6f6:	f007 fe57 	bl	80173a8 <iprintf>
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	e048      	b.n	800f790 <pbuf_copy_partial+0xdc>

  left = 0;
 800f6fe:	2300      	movs	r3, #0
 800f700:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d002      	beq.n	800f70e <pbuf_copy_partial+0x5a>
 800f708:	68bb      	ldr	r3, [r7, #8]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d101      	bne.n	800f712 <pbuf_copy_partial+0x5e>
    return 0;
 800f70e:	2300      	movs	r3, #0
 800f710:	e03e      	b.n	800f790 <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	61fb      	str	r3, [r7, #28]
 800f716:	e034      	b.n	800f782 <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 800f718:	88bb      	ldrh	r3, [r7, #4]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d00a      	beq.n	800f734 <pbuf_copy_partial+0x80>
 800f71e:	69fb      	ldr	r3, [r7, #28]
 800f720:	895b      	ldrh	r3, [r3, #10]
 800f722:	88ba      	ldrh	r2, [r7, #4]
 800f724:	429a      	cmp	r2, r3
 800f726:	d305      	bcc.n	800f734 <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 800f728:	69fb      	ldr	r3, [r7, #28]
 800f72a:	895b      	ldrh	r3, [r3, #10]
 800f72c:	88ba      	ldrh	r2, [r7, #4]
 800f72e:	1ad3      	subs	r3, r2, r3
 800f730:	80bb      	strh	r3, [r7, #4]
 800f732:	e023      	b.n	800f77c <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 800f734:	69fb      	ldr	r3, [r7, #28]
 800f736:	895a      	ldrh	r2, [r3, #10]
 800f738:	88bb      	ldrh	r3, [r7, #4]
 800f73a:	1ad3      	subs	r3, r2, r3
 800f73c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800f73e:	8b3a      	ldrh	r2, [r7, #24]
 800f740:	88fb      	ldrh	r3, [r7, #6]
 800f742:	429a      	cmp	r2, r3
 800f744:	d901      	bls.n	800f74a <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 800f746:	88fb      	ldrh	r3, [r7, #6]
 800f748:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800f74a:	8b7b      	ldrh	r3, [r7, #26]
 800f74c:	68ba      	ldr	r2, [r7, #8]
 800f74e:	18d0      	adds	r0, r2, r3
 800f750:	69fb      	ldr	r3, [r7, #28]
 800f752:	685a      	ldr	r2, [r3, #4]
 800f754:	88bb      	ldrh	r3, [r7, #4]
 800f756:	4413      	add	r3, r2
 800f758:	8b3a      	ldrh	r2, [r7, #24]
 800f75a:	4619      	mov	r1, r3
 800f75c:	f007 fd69 	bl	8017232 <memcpy>
      copied_total += buf_copy_len;
 800f760:	8afa      	ldrh	r2, [r7, #22]
 800f762:	8b3b      	ldrh	r3, [r7, #24]
 800f764:	4413      	add	r3, r2
 800f766:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 800f768:	8b7a      	ldrh	r2, [r7, #26]
 800f76a:	8b3b      	ldrh	r3, [r7, #24]
 800f76c:	4413      	add	r3, r2
 800f76e:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 800f770:	88fa      	ldrh	r2, [r7, #6]
 800f772:	8b3b      	ldrh	r3, [r7, #24]
 800f774:	1ad3      	subs	r3, r2, r3
 800f776:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800f778:	2300      	movs	r3, #0
 800f77a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800f77c:	69fb      	ldr	r3, [r7, #28]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	61fb      	str	r3, [r7, #28]
 800f782:	88fb      	ldrh	r3, [r7, #6]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d002      	beq.n	800f78e <pbuf_copy_partial+0xda>
 800f788:	69fb      	ldr	r3, [r7, #28]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d1c4      	bne.n	800f718 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 800f78e:	8afb      	ldrh	r3, [r7, #22]
}
 800f790:	4618      	mov	r0, r3
 800f792:	3720      	adds	r7, #32
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}
 800f798:	080189bc 	.word	0x080189bc
 800f79c:	08018dec 	.word	0x08018dec
 800f7a0:	08018a08 	.word	0x08018a08
 800f7a4:	08018e0c 	.word	0x08018e0c

0800f7a8 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800f7a8:	b480      	push	{r7}
 800f7aa:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800f7ac:	bf00      	nop
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b4:	4770      	bx	lr
	...

0800f7b8 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800f7bc:	f000 fdf0 	bl	80103a0 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800f7c0:	4b07      	ldr	r3, [pc, #28]	; (800f7e0 <tcp_tmr+0x28>)
 800f7c2:	781b      	ldrb	r3, [r3, #0]
 800f7c4:	3301      	adds	r3, #1
 800f7c6:	b2da      	uxtb	r2, r3
 800f7c8:	4b05      	ldr	r3, [pc, #20]	; (800f7e0 <tcp_tmr+0x28>)
 800f7ca:	701a      	strb	r2, [r3, #0]
 800f7cc:	4b04      	ldr	r3, [pc, #16]	; (800f7e0 <tcp_tmr+0x28>)
 800f7ce:	781b      	ldrb	r3, [r3, #0]
 800f7d0:	f003 0301 	and.w	r3, r3, #1
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d001      	beq.n	800f7dc <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800f7d8:	f000 fb22 	bl	800fe20 <tcp_slowtmr>
  }
}
 800f7dc:	bf00      	nop
 800f7de:	bd80      	pop	{r7, pc}
 800f7e0:	200041f9 	.word	0x200041f9

0800f7e4 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800f7e4:	b480      	push	{r7}
 800f7e6:	b085      	sub	sp, #20
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	6078      	str	r0, [r7, #4]
 800f7ec:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	60fb      	str	r3, [r7, #12]
 800f7f2:	e00a      	b.n	800f80a <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f7f8:	683a      	ldr	r2, [r7, #0]
 800f7fa:	429a      	cmp	r2, r3
 800f7fc:	d102      	bne.n	800f804 <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	2200      	movs	r2, #0
 800f802:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	68db      	ldr	r3, [r3, #12]
 800f808:	60fb      	str	r3, [r7, #12]
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d1f1      	bne.n	800f7f4 <tcp_remove_listener+0x10>
      }
   }
}
 800f810:	bf00      	nop
 800f812:	3714      	adds	r7, #20
 800f814:	46bd      	mov	sp, r7
 800f816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81a:	4770      	bx	lr

0800f81c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b084      	sub	sp, #16
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d105      	bne.n	800f836 <tcp_listen_closed+0x1a>
 800f82a:	4b13      	ldr	r3, [pc, #76]	; (800f878 <tcp_listen_closed+0x5c>)
 800f82c:	22c0      	movs	r2, #192	; 0xc0
 800f82e:	4913      	ldr	r1, [pc, #76]	; (800f87c <tcp_listen_closed+0x60>)
 800f830:	4813      	ldr	r0, [pc, #76]	; (800f880 <tcp_listen_closed+0x64>)
 800f832:	f007 fdb9 	bl	80173a8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	7d1b      	ldrb	r3, [r3, #20]
 800f83a:	2b01      	cmp	r3, #1
 800f83c:	d005      	beq.n	800f84a <tcp_listen_closed+0x2e>
 800f83e:	4b0e      	ldr	r3, [pc, #56]	; (800f878 <tcp_listen_closed+0x5c>)
 800f840:	22c1      	movs	r2, #193	; 0xc1
 800f842:	4910      	ldr	r1, [pc, #64]	; (800f884 <tcp_listen_closed+0x68>)
 800f844:	480e      	ldr	r0, [pc, #56]	; (800f880 <tcp_listen_closed+0x64>)
 800f846:	f007 fdaf 	bl	80173a8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800f84a:	2301      	movs	r3, #1
 800f84c:	60fb      	str	r3, [r7, #12]
 800f84e:	e00b      	b.n	800f868 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 800f850:	4a0d      	ldr	r2, [pc, #52]	; (800f888 <tcp_listen_closed+0x6c>)
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	6879      	ldr	r1, [r7, #4]
 800f85c:	4618      	mov	r0, r3
 800f85e:	f7ff ffc1 	bl	800f7e4 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	3301      	adds	r3, #1
 800f866:	60fb      	str	r3, [r7, #12]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	2b03      	cmp	r3, #3
 800f86c:	d9f0      	bls.n	800f850 <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800f86e:	bf00      	nop
 800f870:	3710      	adds	r7, #16
 800f872:	46bd      	mov	sp, r7
 800f874:	bd80      	pop	{r7, pc}
 800f876:	bf00      	nop
 800f878:	08018f40 	.word	0x08018f40
 800f87c:	08018f70 	.word	0x08018f70
 800f880:	08018f7c 	.word	0x08018f7c
 800f884:	08018fa4 	.word	0x08018fa4
 800f888:	0801a360 	.word	0x0801a360

0800f88c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800f88c:	b5b0      	push	{r4, r5, r7, lr}
 800f88e:	b086      	sub	sp, #24
 800f890:	af02      	add	r7, sp, #8
 800f892:	6078      	str	r0, [r7, #4]
 800f894:	460b      	mov	r3, r1
 800f896:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800f898:	78fb      	ldrb	r3, [r7, #3]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d075      	beq.n	800f98a <tcp_close_shutdown+0xfe>
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	7d1b      	ldrb	r3, [r3, #20]
 800f8a2:	2b04      	cmp	r3, #4
 800f8a4:	d003      	beq.n	800f8ae <tcp_close_shutdown+0x22>
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	7d1b      	ldrb	r3, [r3, #20]
 800f8aa:	2b07      	cmp	r3, #7
 800f8ac:	d16d      	bne.n	800f98a <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d104      	bne.n	800f8c0 <tcp_close_shutdown+0x34>
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f8ba:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800f8be:	d064      	beq.n	800f98a <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	7e9b      	ldrb	r3, [r3, #26]
 800f8c4:	f003 0310 	and.w	r3, r3, #16
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d106      	bne.n	800f8da <tcp_close_shutdown+0x4e>
 800f8cc:	4b59      	ldr	r3, [pc, #356]	; (800fa34 <tcp_close_shutdown+0x1a8>)
 800f8ce:	f240 120f 	movw	r2, #271	; 0x10f
 800f8d2:	4959      	ldr	r1, [pc, #356]	; (800fa38 <tcp_close_shutdown+0x1ac>)
 800f8d4:	4859      	ldr	r0, [pc, #356]	; (800fa3c <tcp_close_shutdown+0x1b0>)
 800f8d6:	f007 fd67 	bl	80173a8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800f8e2:	687c      	ldr	r4, [r7, #4]
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	1d1d      	adds	r5, r3, #4
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	8adb      	ldrh	r3, [r3, #22]
 800f8ec:	687a      	ldr	r2, [r7, #4]
 800f8ee:	8b12      	ldrh	r2, [r2, #24]
 800f8f0:	9201      	str	r2, [sp, #4]
 800f8f2:	9300      	str	r3, [sp, #0]
 800f8f4:	462b      	mov	r3, r5
 800f8f6:	4622      	mov	r2, r4
 800f8f8:	f004 f862 	bl	80139c0 <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800f8fc:	6878      	ldr	r0, [r7, #4]
 800f8fe:	f000 ffc5 	bl	801088c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800f902:	4b4f      	ldr	r3, [pc, #316]	; (800fa40 <tcp_close_shutdown+0x1b4>)
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	687a      	ldr	r2, [r7, #4]
 800f908:	429a      	cmp	r2, r3
 800f90a:	d105      	bne.n	800f918 <tcp_close_shutdown+0x8c>
 800f90c:	4b4c      	ldr	r3, [pc, #304]	; (800fa40 <tcp_close_shutdown+0x1b4>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	68db      	ldr	r3, [r3, #12]
 800f912:	4a4b      	ldr	r2, [pc, #300]	; (800fa40 <tcp_close_shutdown+0x1b4>)
 800f914:	6013      	str	r3, [r2, #0]
 800f916:	e013      	b.n	800f940 <tcp_close_shutdown+0xb4>
 800f918:	4b49      	ldr	r3, [pc, #292]	; (800fa40 <tcp_close_shutdown+0x1b4>)
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	60fb      	str	r3, [r7, #12]
 800f91e:	e00c      	b.n	800f93a <tcp_close_shutdown+0xae>
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	68db      	ldr	r3, [r3, #12]
 800f924:	687a      	ldr	r2, [r7, #4]
 800f926:	429a      	cmp	r2, r3
 800f928:	d104      	bne.n	800f934 <tcp_close_shutdown+0xa8>
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	68da      	ldr	r2, [r3, #12]
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	60da      	str	r2, [r3, #12]
 800f932:	e005      	b.n	800f940 <tcp_close_shutdown+0xb4>
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	68db      	ldr	r3, [r3, #12]
 800f938:	60fb      	str	r3, [r7, #12]
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d1ef      	bne.n	800f920 <tcp_close_shutdown+0x94>
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2200      	movs	r2, #0
 800f944:	60da      	str	r2, [r3, #12]
 800f946:	4b3f      	ldr	r3, [pc, #252]	; (800fa44 <tcp_close_shutdown+0x1b8>)
 800f948:	2201      	movs	r2, #1
 800f94a:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	7d1b      	ldrb	r3, [r3, #20]
 800f950:	2b04      	cmp	r3, #4
 800f952:	d10c      	bne.n	800f96e <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	220a      	movs	r2, #10
 800f958:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f95a:	4b3b      	ldr	r3, [pc, #236]	; (800fa48 <tcp_close_shutdown+0x1bc>)
 800f95c:	681a      	ldr	r2, [r3, #0]
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	60da      	str	r2, [r3, #12]
 800f962:	4a39      	ldr	r2, [pc, #228]	; (800fa48 <tcp_close_shutdown+0x1bc>)
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	6013      	str	r3, [r2, #0]
 800f968:	f004 fa7a 	bl	8013e60 <tcp_timer_needed>
 800f96c:	e00b      	b.n	800f986 <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 800f96e:	4b37      	ldr	r3, [pc, #220]	; (800fa4c <tcp_close_shutdown+0x1c0>)
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	687a      	ldr	r2, [r7, #4]
 800f974:	429a      	cmp	r2, r3
 800f976:	d102      	bne.n	800f97e <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 800f978:	f003 faec 	bl	8012f54 <tcp_trigger_input_pcb_close>
 800f97c:	e003      	b.n	800f986 <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 800f97e:	6879      	ldr	r1, [r7, #4]
 800f980:	2000      	movs	r0, #0
 800f982:	f7fe ff49 	bl	800e818 <memp_free>
        }
      }
      return ERR_OK;
 800f986:	2300      	movs	r3, #0
 800f988:	e050      	b.n	800fa2c <tcp_close_shutdown+0x1a0>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	7d1b      	ldrb	r3, [r3, #20]
 800f98e:	2b01      	cmp	r3, #1
 800f990:	d02e      	beq.n	800f9f0 <tcp_close_shutdown+0x164>
 800f992:	2b02      	cmp	r3, #2
 800f994:	d038      	beq.n	800fa08 <tcp_close_shutdown+0x17c>
 800f996:	2b00      	cmp	r3, #0
 800f998:	d142      	bne.n	800fa20 <tcp_close_shutdown+0x194>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	8adb      	ldrh	r3, [r3, #22]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d021      	beq.n	800f9e6 <tcp_close_shutdown+0x15a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800f9a2:	4b2b      	ldr	r3, [pc, #172]	; (800fa50 <tcp_close_shutdown+0x1c4>)
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	687a      	ldr	r2, [r7, #4]
 800f9a8:	429a      	cmp	r2, r3
 800f9aa:	d105      	bne.n	800f9b8 <tcp_close_shutdown+0x12c>
 800f9ac:	4b28      	ldr	r3, [pc, #160]	; (800fa50 <tcp_close_shutdown+0x1c4>)
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	68db      	ldr	r3, [r3, #12]
 800f9b2:	4a27      	ldr	r2, [pc, #156]	; (800fa50 <tcp_close_shutdown+0x1c4>)
 800f9b4:	6013      	str	r3, [r2, #0]
 800f9b6:	e013      	b.n	800f9e0 <tcp_close_shutdown+0x154>
 800f9b8:	4b25      	ldr	r3, [pc, #148]	; (800fa50 <tcp_close_shutdown+0x1c4>)
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	60bb      	str	r3, [r7, #8]
 800f9be:	e00c      	b.n	800f9da <tcp_close_shutdown+0x14e>
 800f9c0:	68bb      	ldr	r3, [r7, #8]
 800f9c2:	68db      	ldr	r3, [r3, #12]
 800f9c4:	687a      	ldr	r2, [r7, #4]
 800f9c6:	429a      	cmp	r2, r3
 800f9c8:	d104      	bne.n	800f9d4 <tcp_close_shutdown+0x148>
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	68da      	ldr	r2, [r3, #12]
 800f9ce:	68bb      	ldr	r3, [r7, #8]
 800f9d0:	60da      	str	r2, [r3, #12]
 800f9d2:	e005      	b.n	800f9e0 <tcp_close_shutdown+0x154>
 800f9d4:	68bb      	ldr	r3, [r7, #8]
 800f9d6:	68db      	ldr	r3, [r3, #12]
 800f9d8:	60bb      	str	r3, [r7, #8]
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d1ef      	bne.n	800f9c0 <tcp_close_shutdown+0x134>
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 800f9e6:	6879      	ldr	r1, [r7, #4]
 800f9e8:	2000      	movs	r0, #0
 800f9ea:	f7fe ff15 	bl	800e818 <memp_free>
    break;
 800f9ee:	e01c      	b.n	800fa2a <tcp_close_shutdown+0x19e>
  case LISTEN:
    tcp_listen_closed(pcb);
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f7ff ff13 	bl	800f81c <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800f9f6:	6879      	ldr	r1, [r7, #4]
 800f9f8:	4816      	ldr	r0, [pc, #88]	; (800fa54 <tcp_close_shutdown+0x1c8>)
 800f9fa:	f000 ff89 	bl	8010910 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800f9fe:	6879      	ldr	r1, [r7, #4]
 800fa00:	2001      	movs	r0, #1
 800fa02:	f7fe ff09 	bl	800e818 <memp_free>
    break;
 800fa06:	e010      	b.n	800fa2a <tcp_close_shutdown+0x19e>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 800fa08:	6879      	ldr	r1, [r7, #4]
 800fa0a:	480d      	ldr	r0, [pc, #52]	; (800fa40 <tcp_close_shutdown+0x1b4>)
 800fa0c:	f000 ff80 	bl	8010910 <tcp_pcb_remove>
 800fa10:	4b0c      	ldr	r3, [pc, #48]	; (800fa44 <tcp_close_shutdown+0x1b8>)
 800fa12:	2201      	movs	r2, #1
 800fa14:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 800fa16:	6879      	ldr	r1, [r7, #4]
 800fa18:	2000      	movs	r0, #0
 800fa1a:	f7fe fefd 	bl	800e818 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 800fa1e:	e004      	b.n	800fa2a <tcp_close_shutdown+0x19e>
  default:
    return tcp_close_shutdown_fin(pcb);
 800fa20:	6878      	ldr	r0, [r7, #4]
 800fa22:	f000 f819 	bl	800fa58 <tcp_close_shutdown_fin>
 800fa26:	4603      	mov	r3, r0
 800fa28:	e000      	b.n	800fa2c <tcp_close_shutdown+0x1a0>
  }
  return ERR_OK;
 800fa2a:	2300      	movs	r3, #0
}
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	3710      	adds	r7, #16
 800fa30:	46bd      	mov	sp, r7
 800fa32:	bdb0      	pop	{r4, r5, r7, pc}
 800fa34:	08018f40 	.word	0x08018f40
 800fa38:	08018fbc 	.word	0x08018fbc
 800fa3c:	08018f7c 	.word	0x08018f7c
 800fa40:	2000ac84 	.word	0x2000ac84
 800fa44:	2000ac80 	.word	0x2000ac80
 800fa48:	2000ac94 	.word	0x2000ac94
 800fa4c:	2000ac98 	.word	0x2000ac98
 800fa50:	2000ac90 	.word	0x2000ac90
 800fa54:	2000ac8c 	.word	0x2000ac8c

0800fa58 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800fa58:	b580      	push	{r7, lr}
 800fa5a:	b084      	sub	sp, #16
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d106      	bne.n	800fa74 <tcp_close_shutdown_fin+0x1c>
 800fa66:	4b2c      	ldr	r3, [pc, #176]	; (800fb18 <tcp_close_shutdown_fin+0xc0>)
 800fa68:	f240 124d 	movw	r2, #333	; 0x14d
 800fa6c:	492b      	ldr	r1, [pc, #172]	; (800fb1c <tcp_close_shutdown_fin+0xc4>)
 800fa6e:	482c      	ldr	r0, [pc, #176]	; (800fb20 <tcp_close_shutdown_fin+0xc8>)
 800fa70:	f007 fc9a 	bl	80173a8 <iprintf>

  switch (pcb->state) {
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	7d1b      	ldrb	r3, [r3, #20]
 800fa78:	2b04      	cmp	r3, #4
 800fa7a:	d010      	beq.n	800fa9e <tcp_close_shutdown_fin+0x46>
 800fa7c:	2b07      	cmp	r3, #7
 800fa7e:	d01b      	beq.n	800fab8 <tcp_close_shutdown_fin+0x60>
 800fa80:	2b03      	cmp	r3, #3
 800fa82:	d126      	bne.n	800fad2 <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 800fa84:	6878      	ldr	r0, [r7, #4]
 800fa86:	f003 faf1 	bl	801306c <tcp_send_fin>
 800fa8a:	4603      	mov	r3, r0
 800fa8c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800fa8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d11f      	bne.n	800fad6 <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2205      	movs	r2, #5
 800fa9a:	751a      	strb	r2, [r3, #20]
    }
    break;
 800fa9c:	e01b      	b.n	800fad6 <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 800fa9e:	6878      	ldr	r0, [r7, #4]
 800faa0:	f003 fae4 	bl	801306c <tcp_send_fin>
 800faa4:	4603      	mov	r3, r0
 800faa6:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800faa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d114      	bne.n	800fada <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2205      	movs	r2, #5
 800fab4:	751a      	strb	r2, [r3, #20]
    }
    break;
 800fab6:	e010      	b.n	800fada <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f003 fad7 	bl	801306c <tcp_send_fin>
 800fabe:	4603      	mov	r3, r0
 800fac0:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800fac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d109      	bne.n	800fade <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	2209      	movs	r2, #9
 800face:	751a      	strb	r2, [r3, #20]
    }
    break;
 800fad0:	e005      	b.n	800fade <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 800fad2:	2300      	movs	r3, #0
 800fad4:	e01c      	b.n	800fb10 <tcp_close_shutdown_fin+0xb8>
    break;
 800fad6:	bf00      	nop
 800fad8:	e002      	b.n	800fae0 <tcp_close_shutdown_fin+0x88>
    break;
 800fada:	bf00      	nop
 800fadc:	e000      	b.n	800fae0 <tcp_close_shutdown_fin+0x88>
    break;
 800fade:	bf00      	nop
  }

  if (err == ERR_OK) {
 800fae0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d103      	bne.n	800faf0 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800fae8:	6878      	ldr	r0, [r7, #4]
 800faea:	f003 fcdf 	bl	80134ac <tcp_output>
 800faee:	e00d      	b.n	800fb0c <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 800faf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800faf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800faf8:	d108      	bne.n	800fb0c <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	7e9b      	ldrb	r3, [r3, #26]
 800fafe:	f043 0308 	orr.w	r3, r3, #8
 800fb02:	b2da      	uxtb	r2, r3
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800fb08:	2300      	movs	r3, #0
 800fb0a:	e001      	b.n	800fb10 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 800fb0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb10:	4618      	mov	r0, r3
 800fb12:	3710      	adds	r7, #16
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bd80      	pop	{r7, pc}
 800fb18:	08018f40 	.word	0x08018f40
 800fb1c:	08018f70 	.word	0x08018f70
 800fb20:	08018f7c 	.word	0x08018f7c

0800fb24 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b082      	sub	sp, #8
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	7d1b      	ldrb	r3, [r3, #20]
 800fb30:	2b01      	cmp	r3, #1
 800fb32:	d006      	beq.n	800fb42 <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	7e9b      	ldrb	r3, [r3, #26]
 800fb38:	f043 0310 	orr.w	r3, r3, #16
 800fb3c:	b2da      	uxtb	r2, r3
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800fb42:	2101      	movs	r1, #1
 800fb44:	6878      	ldr	r0, [r7, #4]
 800fb46:	f7ff fea1 	bl	800f88c <tcp_close_shutdown>
 800fb4a:	4603      	mov	r3, r0
}
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	3708      	adds	r7, #8
 800fb50:	46bd      	mov	sp, r7
 800fb52:	bd80      	pop	{r7, pc}

0800fb54 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b08c      	sub	sp, #48	; 0x30
 800fb58:	af02      	add	r7, sp, #8
 800fb5a:	6078      	str	r0, [r7, #4]
 800fb5c:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	7d1b      	ldrb	r3, [r3, #20]
 800fb62:	2b01      	cmp	r3, #1
 800fb64:	d106      	bne.n	800fb74 <tcp_abandon+0x20>
 800fb66:	4b4d      	ldr	r3, [pc, #308]	; (800fc9c <tcp_abandon+0x148>)
 800fb68:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800fb6c:	494c      	ldr	r1, [pc, #304]	; (800fca0 <tcp_abandon+0x14c>)
 800fb6e:	484d      	ldr	r0, [pc, #308]	; (800fca4 <tcp_abandon+0x150>)
 800fb70:	f007 fc1a 	bl	80173a8 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	7d1b      	ldrb	r3, [r3, #20]
 800fb78:	2b0a      	cmp	r3, #10
 800fb7a:	d108      	bne.n	800fb8e <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800fb7c:	6879      	ldr	r1, [r7, #4]
 800fb7e:	484a      	ldr	r0, [pc, #296]	; (800fca8 <tcp_abandon+0x154>)
 800fb80:	f000 fec6 	bl	8010910 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800fb84:	6879      	ldr	r1, [r7, #4]
 800fb86:	2000      	movs	r0, #0
 800fb88:	f7fe fe46 	bl	800e818 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 800fb8c:	e081      	b.n	800fc92 <tcp_abandon+0x13e>
    int send_rst = 0;
 800fb8e:	2300      	movs	r3, #0
 800fb90:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800fb92:	2300      	movs	r3, #0
 800fb94:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb9a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fba0:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fba8:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	691b      	ldr	r3, [r3, #16]
 800fbae:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	7d1b      	ldrb	r3, [r3, #20]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d126      	bne.n	800fc06 <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	8adb      	ldrh	r3, [r3, #22]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d02e      	beq.n	800fc1e <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800fbc0:	4b3a      	ldr	r3, [pc, #232]	; (800fcac <tcp_abandon+0x158>)
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	687a      	ldr	r2, [r7, #4]
 800fbc6:	429a      	cmp	r2, r3
 800fbc8:	d105      	bne.n	800fbd6 <tcp_abandon+0x82>
 800fbca:	4b38      	ldr	r3, [pc, #224]	; (800fcac <tcp_abandon+0x158>)
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	68db      	ldr	r3, [r3, #12]
 800fbd0:	4a36      	ldr	r2, [pc, #216]	; (800fcac <tcp_abandon+0x158>)
 800fbd2:	6013      	str	r3, [r2, #0]
 800fbd4:	e013      	b.n	800fbfe <tcp_abandon+0xaa>
 800fbd6:	4b35      	ldr	r3, [pc, #212]	; (800fcac <tcp_abandon+0x158>)
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	61fb      	str	r3, [r7, #28]
 800fbdc:	e00c      	b.n	800fbf8 <tcp_abandon+0xa4>
 800fbde:	69fb      	ldr	r3, [r7, #28]
 800fbe0:	68db      	ldr	r3, [r3, #12]
 800fbe2:	687a      	ldr	r2, [r7, #4]
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	d104      	bne.n	800fbf2 <tcp_abandon+0x9e>
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	68da      	ldr	r2, [r3, #12]
 800fbec:	69fb      	ldr	r3, [r7, #28]
 800fbee:	60da      	str	r2, [r3, #12]
 800fbf0:	e005      	b.n	800fbfe <tcp_abandon+0xaa>
 800fbf2:	69fb      	ldr	r3, [r7, #28]
 800fbf4:	68db      	ldr	r3, [r3, #12]
 800fbf6:	61fb      	str	r3, [r7, #28]
 800fbf8:	69fb      	ldr	r3, [r7, #28]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d1ef      	bne.n	800fbde <tcp_abandon+0x8a>
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2200      	movs	r2, #0
 800fc02:	60da      	str	r2, [r3, #12]
 800fc04:	e00b      	b.n	800fc1e <tcp_abandon+0xca>
      send_rst = reset;
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	8adb      	ldrh	r3, [r3, #22]
 800fc0e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800fc10:	6879      	ldr	r1, [r7, #4]
 800fc12:	4827      	ldr	r0, [pc, #156]	; (800fcb0 <tcp_abandon+0x15c>)
 800fc14:	f000 fe7c 	bl	8010910 <tcp_pcb_remove>
 800fc18:	4b26      	ldr	r3, [pc, #152]	; (800fcb4 <tcp_abandon+0x160>)
 800fc1a:	2201      	movs	r2, #1
 800fc1c:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d004      	beq.n	800fc30 <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	f000 fc85 	bl	801053a <tcp_segs_free>
    if (pcb->unsent != NULL) {
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d004      	beq.n	800fc42 <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	f000 fc7c 	bl	801053a <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d004      	beq.n	800fc54 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fc4e:	4618      	mov	r0, r3
 800fc50:	f000 fc73 	bl	801053a <tcp_segs_free>
    if (send_rst) {
 800fc54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d00c      	beq.n	800fc74 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800fc5a:	687a      	ldr	r2, [r7, #4]
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	1d19      	adds	r1, r3, #4
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	8b1b      	ldrh	r3, [r3, #24]
 800fc64:	9301      	str	r3, [sp, #4]
 800fc66:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fc68:	9300      	str	r3, [sp, #0]
 800fc6a:	460b      	mov	r3, r1
 800fc6c:	6979      	ldr	r1, [r7, #20]
 800fc6e:	69b8      	ldr	r0, [r7, #24]
 800fc70:	f003 fea6 	bl	80139c0 <tcp_rst>
    last_state = pcb->state;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	7d1b      	ldrb	r3, [r3, #20]
 800fc78:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 800fc7a:	6879      	ldr	r1, [r7, #4]
 800fc7c:	2000      	movs	r0, #0
 800fc7e:	f7fe fdcb 	bl	800e818 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800fc82:	693b      	ldr	r3, [r7, #16]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d004      	beq.n	800fc92 <tcp_abandon+0x13e>
 800fc88:	693b      	ldr	r3, [r7, #16]
 800fc8a:	f06f 010c 	mvn.w	r1, #12
 800fc8e:	68f8      	ldr	r0, [r7, #12]
 800fc90:	4798      	blx	r3
}
 800fc92:	bf00      	nop
 800fc94:	3728      	adds	r7, #40	; 0x28
 800fc96:	46bd      	mov	sp, r7
 800fc98:	bd80      	pop	{r7, pc}
 800fc9a:	bf00      	nop
 800fc9c:	08018f40 	.word	0x08018f40
 800fca0:	08018fd8 	.word	0x08018fd8
 800fca4:	08018f7c 	.word	0x08018f7c
 800fca8:	2000ac94 	.word	0x2000ac94
 800fcac:	2000ac90 	.word	0x2000ac90
 800fcb0:	2000ac84 	.word	0x2000ac84
 800fcb4:	2000ac80 	.word	0x2000ac80

0800fcb8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b082      	sub	sp, #8
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800fcc0:	2101      	movs	r1, #1
 800fcc2:	6878      	ldr	r0, [r7, #4]
 800fcc4:	f7ff ff46 	bl	800fb54 <tcp_abandon>
}
 800fcc8:	bf00      	nop
 800fcca:	3708      	adds	r7, #8
 800fccc:	46bd      	mov	sp, r7
 800fcce:	bd80      	pop	{r7, pc}

0800fcd0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b084      	sub	sp, #16
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcdc:	687a      	ldr	r2, [r7, #4]
 800fcde:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800fce0:	4413      	add	r3, r2
 800fce2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fce8:	687a      	ldr	r2, [r7, #4]
 800fcea:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800fcec:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800fcf0:	bf28      	it	cs
 800fcf2:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800fcf6:	b292      	uxth	r2, r2
 800fcf8:	4413      	add	r3, r2
 800fcfa:	68fa      	ldr	r2, [r7, #12]
 800fcfc:	1ad3      	subs	r3, r2, r3
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	db08      	blt.n	800fd14 <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd0e:	68fa      	ldr	r2, [r7, #12]
 800fd10:	1ad3      	subs	r3, r2, r3
 800fd12:	e020      	b.n	800fd56 <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd1c:	1ad3      	subs	r3, r2, r3
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	dd03      	ble.n	800fd2a <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	2200      	movs	r2, #0
 800fd26:	855a      	strh	r2, [r3, #42]	; 0x2a
 800fd28:	e014      	b.n	800fd54 <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd32:	1ad3      	subs	r3, r2, r3
 800fd34:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800fd36:	68bb      	ldr	r3, [r7, #8]
 800fd38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fd3c:	d306      	bcc.n	800fd4c <tcp_update_rcv_ann_wnd+0x7c>
 800fd3e:	4b08      	ldr	r3, [pc, #32]	; (800fd60 <tcp_update_rcv_ann_wnd+0x90>)
 800fd40:	f44f 7242 	mov.w	r2, #776	; 0x308
 800fd44:	4907      	ldr	r1, [pc, #28]	; (800fd64 <tcp_update_rcv_ann_wnd+0x94>)
 800fd46:	4808      	ldr	r0, [pc, #32]	; (800fd68 <tcp_update_rcv_ann_wnd+0x98>)
 800fd48:	f007 fb2e 	bl	80173a8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800fd4c:	68bb      	ldr	r3, [r7, #8]
 800fd4e:	b29a      	uxth	r2, r3
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800fd54:	2300      	movs	r3, #0
  }
}
 800fd56:	4618      	mov	r0, r3
 800fd58:	3710      	adds	r7, #16
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	bd80      	pop	{r7, pc}
 800fd5e:	bf00      	nop
 800fd60:	08018f40 	.word	0x08018f40
 800fd64:	08019058 	.word	0x08019058
 800fd68:	08018f7c 	.word	0x08018f7c

0800fd6c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b084      	sub	sp, #16
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]
 800fd74:	460b      	mov	r3, r1
 800fd76:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	7d1b      	ldrb	r3, [r3, #20]
 800fd7c:	2b01      	cmp	r3, #1
 800fd7e:	d106      	bne.n	800fd8e <tcp_recved+0x22>
 800fd80:	4b23      	ldr	r3, [pc, #140]	; (800fe10 <tcp_recved+0xa4>)
 800fd82:	f44f 7248 	mov.w	r2, #800	; 0x320
 800fd86:	4923      	ldr	r1, [pc, #140]	; (800fe14 <tcp_recved+0xa8>)
 800fd88:	4823      	ldr	r0, [pc, #140]	; (800fe18 <tcp_recved+0xac>)
 800fd8a:	f007 fb0d 	bl	80173a8 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fd92:	887b      	ldrh	r3, [r7, #2]
 800fd94:	4413      	add	r3, r2
 800fd96:	b29a      	uxth	r2, r3
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fda0:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800fda4:	d904      	bls.n	800fdb0 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800fdac:	851a      	strh	r2, [r3, #40]	; 0x28
 800fdae:	e017      	b.n	800fde0 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d113      	bne.n	800fde0 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	7d1b      	ldrb	r3, [r3, #20]
 800fdbc:	2b07      	cmp	r3, #7
 800fdbe:	d003      	beq.n	800fdc8 <tcp_recved+0x5c>
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	7d1b      	ldrb	r3, [r3, #20]
 800fdc4:	2b09      	cmp	r3, #9
 800fdc6:	d104      	bne.n	800fdd2 <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800fdce:	851a      	strh	r2, [r3, #40]	; 0x28
 800fdd0:	e006      	b.n	800fde0 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 800fdd2:	4b0f      	ldr	r3, [pc, #60]	; (800fe10 <tcp_recved+0xa4>)
 800fdd4:	f240 322d 	movw	r2, #813	; 0x32d
 800fdd8:	4910      	ldr	r1, [pc, #64]	; (800fe1c <tcp_recved+0xb0>)
 800fdda:	480f      	ldr	r0, [pc, #60]	; (800fe18 <tcp_recved+0xac>)
 800fddc:	f007 fae4 	bl	80173a8 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800fde0:	6878      	ldr	r0, [r7, #4]
 800fde2:	f7ff ff75 	bl	800fcd0 <tcp_update_rcv_ann_wnd>
 800fde6:	4603      	mov	r3, r0
 800fde8:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800fdf0:	db09      	blt.n	800fe06 <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	7e9b      	ldrb	r3, [r3, #26]
 800fdf6:	f043 0302 	orr.w	r3, r3, #2
 800fdfa:	b2da      	uxtb	r2, r3
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 800fe00:	6878      	ldr	r0, [r7, #4]
 800fe02:	f003 fb53 	bl	80134ac <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800fe06:	bf00      	nop
 800fe08:	3710      	adds	r7, #16
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd80      	pop	{r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	08018f40 	.word	0x08018f40
 800fe14:	08019074 	.word	0x08019074
 800fe18:	08018f7c 	.word	0x08018f7c
 800fe1c:	0801909c 	.word	0x0801909c

0800fe20 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800fe20:	b5b0      	push	{r4, r5, r7, lr}
 800fe22:	b08c      	sub	sp, #48	; 0x30
 800fe24:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800fe26:	2300      	movs	r3, #0
 800fe28:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 800fe2a:	4b97      	ldr	r3, [pc, #604]	; (8010088 <tcp_slowtmr+0x268>)
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	3301      	adds	r3, #1
 800fe30:	4a95      	ldr	r2, [pc, #596]	; (8010088 <tcp_slowtmr+0x268>)
 800fe32:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800fe34:	4b95      	ldr	r3, [pc, #596]	; (801008c <tcp_slowtmr+0x26c>)
 800fe36:	781b      	ldrb	r3, [r3, #0]
 800fe38:	3301      	adds	r3, #1
 800fe3a:	b2da      	uxtb	r2, r3
 800fe3c:	4b93      	ldr	r3, [pc, #588]	; (801008c <tcp_slowtmr+0x26c>)
 800fe3e:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800fe40:	2300      	movs	r3, #0
 800fe42:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 800fe44:	4b92      	ldr	r3, [pc, #584]	; (8010090 <tcp_slowtmr+0x270>)
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800fe4a:	e227      	b.n	801029c <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800fe4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe4e:	7d1b      	ldrb	r3, [r3, #20]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d106      	bne.n	800fe62 <tcp_slowtmr+0x42>
 800fe54:	4b8f      	ldr	r3, [pc, #572]	; (8010094 <tcp_slowtmr+0x274>)
 800fe56:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 800fe5a:	498f      	ldr	r1, [pc, #572]	; (8010098 <tcp_slowtmr+0x278>)
 800fe5c:	488f      	ldr	r0, [pc, #572]	; (801009c <tcp_slowtmr+0x27c>)
 800fe5e:	f007 faa3 	bl	80173a8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800fe62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe64:	7d1b      	ldrb	r3, [r3, #20]
 800fe66:	2b01      	cmp	r3, #1
 800fe68:	d106      	bne.n	800fe78 <tcp_slowtmr+0x58>
 800fe6a:	4b8a      	ldr	r3, [pc, #552]	; (8010094 <tcp_slowtmr+0x274>)
 800fe6c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800fe70:	498b      	ldr	r1, [pc, #556]	; (80100a0 <tcp_slowtmr+0x280>)
 800fe72:	488a      	ldr	r0, [pc, #552]	; (801009c <tcp_slowtmr+0x27c>)
 800fe74:	f007 fa98 	bl	80173a8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800fe78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe7a:	7d1b      	ldrb	r3, [r3, #20]
 800fe7c:	2b0a      	cmp	r3, #10
 800fe7e:	d106      	bne.n	800fe8e <tcp_slowtmr+0x6e>
 800fe80:	4b84      	ldr	r3, [pc, #528]	; (8010094 <tcp_slowtmr+0x274>)
 800fe82:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800fe86:	4987      	ldr	r1, [pc, #540]	; (80100a4 <tcp_slowtmr+0x284>)
 800fe88:	4884      	ldr	r0, [pc, #528]	; (801009c <tcp_slowtmr+0x27c>)
 800fe8a:	f007 fa8d 	bl	80173a8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800fe8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe90:	7f5a      	ldrb	r2, [r3, #29]
 800fe92:	4b7e      	ldr	r3, [pc, #504]	; (801008c <tcp_slowtmr+0x26c>)
 800fe94:	781b      	ldrb	r3, [r3, #0]
 800fe96:	429a      	cmp	r2, r3
 800fe98:	d103      	bne.n	800fea2 <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 800fe9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe9c:	68db      	ldr	r3, [r3, #12]
 800fe9e:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 800fea0:	e1fc      	b.n	801029c <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 800fea2:	4b7a      	ldr	r3, [pc, #488]	; (801008c <tcp_slowtmr+0x26c>)
 800fea4:	781a      	ldrb	r2, [r3, #0]
 800fea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fea8:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 800feaa:	2300      	movs	r3, #0
 800feac:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 800feae:	2300      	movs	r3, #0
 800feb0:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800feb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800feb4:	7d1b      	ldrb	r3, [r3, #20]
 800feb6:	2b02      	cmp	r3, #2
 800feb8:	d108      	bne.n	800fecc <tcp_slowtmr+0xac>
 800feba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800febc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800fec0:	2b05      	cmp	r3, #5
 800fec2:	d903      	bls.n	800fecc <tcp_slowtmr+0xac>
      ++pcb_remove;
 800fec4:	7ffb      	ldrb	r3, [r7, #31]
 800fec6:	3301      	adds	r3, #1
 800fec8:	77fb      	strb	r3, [r7, #31]
 800feca:	e0a2      	b.n	8010012 <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 800fecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fece:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800fed2:	2b0b      	cmp	r3, #11
 800fed4:	d903      	bls.n	800fede <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800fed6:	7ffb      	ldrb	r3, [r7, #31]
 800fed8:	3301      	adds	r3, #1
 800feda:	77fb      	strb	r3, [r7, #31]
 800fedc:	e099      	b.n	8010012 <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800fede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fee0:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d032      	beq.n	800ff4e <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 800fee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800feea:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800feee:	3b01      	subs	r3, #1
 800fef0:	4a6d      	ldr	r2, [pc, #436]	; (80100a8 <tcp_slowtmr+0x288>)
 800fef2:	5cd3      	ldrb	r3, [r2, r3]
 800fef4:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 800fef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fef8:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 800fefc:	7cfa      	ldrb	r2, [r7, #19]
 800fefe:	429a      	cmp	r2, r3
 800ff00:	d907      	bls.n	800ff12 <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 800ff02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff04:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 800ff08:	3301      	adds	r3, #1
 800ff0a:	b2da      	uxtb	r2, r3
 800ff0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff0e:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 800ff12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff14:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 800ff18:	7cfa      	ldrb	r2, [r7, #19]
 800ff1a:	429a      	cmp	r2, r3
 800ff1c:	d879      	bhi.n	8010012 <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 800ff1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ff20:	f003 fede 	bl	8013ce0 <tcp_zero_window_probe>
 800ff24:	4603      	mov	r3, r0
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d173      	bne.n	8010012 <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 800ff2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800ff32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff34:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800ff38:	2b06      	cmp	r3, #6
 800ff3a:	d86a      	bhi.n	8010012 <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 800ff3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff3e:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800ff42:	3301      	adds	r3, #1
 800ff44:	b2da      	uxtb	r2, r3
 800ff46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff48:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 800ff4c:	e061      	b.n	8010012 <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 800ff4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff50:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	db08      	blt.n	800ff6a <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 800ff58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff5a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800ff5e:	b29b      	uxth	r3, r3
 800ff60:	3301      	adds	r3, #1
 800ff62:	b29b      	uxth	r3, r3
 800ff64:	b21a      	sxth	r2, r3
 800ff66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff68:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 800ff6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d04f      	beq.n	8010012 <tcp_slowtmr+0x1f2>
 800ff72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff74:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800ff78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff7a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800ff7e:	429a      	cmp	r2, r3
 800ff80:	db47      	blt.n	8010012 <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 800ff82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff84:	7d1b      	ldrb	r3, [r3, #20]
 800ff86:	2b02      	cmp	r3, #2
 800ff88:	d018      	beq.n	800ffbc <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 800ff8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff8c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ff90:	2b0c      	cmp	r3, #12
 800ff92:	bf28      	it	cs
 800ff94:	230c      	movcs	r3, #12
 800ff96:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800ff98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff9a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800ff9e:	10db      	asrs	r3, r3, #3
 800ffa0:	b21b      	sxth	r3, r3
 800ffa2:	461a      	mov	r2, r3
 800ffa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffa6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800ffaa:	4413      	add	r3, r2
 800ffac:	7dfa      	ldrb	r2, [r7, #23]
 800ffae:	493f      	ldr	r1, [pc, #252]	; (80100ac <tcp_slowtmr+0x28c>)
 800ffb0:	5c8a      	ldrb	r2, [r1, r2]
 800ffb2:	4093      	lsls	r3, r2
 800ffb4:	b21a      	sxth	r2, r3
 800ffb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffb8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 800ffbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800ffc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffc4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800ffc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ffce:	4293      	cmp	r3, r2
 800ffd0:	bf28      	it	cs
 800ffd2:	4613      	movcs	r3, r2
 800ffd4:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 800ffd6:	8abb      	ldrh	r3, [r7, #20]
 800ffd8:	085b      	lsrs	r3, r3, #1
 800ffda:	b29a      	uxth	r2, r3
 800ffdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffde:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800ffe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffe4:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800ffe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ffec:	005b      	lsls	r3, r3, #1
 800ffee:	b29b      	uxth	r3, r3
 800fff0:	429a      	cmp	r2, r3
 800fff2:	d206      	bcs.n	8010002 <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 800fff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fff6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fff8:	005b      	lsls	r3, r3, #1
 800fffa:	b29a      	uxth	r2, r3
 800fffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fffe:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 8010002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010004:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8010006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010008:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 801000c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801000e:	f003 fd4d 	bl	8013aac <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8010012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010014:	7d1b      	ldrb	r3, [r3, #20]
 8010016:	2b06      	cmp	r3, #6
 8010018:	d10f      	bne.n	801003a <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 801001a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801001c:	7e9b      	ldrb	r3, [r3, #26]
 801001e:	f003 0310 	and.w	r3, r3, #16
 8010022:	2b00      	cmp	r3, #0
 8010024:	d009      	beq.n	801003a <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010026:	4b18      	ldr	r3, [pc, #96]	; (8010088 <tcp_slowtmr+0x268>)
 8010028:	681a      	ldr	r2, [r3, #0]
 801002a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801002c:	6a1b      	ldr	r3, [r3, #32]
 801002e:	1ad3      	subs	r3, r2, r3
 8010030:	2b28      	cmp	r3, #40	; 0x28
 8010032:	d902      	bls.n	801003a <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8010034:	7ffb      	ldrb	r3, [r7, #31]
 8010036:	3301      	adds	r3, #1
 8010038:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801003a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801003c:	7a1b      	ldrb	r3, [r3, #8]
 801003e:	f003 0308 	and.w	r3, r3, #8
 8010042:	2b00      	cmp	r3, #0
 8010044:	d05d      	beq.n	8010102 <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 8010046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010048:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801004a:	2b04      	cmp	r3, #4
 801004c:	d003      	beq.n	8010056 <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 801004e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010050:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 8010052:	2b07      	cmp	r3, #7
 8010054:	d155      	bne.n	8010102 <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010056:	4b0c      	ldr	r3, [pc, #48]	; (8010088 <tcp_slowtmr+0x268>)
 8010058:	681a      	ldr	r2, [r3, #0]
 801005a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801005c:	6a1b      	ldr	r3, [r3, #32]
 801005e:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 8010060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010066:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 801006a:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 801006e:	4910      	ldr	r1, [pc, #64]	; (80100b0 <tcp_slowtmr+0x290>)
 8010070:	fba1 1303 	umull	r1, r3, r1, r3
 8010074:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010076:	429a      	cmp	r2, r3
 8010078:	d91c      	bls.n	80100b4 <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 801007a:	7ffb      	ldrb	r3, [r7, #31]
 801007c:	3301      	adds	r3, #1
 801007e:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 8010080:	7fbb      	ldrb	r3, [r7, #30]
 8010082:	3301      	adds	r3, #1
 8010084:	77bb      	strb	r3, [r7, #30]
 8010086:	e03c      	b.n	8010102 <tcp_slowtmr+0x2e2>
 8010088:	2000ac88 	.word	0x2000ac88
 801008c:	200041fa 	.word	0x200041fa
 8010090:	2000ac84 	.word	0x2000ac84
 8010094:	08018f40 	.word	0x08018f40
 8010098:	080190f0 	.word	0x080190f0
 801009c:	08018f7c 	.word	0x08018f7c
 80100a0:	0801911c 	.word	0x0801911c
 80100a4:	08019148 	.word	0x08019148
 80100a8:	0801a358 	.word	0x0801a358
 80100ac:	0801a348 	.word	0x0801a348
 80100b0:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80100b4:	4b97      	ldr	r3, [pc, #604]	; (8010314 <tcp_slowtmr+0x4f4>)
 80100b6:	681a      	ldr	r2, [r3, #0]
 80100b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ba:	6a1b      	ldr	r3, [r3, #32]
 80100bc:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80100be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100c0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80100c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100c6:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 80100ca:	4618      	mov	r0, r3
 80100cc:	4b92      	ldr	r3, [pc, #584]	; (8010318 <tcp_slowtmr+0x4f8>)
 80100ce:	fb03 f300 	mul.w	r3, r3, r0
 80100d2:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 80100d4:	4991      	ldr	r1, [pc, #580]	; (801031c <tcp_slowtmr+0x4fc>)
 80100d6:	fba1 1303 	umull	r1, r3, r1, r3
 80100da:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80100dc:	429a      	cmp	r2, r3
 80100de:	d910      	bls.n	8010102 <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 80100e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80100e2:	f003 fdc0 	bl	8013c66 <tcp_keepalive>
 80100e6:	4603      	mov	r3, r0
 80100e8:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 80100ea:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d107      	bne.n	8010102 <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 80100f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100f4:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 80100f8:	3301      	adds	r3, #1
 80100fa:	b2da      	uxtb	r2, r3
 80100fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100fe:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8010102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010106:	2b00      	cmp	r3, #0
 8010108:	d016      	beq.n	8010138 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 801010a:	4b82      	ldr	r3, [pc, #520]	; (8010314 <tcp_slowtmr+0x4f4>)
 801010c:	681a      	ldr	r2, [r3, #0]
 801010e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010110:	6a1b      	ldr	r3, [r3, #32]
 8010112:	1ad2      	subs	r2, r2, r3
 8010114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010116:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801011a:	4619      	mov	r1, r3
 801011c:	460b      	mov	r3, r1
 801011e:	005b      	lsls	r3, r3, #1
 8010120:	440b      	add	r3, r1
 8010122:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8010124:	429a      	cmp	r2, r3
 8010126:	d307      	bcc.n	8010138 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 8010128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801012a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801012c:	4618      	mov	r0, r3
 801012e:	f000 fa04 	bl	801053a <tcp_segs_free>
      pcb->ooseq = NULL;
 8010132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010134:	2200      	movs	r2, #0
 8010136:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8010138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801013a:	7d1b      	ldrb	r3, [r3, #20]
 801013c:	2b03      	cmp	r3, #3
 801013e:	d109      	bne.n	8010154 <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010140:	4b74      	ldr	r3, [pc, #464]	; (8010314 <tcp_slowtmr+0x4f4>)
 8010142:	681a      	ldr	r2, [r3, #0]
 8010144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010146:	6a1b      	ldr	r3, [r3, #32]
 8010148:	1ad3      	subs	r3, r2, r3
 801014a:	2b28      	cmp	r3, #40	; 0x28
 801014c:	d902      	bls.n	8010154 <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 801014e:	7ffb      	ldrb	r3, [r7, #31]
 8010150:	3301      	adds	r3, #1
 8010152:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8010154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010156:	7d1b      	ldrb	r3, [r3, #20]
 8010158:	2b09      	cmp	r3, #9
 801015a:	d109      	bne.n	8010170 <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801015c:	4b6d      	ldr	r3, [pc, #436]	; (8010314 <tcp_slowtmr+0x4f4>)
 801015e:	681a      	ldr	r2, [r3, #0]
 8010160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010162:	6a1b      	ldr	r3, [r3, #32]
 8010164:	1ad3      	subs	r3, r2, r3
 8010166:	2bf0      	cmp	r3, #240	; 0xf0
 8010168:	d902      	bls.n	8010170 <tcp_slowtmr+0x350>
        ++pcb_remove;
 801016a:	7ffb      	ldrb	r3, [r7, #31]
 801016c:	3301      	adds	r3, #1
 801016e:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8010170:	7ffb      	ldrb	r3, [r7, #31]
 8010172:	2b00      	cmp	r3, #0
 8010174:	d05d      	beq.n	8010232 <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8010176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010178:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801017c:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 801017e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010180:	f000 fb84 	bl	801088c <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8010184:	6a3b      	ldr	r3, [r7, #32]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d010      	beq.n	80101ac <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801018a:	4b65      	ldr	r3, [pc, #404]	; (8010320 <tcp_slowtmr+0x500>)
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010190:	429a      	cmp	r2, r3
 8010192:	d106      	bne.n	80101a2 <tcp_slowtmr+0x382>
 8010194:	4b63      	ldr	r3, [pc, #396]	; (8010324 <tcp_slowtmr+0x504>)
 8010196:	f240 4289 	movw	r2, #1161	; 0x489
 801019a:	4963      	ldr	r1, [pc, #396]	; (8010328 <tcp_slowtmr+0x508>)
 801019c:	4863      	ldr	r0, [pc, #396]	; (801032c <tcp_slowtmr+0x50c>)
 801019e:	f007 f903 	bl	80173a8 <iprintf>
        prev->next = pcb->next;
 80101a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101a4:	68da      	ldr	r2, [r3, #12]
 80101a6:	6a3b      	ldr	r3, [r7, #32]
 80101a8:	60da      	str	r2, [r3, #12]
 80101aa:	e00f      	b.n	80101cc <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80101ac:	4b5c      	ldr	r3, [pc, #368]	; (8010320 <tcp_slowtmr+0x500>)
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80101b2:	429a      	cmp	r2, r3
 80101b4:	d006      	beq.n	80101c4 <tcp_slowtmr+0x3a4>
 80101b6:	4b5b      	ldr	r3, [pc, #364]	; (8010324 <tcp_slowtmr+0x504>)
 80101b8:	f240 428d 	movw	r2, #1165	; 0x48d
 80101bc:	495c      	ldr	r1, [pc, #368]	; (8010330 <tcp_slowtmr+0x510>)
 80101be:	485b      	ldr	r0, [pc, #364]	; (801032c <tcp_slowtmr+0x50c>)
 80101c0:	f007 f8f2 	bl	80173a8 <iprintf>
        tcp_active_pcbs = pcb->next;
 80101c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101c6:	68db      	ldr	r3, [r3, #12]
 80101c8:	4a55      	ldr	r2, [pc, #340]	; (8010320 <tcp_slowtmr+0x500>)
 80101ca:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80101cc:	7fbb      	ldrb	r3, [r7, #30]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d010      	beq.n	80101f4 <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80101d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101d4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80101d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80101da:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80101dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101de:	1d1d      	adds	r5, r3, #4
 80101e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101e2:	8adb      	ldrh	r3, [r3, #22]
 80101e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80101e6:	8b12      	ldrh	r2, [r2, #24]
 80101e8:	9201      	str	r2, [sp, #4]
 80101ea:	9300      	str	r3, [sp, #0]
 80101ec:	462b      	mov	r3, r5
 80101ee:	4622      	mov	r2, r4
 80101f0:	f003 fbe6 	bl	80139c0 <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 80101f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101f6:	691b      	ldr	r3, [r3, #16]
 80101f8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80101fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101fc:	7d1b      	ldrb	r3, [r3, #20]
 80101fe:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8010200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010202:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8010204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010206:	68db      	ldr	r3, [r3, #12]
 8010208:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 801020a:	6839      	ldr	r1, [r7, #0]
 801020c:	2000      	movs	r0, #0
 801020e:	f7fe fb03 	bl	800e818 <memp_free>

      tcp_active_pcbs_changed = 0;
 8010212:	4b48      	ldr	r3, [pc, #288]	; (8010334 <tcp_slowtmr+0x514>)
 8010214:	2200      	movs	r2, #0
 8010216:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d004      	beq.n	8010228 <tcp_slowtmr+0x408>
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	f06f 010c 	mvn.w	r1, #12
 8010224:	68b8      	ldr	r0, [r7, #8]
 8010226:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8010228:	4b42      	ldr	r3, [pc, #264]	; (8010334 <tcp_slowtmr+0x514>)
 801022a:	781b      	ldrb	r3, [r3, #0]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d035      	beq.n	801029c <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 8010230:	e606      	b.n	800fe40 <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8010232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010234:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8010236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010238:	68db      	ldr	r3, [r3, #12]
 801023a:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 801023c:	6a3b      	ldr	r3, [r7, #32]
 801023e:	7edb      	ldrb	r3, [r3, #27]
 8010240:	3301      	adds	r3, #1
 8010242:	b2da      	uxtb	r2, r3
 8010244:	6a3b      	ldr	r3, [r7, #32]
 8010246:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 8010248:	6a3b      	ldr	r3, [r7, #32]
 801024a:	7eda      	ldrb	r2, [r3, #27]
 801024c:	6a3b      	ldr	r3, [r7, #32]
 801024e:	7f1b      	ldrb	r3, [r3, #28]
 8010250:	429a      	cmp	r2, r3
 8010252:	d323      	bcc.n	801029c <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 8010254:	6a3b      	ldr	r3, [r7, #32]
 8010256:	2200      	movs	r2, #0
 8010258:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 801025a:	4b36      	ldr	r3, [pc, #216]	; (8010334 <tcp_slowtmr+0x514>)
 801025c:	2200      	movs	r2, #0
 801025e:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8010260:	6a3b      	ldr	r3, [r7, #32]
 8010262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010266:	2b00      	cmp	r3, #0
 8010268:	d00a      	beq.n	8010280 <tcp_slowtmr+0x460>
 801026a:	6a3b      	ldr	r3, [r7, #32]
 801026c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010270:	6a3a      	ldr	r2, [r7, #32]
 8010272:	6912      	ldr	r2, [r2, #16]
 8010274:	6a39      	ldr	r1, [r7, #32]
 8010276:	4610      	mov	r0, r2
 8010278:	4798      	blx	r3
 801027a:	4603      	mov	r3, r0
 801027c:	777b      	strb	r3, [r7, #29]
 801027e:	e001      	b.n	8010284 <tcp_slowtmr+0x464>
 8010280:	2300      	movs	r3, #0
 8010282:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 8010284:	4b2b      	ldr	r3, [pc, #172]	; (8010334 <tcp_slowtmr+0x514>)
 8010286:	781b      	ldrb	r3, [r3, #0]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d000      	beq.n	801028e <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 801028c:	e5d8      	b.n	800fe40 <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801028e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d102      	bne.n	801029c <tcp_slowtmr+0x47c>
          tcp_output(prev);
 8010296:	6a38      	ldr	r0, [r7, #32]
 8010298:	f003 f908 	bl	80134ac <tcp_output>
  while (pcb != NULL) {
 801029c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801029e:	2b00      	cmp	r3, #0
 80102a0:	f47f add4 	bne.w	800fe4c <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80102a4:	2300      	movs	r3, #0
 80102a6:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 80102a8:	4b23      	ldr	r3, [pc, #140]	; (8010338 <tcp_slowtmr+0x518>)
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 80102ae:	e068      	b.n	8010382 <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80102b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102b2:	7d1b      	ldrb	r3, [r3, #20]
 80102b4:	2b0a      	cmp	r3, #10
 80102b6:	d006      	beq.n	80102c6 <tcp_slowtmr+0x4a6>
 80102b8:	4b1a      	ldr	r3, [pc, #104]	; (8010324 <tcp_slowtmr+0x504>)
 80102ba:	f240 42bd 	movw	r2, #1213	; 0x4bd
 80102be:	491f      	ldr	r1, [pc, #124]	; (801033c <tcp_slowtmr+0x51c>)
 80102c0:	481a      	ldr	r0, [pc, #104]	; (801032c <tcp_slowtmr+0x50c>)
 80102c2:	f007 f871 	bl	80173a8 <iprintf>
    pcb_remove = 0;
 80102c6:	2300      	movs	r3, #0
 80102c8:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80102ca:	4b12      	ldr	r3, [pc, #72]	; (8010314 <tcp_slowtmr+0x4f4>)
 80102cc:	681a      	ldr	r2, [r3, #0]
 80102ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102d0:	6a1b      	ldr	r3, [r3, #32]
 80102d2:	1ad3      	subs	r3, r2, r3
 80102d4:	2bf0      	cmp	r3, #240	; 0xf0
 80102d6:	d902      	bls.n	80102de <tcp_slowtmr+0x4be>
      ++pcb_remove;
 80102d8:	7ffb      	ldrb	r3, [r7, #31]
 80102da:	3301      	adds	r3, #1
 80102dc:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80102de:	7ffb      	ldrb	r3, [r7, #31]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d049      	beq.n	8010378 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80102e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80102e6:	f000 fad1 	bl	801088c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80102ea:	6a3b      	ldr	r3, [r7, #32]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d029      	beq.n	8010344 <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80102f0:	4b11      	ldr	r3, [pc, #68]	; (8010338 <tcp_slowtmr+0x518>)
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80102f6:	429a      	cmp	r2, r3
 80102f8:	d106      	bne.n	8010308 <tcp_slowtmr+0x4e8>
 80102fa:	4b0a      	ldr	r3, [pc, #40]	; (8010324 <tcp_slowtmr+0x504>)
 80102fc:	f240 42cb 	movw	r2, #1227	; 0x4cb
 8010300:	490f      	ldr	r1, [pc, #60]	; (8010340 <tcp_slowtmr+0x520>)
 8010302:	480a      	ldr	r0, [pc, #40]	; (801032c <tcp_slowtmr+0x50c>)
 8010304:	f007 f850 	bl	80173a8 <iprintf>
        prev->next = pcb->next;
 8010308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801030a:	68da      	ldr	r2, [r3, #12]
 801030c:	6a3b      	ldr	r3, [r7, #32]
 801030e:	60da      	str	r2, [r3, #12]
 8010310:	e028      	b.n	8010364 <tcp_slowtmr+0x544>
 8010312:	bf00      	nop
 8010314:	2000ac88 	.word	0x2000ac88
 8010318:	000124f8 	.word	0x000124f8
 801031c:	10624dd3 	.word	0x10624dd3
 8010320:	2000ac84 	.word	0x2000ac84
 8010324:	08018f40 	.word	0x08018f40
 8010328:	08019178 	.word	0x08019178
 801032c:	08018f7c 	.word	0x08018f7c
 8010330:	080191a4 	.word	0x080191a4
 8010334:	2000ac80 	.word	0x2000ac80
 8010338:	2000ac94 	.word	0x2000ac94
 801033c:	080191d0 	.word	0x080191d0
 8010340:	08019200 	.word	0x08019200
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8010344:	4b12      	ldr	r3, [pc, #72]	; (8010390 <tcp_slowtmr+0x570>)
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801034a:	429a      	cmp	r2, r3
 801034c:	d006      	beq.n	801035c <tcp_slowtmr+0x53c>
 801034e:	4b11      	ldr	r3, [pc, #68]	; (8010394 <tcp_slowtmr+0x574>)
 8010350:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8010354:	4910      	ldr	r1, [pc, #64]	; (8010398 <tcp_slowtmr+0x578>)
 8010356:	4811      	ldr	r0, [pc, #68]	; (801039c <tcp_slowtmr+0x57c>)
 8010358:	f007 f826 	bl	80173a8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801035c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801035e:	68db      	ldr	r3, [r3, #12]
 8010360:	4a0b      	ldr	r2, [pc, #44]	; (8010390 <tcp_slowtmr+0x570>)
 8010362:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8010364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010366:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 8010368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801036a:	68db      	ldr	r3, [r3, #12]
 801036c:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 801036e:	69b9      	ldr	r1, [r7, #24]
 8010370:	2000      	movs	r0, #0
 8010372:	f7fe fa51 	bl	800e818 <memp_free>
 8010376:	e004      	b.n	8010382 <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 8010378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801037a:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 801037c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801037e:	68db      	ldr	r3, [r3, #12]
 8010380:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8010382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010384:	2b00      	cmp	r3, #0
 8010386:	d193      	bne.n	80102b0 <tcp_slowtmr+0x490>
    }
  }
}
 8010388:	bf00      	nop
 801038a:	3728      	adds	r7, #40	; 0x28
 801038c:	46bd      	mov	sp, r7
 801038e:	bdb0      	pop	{r4, r5, r7, pc}
 8010390:	2000ac94 	.word	0x2000ac94
 8010394:	08018f40 	.word	0x08018f40
 8010398:	08019228 	.word	0x08019228
 801039c:	08018f7c 	.word	0x08018f7c

080103a0 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b082      	sub	sp, #8
 80103a4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80103a6:	4b2d      	ldr	r3, [pc, #180]	; (801045c <tcp_fasttmr+0xbc>)
 80103a8:	781b      	ldrb	r3, [r3, #0]
 80103aa:	3301      	adds	r3, #1
 80103ac:	b2da      	uxtb	r2, r3
 80103ae:	4b2b      	ldr	r3, [pc, #172]	; (801045c <tcp_fasttmr+0xbc>)
 80103b0:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80103b2:	4b2b      	ldr	r3, [pc, #172]	; (8010460 <tcp_fasttmr+0xc0>)
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80103b8:	e048      	b.n	801044c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	7f5a      	ldrb	r2, [r3, #29]
 80103be:	4b27      	ldr	r3, [pc, #156]	; (801045c <tcp_fasttmr+0xbc>)
 80103c0:	781b      	ldrb	r3, [r3, #0]
 80103c2:	429a      	cmp	r2, r3
 80103c4:	d03f      	beq.n	8010446 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80103c6:	4b25      	ldr	r3, [pc, #148]	; (801045c <tcp_fasttmr+0xbc>)
 80103c8:	781a      	ldrb	r2, [r3, #0]
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	7e9b      	ldrb	r3, [r3, #26]
 80103d2:	f003 0301 	and.w	r3, r3, #1
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d010      	beq.n	80103fc <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	7e9b      	ldrb	r3, [r3, #26]
 80103de:	f043 0302 	orr.w	r3, r3, #2
 80103e2:	b2da      	uxtb	r2, r3
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 80103e8:	6878      	ldr	r0, [r7, #4]
 80103ea:	f003 f85f 	bl	80134ac <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	7e9b      	ldrb	r3, [r3, #26]
 80103f2:	f023 0303 	bic.w	r3, r3, #3
 80103f6:	b2da      	uxtb	r2, r3
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	7e9b      	ldrb	r3, [r3, #26]
 8010400:	f003 0308 	and.w	r3, r3, #8
 8010404:	2b00      	cmp	r3, #0
 8010406:	d009      	beq.n	801041c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	7e9b      	ldrb	r3, [r3, #26]
 801040c:	f023 0308 	bic.w	r3, r3, #8
 8010410:	b2da      	uxtb	r2, r3
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8010416:	6878      	ldr	r0, [r7, #4]
 8010418:	f7ff fb1e 	bl	800fa58 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	68db      	ldr	r3, [r3, #12]
 8010420:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010426:	2b00      	cmp	r3, #0
 8010428:	d00a      	beq.n	8010440 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801042a:	4b0e      	ldr	r3, [pc, #56]	; (8010464 <tcp_fasttmr+0xc4>)
 801042c:	2200      	movs	r2, #0
 801042e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8010430:	6878      	ldr	r0, [r7, #4]
 8010432:	f000 f819 	bl	8010468 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8010436:	4b0b      	ldr	r3, [pc, #44]	; (8010464 <tcp_fasttmr+0xc4>)
 8010438:	781b      	ldrb	r3, [r3, #0]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d000      	beq.n	8010440 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801043e:	e7b8      	b.n	80103b2 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8010440:	683b      	ldr	r3, [r7, #0]
 8010442:	607b      	str	r3, [r7, #4]
 8010444:	e002      	b.n	801044c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	68db      	ldr	r3, [r3, #12]
 801044a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d1b3      	bne.n	80103ba <tcp_fasttmr+0x1a>
    }
  }
}
 8010452:	bf00      	nop
 8010454:	3708      	adds	r7, #8
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}
 801045a:	bf00      	nop
 801045c:	200041fa 	.word	0x200041fa
 8010460:	2000ac84 	.word	0x2000ac84
 8010464:	2000ac80 	.word	0x2000ac80

08010468 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8010468:	b590      	push	{r4, r7, lr}
 801046a:	b085      	sub	sp, #20
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010474:	7b5b      	ldrb	r3, [r3, #13]
 8010476:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801047c:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	2200      	movs	r2, #0
 8010482:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801048a:	2b00      	cmp	r3, #0
 801048c:	d00b      	beq.n	80104a6 <tcp_process_refused_data+0x3e>
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	6918      	ldr	r0, [r3, #16]
 8010498:	2300      	movs	r3, #0
 801049a:	68ba      	ldr	r2, [r7, #8]
 801049c:	6879      	ldr	r1, [r7, #4]
 801049e:	47a0      	blx	r4
 80104a0:	4603      	mov	r3, r0
 80104a2:	73fb      	strb	r3, [r7, #15]
 80104a4:	e007      	b.n	80104b6 <tcp_process_refused_data+0x4e>
 80104a6:	2300      	movs	r3, #0
 80104a8:	68ba      	ldr	r2, [r7, #8]
 80104aa:	6879      	ldr	r1, [r7, #4]
 80104ac:	2000      	movs	r0, #0
 80104ae:	f000 f88c 	bl	80105ca <tcp_recv_null>
 80104b2:	4603      	mov	r3, r0
 80104b4:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80104b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d12a      	bne.n	8010514 <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 80104be:	7bbb      	ldrb	r3, [r7, #14]
 80104c0:	f003 0320 	and.w	r3, r3, #32
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d033      	beq.n	8010530 <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80104cc:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80104d0:	d005      	beq.n	80104de <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80104d6:	3301      	adds	r3, #1
 80104d8:	b29a      	uxth	r2, r3
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d00b      	beq.n	8010500 <tcp_process_refused_data+0x98>
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	6918      	ldr	r0, [r3, #16]
 80104f2:	2300      	movs	r3, #0
 80104f4:	2200      	movs	r2, #0
 80104f6:	6879      	ldr	r1, [r7, #4]
 80104f8:	47a0      	blx	r4
 80104fa:	4603      	mov	r3, r0
 80104fc:	73fb      	strb	r3, [r7, #15]
 80104fe:	e001      	b.n	8010504 <tcp_process_refused_data+0x9c>
 8010500:	2300      	movs	r3, #0
 8010502:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8010504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010508:	f113 0f0d 	cmn.w	r3, #13
 801050c:	d110      	bne.n	8010530 <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 801050e:	f06f 030c 	mvn.w	r3, #12
 8010512:	e00e      	b.n	8010532 <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 8010514:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010518:	f113 0f0d 	cmn.w	r3, #13
 801051c:	d102      	bne.n	8010524 <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 801051e:	f06f 030c 	mvn.w	r3, #12
 8010522:	e006      	b.n	8010532 <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	68ba      	ldr	r2, [r7, #8]
 8010528:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 801052a:	f06f 0304 	mvn.w	r3, #4
 801052e:	e000      	b.n	8010532 <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 8010530:	2300      	movs	r3, #0
}
 8010532:	4618      	mov	r0, r3
 8010534:	3714      	adds	r7, #20
 8010536:	46bd      	mov	sp, r7
 8010538:	bd90      	pop	{r4, r7, pc}

0801053a <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801053a:	b580      	push	{r7, lr}
 801053c:	b084      	sub	sp, #16
 801053e:	af00      	add	r7, sp, #0
 8010540:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8010542:	e007      	b.n	8010554 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801054a:	6878      	ldr	r0, [r7, #4]
 801054c:	f000 f809 	bl	8010562 <tcp_seg_free>
    seg = next;
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d1f4      	bne.n	8010544 <tcp_segs_free+0xa>
  }
}
 801055a:	bf00      	nop
 801055c:	3710      	adds	r7, #16
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}

08010562 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8010562:	b580      	push	{r7, lr}
 8010564:	b082      	sub	sp, #8
 8010566:	af00      	add	r7, sp, #0
 8010568:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	2b00      	cmp	r3, #0
 801056e:	d00c      	beq.n	801058a <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	685b      	ldr	r3, [r3, #4]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d004      	beq.n	8010582 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	685b      	ldr	r3, [r3, #4]
 801057c:	4618      	mov	r0, r3
 801057e:	f7fe fe9d 	bl	800f2bc <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8010582:	6879      	ldr	r1, [r7, #4]
 8010584:	2002      	movs	r0, #2
 8010586:	f7fe f947 	bl	800e818 <memp_free>
  }
}
 801058a:	bf00      	nop
 801058c:	3708      	adds	r7, #8
 801058e:	46bd      	mov	sp, r7
 8010590:	bd80      	pop	{r7, pc}

08010592 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8010592:	b580      	push	{r7, lr}
 8010594:	b084      	sub	sp, #16
 8010596:	af00      	add	r7, sp, #0
 8010598:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801059a:	2002      	movs	r0, #2
 801059c:	f7fe f8ea 	bl	800e774 <memp_malloc>
 80105a0:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d101      	bne.n	80105ac <tcp_seg_copy+0x1a>
    return NULL;
 80105a8:	2300      	movs	r3, #0
 80105aa:	e00a      	b.n	80105c2 <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80105ac:	2210      	movs	r2, #16
 80105ae:	6879      	ldr	r1, [r7, #4]
 80105b0:	68f8      	ldr	r0, [r7, #12]
 80105b2:	f006 fe3e 	bl	8017232 <memcpy>
  pbuf_ref(cseg->p);
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	685b      	ldr	r3, [r3, #4]
 80105ba:	4618      	mov	r0, r3
 80105bc:	f7fe ff30 	bl	800f420 <pbuf_ref>
  return cseg;
 80105c0:	68fb      	ldr	r3, [r7, #12]
}
 80105c2:	4618      	mov	r0, r3
 80105c4:	3710      	adds	r7, #16
 80105c6:	46bd      	mov	sp, r7
 80105c8:	bd80      	pop	{r7, pc}

080105ca <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80105ca:	b580      	push	{r7, lr}
 80105cc:	b084      	sub	sp, #16
 80105ce:	af00      	add	r7, sp, #0
 80105d0:	60f8      	str	r0, [r7, #12]
 80105d2:	60b9      	str	r1, [r7, #8]
 80105d4:	607a      	str	r2, [r7, #4]
 80105d6:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d009      	beq.n	80105f2 <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	891b      	ldrh	r3, [r3, #8]
 80105e2:	4619      	mov	r1, r3
 80105e4:	68b8      	ldr	r0, [r7, #8]
 80105e6:	f7ff fbc1 	bl	800fd6c <tcp_recved>
    pbuf_free(p);
 80105ea:	6878      	ldr	r0, [r7, #4]
 80105ec:	f7fe fe66 	bl	800f2bc <pbuf_free>
 80105f0:	e008      	b.n	8010604 <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 80105f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d104      	bne.n	8010604 <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 80105fa:	68b8      	ldr	r0, [r7, #8]
 80105fc:	f7ff fa92 	bl	800fb24 <tcp_close>
 8010600:	4603      	mov	r3, r0
 8010602:	e000      	b.n	8010606 <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 8010604:	2300      	movs	r3, #0
}
 8010606:	4618      	mov	r0, r3
 8010608:	3710      	adds	r7, #16
 801060a:	46bd      	mov	sp, r7
 801060c:	bd80      	pop	{r7, pc}
	...

08010610 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8010610:	b580      	push	{r7, lr}
 8010612:	b086      	sub	sp, #24
 8010614:	af00      	add	r7, sp, #0
 8010616:	4603      	mov	r3, r0
 8010618:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801061a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801061e:	2b00      	cmp	r3, #0
 8010620:	db01      	blt.n	8010626 <tcp_kill_prio+0x16>
 8010622:	79fb      	ldrb	r3, [r7, #7]
 8010624:	e000      	b.n	8010628 <tcp_kill_prio+0x18>
 8010626:	237f      	movs	r3, #127	; 0x7f
 8010628:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 801062a:	2300      	movs	r3, #0
 801062c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801062e:	2300      	movs	r3, #0
 8010630:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010632:	4b16      	ldr	r3, [pc, #88]	; (801068c <tcp_kill_prio+0x7c>)
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	617b      	str	r3, [r7, #20]
 8010638:	e01a      	b.n	8010670 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 801063a:	697b      	ldr	r3, [r7, #20]
 801063c:	7d5b      	ldrb	r3, [r3, #21]
 801063e:	7afa      	ldrb	r2, [r7, #11]
 8010640:	429a      	cmp	r2, r3
 8010642:	d312      	bcc.n	801066a <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8010644:	4b12      	ldr	r3, [pc, #72]	; (8010690 <tcp_kill_prio+0x80>)
 8010646:	681a      	ldr	r2, [r3, #0]
 8010648:	697b      	ldr	r3, [r7, #20]
 801064a:	6a1b      	ldr	r3, [r3, #32]
 801064c:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 801064e:	68fa      	ldr	r2, [r7, #12]
 8010650:	429a      	cmp	r2, r3
 8010652:	d80a      	bhi.n	801066a <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 8010654:	4b0e      	ldr	r3, [pc, #56]	; (8010690 <tcp_kill_prio+0x80>)
 8010656:	681a      	ldr	r2, [r3, #0]
 8010658:	697b      	ldr	r3, [r7, #20]
 801065a:	6a1b      	ldr	r3, [r3, #32]
 801065c:	1ad3      	subs	r3, r2, r3
 801065e:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 8010660:	697b      	ldr	r3, [r7, #20]
 8010662:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 8010664:	697b      	ldr	r3, [r7, #20]
 8010666:	7d5b      	ldrb	r3, [r3, #21]
 8010668:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801066a:	697b      	ldr	r3, [r7, #20]
 801066c:	68db      	ldr	r3, [r3, #12]
 801066e:	617b      	str	r3, [r7, #20]
 8010670:	697b      	ldr	r3, [r7, #20]
 8010672:	2b00      	cmp	r3, #0
 8010674:	d1e1      	bne.n	801063a <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 8010676:	693b      	ldr	r3, [r7, #16]
 8010678:	2b00      	cmp	r3, #0
 801067a:	d002      	beq.n	8010682 <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 801067c:	6938      	ldr	r0, [r7, #16]
 801067e:	f7ff fb1b 	bl	800fcb8 <tcp_abort>
  }
}
 8010682:	bf00      	nop
 8010684:	3718      	adds	r7, #24
 8010686:	46bd      	mov	sp, r7
 8010688:	bd80      	pop	{r7, pc}
 801068a:	bf00      	nop
 801068c:	2000ac84 	.word	0x2000ac84
 8010690:	2000ac88 	.word	0x2000ac88

08010694 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b086      	sub	sp, #24
 8010698:	af00      	add	r7, sp, #0
 801069a:	4603      	mov	r3, r0
 801069c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801069e:	79fb      	ldrb	r3, [r7, #7]
 80106a0:	2b08      	cmp	r3, #8
 80106a2:	d009      	beq.n	80106b8 <tcp_kill_state+0x24>
 80106a4:	79fb      	ldrb	r3, [r7, #7]
 80106a6:	2b09      	cmp	r3, #9
 80106a8:	d006      	beq.n	80106b8 <tcp_kill_state+0x24>
 80106aa:	4b1a      	ldr	r3, [pc, #104]	; (8010714 <tcp_kill_state+0x80>)
 80106ac:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80106b0:	4919      	ldr	r1, [pc, #100]	; (8010718 <tcp_kill_state+0x84>)
 80106b2:	481a      	ldr	r0, [pc, #104]	; (801071c <tcp_kill_state+0x88>)
 80106b4:	f006 fe78 	bl	80173a8 <iprintf>

  inactivity = 0;
 80106b8:	2300      	movs	r3, #0
 80106ba:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80106bc:	2300      	movs	r3, #0
 80106be:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80106c0:	4b17      	ldr	r3, [pc, #92]	; (8010720 <tcp_kill_state+0x8c>)
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	617b      	str	r3, [r7, #20]
 80106c6:	e017      	b.n	80106f8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	7d1b      	ldrb	r3, [r3, #20]
 80106cc:	79fa      	ldrb	r2, [r7, #7]
 80106ce:	429a      	cmp	r2, r3
 80106d0:	d10f      	bne.n	80106f2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80106d2:	4b14      	ldr	r3, [pc, #80]	; (8010724 <tcp_kill_state+0x90>)
 80106d4:	681a      	ldr	r2, [r3, #0]
 80106d6:	697b      	ldr	r3, [r7, #20]
 80106d8:	6a1b      	ldr	r3, [r3, #32]
 80106da:	1ad3      	subs	r3, r2, r3
 80106dc:	68fa      	ldr	r2, [r7, #12]
 80106de:	429a      	cmp	r2, r3
 80106e0:	d807      	bhi.n	80106f2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80106e2:	4b10      	ldr	r3, [pc, #64]	; (8010724 <tcp_kill_state+0x90>)
 80106e4:	681a      	ldr	r2, [r3, #0]
 80106e6:	697b      	ldr	r3, [r7, #20]
 80106e8:	6a1b      	ldr	r3, [r3, #32]
 80106ea:	1ad3      	subs	r3, r2, r3
 80106ec:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80106ee:	697b      	ldr	r3, [r7, #20]
 80106f0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	68db      	ldr	r3, [r3, #12]
 80106f6:	617b      	str	r3, [r7, #20]
 80106f8:	697b      	ldr	r3, [r7, #20]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d1e4      	bne.n	80106c8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80106fe:	693b      	ldr	r3, [r7, #16]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d003      	beq.n	801070c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8010704:	2100      	movs	r1, #0
 8010706:	6938      	ldr	r0, [r7, #16]
 8010708:	f7ff fa24 	bl	800fb54 <tcp_abandon>
  }
}
 801070c:	bf00      	nop
 801070e:	3718      	adds	r7, #24
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}
 8010714:	08018f40 	.word	0x08018f40
 8010718:	08019250 	.word	0x08019250
 801071c:	08018f7c 	.word	0x08018f7c
 8010720:	2000ac84 	.word	0x2000ac84
 8010724:	2000ac88 	.word	0x2000ac88

08010728 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b084      	sub	sp, #16
 801072c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801072e:	2300      	movs	r3, #0
 8010730:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8010732:	2300      	movs	r3, #0
 8010734:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010736:	4b12      	ldr	r3, [pc, #72]	; (8010780 <tcp_kill_timewait+0x58>)
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	60fb      	str	r3, [r7, #12]
 801073c:	e012      	b.n	8010764 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801073e:	4b11      	ldr	r3, [pc, #68]	; (8010784 <tcp_kill_timewait+0x5c>)
 8010740:	681a      	ldr	r2, [r3, #0]
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	6a1b      	ldr	r3, [r3, #32]
 8010746:	1ad3      	subs	r3, r2, r3
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	429a      	cmp	r2, r3
 801074c:	d807      	bhi.n	801075e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801074e:	4b0d      	ldr	r3, [pc, #52]	; (8010784 <tcp_kill_timewait+0x5c>)
 8010750:	681a      	ldr	r2, [r3, #0]
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	6a1b      	ldr	r3, [r3, #32]
 8010756:	1ad3      	subs	r3, r2, r3
 8010758:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	68db      	ldr	r3, [r3, #12]
 8010762:	60fb      	str	r3, [r7, #12]
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d1e9      	bne.n	801073e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d002      	beq.n	8010776 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8010770:	68b8      	ldr	r0, [r7, #8]
 8010772:	f7ff faa1 	bl	800fcb8 <tcp_abort>
  }
}
 8010776:	bf00      	nop
 8010778:	3710      	adds	r7, #16
 801077a:	46bd      	mov	sp, r7
 801077c:	bd80      	pop	{r7, pc}
 801077e:	bf00      	nop
 8010780:	2000ac94 	.word	0x2000ac94
 8010784:	2000ac88 	.word	0x2000ac88

08010788 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8010788:	b580      	push	{r7, lr}
 801078a:	b084      	sub	sp, #16
 801078c:	af00      	add	r7, sp, #0
 801078e:	4603      	mov	r3, r0
 8010790:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010792:	2000      	movs	r0, #0
 8010794:	f7fd ffee 	bl	800e774 <memp_malloc>
 8010798:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	2b00      	cmp	r3, #0
 801079e:	d124      	bne.n	80107ea <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80107a0:	f7ff ffc2 	bl	8010728 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80107a4:	2000      	movs	r0, #0
 80107a6:	f7fd ffe5 	bl	800e774 <memp_malloc>
 80107aa:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d11b      	bne.n	80107ea <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80107b2:	2009      	movs	r0, #9
 80107b4:	f7ff ff6e 	bl	8010694 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80107b8:	2000      	movs	r0, #0
 80107ba:	f7fd ffdb 	bl	800e774 <memp_malloc>
 80107be:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d111      	bne.n	80107ea <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80107c6:	2008      	movs	r0, #8
 80107c8:	f7ff ff64 	bl	8010694 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80107cc:	2000      	movs	r0, #0
 80107ce:	f7fd ffd1 	bl	800e774 <memp_malloc>
 80107d2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d107      	bne.n	80107ea <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80107da:	79fb      	ldrb	r3, [r7, #7]
 80107dc:	4618      	mov	r0, r3
 80107de:	f7ff ff17 	bl	8010610 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80107e2:	2000      	movs	r0, #0
 80107e4:	f7fd ffc6 	bl	800e774 <memp_malloc>
 80107e8:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d03f      	beq.n	8010870 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80107f0:	2298      	movs	r2, #152	; 0x98
 80107f2:	2100      	movs	r1, #0
 80107f4:	68f8      	ldr	r0, [r7, #12]
 80107f6:	f006 fd27 	bl	8017248 <memset>
    pcb->prio = prio;
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	79fa      	ldrb	r2, [r7, #7]
 80107fe:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8010806:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010810:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	22ff      	movs	r2, #255	; 0xff
 801081e:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010826:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	2206      	movs	r2, #6
 801082c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	2206      	movs	r2, #6
 8010834:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801083c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	2201      	movs	r2, #1
 8010842:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8010846:	4b0d      	ldr	r3, [pc, #52]	; (801087c <tcp_alloc+0xf4>)
 8010848:	681a      	ldr	r2, [r3, #0]
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801084e:	4b0c      	ldr	r3, [pc, #48]	; (8010880 <tcp_alloc+0xf8>)
 8010850:	781a      	ldrb	r2, [r3, #0]
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	f44f 6286 	mov.w	r2, #1072	; 0x430
 801085c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	4a08      	ldr	r2, [pc, #32]	; (8010884 <tcp_alloc+0xfc>)
 8010864:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	4a07      	ldr	r2, [pc, #28]	; (8010888 <tcp_alloc+0x100>)
 801086c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8010870:	68fb      	ldr	r3, [r7, #12]
}
 8010872:	4618      	mov	r0, r3
 8010874:	3710      	adds	r7, #16
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}
 801087a:	bf00      	nop
 801087c:	2000ac88 	.word	0x2000ac88
 8010880:	200041fa 	.word	0x200041fa
 8010884:	080105cb 	.word	0x080105cb
 8010888:	006ddd00 	.word	0x006ddd00

0801088c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b082      	sub	sp, #8
 8010890:	af00      	add	r7, sp, #0
 8010892:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	7d1b      	ldrb	r3, [r3, #20]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d034      	beq.n	8010906 <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80108a0:	2b0a      	cmp	r3, #10
 80108a2:	d030      	beq.n	8010906 <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 80108a8:	2b01      	cmp	r3, #1
 80108aa:	d02c      	beq.n	8010906 <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d007      	beq.n	80108c4 <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80108b8:	4618      	mov	r0, r3
 80108ba:	f7fe fcff 	bl	800f2bc <pbuf_free>
      pcb->refused_data = NULL;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	2200      	movs	r2, #0
 80108c2:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80108c8:	4618      	mov	r0, r3
 80108ca:	f7ff fe36 	bl	801053a <tcp_segs_free>
    pcb->ooseq = NULL;
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	2200      	movs	r2, #0
 80108d2:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80108da:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80108e0:	4618      	mov	r0, r3
 80108e2:	f7ff fe2a 	bl	801053a <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108ea:	4618      	mov	r0, r3
 80108ec:	f7ff fe25 	bl	801053a <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	2200      	movs	r2, #0
 80108f4:	669a      	str	r2, [r3, #104]	; 0x68
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	2200      	movs	r2, #0
 8010902:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 8010906:	bf00      	nop
 8010908:	3708      	adds	r7, #8
 801090a:	46bd      	mov	sp, r7
 801090c:	bd80      	pop	{r7, pc}
	...

08010910 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b084      	sub	sp, #16
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
 8010918:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	683a      	ldr	r2, [r7, #0]
 8010920:	429a      	cmp	r2, r3
 8010922:	d105      	bne.n	8010930 <tcp_pcb_remove+0x20>
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	68da      	ldr	r2, [r3, #12]
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	601a      	str	r2, [r3, #0]
 801092e:	e013      	b.n	8010958 <tcp_pcb_remove+0x48>
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	60fb      	str	r3, [r7, #12]
 8010936:	e00c      	b.n	8010952 <tcp_pcb_remove+0x42>
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	68db      	ldr	r3, [r3, #12]
 801093c:	683a      	ldr	r2, [r7, #0]
 801093e:	429a      	cmp	r2, r3
 8010940:	d104      	bne.n	801094c <tcp_pcb_remove+0x3c>
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	68da      	ldr	r2, [r3, #12]
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	60da      	str	r2, [r3, #12]
 801094a:	e005      	b.n	8010958 <tcp_pcb_remove+0x48>
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	68db      	ldr	r3, [r3, #12]
 8010950:	60fb      	str	r3, [r7, #12]
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d1ef      	bne.n	8010938 <tcp_pcb_remove+0x28>
 8010958:	683b      	ldr	r3, [r7, #0]
 801095a:	2200      	movs	r2, #0
 801095c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801095e:	6838      	ldr	r0, [r7, #0]
 8010960:	f7ff ff94 	bl	801088c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 8010964:	683b      	ldr	r3, [r7, #0]
 8010966:	7d1b      	ldrb	r3, [r3, #20]
 8010968:	2b0a      	cmp	r3, #10
 801096a:	d013      	beq.n	8010994 <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 8010970:	2b01      	cmp	r3, #1
 8010972:	d00f      	beq.n	8010994 <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 8010974:	683b      	ldr	r3, [r7, #0]
 8010976:	7e9b      	ldrb	r3, [r3, #26]
 8010978:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 801097c:	2b00      	cmp	r3, #0
 801097e:	d009      	beq.n	8010994 <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	7e9b      	ldrb	r3, [r3, #26]
 8010984:	f043 0302 	orr.w	r3, r3, #2
 8010988:	b2da      	uxtb	r2, r3
 801098a:	683b      	ldr	r3, [r7, #0]
 801098c:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801098e:	6838      	ldr	r0, [r7, #0]
 8010990:	f002 fd8c 	bl	80134ac <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8010994:	683b      	ldr	r3, [r7, #0]
 8010996:	7d1b      	ldrb	r3, [r3, #20]
 8010998:	2b01      	cmp	r3, #1
 801099a:	d020      	beq.n	80109de <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801099c:	683b      	ldr	r3, [r7, #0]
 801099e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d006      	beq.n	80109b2 <tcp_pcb_remove+0xa2>
 80109a4:	4b13      	ldr	r3, [pc, #76]	; (80109f4 <tcp_pcb_remove+0xe4>)
 80109a6:	f240 7253 	movw	r2, #1875	; 0x753
 80109aa:	4913      	ldr	r1, [pc, #76]	; (80109f8 <tcp_pcb_remove+0xe8>)
 80109ac:	4813      	ldr	r0, [pc, #76]	; (80109fc <tcp_pcb_remove+0xec>)
 80109ae:	f006 fcfb 	bl	80173a8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80109b2:	683b      	ldr	r3, [r7, #0]
 80109b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d006      	beq.n	80109c8 <tcp_pcb_remove+0xb8>
 80109ba:	4b0e      	ldr	r3, [pc, #56]	; (80109f4 <tcp_pcb_remove+0xe4>)
 80109bc:	f240 7254 	movw	r2, #1876	; 0x754
 80109c0:	490f      	ldr	r1, [pc, #60]	; (8010a00 <tcp_pcb_remove+0xf0>)
 80109c2:	480e      	ldr	r0, [pc, #56]	; (80109fc <tcp_pcb_remove+0xec>)
 80109c4:	f006 fcf0 	bl	80173a8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80109c8:	683b      	ldr	r3, [r7, #0]
 80109ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d006      	beq.n	80109de <tcp_pcb_remove+0xce>
 80109d0:	4b08      	ldr	r3, [pc, #32]	; (80109f4 <tcp_pcb_remove+0xe4>)
 80109d2:	f240 7256 	movw	r2, #1878	; 0x756
 80109d6:	490b      	ldr	r1, [pc, #44]	; (8010a04 <tcp_pcb_remove+0xf4>)
 80109d8:	4808      	ldr	r0, [pc, #32]	; (80109fc <tcp_pcb_remove+0xec>)
 80109da:	f006 fce5 	bl	80173a8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	2200      	movs	r2, #0
 80109e2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	2200      	movs	r2, #0
 80109e8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80109ea:	bf00      	nop
 80109ec:	3710      	adds	r7, #16
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd80      	pop	{r7, pc}
 80109f2:	bf00      	nop
 80109f4:	08018f40 	.word	0x08018f40
 80109f8:	080192f8 	.word	0x080192f8
 80109fc:	08018f7c 	.word	0x08018f7c
 8010a00:	08019310 	.word	0x08019310
 8010a04:	0801932c 	.word	0x0801932c

08010a08 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8010a08:	b480      	push	{r7}
 8010a0a:	b083      	sub	sp, #12
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8010a10:	4b07      	ldr	r3, [pc, #28]	; (8010a30 <tcp_next_iss+0x28>)
 8010a12:	681a      	ldr	r2, [r3, #0]
 8010a14:	4b07      	ldr	r3, [pc, #28]	; (8010a34 <tcp_next_iss+0x2c>)
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	4413      	add	r3, r2
 8010a1a:	4a05      	ldr	r2, [pc, #20]	; (8010a30 <tcp_next_iss+0x28>)
 8010a1c:	6013      	str	r3, [r2, #0]
  return iss;
 8010a1e:	4b04      	ldr	r3, [pc, #16]	; (8010a30 <tcp_next_iss+0x28>)
 8010a20:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	370c      	adds	r7, #12
 8010a26:	46bd      	mov	sp, r7
 8010a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2c:	4770      	bx	lr
 8010a2e:	bf00      	nop
 8010a30:	2000011c 	.word	0x2000011c
 8010a34:	2000ac88 	.word	0x2000ac88

08010a38 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	b084      	sub	sp, #16
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	4603      	mov	r3, r0
 8010a40:	6039      	str	r1, [r7, #0]
 8010a42:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 8010a44:	6838      	ldr	r0, [r7, #0]
 8010a46:	f004 fc4f 	bl	80152e8 <ip4_route>
 8010a4a:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d101      	bne.n	8010a56 <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 8010a52:	88fb      	ldrh	r3, [r7, #6]
 8010a54:	e010      	b.n	8010a78 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8010a5a:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8010a5c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d008      	beq.n	8010a76 <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 8010a64:	897b      	ldrh	r3, [r7, #10]
 8010a66:	3b28      	subs	r3, #40	; 0x28
 8010a68:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8010a6a:	893a      	ldrh	r2, [r7, #8]
 8010a6c:	88fb      	ldrh	r3, [r7, #6]
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	bf28      	it	cs
 8010a72:	4613      	movcs	r3, r2
 8010a74:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 8010a76:	88fb      	ldrh	r3, [r7, #6]
}
 8010a78:	4618      	mov	r0, r3
 8010a7a:	3710      	adds	r7, #16
 8010a7c:	46bd      	mov	sp, r7
 8010a7e:	bd80      	pop	{r7, pc}

08010a80 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b084      	sub	sp, #16
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	6078      	str	r0, [r7, #4]
 8010a88:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8010a8a:	683b      	ldr	r3, [r7, #0]
 8010a8c:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8010a8e:	e011      	b.n	8010ab4 <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	681a      	ldr	r2, [r3, #0]
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	429a      	cmp	r2, r3
 8010a9a:	d108      	bne.n	8010aae <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	68db      	ldr	r3, [r3, #12]
 8010aa0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8010aa2:	68f8      	ldr	r0, [r7, #12]
 8010aa4:	f7ff f908 	bl	800fcb8 <tcp_abort>
      pcb = next;
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	60fb      	str	r3, [r7, #12]
 8010aac:	e002      	b.n	8010ab4 <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	68db      	ldr	r3, [r3, #12]
 8010ab2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d1ea      	bne.n	8010a90 <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 8010aba:	bf00      	nop
 8010abc:	3710      	adds	r7, #16
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	bd80      	pop	{r7, pc}
	...

08010ac4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b084      	sub	sp, #16
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
 8010acc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d02c      	beq.n	8010b2e <tcp_netif_ip_addr_changed+0x6a>
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d028      	beq.n	8010b2e <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8010adc:	4b16      	ldr	r3, [pc, #88]	; (8010b38 <tcp_netif_ip_addr_changed+0x74>)
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	4619      	mov	r1, r3
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	f7ff ffcc 	bl	8010a80 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8010ae8:	4b14      	ldr	r3, [pc, #80]	; (8010b3c <tcp_netif_ip_addr_changed+0x78>)
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	4619      	mov	r1, r3
 8010aee:	6878      	ldr	r0, [r7, #4]
 8010af0:	f7ff ffc6 	bl	8010a80 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8010af4:	683b      	ldr	r3, [r7, #0]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d019      	beq.n	8010b2e <tcp_netif_ip_addr_changed+0x6a>
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d015      	beq.n	8010b2e <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 8010b02:	4b0f      	ldr	r3, [pc, #60]	; (8010b40 <tcp_netif_ip_addr_changed+0x7c>)
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	60fb      	str	r3, [r7, #12]
 8010b08:	e00e      	b.n	8010b28 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	68db      	ldr	r3, [r3, #12]
 8010b0e:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	681a      	ldr	r2, [r3, #0]
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	429a      	cmp	r2, r3
 8010b1a:	d103      	bne.n	8010b24 <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8010b1c:	683b      	ldr	r3, [r7, #0]
 8010b1e:	681a      	ldr	r2, [r3, #0]
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 8010b24:	68bb      	ldr	r3, [r7, #8]
 8010b26:	60fb      	str	r3, [r7, #12]
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d1ed      	bne.n	8010b0a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8010b2e:	bf00      	nop
 8010b30:	3710      	adds	r7, #16
 8010b32:	46bd      	mov	sp, r7
 8010b34:	bd80      	pop	{r7, pc}
 8010b36:	bf00      	nop
 8010b38:	2000ac84 	.word	0x2000ac84
 8010b3c:	2000ac90 	.word	0x2000ac90
 8010b40:	2000ac8c 	.word	0x2000ac8c

08010b44 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8010b44:	b590      	push	{r4, r7, lr}
 8010b46:	b08b      	sub	sp, #44	; 0x2c
 8010b48:	af02      	add	r7, sp, #8
 8010b4a:	6078      	str	r0, [r7, #4]
 8010b4c:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	685b      	ldr	r3, [r3, #4]
 8010b52:	4a82      	ldr	r2, [pc, #520]	; (8010d5c <tcp_input+0x218>)
 8010b54:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	895b      	ldrh	r3, [r3, #10]
 8010b5a:	2b13      	cmp	r3, #19
 8010b5c:	f240 838a 	bls.w	8011274 <tcp_input+0x730>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8010b60:	4b7f      	ldr	r3, [pc, #508]	; (8010d60 <tcp_input+0x21c>)
 8010b62:	695a      	ldr	r2, [r3, #20]
 8010b64:	4b7e      	ldr	r3, [pc, #504]	; (8010d60 <tcp_input+0x21c>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	4619      	mov	r1, r3
 8010b6a:	4610      	mov	r0, r2
 8010b6c:	f004 fe2e 	bl	80157cc <ip4_addr_isbroadcast_u32>
 8010b70:	4603      	mov	r3, r0
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	f040 8380 	bne.w	8011278 <tcp_input+0x734>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8010b78:	4b79      	ldr	r3, [pc, #484]	; (8010d60 <tcp_input+0x21c>)
 8010b7a:	695b      	ldr	r3, [r3, #20]
 8010b7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8010b80:	2be0      	cmp	r3, #224	; 0xe0
 8010b82:	f000 8379 	beq.w	8011278 <tcp_input+0x734>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 8010b86:	4b75      	ldr	r3, [pc, #468]	; (8010d5c <tcp_input+0x218>)
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	899b      	ldrh	r3, [r3, #12]
 8010b8c:	b29b      	uxth	r3, r3
 8010b8e:	4618      	mov	r0, r3
 8010b90:	f7fd fa04 	bl	800df9c <lwip_htons>
 8010b94:	4603      	mov	r3, r0
 8010b96:	0b1b      	lsrs	r3, r3, #12
 8010b98:	b29b      	uxth	r3, r3
 8010b9a:	b2db      	uxtb	r3, r3
 8010b9c:	009b      	lsls	r3, r3, #2
 8010b9e:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8010ba0:	7cbb      	ldrb	r3, [r7, #18]
 8010ba2:	2b13      	cmp	r3, #19
 8010ba4:	f240 8368 	bls.w	8011278 <tcp_input+0x734>
 8010ba8:	7cbb      	ldrb	r3, [r7, #18]
 8010baa:	b29a      	uxth	r2, r3
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	891b      	ldrh	r3, [r3, #8]
 8010bb0:	429a      	cmp	r2, r3
 8010bb2:	f200 8361 	bhi.w	8011278 <tcp_input+0x734>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 8010bb6:	7cbb      	ldrb	r3, [r7, #18]
 8010bb8:	b29b      	uxth	r3, r3
 8010bba:	3b14      	subs	r3, #20
 8010bbc:	b29a      	uxth	r2, r3
 8010bbe:	4b69      	ldr	r3, [pc, #420]	; (8010d64 <tcp_input+0x220>)
 8010bc0:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8010bc2:	4b69      	ldr	r3, [pc, #420]	; (8010d68 <tcp_input+0x224>)
 8010bc4:	2200      	movs	r2, #0
 8010bc6:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	895a      	ldrh	r2, [r3, #10]
 8010bcc:	7cbb      	ldrb	r3, [r7, #18]
 8010bce:	b29b      	uxth	r3, r3
 8010bd0:	429a      	cmp	r2, r3
 8010bd2:	d30d      	bcc.n	8010bf0 <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8010bd4:	4b63      	ldr	r3, [pc, #396]	; (8010d64 <tcp_input+0x220>)
 8010bd6:	881a      	ldrh	r2, [r3, #0]
 8010bd8:	4b64      	ldr	r3, [pc, #400]	; (8010d6c <tcp_input+0x228>)
 8010bda:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 8010bdc:	7cbb      	ldrb	r3, [r7, #18]
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	425b      	negs	r3, r3
 8010be2:	b29b      	uxth	r3, r3
 8010be4:	b21b      	sxth	r3, r3
 8010be6:	4619      	mov	r1, r3
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f7fe fb43 	bl	800f274 <pbuf_header>
 8010bee:	e055      	b.n	8010c9c <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d105      	bne.n	8010c04 <tcp_input+0xc0>
 8010bf8:	4b5d      	ldr	r3, [pc, #372]	; (8010d70 <tcp_input+0x22c>)
 8010bfa:	22b2      	movs	r2, #178	; 0xb2
 8010bfc:	495d      	ldr	r1, [pc, #372]	; (8010d74 <tcp_input+0x230>)
 8010bfe:	485e      	ldr	r0, [pc, #376]	; (8010d78 <tcp_input+0x234>)
 8010c00:	f006 fbd2 	bl	80173a8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 8010c04:	f06f 0113 	mvn.w	r1, #19
 8010c08:	6878      	ldr	r0, [r7, #4]
 8010c0a:	f7fe fb33 	bl	800f274 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	895a      	ldrh	r2, [r3, #10]
 8010c12:	4b56      	ldr	r3, [pc, #344]	; (8010d6c <tcp_input+0x228>)
 8010c14:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 8010c16:	4b53      	ldr	r3, [pc, #332]	; (8010d64 <tcp_input+0x220>)
 8010c18:	881a      	ldrh	r2, [r3, #0]
 8010c1a:	4b54      	ldr	r3, [pc, #336]	; (8010d6c <tcp_input+0x228>)
 8010c1c:	881b      	ldrh	r3, [r3, #0]
 8010c1e:	1ad3      	subs	r3, r2, r3
 8010c20:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 8010c22:	4b52      	ldr	r3, [pc, #328]	; (8010d6c <tcp_input+0x228>)
 8010c24:	881b      	ldrh	r3, [r3, #0]
 8010c26:	425b      	negs	r3, r3
 8010c28:	b29b      	uxth	r3, r3
 8010c2a:	b21b      	sxth	r3, r3
 8010c2c:	4619      	mov	r1, r3
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f7fe fb20 	bl	800f274 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	895b      	ldrh	r3, [r3, #10]
 8010c3a:	8a3a      	ldrh	r2, [r7, #16]
 8010c3c:	429a      	cmp	r2, r3
 8010c3e:	f200 831d 	bhi.w	801127c <tcp_input+0x738>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	685b      	ldr	r3, [r3, #4]
 8010c48:	4a47      	ldr	r2, [pc, #284]	; (8010d68 <tcp_input+0x224>)
 8010c4a:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	681a      	ldr	r2, [r3, #0]
 8010c50:	8a3b      	ldrh	r3, [r7, #16]
 8010c52:	425b      	negs	r3, r3
 8010c54:	b29b      	uxth	r3, r3
 8010c56:	b21b      	sxth	r3, r3
 8010c58:	4619      	mov	r1, r3
 8010c5a:	4610      	mov	r0, r2
 8010c5c:	f7fe fb0a 	bl	800f274 <pbuf_header>
    p->tot_len -= opt2len;
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	891a      	ldrh	r2, [r3, #8]
 8010c64:	8a3b      	ldrh	r3, [r7, #16]
 8010c66:	1ad3      	subs	r3, r2, r3
 8010c68:	b29a      	uxth	r2, r3
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	895b      	ldrh	r3, [r3, #10]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d005      	beq.n	8010c82 <tcp_input+0x13e>
 8010c76:	4b3e      	ldr	r3, [pc, #248]	; (8010d70 <tcp_input+0x22c>)
 8010c78:	22cf      	movs	r2, #207	; 0xcf
 8010c7a:	4940      	ldr	r1, [pc, #256]	; (8010d7c <tcp_input+0x238>)
 8010c7c:	483e      	ldr	r0, [pc, #248]	; (8010d78 <tcp_input+0x234>)
 8010c7e:	f006 fb93 	bl	80173a8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	891a      	ldrh	r2, [r3, #8]
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	891b      	ldrh	r3, [r3, #8]
 8010c8c:	429a      	cmp	r2, r3
 8010c8e:	d005      	beq.n	8010c9c <tcp_input+0x158>
 8010c90:	4b37      	ldr	r3, [pc, #220]	; (8010d70 <tcp_input+0x22c>)
 8010c92:	22d0      	movs	r2, #208	; 0xd0
 8010c94:	493a      	ldr	r1, [pc, #232]	; (8010d80 <tcp_input+0x23c>)
 8010c96:	4838      	ldr	r0, [pc, #224]	; (8010d78 <tcp_input+0x234>)
 8010c98:	f006 fb86 	bl	80173a8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8010c9c:	4b2f      	ldr	r3, [pc, #188]	; (8010d5c <tcp_input+0x218>)
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	881b      	ldrh	r3, [r3, #0]
 8010ca2:	b29a      	uxth	r2, r3
 8010ca4:	4b2d      	ldr	r3, [pc, #180]	; (8010d5c <tcp_input+0x218>)
 8010ca6:	681c      	ldr	r4, [r3, #0]
 8010ca8:	4610      	mov	r0, r2
 8010caa:	f7fd f977 	bl	800df9c <lwip_htons>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8010cb2:	4b2a      	ldr	r3, [pc, #168]	; (8010d5c <tcp_input+0x218>)
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	885b      	ldrh	r3, [r3, #2]
 8010cb8:	b29a      	uxth	r2, r3
 8010cba:	4b28      	ldr	r3, [pc, #160]	; (8010d5c <tcp_input+0x218>)
 8010cbc:	681c      	ldr	r4, [r3, #0]
 8010cbe:	4610      	mov	r0, r2
 8010cc0:	f7fd f96c 	bl	800df9c <lwip_htons>
 8010cc4:	4603      	mov	r3, r0
 8010cc6:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8010cc8:	4b24      	ldr	r3, [pc, #144]	; (8010d5c <tcp_input+0x218>)
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	685a      	ldr	r2, [r3, #4]
 8010cce:	4b23      	ldr	r3, [pc, #140]	; (8010d5c <tcp_input+0x218>)
 8010cd0:	681c      	ldr	r4, [r3, #0]
 8010cd2:	4610      	mov	r0, r2
 8010cd4:	f7fd f970 	bl	800dfb8 <lwip_htonl>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	6063      	str	r3, [r4, #4]
 8010cdc:	6863      	ldr	r3, [r4, #4]
 8010cde:	4a29      	ldr	r2, [pc, #164]	; (8010d84 <tcp_input+0x240>)
 8010ce0:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8010ce2:	4b1e      	ldr	r3, [pc, #120]	; (8010d5c <tcp_input+0x218>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	689a      	ldr	r2, [r3, #8]
 8010ce8:	4b1c      	ldr	r3, [pc, #112]	; (8010d5c <tcp_input+0x218>)
 8010cea:	681c      	ldr	r4, [r3, #0]
 8010cec:	4610      	mov	r0, r2
 8010cee:	f7fd f963 	bl	800dfb8 <lwip_htonl>
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	60a3      	str	r3, [r4, #8]
 8010cf6:	68a3      	ldr	r3, [r4, #8]
 8010cf8:	4a23      	ldr	r2, [pc, #140]	; (8010d88 <tcp_input+0x244>)
 8010cfa:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8010cfc:	4b17      	ldr	r3, [pc, #92]	; (8010d5c <tcp_input+0x218>)
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	89db      	ldrh	r3, [r3, #14]
 8010d02:	b29a      	uxth	r2, r3
 8010d04:	4b15      	ldr	r3, [pc, #84]	; (8010d5c <tcp_input+0x218>)
 8010d06:	681c      	ldr	r4, [r3, #0]
 8010d08:	4610      	mov	r0, r2
 8010d0a:	f7fd f947 	bl	800df9c <lwip_htons>
 8010d0e:	4603      	mov	r3, r0
 8010d10:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8010d12:	4b12      	ldr	r3, [pc, #72]	; (8010d5c <tcp_input+0x218>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	899b      	ldrh	r3, [r3, #12]
 8010d18:	b29b      	uxth	r3, r3
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f7fd f93e 	bl	800df9c <lwip_htons>
 8010d20:	4603      	mov	r3, r0
 8010d22:	b2db      	uxtb	r3, r3
 8010d24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010d28:	b2da      	uxtb	r2, r3
 8010d2a:	4b18      	ldr	r3, [pc, #96]	; (8010d8c <tcp_input+0x248>)
 8010d2c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	891a      	ldrh	r2, [r3, #8]
 8010d32:	4b16      	ldr	r3, [pc, #88]	; (8010d8c <tcp_input+0x248>)
 8010d34:	781b      	ldrb	r3, [r3, #0]
 8010d36:	f003 0303 	and.w	r3, r3, #3
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	bf14      	ite	ne
 8010d3e:	2301      	movne	r3, #1
 8010d40:	2300      	moveq	r3, #0
 8010d42:	b2db      	uxtb	r3, r3
 8010d44:	b29b      	uxth	r3, r3
 8010d46:	4413      	add	r3, r2
 8010d48:	b29a      	uxth	r2, r3
 8010d4a:	4b11      	ldr	r3, [pc, #68]	; (8010d90 <tcp_input+0x24c>)
 8010d4c:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8010d4e:	2300      	movs	r3, #0
 8010d50:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010d52:	4b10      	ldr	r3, [pc, #64]	; (8010d94 <tcp_input+0x250>)
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	61fb      	str	r3, [r7, #28]
 8010d58:	e082      	b.n	8010e60 <tcp_input+0x31c>
 8010d5a:	bf00      	nop
 8010d5c:	2000420c 	.word	0x2000420c
 8010d60:	200075f8 	.word	0x200075f8
 8010d64:	20004210 	.word	0x20004210
 8010d68:	20004214 	.word	0x20004214
 8010d6c:	20004212 	.word	0x20004212
 8010d70:	08019344 	.word	0x08019344
 8010d74:	08019378 	.word	0x08019378
 8010d78:	08019388 	.word	0x08019388
 8010d7c:	080193b0 	.word	0x080193b0
 8010d80:	080193bc 	.word	0x080193bc
 8010d84:	2000421c 	.word	0x2000421c
 8010d88:	20004220 	.word	0x20004220
 8010d8c:	20004228 	.word	0x20004228
 8010d90:	20004226 	.word	0x20004226
 8010d94:	2000ac84 	.word	0x2000ac84
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8010d98:	69fb      	ldr	r3, [r7, #28]
 8010d9a:	7d1b      	ldrb	r3, [r3, #20]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d105      	bne.n	8010dac <tcp_input+0x268>
 8010da0:	4b8f      	ldr	r3, [pc, #572]	; (8010fe0 <tcp_input+0x49c>)
 8010da2:	22e2      	movs	r2, #226	; 0xe2
 8010da4:	498f      	ldr	r1, [pc, #572]	; (8010fe4 <tcp_input+0x4a0>)
 8010da6:	4890      	ldr	r0, [pc, #576]	; (8010fe8 <tcp_input+0x4a4>)
 8010da8:	f006 fafe 	bl	80173a8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8010dac:	69fb      	ldr	r3, [r7, #28]
 8010dae:	7d1b      	ldrb	r3, [r3, #20]
 8010db0:	2b0a      	cmp	r3, #10
 8010db2:	d105      	bne.n	8010dc0 <tcp_input+0x27c>
 8010db4:	4b8a      	ldr	r3, [pc, #552]	; (8010fe0 <tcp_input+0x49c>)
 8010db6:	22e3      	movs	r2, #227	; 0xe3
 8010db8:	498c      	ldr	r1, [pc, #560]	; (8010fec <tcp_input+0x4a8>)
 8010dba:	488b      	ldr	r0, [pc, #556]	; (8010fe8 <tcp_input+0x4a4>)
 8010dbc:	f006 faf4 	bl	80173a8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8010dc0:	69fb      	ldr	r3, [r7, #28]
 8010dc2:	7d1b      	ldrb	r3, [r3, #20]
 8010dc4:	2b01      	cmp	r3, #1
 8010dc6:	d105      	bne.n	8010dd4 <tcp_input+0x290>
 8010dc8:	4b85      	ldr	r3, [pc, #532]	; (8010fe0 <tcp_input+0x49c>)
 8010dca:	22e4      	movs	r2, #228	; 0xe4
 8010dcc:	4988      	ldr	r1, [pc, #544]	; (8010ff0 <tcp_input+0x4ac>)
 8010dce:	4886      	ldr	r0, [pc, #536]	; (8010fe8 <tcp_input+0x4a4>)
 8010dd0:	f006 faea 	bl	80173a8 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 8010dd4:	69fb      	ldr	r3, [r7, #28]
 8010dd6:	8b1a      	ldrh	r2, [r3, #24]
 8010dd8:	4b86      	ldr	r3, [pc, #536]	; (8010ff4 <tcp_input+0x4b0>)
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	881b      	ldrh	r3, [r3, #0]
 8010dde:	b29b      	uxth	r3, r3
 8010de0:	429a      	cmp	r2, r3
 8010de2:	d138      	bne.n	8010e56 <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 8010de4:	69fb      	ldr	r3, [r7, #28]
 8010de6:	8ada      	ldrh	r2, [r3, #22]
 8010de8:	4b82      	ldr	r3, [pc, #520]	; (8010ff4 <tcp_input+0x4b0>)
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	885b      	ldrh	r3, [r3, #2]
 8010dee:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8010df0:	429a      	cmp	r2, r3
 8010df2:	d130      	bne.n	8010e56 <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8010df4:	69fb      	ldr	r3, [r7, #28]
 8010df6:	685a      	ldr	r2, [r3, #4]
 8010df8:	4b7f      	ldr	r3, [pc, #508]	; (8010ff8 <tcp_input+0x4b4>)
 8010dfa:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8010dfc:	429a      	cmp	r2, r3
 8010dfe:	d12a      	bne.n	8010e56 <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010e00:	69fb      	ldr	r3, [r7, #28]
 8010e02:	681a      	ldr	r2, [r3, #0]
 8010e04:	4b7c      	ldr	r3, [pc, #496]	; (8010ff8 <tcp_input+0x4b4>)
 8010e06:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8010e08:	429a      	cmp	r2, r3
 8010e0a:	d124      	bne.n	8010e56 <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8010e0c:	69fb      	ldr	r3, [r7, #28]
 8010e0e:	68db      	ldr	r3, [r3, #12]
 8010e10:	69fa      	ldr	r2, [r7, #28]
 8010e12:	429a      	cmp	r2, r3
 8010e14:	d105      	bne.n	8010e22 <tcp_input+0x2de>
 8010e16:	4b72      	ldr	r3, [pc, #456]	; (8010fe0 <tcp_input+0x49c>)
 8010e18:	22ec      	movs	r2, #236	; 0xec
 8010e1a:	4978      	ldr	r1, [pc, #480]	; (8010ffc <tcp_input+0x4b8>)
 8010e1c:	4872      	ldr	r0, [pc, #456]	; (8010fe8 <tcp_input+0x4a4>)
 8010e1e:	f006 fac3 	bl	80173a8 <iprintf>
      if (prev != NULL) {
 8010e22:	69bb      	ldr	r3, [r7, #24]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d00a      	beq.n	8010e3e <tcp_input+0x2fa>
        prev->next = pcb->next;
 8010e28:	69fb      	ldr	r3, [r7, #28]
 8010e2a:	68da      	ldr	r2, [r3, #12]
 8010e2c:	69bb      	ldr	r3, [r7, #24]
 8010e2e:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8010e30:	4b73      	ldr	r3, [pc, #460]	; (8011000 <tcp_input+0x4bc>)
 8010e32:	681a      	ldr	r2, [r3, #0]
 8010e34:	69fb      	ldr	r3, [r7, #28]
 8010e36:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8010e38:	4a71      	ldr	r2, [pc, #452]	; (8011000 <tcp_input+0x4bc>)
 8010e3a:	69fb      	ldr	r3, [r7, #28]
 8010e3c:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8010e3e:	69fb      	ldr	r3, [r7, #28]
 8010e40:	68db      	ldr	r3, [r3, #12]
 8010e42:	69fa      	ldr	r2, [r7, #28]
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d10f      	bne.n	8010e68 <tcp_input+0x324>
 8010e48:	4b65      	ldr	r3, [pc, #404]	; (8010fe0 <tcp_input+0x49c>)
 8010e4a:	22f4      	movs	r2, #244	; 0xf4
 8010e4c:	496d      	ldr	r1, [pc, #436]	; (8011004 <tcp_input+0x4c0>)
 8010e4e:	4866      	ldr	r0, [pc, #408]	; (8010fe8 <tcp_input+0x4a4>)
 8010e50:	f006 faaa 	bl	80173a8 <iprintf>
      break;
 8010e54:	e008      	b.n	8010e68 <tcp_input+0x324>
    }
    prev = pcb;
 8010e56:	69fb      	ldr	r3, [r7, #28]
 8010e58:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010e5a:	69fb      	ldr	r3, [r7, #28]
 8010e5c:	68db      	ldr	r3, [r3, #12]
 8010e5e:	61fb      	str	r3, [r7, #28]
 8010e60:	69fb      	ldr	r3, [r7, #28]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d198      	bne.n	8010d98 <tcp_input+0x254>
 8010e66:	e000      	b.n	8010e6a <tcp_input+0x326>
      break;
 8010e68:	bf00      	nop
  }

  if (pcb == NULL) {
 8010e6a:	69fb      	ldr	r3, [r7, #28]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d173      	bne.n	8010f58 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010e70:	4b65      	ldr	r3, [pc, #404]	; (8011008 <tcp_input+0x4c4>)
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	61fb      	str	r3, [r7, #28]
 8010e76:	e02f      	b.n	8010ed8 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8010e78:	69fb      	ldr	r3, [r7, #28]
 8010e7a:	7d1b      	ldrb	r3, [r3, #20]
 8010e7c:	2b0a      	cmp	r3, #10
 8010e7e:	d005      	beq.n	8010e8c <tcp_input+0x348>
 8010e80:	4b57      	ldr	r3, [pc, #348]	; (8010fe0 <tcp_input+0x49c>)
 8010e82:	22fe      	movs	r2, #254	; 0xfe
 8010e84:	4961      	ldr	r1, [pc, #388]	; (801100c <tcp_input+0x4c8>)
 8010e86:	4858      	ldr	r0, [pc, #352]	; (8010fe8 <tcp_input+0x4a4>)
 8010e88:	f006 fa8e 	bl	80173a8 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 8010e8c:	69fb      	ldr	r3, [r7, #28]
 8010e8e:	8b1a      	ldrh	r2, [r3, #24]
 8010e90:	4b58      	ldr	r3, [pc, #352]	; (8010ff4 <tcp_input+0x4b0>)
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	881b      	ldrh	r3, [r3, #0]
 8010e96:	b29b      	uxth	r3, r3
 8010e98:	429a      	cmp	r2, r3
 8010e9a:	d11a      	bne.n	8010ed2 <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 8010e9c:	69fb      	ldr	r3, [r7, #28]
 8010e9e:	8ada      	ldrh	r2, [r3, #22]
 8010ea0:	4b54      	ldr	r3, [pc, #336]	; (8010ff4 <tcp_input+0x4b0>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	885b      	ldrh	r3, [r3, #2]
 8010ea6:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8010ea8:	429a      	cmp	r2, r3
 8010eaa:	d112      	bne.n	8010ed2 <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8010eac:	69fb      	ldr	r3, [r7, #28]
 8010eae:	685a      	ldr	r2, [r3, #4]
 8010eb0:	4b51      	ldr	r3, [pc, #324]	; (8010ff8 <tcp_input+0x4b4>)
 8010eb2:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8010eb4:	429a      	cmp	r2, r3
 8010eb6:	d10c      	bne.n	8010ed2 <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010eb8:	69fb      	ldr	r3, [r7, #28]
 8010eba:	681a      	ldr	r2, [r3, #0]
 8010ebc:	4b4e      	ldr	r3, [pc, #312]	; (8010ff8 <tcp_input+0x4b4>)
 8010ebe:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8010ec0:	429a      	cmp	r2, r3
 8010ec2:	d106      	bne.n	8010ed2 <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 8010ec4:	69f8      	ldr	r0, [r7, #28]
 8010ec6:	f000 fb15 	bl	80114f4 <tcp_timewait_input>
        pbuf_free(p);
 8010eca:	6878      	ldr	r0, [r7, #4]
 8010ecc:	f7fe f9f6 	bl	800f2bc <pbuf_free>
        return;
 8010ed0:	e1da      	b.n	8011288 <tcp_input+0x744>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010ed2:	69fb      	ldr	r3, [r7, #28]
 8010ed4:	68db      	ldr	r3, [r3, #12]
 8010ed6:	61fb      	str	r3, [r7, #28]
 8010ed8:	69fb      	ldr	r3, [r7, #28]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d1cc      	bne.n	8010e78 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8010ede:	2300      	movs	r3, #0
 8010ee0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8010ee2:	4b4b      	ldr	r3, [pc, #300]	; (8011010 <tcp_input+0x4cc>)
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	617b      	str	r3, [r7, #20]
 8010ee8:	e019      	b.n	8010f1e <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 8010eea:	697b      	ldr	r3, [r7, #20]
 8010eec:	8ada      	ldrh	r2, [r3, #22]
 8010eee:	4b41      	ldr	r3, [pc, #260]	; (8010ff4 <tcp_input+0x4b0>)
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	885b      	ldrh	r3, [r3, #2]
 8010ef4:	b29b      	uxth	r3, r3
 8010ef6:	429a      	cmp	r2, r3
 8010ef8:	d10c      	bne.n	8010f14 <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8010efa:	697b      	ldr	r3, [r7, #20]
 8010efc:	681a      	ldr	r2, [r3, #0]
 8010efe:	4b3e      	ldr	r3, [pc, #248]	; (8010ff8 <tcp_input+0x4b4>)
 8010f00:	695b      	ldr	r3, [r3, #20]
 8010f02:	429a      	cmp	r2, r3
 8010f04:	d00f      	beq.n	8010f26 <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8010f06:	697b      	ldr	r3, [r7, #20]
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d00d      	beq.n	8010f28 <tcp_input+0x3e4>
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d009      	beq.n	8010f28 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8010f14:	697b      	ldr	r3, [r7, #20]
 8010f16:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8010f18:	697b      	ldr	r3, [r7, #20]
 8010f1a:	68db      	ldr	r3, [r3, #12]
 8010f1c:	617b      	str	r3, [r7, #20]
 8010f1e:	697b      	ldr	r3, [r7, #20]
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d1e2      	bne.n	8010eea <tcp_input+0x3a6>
 8010f24:	e000      	b.n	8010f28 <tcp_input+0x3e4>
            break;
 8010f26:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8010f28:	697b      	ldr	r3, [r7, #20]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d014      	beq.n	8010f58 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8010f2e:	69bb      	ldr	r3, [r7, #24]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d00a      	beq.n	8010f4a <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8010f34:	697b      	ldr	r3, [r7, #20]
 8010f36:	68da      	ldr	r2, [r3, #12]
 8010f38:	69bb      	ldr	r3, [r7, #24]
 8010f3a:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8010f3c:	4b34      	ldr	r3, [pc, #208]	; (8011010 <tcp_input+0x4cc>)
 8010f3e:	681a      	ldr	r2, [r3, #0]
 8010f40:	697b      	ldr	r3, [r7, #20]
 8010f42:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8010f44:	4a32      	ldr	r2, [pc, #200]	; (8011010 <tcp_input+0x4cc>)
 8010f46:	697b      	ldr	r3, [r7, #20]
 8010f48:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 8010f4a:	6978      	ldr	r0, [r7, #20]
 8010f4c:	f000 f9f0 	bl	8011330 <tcp_listen_input>
      pbuf_free(p);
 8010f50:	6878      	ldr	r0, [r7, #4]
 8010f52:	f7fe f9b3 	bl	800f2bc <pbuf_free>
      return;
 8010f56:	e197      	b.n	8011288 <tcp_input+0x744>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 8010f58:	69fb      	ldr	r3, [r7, #28]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	f000 8164 	beq.w	8011228 <tcp_input+0x6e4>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8010f60:	4b2c      	ldr	r3, [pc, #176]	; (8011014 <tcp_input+0x4d0>)
 8010f62:	2200      	movs	r2, #0
 8010f64:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	891a      	ldrh	r2, [r3, #8]
 8010f6a:	4b2a      	ldr	r3, [pc, #168]	; (8011014 <tcp_input+0x4d0>)
 8010f6c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8010f6e:	4a29      	ldr	r2, [pc, #164]	; (8011014 <tcp_input+0x4d0>)
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8010f74:	4b1f      	ldr	r3, [pc, #124]	; (8010ff4 <tcp_input+0x4b0>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	4a26      	ldr	r2, [pc, #152]	; (8011014 <tcp_input+0x4d0>)
 8010f7a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8010f7c:	4b26      	ldr	r3, [pc, #152]	; (8011018 <tcp_input+0x4d4>)
 8010f7e:	2200      	movs	r2, #0
 8010f80:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8010f82:	4b26      	ldr	r3, [pc, #152]	; (801101c <tcp_input+0x4d8>)
 8010f84:	2200      	movs	r2, #0
 8010f86:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8010f88:	4b25      	ldr	r3, [pc, #148]	; (8011020 <tcp_input+0x4dc>)
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8010f8e:	4b25      	ldr	r3, [pc, #148]	; (8011024 <tcp_input+0x4e0>)
 8010f90:	781b      	ldrb	r3, [r3, #0]
 8010f92:	f003 0308 	and.w	r3, r3, #8
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d006      	beq.n	8010fa8 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	7b5b      	ldrb	r3, [r3, #13]
 8010f9e:	f043 0301 	orr.w	r3, r3, #1
 8010fa2:	b2da      	uxtb	r2, r3
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8010fa8:	69fb      	ldr	r3, [r7, #28]
 8010faa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d03d      	beq.n	801102c <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8010fb0:	69f8      	ldr	r0, [r7, #28]
 8010fb2:	f7ff fa59 	bl	8010468 <tcp_process_refused_data>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	f113 0f0d 	cmn.w	r3, #13
 8010fbc:	d007      	beq.n	8010fce <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8010fbe:	69fb      	ldr	r3, [r7, #28]
 8010fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d032      	beq.n	801102c <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8010fc6:	4b18      	ldr	r3, [pc, #96]	; (8011028 <tcp_input+0x4e4>)
 8010fc8:	881b      	ldrh	r3, [r3, #0]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d02e      	beq.n	801102c <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8010fce:	69fb      	ldr	r3, [r7, #28]
 8010fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	f040 8108 	bne.w	80111e8 <tcp_input+0x6a4>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8010fd8:	69f8      	ldr	r0, [r7, #28]
 8010fda:	f002 fa0b 	bl	80133f4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8010fde:	e103      	b.n	80111e8 <tcp_input+0x6a4>
 8010fe0:	08019344 	.word	0x08019344
 8010fe4:	080193dc 	.word	0x080193dc
 8010fe8:	08019388 	.word	0x08019388
 8010fec:	08019404 	.word	0x08019404
 8010ff0:	08019430 	.word	0x08019430
 8010ff4:	2000420c 	.word	0x2000420c
 8010ff8:	200075f8 	.word	0x200075f8
 8010ffc:	08019458 	.word	0x08019458
 8011000:	2000ac84 	.word	0x2000ac84
 8011004:	08019484 	.word	0x08019484
 8011008:	2000ac94 	.word	0x2000ac94
 801100c:	080194b0 	.word	0x080194b0
 8011010:	2000ac8c 	.word	0x2000ac8c
 8011014:	200041fc 	.word	0x200041fc
 8011018:	2000422c 	.word	0x2000422c
 801101c:	20004229 	.word	0x20004229
 8011020:	20004224 	.word	0x20004224
 8011024:	20004228 	.word	0x20004228
 8011028:	20004226 	.word	0x20004226
      }
    }
    tcp_input_pcb = pcb;
 801102c:	4a98      	ldr	r2, [pc, #608]	; (8011290 <tcp_input+0x74c>)
 801102e:	69fb      	ldr	r3, [r7, #28]
 8011030:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8011032:	69f8      	ldr	r0, [r7, #28]
 8011034:	f000 fac6 	bl	80115c4 <tcp_process>
 8011038:	4603      	mov	r3, r0
 801103a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801103c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011040:	f113 0f0d 	cmn.w	r3, #13
 8011044:	f000 80d2 	beq.w	80111ec <tcp_input+0x6a8>
      if (recv_flags & TF_RESET) {
 8011048:	4b92      	ldr	r3, [pc, #584]	; (8011294 <tcp_input+0x750>)
 801104a:	781b      	ldrb	r3, [r3, #0]
 801104c:	f003 0308 	and.w	r3, r3, #8
 8011050:	2b00      	cmp	r3, #0
 8011052:	d016      	beq.n	8011082 <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8011054:	69fb      	ldr	r3, [r7, #28]
 8011056:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801105a:	2b00      	cmp	r3, #0
 801105c:	d008      	beq.n	8011070 <tcp_input+0x52c>
 801105e:	69fb      	ldr	r3, [r7, #28]
 8011060:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011064:	69fa      	ldr	r2, [r7, #28]
 8011066:	6912      	ldr	r2, [r2, #16]
 8011068:	f06f 010d 	mvn.w	r1, #13
 801106c:	4610      	mov	r0, r2
 801106e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8011070:	69f9      	ldr	r1, [r7, #28]
 8011072:	4889      	ldr	r0, [pc, #548]	; (8011298 <tcp_input+0x754>)
 8011074:	f7ff fc4c 	bl	8010910 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 8011078:	69f9      	ldr	r1, [r7, #28]
 801107a:	2000      	movs	r0, #0
 801107c:	f7fd fbcc 	bl	800e818 <memp_free>
 8011080:	e0bf      	b.n	8011202 <tcp_input+0x6be>
      } else {
        err = ERR_OK;
 8011082:	2300      	movs	r3, #0
 8011084:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8011086:	4b85      	ldr	r3, [pc, #532]	; (801129c <tcp_input+0x758>)
 8011088:	881b      	ldrh	r3, [r3, #0]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d01b      	beq.n	80110c6 <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801108e:	4b83      	ldr	r3, [pc, #524]	; (801129c <tcp_input+0x758>)
 8011090:	881b      	ldrh	r3, [r3, #0]
 8011092:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8011094:	69fb      	ldr	r3, [r7, #28]
 8011096:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011098:	2b00      	cmp	r3, #0
 801109a:	d009      	beq.n	80110b0 <tcp_input+0x56c>
 801109c:	69fb      	ldr	r3, [r7, #28]
 801109e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80110a0:	69fa      	ldr	r2, [r7, #28]
 80110a2:	6910      	ldr	r0, [r2, #16]
 80110a4:	89fa      	ldrh	r2, [r7, #14]
 80110a6:	69f9      	ldr	r1, [r7, #28]
 80110a8:	4798      	blx	r3
 80110aa:	4603      	mov	r3, r0
 80110ac:	74fb      	strb	r3, [r7, #19]
 80110ae:	e001      	b.n	80110b4 <tcp_input+0x570>
 80110b0:	2300      	movs	r3, #0
 80110b2:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80110b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80110b8:	f113 0f0d 	cmn.w	r3, #13
 80110bc:	f000 8098 	beq.w	80111f0 <tcp_input+0x6ac>
              goto aborted;
            }
          }
          recv_acked = 0;
 80110c0:	4b76      	ldr	r3, [pc, #472]	; (801129c <tcp_input+0x758>)
 80110c2:	2200      	movs	r2, #0
 80110c4:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80110c6:	69f8      	ldr	r0, [r7, #28]
 80110c8:	f000 f900 	bl	80112cc <tcp_input_delayed_close>
 80110cc:	4603      	mov	r3, r0
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	f040 8090 	bne.w	80111f4 <tcp_input+0x6b0>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80110d4:	4b72      	ldr	r3, [pc, #456]	; (80112a0 <tcp_input+0x75c>)
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d041      	beq.n	8011160 <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80110dc:	69fb      	ldr	r3, [r7, #28]
 80110de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d006      	beq.n	80110f2 <tcp_input+0x5ae>
 80110e4:	4b6f      	ldr	r3, [pc, #444]	; (80112a4 <tcp_input+0x760>)
 80110e6:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80110ea:	496f      	ldr	r1, [pc, #444]	; (80112a8 <tcp_input+0x764>)
 80110ec:	486f      	ldr	r0, [pc, #444]	; (80112ac <tcp_input+0x768>)
 80110ee:	f006 f95b 	bl	80173a8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80110f2:	69fb      	ldr	r3, [r7, #28]
 80110f4:	7e9b      	ldrb	r3, [r3, #26]
 80110f6:	f003 0310 	and.w	r3, r3, #16
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d008      	beq.n	8011110 <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80110fe:	4b68      	ldr	r3, [pc, #416]	; (80112a0 <tcp_input+0x75c>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	4618      	mov	r0, r3
 8011104:	f7fe f8da 	bl	800f2bc <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8011108:	69f8      	ldr	r0, [r7, #28]
 801110a:	f7fe fdd5 	bl	800fcb8 <tcp_abort>
            goto aborted;
 801110e:	e078      	b.n	8011202 <tcp_input+0x6be>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8011110:	69fb      	ldr	r3, [r7, #28]
 8011112:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011116:	2b00      	cmp	r3, #0
 8011118:	d00c      	beq.n	8011134 <tcp_input+0x5f0>
 801111a:	69fb      	ldr	r3, [r7, #28]
 801111c:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8011120:	69fb      	ldr	r3, [r7, #28]
 8011122:	6918      	ldr	r0, [r3, #16]
 8011124:	4b5e      	ldr	r3, [pc, #376]	; (80112a0 <tcp_input+0x75c>)
 8011126:	681a      	ldr	r2, [r3, #0]
 8011128:	2300      	movs	r3, #0
 801112a:	69f9      	ldr	r1, [r7, #28]
 801112c:	47a0      	blx	r4
 801112e:	4603      	mov	r3, r0
 8011130:	74fb      	strb	r3, [r7, #19]
 8011132:	e008      	b.n	8011146 <tcp_input+0x602>
 8011134:	4b5a      	ldr	r3, [pc, #360]	; (80112a0 <tcp_input+0x75c>)
 8011136:	681a      	ldr	r2, [r3, #0]
 8011138:	2300      	movs	r3, #0
 801113a:	69f9      	ldr	r1, [r7, #28]
 801113c:	2000      	movs	r0, #0
 801113e:	f7ff fa44 	bl	80105ca <tcp_recv_null>
 8011142:	4603      	mov	r3, r0
 8011144:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8011146:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801114a:	f113 0f0d 	cmn.w	r3, #13
 801114e:	d053      	beq.n	80111f8 <tcp_input+0x6b4>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8011150:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011154:	2b00      	cmp	r3, #0
 8011156:	d003      	beq.n	8011160 <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8011158:	4b51      	ldr	r3, [pc, #324]	; (80112a0 <tcp_input+0x75c>)
 801115a:	681a      	ldr	r2, [r3, #0]
 801115c:	69fb      	ldr	r3, [r7, #28]
 801115e:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8011160:	4b4c      	ldr	r3, [pc, #304]	; (8011294 <tcp_input+0x750>)
 8011162:	781b      	ldrb	r3, [r3, #0]
 8011164:	f003 0320 	and.w	r3, r3, #32
 8011168:	2b00      	cmp	r3, #0
 801116a:	d030      	beq.n	80111ce <tcp_input+0x68a>
          if (pcb->refused_data != NULL) {
 801116c:	69fb      	ldr	r3, [r7, #28]
 801116e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011170:	2b00      	cmp	r3, #0
 8011172:	d009      	beq.n	8011188 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8011174:	69fb      	ldr	r3, [r7, #28]
 8011176:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011178:	7b5a      	ldrb	r2, [r3, #13]
 801117a:	69fb      	ldr	r3, [r7, #28]
 801117c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801117e:	f042 0220 	orr.w	r2, r2, #32
 8011182:	b2d2      	uxtb	r2, r2
 8011184:	735a      	strb	r2, [r3, #13]
 8011186:	e022      	b.n	80111ce <tcp_input+0x68a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011188:	69fb      	ldr	r3, [r7, #28]
 801118a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801118c:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011190:	d005      	beq.n	801119e <tcp_input+0x65a>
              pcb->rcv_wnd++;
 8011192:	69fb      	ldr	r3, [r7, #28]
 8011194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011196:	3301      	adds	r3, #1
 8011198:	b29a      	uxth	r2, r3
 801119a:	69fb      	ldr	r3, [r7, #28]
 801119c:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801119e:	69fb      	ldr	r3, [r7, #28]
 80111a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d00b      	beq.n	80111c0 <tcp_input+0x67c>
 80111a8:	69fb      	ldr	r3, [r7, #28]
 80111aa:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 80111ae:	69fb      	ldr	r3, [r7, #28]
 80111b0:	6918      	ldr	r0, [r3, #16]
 80111b2:	2300      	movs	r3, #0
 80111b4:	2200      	movs	r2, #0
 80111b6:	69f9      	ldr	r1, [r7, #28]
 80111b8:	47a0      	blx	r4
 80111ba:	4603      	mov	r3, r0
 80111bc:	74fb      	strb	r3, [r7, #19]
 80111be:	e001      	b.n	80111c4 <tcp_input+0x680>
 80111c0:	2300      	movs	r3, #0
 80111c2:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80111c4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80111c8:	f113 0f0d 	cmn.w	r3, #13
 80111cc:	d016      	beq.n	80111fc <tcp_input+0x6b8>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80111ce:	4b30      	ldr	r3, [pc, #192]	; (8011290 <tcp_input+0x74c>)
 80111d0:	2200      	movs	r2, #0
 80111d2:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80111d4:	69f8      	ldr	r0, [r7, #28]
 80111d6:	f000 f879 	bl	80112cc <tcp_input_delayed_close>
 80111da:	4603      	mov	r3, r0
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d10f      	bne.n	8011200 <tcp_input+0x6bc>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80111e0:	69f8      	ldr	r0, [r7, #28]
 80111e2:	f002 f963 	bl	80134ac <tcp_output>
 80111e6:	e00c      	b.n	8011202 <tcp_input+0x6be>
        goto aborted;
 80111e8:	bf00      	nop
 80111ea:	e00a      	b.n	8011202 <tcp_input+0x6be>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80111ec:	bf00      	nop
 80111ee:	e008      	b.n	8011202 <tcp_input+0x6be>
              goto aborted;
 80111f0:	bf00      	nop
 80111f2:	e006      	b.n	8011202 <tcp_input+0x6be>
          goto aborted;
 80111f4:	bf00      	nop
 80111f6:	e004      	b.n	8011202 <tcp_input+0x6be>
            goto aborted;
 80111f8:	bf00      	nop
 80111fa:	e002      	b.n	8011202 <tcp_input+0x6be>
              goto aborted;
 80111fc:	bf00      	nop
 80111fe:	e000      	b.n	8011202 <tcp_input+0x6be>
          goto aborted;
 8011200:	bf00      	nop
    tcp_input_pcb = NULL;
 8011202:	4b23      	ldr	r3, [pc, #140]	; (8011290 <tcp_input+0x74c>)
 8011204:	2200      	movs	r2, #0
 8011206:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8011208:	4b25      	ldr	r3, [pc, #148]	; (80112a0 <tcp_input+0x75c>)
 801120a:	2200      	movs	r2, #0
 801120c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 801120e:	4b28      	ldr	r3, [pc, #160]	; (80112b0 <tcp_input+0x76c>)
 8011210:	685b      	ldr	r3, [r3, #4]
 8011212:	2b00      	cmp	r3, #0
 8011214:	d037      	beq.n	8011286 <tcp_input+0x742>
    {
      pbuf_free(inseg.p);
 8011216:	4b26      	ldr	r3, [pc, #152]	; (80112b0 <tcp_input+0x76c>)
 8011218:	685b      	ldr	r3, [r3, #4]
 801121a:	4618      	mov	r0, r3
 801121c:	f7fe f84e 	bl	800f2bc <pbuf_free>
      inseg.p = NULL;
 8011220:	4b23      	ldr	r3, [pc, #140]	; (80112b0 <tcp_input+0x76c>)
 8011222:	2200      	movs	r2, #0
 8011224:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8011226:	e02e      	b.n	8011286 <tcp_input+0x742>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8011228:	4b22      	ldr	r3, [pc, #136]	; (80112b4 <tcp_input+0x770>)
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	899b      	ldrh	r3, [r3, #12]
 801122e:	b29b      	uxth	r3, r3
 8011230:	4618      	mov	r0, r3
 8011232:	f7fc feb3 	bl	800df9c <lwip_htons>
 8011236:	4603      	mov	r3, r0
 8011238:	f003 0304 	and.w	r3, r3, #4
 801123c:	2b00      	cmp	r3, #0
 801123e:	d115      	bne.n	801126c <tcp_input+0x728>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011240:	4b1d      	ldr	r3, [pc, #116]	; (80112b8 <tcp_input+0x774>)
 8011242:	6818      	ldr	r0, [r3, #0]
 8011244:	4b1d      	ldr	r3, [pc, #116]	; (80112bc <tcp_input+0x778>)
 8011246:	881b      	ldrh	r3, [r3, #0]
 8011248:	461a      	mov	r2, r3
 801124a:	4b1d      	ldr	r3, [pc, #116]	; (80112c0 <tcp_input+0x77c>)
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011250:	4b18      	ldr	r3, [pc, #96]	; (80112b4 <tcp_input+0x770>)
 8011252:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011254:	885b      	ldrh	r3, [r3, #2]
 8011256:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011258:	4a16      	ldr	r2, [pc, #88]	; (80112b4 <tcp_input+0x770>)
 801125a:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801125c:	8812      	ldrh	r2, [r2, #0]
 801125e:	b292      	uxth	r2, r2
 8011260:	9201      	str	r2, [sp, #4]
 8011262:	9300      	str	r3, [sp, #0]
 8011264:	4b17      	ldr	r3, [pc, #92]	; (80112c4 <tcp_input+0x780>)
 8011266:	4a18      	ldr	r2, [pc, #96]	; (80112c8 <tcp_input+0x784>)
 8011268:	f002 fbaa 	bl	80139c0 <tcp_rst>
    pbuf_free(p);
 801126c:	6878      	ldr	r0, [r7, #4]
 801126e:	f7fe f825 	bl	800f2bc <pbuf_free>
  return;
 8011272:	e008      	b.n	8011286 <tcp_input+0x742>
    goto dropped;
 8011274:	bf00      	nop
 8011276:	e002      	b.n	801127e <tcp_input+0x73a>
dropped:
 8011278:	bf00      	nop
 801127a:	e000      	b.n	801127e <tcp_input+0x73a>
      goto dropped;
 801127c:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801127e:	6878      	ldr	r0, [r7, #4]
 8011280:	f7fe f81c 	bl	800f2bc <pbuf_free>
 8011284:	e000      	b.n	8011288 <tcp_input+0x744>
  return;
 8011286:	bf00      	nop
}
 8011288:	3724      	adds	r7, #36	; 0x24
 801128a:	46bd      	mov	sp, r7
 801128c:	bd90      	pop	{r4, r7, pc}
 801128e:	bf00      	nop
 8011290:	2000ac98 	.word	0x2000ac98
 8011294:	20004229 	.word	0x20004229
 8011298:	2000ac84 	.word	0x2000ac84
 801129c:	20004224 	.word	0x20004224
 80112a0:	2000422c 	.word	0x2000422c
 80112a4:	08019344 	.word	0x08019344
 80112a8:	080194e0 	.word	0x080194e0
 80112ac:	08019388 	.word	0x08019388
 80112b0:	200041fc 	.word	0x200041fc
 80112b4:	2000420c 	.word	0x2000420c
 80112b8:	20004220 	.word	0x20004220
 80112bc:	20004226 	.word	0x20004226
 80112c0:	2000421c 	.word	0x2000421c
 80112c4:	20007608 	.word	0x20007608
 80112c8:	2000760c 	.word	0x2000760c

080112cc <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80112cc:	b580      	push	{r7, lr}
 80112ce:	b082      	sub	sp, #8
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 80112d4:	4b14      	ldr	r3, [pc, #80]	; (8011328 <tcp_input_delayed_close+0x5c>)
 80112d6:	781b      	ldrb	r3, [r3, #0]
 80112d8:	f003 0310 	and.w	r3, r3, #16
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d01d      	beq.n	801131c <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	7e9b      	ldrb	r3, [r3, #26]
 80112e4:	f003 0310 	and.w	r3, r3, #16
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d10d      	bne.n	8011308 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d008      	beq.n	8011308 <tcp_input_delayed_close+0x3c>
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80112fc:	687a      	ldr	r2, [r7, #4]
 80112fe:	6912      	ldr	r2, [r2, #16]
 8011300:	f06f 010e 	mvn.w	r1, #14
 8011304:	4610      	mov	r0, r2
 8011306:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8011308:	6879      	ldr	r1, [r7, #4]
 801130a:	4808      	ldr	r0, [pc, #32]	; (801132c <tcp_input_delayed_close+0x60>)
 801130c:	f7ff fb00 	bl	8010910 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8011310:	6879      	ldr	r1, [r7, #4]
 8011312:	2000      	movs	r0, #0
 8011314:	f7fd fa80 	bl	800e818 <memp_free>
    return 1;
 8011318:	2301      	movs	r3, #1
 801131a:	e000      	b.n	801131e <tcp_input_delayed_close+0x52>
  }
  return 0;
 801131c:	2300      	movs	r3, #0
}
 801131e:	4618      	mov	r0, r3
 8011320:	3708      	adds	r7, #8
 8011322:	46bd      	mov	sp, r7
 8011324:	bd80      	pop	{r7, pc}
 8011326:	bf00      	nop
 8011328:	20004229 	.word	0x20004229
 801132c:	2000ac84 	.word	0x2000ac84

08011330 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8011330:	b580      	push	{r7, lr}
 8011332:	b088      	sub	sp, #32
 8011334:	af02      	add	r7, sp, #8
 8011336:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8011338:	4b64      	ldr	r3, [pc, #400]	; (80114cc <tcp_listen_input+0x19c>)
 801133a:	781b      	ldrb	r3, [r3, #0]
 801133c:	f003 0304 	and.w	r3, r3, #4
 8011340:	2b00      	cmp	r3, #0
 8011342:	f040 80bc 	bne.w	80114be <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8011346:	4b61      	ldr	r3, [pc, #388]	; (80114cc <tcp_listen_input+0x19c>)
 8011348:	781b      	ldrb	r3, [r3, #0]
 801134a:	f003 0310 	and.w	r3, r3, #16
 801134e:	2b00      	cmp	r3, #0
 8011350:	d016      	beq.n	8011380 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011352:	4b5f      	ldr	r3, [pc, #380]	; (80114d0 <tcp_listen_input+0x1a0>)
 8011354:	6818      	ldr	r0, [r3, #0]
 8011356:	4b5f      	ldr	r3, [pc, #380]	; (80114d4 <tcp_listen_input+0x1a4>)
 8011358:	881b      	ldrh	r3, [r3, #0]
 801135a:	461a      	mov	r2, r3
 801135c:	4b5e      	ldr	r3, [pc, #376]	; (80114d8 <tcp_listen_input+0x1a8>)
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011362:	4b5e      	ldr	r3, [pc, #376]	; (80114dc <tcp_listen_input+0x1ac>)
 8011364:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011366:	885b      	ldrh	r3, [r3, #2]
 8011368:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801136a:	4a5c      	ldr	r2, [pc, #368]	; (80114dc <tcp_listen_input+0x1ac>)
 801136c:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801136e:	8812      	ldrh	r2, [r2, #0]
 8011370:	b292      	uxth	r2, r2
 8011372:	9201      	str	r2, [sp, #4]
 8011374:	9300      	str	r3, [sp, #0]
 8011376:	4b5a      	ldr	r3, [pc, #360]	; (80114e0 <tcp_listen_input+0x1b0>)
 8011378:	4a5a      	ldr	r2, [pc, #360]	; (80114e4 <tcp_listen_input+0x1b4>)
 801137a:	f002 fb21 	bl	80139c0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801137e:	e0a0      	b.n	80114c2 <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 8011380:	4b52      	ldr	r3, [pc, #328]	; (80114cc <tcp_listen_input+0x19c>)
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	f003 0302 	and.w	r3, r3, #2
 8011388:	2b00      	cmp	r3, #0
 801138a:	f000 809a 	beq.w	80114c2 <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	7d5b      	ldrb	r3, [r3, #21]
 8011392:	4618      	mov	r0, r3
 8011394:	f7ff f9f8 	bl	8010788 <tcp_alloc>
 8011398:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801139a:	697b      	ldr	r3, [r7, #20]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d111      	bne.n	80113c4 <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	699b      	ldr	r3, [r3, #24]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d00a      	beq.n	80113be <tcp_listen_input+0x8e>
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	699b      	ldr	r3, [r3, #24]
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	6910      	ldr	r0, [r2, #16]
 80113b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80113b4:	2100      	movs	r1, #0
 80113b6:	4798      	blx	r3
 80113b8:	4603      	mov	r3, r0
 80113ba:	73bb      	strb	r3, [r7, #14]
      return;
 80113bc:	e082      	b.n	80114c4 <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80113be:	23f0      	movs	r3, #240	; 0xf0
 80113c0:	73bb      	strb	r3, [r7, #14]
      return;
 80113c2:	e07f      	b.n	80114c4 <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80113c4:	4b48      	ldr	r3, [pc, #288]	; (80114e8 <tcp_listen_input+0x1b8>)
 80113c6:	695a      	ldr	r2, [r3, #20]
 80113c8:	697b      	ldr	r3, [r7, #20]
 80113ca:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80113cc:	4b46      	ldr	r3, [pc, #280]	; (80114e8 <tcp_listen_input+0x1b8>)
 80113ce:	691a      	ldr	r2, [r3, #16]
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	8ada      	ldrh	r2, [r3, #22]
 80113d8:	697b      	ldr	r3, [r7, #20]
 80113da:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80113dc:	4b3f      	ldr	r3, [pc, #252]	; (80114dc <tcp_listen_input+0x1ac>)
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	881b      	ldrh	r3, [r3, #0]
 80113e2:	b29a      	uxth	r2, r3
 80113e4:	697b      	ldr	r3, [r7, #20]
 80113e6:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80113e8:	697b      	ldr	r3, [r7, #20]
 80113ea:	2203      	movs	r2, #3
 80113ec:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80113ee:	4b3a      	ldr	r3, [pc, #232]	; (80114d8 <tcp_listen_input+0x1a8>)
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	1c5a      	adds	r2, r3, #1
 80113f4:	697b      	ldr	r3, [r7, #20]
 80113f6:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80113f8:	697b      	ldr	r3, [r7, #20]
 80113fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80113fc:	697b      	ldr	r3, [r7, #20]
 80113fe:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8011400:	6978      	ldr	r0, [r7, #20]
 8011402:	f7ff fb01 	bl	8010a08 <tcp_next_iss>
 8011406:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8011408:	697b      	ldr	r3, [r7, #20]
 801140a:	693a      	ldr	r2, [r7, #16]
 801140c:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 801140e:	697b      	ldr	r3, [r7, #20]
 8011410:	693a      	ldr	r2, [r7, #16]
 8011412:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 8011414:	697b      	ldr	r3, [r7, #20]
 8011416:	693a      	ldr	r2, [r7, #16]
 8011418:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801141a:	697b      	ldr	r3, [r7, #20]
 801141c:	693a      	ldr	r2, [r7, #16]
 801141e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8011420:	4b2d      	ldr	r3, [pc, #180]	; (80114d8 <tcp_listen_input+0x1a8>)
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	1e5a      	subs	r2, r3, #1
 8011426:	697b      	ldr	r3, [r7, #20]
 8011428:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	691a      	ldr	r2, [r3, #16]
 801142e:	697b      	ldr	r3, [r7, #20]
 8011430:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8011432:	697b      	ldr	r3, [r7, #20]
 8011434:	687a      	ldr	r2, [r7, #4]
 8011436:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	7a1b      	ldrb	r3, [r3, #8]
 801143c:	f003 030c 	and.w	r3, r3, #12
 8011440:	b2da      	uxtb	r2, r3
 8011442:	697b      	ldr	r3, [r7, #20]
 8011444:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8011446:	4b29      	ldr	r3, [pc, #164]	; (80114ec <tcp_listen_input+0x1bc>)
 8011448:	681a      	ldr	r2, [r3, #0]
 801144a:	697b      	ldr	r3, [r7, #20]
 801144c:	60da      	str	r2, [r3, #12]
 801144e:	4a27      	ldr	r2, [pc, #156]	; (80114ec <tcp_listen_input+0x1bc>)
 8011450:	697b      	ldr	r3, [r7, #20]
 8011452:	6013      	str	r3, [r2, #0]
 8011454:	f002 fd04 	bl	8013e60 <tcp_timer_needed>
 8011458:	4b25      	ldr	r3, [pc, #148]	; (80114f0 <tcp_listen_input+0x1c0>)
 801145a:	2201      	movs	r2, #1
 801145c:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801145e:	6978      	ldr	r0, [r7, #20]
 8011460:	f001 fd14 	bl	8012e8c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8011464:	4b1d      	ldr	r3, [pc, #116]	; (80114dc <tcp_listen_input+0x1ac>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	89db      	ldrh	r3, [r3, #14]
 801146a:	b29a      	uxth	r2, r3
 801146c:	697b      	ldr	r3, [r7, #20]
 801146e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 8011472:	697b      	ldr	r3, [r7, #20]
 8011474:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8011478:	697b      	ldr	r3, [r7, #20]
 801147a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801147e:	697b      	ldr	r3, [r7, #20]
 8011480:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011482:	697b      	ldr	r3, [r7, #20]
 8011484:	3304      	adds	r3, #4
 8011486:	4619      	mov	r1, r3
 8011488:	4610      	mov	r0, r2
 801148a:	f7ff fad5 	bl	8010a38 <tcp_eff_send_mss_impl>
 801148e:	4603      	mov	r3, r0
 8011490:	461a      	mov	r2, r3
 8011492:	697b      	ldr	r3, [r7, #20]
 8011494:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8011496:	2112      	movs	r1, #18
 8011498:	6978      	ldr	r0, [r7, #20]
 801149a:	f001 feaf 	bl	80131fc <tcp_enqueue_flags>
 801149e:	4603      	mov	r3, r0
 80114a0:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80114a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d004      	beq.n	80114b4 <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 80114aa:	2100      	movs	r1, #0
 80114ac:	6978      	ldr	r0, [r7, #20]
 80114ae:	f7fe fb51 	bl	800fb54 <tcp_abandon>
      return;
 80114b2:	e007      	b.n	80114c4 <tcp_listen_input+0x194>
    tcp_output(npcb);
 80114b4:	6978      	ldr	r0, [r7, #20]
 80114b6:	f001 fff9 	bl	80134ac <tcp_output>
  return;
 80114ba:	bf00      	nop
 80114bc:	e001      	b.n	80114c2 <tcp_listen_input+0x192>
    return;
 80114be:	bf00      	nop
 80114c0:	e000      	b.n	80114c4 <tcp_listen_input+0x194>
  return;
 80114c2:	bf00      	nop
}
 80114c4:	3718      	adds	r7, #24
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bd80      	pop	{r7, pc}
 80114ca:	bf00      	nop
 80114cc:	20004228 	.word	0x20004228
 80114d0:	20004220 	.word	0x20004220
 80114d4:	20004226 	.word	0x20004226
 80114d8:	2000421c 	.word	0x2000421c
 80114dc:	2000420c 	.word	0x2000420c
 80114e0:	20007608 	.word	0x20007608
 80114e4:	2000760c 	.word	0x2000760c
 80114e8:	200075f8 	.word	0x200075f8
 80114ec:	2000ac84 	.word	0x2000ac84
 80114f0:	2000ac80 	.word	0x2000ac80

080114f4 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80114f4:	b580      	push	{r7, lr}
 80114f6:	b084      	sub	sp, #16
 80114f8:	af02      	add	r7, sp, #8
 80114fa:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80114fc:	4b29      	ldr	r3, [pc, #164]	; (80115a4 <tcp_timewait_input+0xb0>)
 80114fe:	781b      	ldrb	r3, [r3, #0]
 8011500:	f003 0304 	and.w	r3, r3, #4
 8011504:	2b00      	cmp	r3, #0
 8011506:	d147      	bne.n	8011598 <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8011508:	4b26      	ldr	r3, [pc, #152]	; (80115a4 <tcp_timewait_input+0xb0>)
 801150a:	781b      	ldrb	r3, [r3, #0]
 801150c:	f003 0302 	and.w	r3, r3, #2
 8011510:	2b00      	cmp	r3, #0
 8011512:	d027      	beq.n	8011564 <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8011514:	4b24      	ldr	r3, [pc, #144]	; (80115a8 <tcp_timewait_input+0xb4>)
 8011516:	681a      	ldr	r2, [r3, #0]
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801151c:	1ad3      	subs	r3, r2, r3
 801151e:	2b00      	cmp	r3, #0
 8011520:	db2a      	blt.n	8011578 <tcp_timewait_input+0x84>
 8011522:	4b21      	ldr	r3, [pc, #132]	; (80115a8 <tcp_timewait_input+0xb4>)
 8011524:	681a      	ldr	r2, [r3, #0]
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801152a:	6879      	ldr	r1, [r7, #4]
 801152c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801152e:	440b      	add	r3, r1
 8011530:	1ad3      	subs	r3, r2, r3
 8011532:	2b00      	cmp	r3, #0
 8011534:	dc20      	bgt.n	8011578 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011536:	4b1d      	ldr	r3, [pc, #116]	; (80115ac <tcp_timewait_input+0xb8>)
 8011538:	6818      	ldr	r0, [r3, #0]
 801153a:	4b1d      	ldr	r3, [pc, #116]	; (80115b0 <tcp_timewait_input+0xbc>)
 801153c:	881b      	ldrh	r3, [r3, #0]
 801153e:	461a      	mov	r2, r3
 8011540:	4b19      	ldr	r3, [pc, #100]	; (80115a8 <tcp_timewait_input+0xb4>)
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011546:	4b1b      	ldr	r3, [pc, #108]	; (80115b4 <tcp_timewait_input+0xc0>)
 8011548:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801154a:	885b      	ldrh	r3, [r3, #2]
 801154c:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801154e:	4a19      	ldr	r2, [pc, #100]	; (80115b4 <tcp_timewait_input+0xc0>)
 8011550:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011552:	8812      	ldrh	r2, [r2, #0]
 8011554:	b292      	uxth	r2, r2
 8011556:	9201      	str	r2, [sp, #4]
 8011558:	9300      	str	r3, [sp, #0]
 801155a:	4b17      	ldr	r3, [pc, #92]	; (80115b8 <tcp_timewait_input+0xc4>)
 801155c:	4a17      	ldr	r2, [pc, #92]	; (80115bc <tcp_timewait_input+0xc8>)
 801155e:	f002 fa2f 	bl	80139c0 <tcp_rst>
      return;
 8011562:	e01c      	b.n	801159e <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 8011564:	4b0f      	ldr	r3, [pc, #60]	; (80115a4 <tcp_timewait_input+0xb0>)
 8011566:	781b      	ldrb	r3, [r3, #0]
 8011568:	f003 0301 	and.w	r3, r3, #1
 801156c:	2b00      	cmp	r3, #0
 801156e:	d003      	beq.n	8011578 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8011570:	4b13      	ldr	r3, [pc, #76]	; (80115c0 <tcp_timewait_input+0xcc>)
 8011572:	681a      	ldr	r2, [r3, #0]
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8011578:	4b0d      	ldr	r3, [pc, #52]	; (80115b0 <tcp_timewait_input+0xbc>)
 801157a:	881b      	ldrh	r3, [r3, #0]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d00d      	beq.n	801159c <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	7e9b      	ldrb	r3, [r3, #26]
 8011584:	f043 0302 	orr.w	r3, r3, #2
 8011588:	b2da      	uxtb	r2, r3
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801158e:	6878      	ldr	r0, [r7, #4]
 8011590:	f001 ff8c 	bl	80134ac <tcp_output>
  }
  return;
 8011594:	bf00      	nop
 8011596:	e001      	b.n	801159c <tcp_timewait_input+0xa8>
    return;
 8011598:	bf00      	nop
 801159a:	e000      	b.n	801159e <tcp_timewait_input+0xaa>
  return;
 801159c:	bf00      	nop
}
 801159e:	3708      	adds	r7, #8
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}
 80115a4:	20004228 	.word	0x20004228
 80115a8:	2000421c 	.word	0x2000421c
 80115ac:	20004220 	.word	0x20004220
 80115b0:	20004226 	.word	0x20004226
 80115b4:	2000420c 	.word	0x2000420c
 80115b8:	20007608 	.word	0x20007608
 80115bc:	2000760c 	.word	0x2000760c
 80115c0:	2000ac88 	.word	0x2000ac88

080115c4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80115c4:	b580      	push	{r7, lr}
 80115c6:	b08a      	sub	sp, #40	; 0x28
 80115c8:	af02      	add	r7, sp, #8
 80115ca:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80115cc:	2300      	movs	r3, #0
 80115ce:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80115d0:	2300      	movs	r3, #0
 80115d2:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80115d4:	4ba4      	ldr	r3, [pc, #656]	; (8011868 <tcp_process+0x2a4>)
 80115d6:	781b      	ldrb	r3, [r3, #0]
 80115d8:	f003 0304 	and.w	r3, r3, #4
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d04e      	beq.n	801167e <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	7d1b      	ldrb	r3, [r3, #20]
 80115e4:	2b02      	cmp	r3, #2
 80115e6:	d108      	bne.n	80115fa <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80115ec:	4b9f      	ldr	r3, [pc, #636]	; (801186c <tcp_process+0x2a8>)
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	429a      	cmp	r2, r3
 80115f2:	d123      	bne.n	801163c <tcp_process+0x78>
        acceptable = 1;
 80115f4:	2301      	movs	r3, #1
 80115f6:	76fb      	strb	r3, [r7, #27]
 80115f8:	e020      	b.n	801163c <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80115fe:	4b9c      	ldr	r3, [pc, #624]	; (8011870 <tcp_process+0x2ac>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	429a      	cmp	r2, r3
 8011604:	d102      	bne.n	801160c <tcp_process+0x48>
        acceptable = 1;
 8011606:	2301      	movs	r3, #1
 8011608:	76fb      	strb	r3, [r7, #27]
 801160a:	e017      	b.n	801163c <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801160c:	4b98      	ldr	r3, [pc, #608]	; (8011870 <tcp_process+0x2ac>)
 801160e:	681a      	ldr	r2, [r3, #0]
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011614:	1ad3      	subs	r3, r2, r3
 8011616:	2b00      	cmp	r3, #0
 8011618:	db10      	blt.n	801163c <tcp_process+0x78>
 801161a:	4b95      	ldr	r3, [pc, #596]	; (8011870 <tcp_process+0x2ac>)
 801161c:	681a      	ldr	r2, [r3, #0]
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011622:	6879      	ldr	r1, [r7, #4]
 8011624:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011626:	440b      	add	r3, r1
 8011628:	1ad3      	subs	r3, r2, r3
 801162a:	2b00      	cmp	r3, #0
 801162c:	dc06      	bgt.n	801163c <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	7e9b      	ldrb	r3, [r3, #26]
 8011632:	f043 0302 	orr.w	r3, r3, #2
 8011636:	b2da      	uxtb	r2, r3
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801163c:	7efb      	ldrb	r3, [r7, #27]
 801163e:	2b00      	cmp	r3, #0
 8011640:	d01b      	beq.n	801167a <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	7d1b      	ldrb	r3, [r3, #20]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d106      	bne.n	8011658 <tcp_process+0x94>
 801164a:	4b8a      	ldr	r3, [pc, #552]	; (8011874 <tcp_process+0x2b0>)
 801164c:	f240 22e7 	movw	r2, #743	; 0x2e7
 8011650:	4989      	ldr	r1, [pc, #548]	; (8011878 <tcp_process+0x2b4>)
 8011652:	488a      	ldr	r0, [pc, #552]	; (801187c <tcp_process+0x2b8>)
 8011654:	f005 fea8 	bl	80173a8 <iprintf>
      recv_flags |= TF_RESET;
 8011658:	4b89      	ldr	r3, [pc, #548]	; (8011880 <tcp_process+0x2bc>)
 801165a:	781b      	ldrb	r3, [r3, #0]
 801165c:	f043 0308 	orr.w	r3, r3, #8
 8011660:	b2da      	uxtb	r2, r3
 8011662:	4b87      	ldr	r3, [pc, #540]	; (8011880 <tcp_process+0x2bc>)
 8011664:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	7e9b      	ldrb	r3, [r3, #26]
 801166a:	f023 0301 	bic.w	r3, r3, #1
 801166e:	b2da      	uxtb	r2, r3
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 8011674:	f06f 030d 	mvn.w	r3, #13
 8011678:	e34d      	b.n	8011d16 <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 801167a:	2300      	movs	r3, #0
 801167c:	e34b      	b.n	8011d16 <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801167e:	4b7a      	ldr	r3, [pc, #488]	; (8011868 <tcp_process+0x2a4>)
 8011680:	781b      	ldrb	r3, [r3, #0]
 8011682:	f003 0302 	and.w	r3, r3, #2
 8011686:	2b00      	cmp	r3, #0
 8011688:	d010      	beq.n	80116ac <tcp_process+0xe8>
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	7d1b      	ldrb	r3, [r3, #20]
 801168e:	2b02      	cmp	r3, #2
 8011690:	d00c      	beq.n	80116ac <tcp_process+0xe8>
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	7d1b      	ldrb	r3, [r3, #20]
 8011696:	2b03      	cmp	r3, #3
 8011698:	d008      	beq.n	80116ac <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	7e9b      	ldrb	r3, [r3, #26]
 801169e:	f043 0302 	orr.w	r3, r3, #2
 80116a2:	b2da      	uxtb	r2, r3
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 80116a8:	2300      	movs	r3, #0
 80116aa:	e334      	b.n	8011d16 <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	7e9b      	ldrb	r3, [r3, #26]
 80116b0:	f003 0310 	and.w	r3, r3, #16
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d103      	bne.n	80116c0 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80116b8:	4b72      	ldr	r3, [pc, #456]	; (8011884 <tcp_process+0x2c0>)
 80116ba:	681a      	ldr	r2, [r3, #0]
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	2200      	movs	r2, #0
 80116c4:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 80116c8:	6878      	ldr	r0, [r7, #4]
 80116ca:	f001 fbdf 	bl	8012e8c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	7d1b      	ldrb	r3, [r3, #20]
 80116d2:	3b02      	subs	r3, #2
 80116d4:	2b07      	cmp	r3, #7
 80116d6:	f200 830e 	bhi.w	8011cf6 <tcp_process+0x732>
 80116da:	a201      	add	r2, pc, #4	; (adr r2, 80116e0 <tcp_process+0x11c>)
 80116dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116e0:	08011701 	.word	0x08011701
 80116e4:	080118f9 	.word	0x080118f9
 80116e8:	08011a51 	.word	0x08011a51
 80116ec:	08011a7b 	.word	0x08011a7b
 80116f0:	08011ba5 	.word	0x08011ba5
 80116f4:	08011a51 	.word	0x08011a51
 80116f8:	08011c31 	.word	0x08011c31
 80116fc:	08011cc1 	.word	0x08011cc1
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8011700:	4b59      	ldr	r3, [pc, #356]	; (8011868 <tcp_process+0x2a4>)
 8011702:	781b      	ldrb	r3, [r3, #0]
 8011704:	f003 0310 	and.w	r3, r3, #16
 8011708:	2b00      	cmp	r3, #0
 801170a:	f000 80cb 	beq.w	80118a4 <tcp_process+0x2e0>
 801170e:	4b56      	ldr	r3, [pc, #344]	; (8011868 <tcp_process+0x2a4>)
 8011710:	781b      	ldrb	r3, [r3, #0]
 8011712:	f003 0302 	and.w	r3, r3, #2
 8011716:	2b00      	cmp	r3, #0
 8011718:	f000 80c4 	beq.w	80118a4 <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011720:	1c5a      	adds	r2, r3, #1
 8011722:	4b52      	ldr	r3, [pc, #328]	; (801186c <tcp_process+0x2a8>)
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	429a      	cmp	r2, r3
 8011728:	f040 80bc 	bne.w	80118a4 <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 801172c:	4b50      	ldr	r3, [pc, #320]	; (8011870 <tcp_process+0x2ac>)
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	1c5a      	adds	r2, r3, #1
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 801173e:	4b4b      	ldr	r3, [pc, #300]	; (801186c <tcp_process+0x2a8>)
 8011740:	681a      	ldr	r2, [r3, #0]
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 8011746:	4b50      	ldr	r3, [pc, #320]	; (8011888 <tcp_process+0x2c4>)
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	89db      	ldrh	r3, [r3, #14]
 801174c:	b29a      	uxth	r2, r3
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8011760:	4b43      	ldr	r3, [pc, #268]	; (8011870 <tcp_process+0x2ac>)
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	1e5a      	subs	r2, r3, #1
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	2204      	movs	r2, #4
 801176e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	3304      	adds	r3, #4
 8011778:	4619      	mov	r1, r3
 801177a:	4610      	mov	r0, r2
 801177c:	f7ff f95c 	bl	8010a38 <tcp_eff_send_mss_impl>
 8011780:	4603      	mov	r3, r0
 8011782:	461a      	mov	r2, r3
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801178c:	005b      	lsls	r3, r3, #1
 801178e:	f241 121c 	movw	r2, #4380	; 0x111c
 8011792:	429a      	cmp	r2, r3
 8011794:	bf38      	it	cc
 8011796:	461a      	movcc	r2, r3
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801179c:	009b      	lsls	r3, r3, #2
 801179e:	4293      	cmp	r3, r2
 80117a0:	bf28      	it	cs
 80117a2:	4613      	movcs	r3, r2
 80117a4:	b29a      	uxth	r2, r3
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d106      	bne.n	80117c4 <tcp_process+0x200>
 80117b6:	4b2f      	ldr	r3, [pc, #188]	; (8011874 <tcp_process+0x2b0>)
 80117b8:	f240 321a 	movw	r2, #794	; 0x31a
 80117bc:	4933      	ldr	r1, [pc, #204]	; (801188c <tcp_process+0x2c8>)
 80117be:	482f      	ldr	r0, [pc, #188]	; (801187c <tcp_process+0x2b8>)
 80117c0:	f005 fdf2 	bl	80173a8 <iprintf>
      --pcb->snd_queuelen;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80117ca:	3b01      	subs	r3, #1
 80117cc:	b29a      	uxth	r2, r3
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80117d8:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 80117da:	69fb      	ldr	r3, [r7, #28]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d111      	bne.n	8011804 <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80117e4:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 80117e6:	69fb      	ldr	r3, [r7, #28]
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d106      	bne.n	80117fa <tcp_process+0x236>
 80117ec:	4b21      	ldr	r3, [pc, #132]	; (8011874 <tcp_process+0x2b0>)
 80117ee:	f240 3222 	movw	r2, #802	; 0x322
 80117f2:	4927      	ldr	r1, [pc, #156]	; (8011890 <tcp_process+0x2cc>)
 80117f4:	4821      	ldr	r0, [pc, #132]	; (801187c <tcp_process+0x2b8>)
 80117f6:	f005 fdd7 	bl	80173a8 <iprintf>
        pcb->unsent = rseg->next;
 80117fa:	69fb      	ldr	r3, [r7, #28]
 80117fc:	681a      	ldr	r2, [r3, #0]
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	669a      	str	r2, [r3, #104]	; 0x68
 8011802:	e003      	b.n	801180c <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 8011804:	69fb      	ldr	r3, [r7, #28]
 8011806:	681a      	ldr	r2, [r3, #0]
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 801180c:	69f8      	ldr	r0, [r7, #28]
 801180e:	f7fe fea8 	bl	8010562 <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011816:	2b00      	cmp	r3, #0
 8011818:	d104      	bne.n	8011824 <tcp_process+0x260>
        pcb->rtime = -1;
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011820:	861a      	strh	r2, [r3, #48]	; 0x30
 8011822:	e006      	b.n	8011832 <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	2200      	movs	r2, #0
 8011828:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	2200      	movs	r2, #0
 801182e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011838:	2b00      	cmp	r3, #0
 801183a:	d00a      	beq.n	8011852 <tcp_process+0x28e>
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011842:	687a      	ldr	r2, [r7, #4]
 8011844:	6910      	ldr	r0, [r2, #16]
 8011846:	2200      	movs	r2, #0
 8011848:	6879      	ldr	r1, [r7, #4]
 801184a:	4798      	blx	r3
 801184c:	4603      	mov	r3, r0
 801184e:	76bb      	strb	r3, [r7, #26]
 8011850:	e001      	b.n	8011856 <tcp_process+0x292>
 8011852:	2300      	movs	r3, #0
 8011854:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 8011856:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801185a:	f113 0f0d 	cmn.w	r3, #13
 801185e:	d119      	bne.n	8011894 <tcp_process+0x2d0>
        return ERR_ABRT;
 8011860:	f06f 030c 	mvn.w	r3, #12
 8011864:	e257      	b.n	8011d16 <tcp_process+0x752>
 8011866:	bf00      	nop
 8011868:	20004228 	.word	0x20004228
 801186c:	20004220 	.word	0x20004220
 8011870:	2000421c 	.word	0x2000421c
 8011874:	08019344 	.word	0x08019344
 8011878:	080194fc 	.word	0x080194fc
 801187c:	08019388 	.word	0x08019388
 8011880:	20004229 	.word	0x20004229
 8011884:	2000ac88 	.word	0x2000ac88
 8011888:	2000420c 	.word	0x2000420c
 801188c:	0801951c 	.word	0x0801951c
 8011890:	08019534 	.word	0x08019534
      }
      tcp_ack_now(pcb);
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	7e9b      	ldrb	r3, [r3, #26]
 8011898:	f043 0302 	orr.w	r3, r3, #2
 801189c:	b2da      	uxtb	r2, r3
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 80118a2:	e22a      	b.n	8011cfa <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 80118a4:	4b9f      	ldr	r3, [pc, #636]	; (8011b24 <tcp_process+0x560>)
 80118a6:	781b      	ldrb	r3, [r3, #0]
 80118a8:	f003 0310 	and.w	r3, r3, #16
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	f000 8224 	beq.w	8011cfa <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80118b2:	4b9d      	ldr	r3, [pc, #628]	; (8011b28 <tcp_process+0x564>)
 80118b4:	6818      	ldr	r0, [r3, #0]
 80118b6:	4b9d      	ldr	r3, [pc, #628]	; (8011b2c <tcp_process+0x568>)
 80118b8:	881b      	ldrh	r3, [r3, #0]
 80118ba:	461a      	mov	r2, r3
 80118bc:	4b9c      	ldr	r3, [pc, #624]	; (8011b30 <tcp_process+0x56c>)
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80118c2:	4b9c      	ldr	r3, [pc, #624]	; (8011b34 <tcp_process+0x570>)
 80118c4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80118c6:	885b      	ldrh	r3, [r3, #2]
 80118c8:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80118ca:	4a9a      	ldr	r2, [pc, #616]	; (8011b34 <tcp_process+0x570>)
 80118cc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80118ce:	8812      	ldrh	r2, [r2, #0]
 80118d0:	b292      	uxth	r2, r2
 80118d2:	9201      	str	r2, [sp, #4]
 80118d4:	9300      	str	r3, [sp, #0]
 80118d6:	4b98      	ldr	r3, [pc, #608]	; (8011b38 <tcp_process+0x574>)
 80118d8:	4a98      	ldr	r2, [pc, #608]	; (8011b3c <tcp_process+0x578>)
 80118da:	f002 f871 	bl	80139c0 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80118e4:	2b05      	cmp	r3, #5
 80118e6:	f200 8208 	bhi.w	8011cfa <tcp_process+0x736>
        pcb->rtime = 0;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	2200      	movs	r2, #0
 80118ee:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 80118f0:	6878      	ldr	r0, [r7, #4]
 80118f2:	f002 f8db 	bl	8013aac <tcp_rexmit_rto>
    break;
 80118f6:	e200      	b.n	8011cfa <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 80118f8:	4b8a      	ldr	r3, [pc, #552]	; (8011b24 <tcp_process+0x560>)
 80118fa:	781b      	ldrb	r3, [r3, #0]
 80118fc:	f003 0310 	and.w	r3, r3, #16
 8011900:	2b00      	cmp	r3, #0
 8011902:	f000 8091 	beq.w	8011a28 <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 8011906:	4b88      	ldr	r3, [pc, #544]	; (8011b28 <tcp_process+0x564>)
 8011908:	681a      	ldr	r2, [r3, #0]
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801190e:	1ad3      	subs	r3, r2, r3
 8011910:	3b01      	subs	r3, #1
 8011912:	2b00      	cmp	r3, #0
 8011914:	db71      	blt.n	80119fa <tcp_process+0x436>
 8011916:	4b84      	ldr	r3, [pc, #528]	; (8011b28 <tcp_process+0x564>)
 8011918:	681a      	ldr	r2, [r3, #0]
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801191e:	1ad3      	subs	r3, r2, r3
 8011920:	2b00      	cmp	r3, #0
 8011922:	dc6a      	bgt.n	80119fa <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	2204      	movs	r2, #4
 8011928:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801192e:	2b00      	cmp	r3, #0
 8011930:	d00b      	beq.n	801194a <tcp_process+0x386>
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011936:	699b      	ldr	r3, [r3, #24]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d106      	bne.n	801194a <tcp_process+0x386>
 801193c:	4b80      	ldr	r3, [pc, #512]	; (8011b40 <tcp_process+0x57c>)
 801193e:	f240 3251 	movw	r2, #849	; 0x351
 8011942:	4980      	ldr	r1, [pc, #512]	; (8011b44 <tcp_process+0x580>)
 8011944:	4880      	ldr	r0, [pc, #512]	; (8011b48 <tcp_process+0x584>)
 8011946:	f005 fd2f 	bl	80173a8 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801194e:	2b00      	cmp	r3, #0
 8011950:	d102      	bne.n	8011958 <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 8011952:	23fa      	movs	r3, #250	; 0xfa
 8011954:	76bb      	strb	r3, [r7, #26]
 8011956:	e011      	b.n	801197c <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801195c:	699b      	ldr	r3, [r3, #24]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d00a      	beq.n	8011978 <tcp_process+0x3b4>
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011966:	699b      	ldr	r3, [r3, #24]
 8011968:	687a      	ldr	r2, [r7, #4]
 801196a:	6910      	ldr	r0, [r2, #16]
 801196c:	2200      	movs	r2, #0
 801196e:	6879      	ldr	r1, [r7, #4]
 8011970:	4798      	blx	r3
 8011972:	4603      	mov	r3, r0
 8011974:	76bb      	strb	r3, [r7, #26]
 8011976:	e001      	b.n	801197c <tcp_process+0x3b8>
 8011978:	23f0      	movs	r3, #240	; 0xf0
 801197a:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 801197c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d00a      	beq.n	801199a <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 8011984:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8011988:	f113 0f0d 	cmn.w	r3, #13
 801198c:	d002      	beq.n	8011994 <tcp_process+0x3d0>
            tcp_abort(pcb);
 801198e:	6878      	ldr	r0, [r7, #4]
 8011990:	f7fe f992 	bl	800fcb8 <tcp_abort>
          }
          return ERR_ABRT;
 8011994:	f06f 030c 	mvn.w	r3, #12
 8011998:	e1bd      	b.n	8011d16 <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 801199a:	6878      	ldr	r0, [r7, #4]
 801199c:	f000 fa42 	bl	8011e24 <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 80119a0:	4b6a      	ldr	r3, [pc, #424]	; (8011b4c <tcp_process+0x588>)
 80119a2:	881b      	ldrh	r3, [r3, #0]
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d005      	beq.n	80119b4 <tcp_process+0x3f0>
          recv_acked--;
 80119a8:	4b68      	ldr	r3, [pc, #416]	; (8011b4c <tcp_process+0x588>)
 80119aa:	881b      	ldrh	r3, [r3, #0]
 80119ac:	3b01      	subs	r3, #1
 80119ae:	b29a      	uxth	r2, r3
 80119b0:	4b66      	ldr	r3, [pc, #408]	; (8011b4c <tcp_process+0x588>)
 80119b2:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119b8:	005b      	lsls	r3, r3, #1
 80119ba:	f241 121c 	movw	r2, #4380	; 0x111c
 80119be:	429a      	cmp	r2, r3
 80119c0:	bf38      	it	cc
 80119c2:	461a      	movcc	r2, r3
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119c8:	009b      	lsls	r3, r3, #2
 80119ca:	4293      	cmp	r3, r2
 80119cc:	bf28      	it	cs
 80119ce:	4613      	movcs	r3, r2
 80119d0:	b29a      	uxth	r2, r3
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 80119d8:	4b5d      	ldr	r3, [pc, #372]	; (8011b50 <tcp_process+0x58c>)
 80119da:	781b      	ldrb	r3, [r3, #0]
 80119dc:	f003 0320 	and.w	r3, r3, #32
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d034      	beq.n	8011a4e <tcp_process+0x48a>
          tcp_ack_now(pcb);
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	7e9b      	ldrb	r3, [r3, #26]
 80119e8:	f043 0302 	orr.w	r3, r3, #2
 80119ec:	b2da      	uxtb	r2, r3
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	2207      	movs	r2, #7
 80119f6:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 80119f8:	e029      	b.n	8011a4e <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80119fa:	4b4b      	ldr	r3, [pc, #300]	; (8011b28 <tcp_process+0x564>)
 80119fc:	6818      	ldr	r0, [r3, #0]
 80119fe:	4b4b      	ldr	r3, [pc, #300]	; (8011b2c <tcp_process+0x568>)
 8011a00:	881b      	ldrh	r3, [r3, #0]
 8011a02:	461a      	mov	r2, r3
 8011a04:	4b4a      	ldr	r3, [pc, #296]	; (8011b30 <tcp_process+0x56c>)
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011a0a:	4b4a      	ldr	r3, [pc, #296]	; (8011b34 <tcp_process+0x570>)
 8011a0c:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011a0e:	885b      	ldrh	r3, [r3, #2]
 8011a10:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011a12:	4a48      	ldr	r2, [pc, #288]	; (8011b34 <tcp_process+0x570>)
 8011a14:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8011a16:	8812      	ldrh	r2, [r2, #0]
 8011a18:	b292      	uxth	r2, r2
 8011a1a:	9201      	str	r2, [sp, #4]
 8011a1c:	9300      	str	r3, [sp, #0]
 8011a1e:	4b46      	ldr	r3, [pc, #280]	; (8011b38 <tcp_process+0x574>)
 8011a20:	4a46      	ldr	r2, [pc, #280]	; (8011b3c <tcp_process+0x578>)
 8011a22:	f001 ffcd 	bl	80139c0 <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 8011a26:	e16a      	b.n	8011cfe <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8011a28:	4b3e      	ldr	r3, [pc, #248]	; (8011b24 <tcp_process+0x560>)
 8011a2a:	781b      	ldrb	r3, [r3, #0]
 8011a2c:	f003 0302 	and.w	r3, r3, #2
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	f000 8164 	beq.w	8011cfe <tcp_process+0x73a>
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a3a:	1e5a      	subs	r2, r3, #1
 8011a3c:	4b3c      	ldr	r3, [pc, #240]	; (8011b30 <tcp_process+0x56c>)
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	429a      	cmp	r2, r3
 8011a42:	f040 815c 	bne.w	8011cfe <tcp_process+0x73a>
      tcp_rexmit(pcb);
 8011a46:	6878      	ldr	r0, [r7, #4]
 8011a48:	f002 f866 	bl	8013b18 <tcp_rexmit>
    break;
 8011a4c:	e157      	b.n	8011cfe <tcp_process+0x73a>
 8011a4e:	e156      	b.n	8011cfe <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 8011a50:	6878      	ldr	r0, [r7, #4]
 8011a52:	f000 f9e7 	bl	8011e24 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 8011a56:	4b3e      	ldr	r3, [pc, #248]	; (8011b50 <tcp_process+0x58c>)
 8011a58:	781b      	ldrb	r3, [r3, #0]
 8011a5a:	f003 0320 	and.w	r3, r3, #32
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	f000 814f 	beq.w	8011d02 <tcp_process+0x73e>
      tcp_ack_now(pcb);
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	7e9b      	ldrb	r3, [r3, #26]
 8011a68:	f043 0302 	orr.w	r3, r3, #2
 8011a6c:	b2da      	uxtb	r2, r3
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	2207      	movs	r2, #7
 8011a76:	751a      	strb	r2, [r3, #20]
    }
    break;
 8011a78:	e143      	b.n	8011d02 <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 8011a7a:	6878      	ldr	r0, [r7, #4]
 8011a7c:	f000 f9d2 	bl	8011e24 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8011a80:	4b33      	ldr	r3, [pc, #204]	; (8011b50 <tcp_process+0x58c>)
 8011a82:	781b      	ldrb	r3, [r3, #0]
 8011a84:	f003 0320 	and.w	r3, r3, #32
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d074      	beq.n	8011b76 <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011a8c:	4b25      	ldr	r3, [pc, #148]	; (8011b24 <tcp_process+0x560>)
 8011a8e:	781b      	ldrb	r3, [r3, #0]
 8011a90:	f003 0310 	and.w	r3, r3, #16
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d063      	beq.n	8011b60 <tcp_process+0x59c>
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011a9c:	4b22      	ldr	r3, [pc, #136]	; (8011b28 <tcp_process+0x564>)
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	429a      	cmp	r2, r3
 8011aa2:	d15d      	bne.n	8011b60 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d159      	bne.n	8011b60 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	7e9b      	ldrb	r3, [r3, #26]
 8011ab0:	f043 0302 	orr.w	r3, r3, #2
 8011ab4:	b2da      	uxtb	r2, r3
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8011aba:	6878      	ldr	r0, [r7, #4]
 8011abc:	f7fe fee6 	bl	801088c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8011ac0:	4b24      	ldr	r3, [pc, #144]	; (8011b54 <tcp_process+0x590>)
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	687a      	ldr	r2, [r7, #4]
 8011ac6:	429a      	cmp	r2, r3
 8011ac8:	d105      	bne.n	8011ad6 <tcp_process+0x512>
 8011aca:	4b22      	ldr	r3, [pc, #136]	; (8011b54 <tcp_process+0x590>)
 8011acc:	681b      	ldr	r3, [r3, #0]
 8011ace:	68db      	ldr	r3, [r3, #12]
 8011ad0:	4a20      	ldr	r2, [pc, #128]	; (8011b54 <tcp_process+0x590>)
 8011ad2:	6013      	str	r3, [r2, #0]
 8011ad4:	e013      	b.n	8011afe <tcp_process+0x53a>
 8011ad6:	4b1f      	ldr	r3, [pc, #124]	; (8011b54 <tcp_process+0x590>)
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	617b      	str	r3, [r7, #20]
 8011adc:	e00c      	b.n	8011af8 <tcp_process+0x534>
 8011ade:	697b      	ldr	r3, [r7, #20]
 8011ae0:	68db      	ldr	r3, [r3, #12]
 8011ae2:	687a      	ldr	r2, [r7, #4]
 8011ae4:	429a      	cmp	r2, r3
 8011ae6:	d104      	bne.n	8011af2 <tcp_process+0x52e>
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	68da      	ldr	r2, [r3, #12]
 8011aec:	697b      	ldr	r3, [r7, #20]
 8011aee:	60da      	str	r2, [r3, #12]
 8011af0:	e005      	b.n	8011afe <tcp_process+0x53a>
 8011af2:	697b      	ldr	r3, [r7, #20]
 8011af4:	68db      	ldr	r3, [r3, #12]
 8011af6:	617b      	str	r3, [r7, #20]
 8011af8:	697b      	ldr	r3, [r7, #20]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d1ef      	bne.n	8011ade <tcp_process+0x51a>
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	2200      	movs	r2, #0
 8011b02:	60da      	str	r2, [r3, #12]
 8011b04:	4b14      	ldr	r3, [pc, #80]	; (8011b58 <tcp_process+0x594>)
 8011b06:	2201      	movs	r2, #1
 8011b08:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	220a      	movs	r2, #10
 8011b0e:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8011b10:	4b12      	ldr	r3, [pc, #72]	; (8011b5c <tcp_process+0x598>)
 8011b12:	681a      	ldr	r2, [r3, #0]
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	60da      	str	r2, [r3, #12]
 8011b18:	4a10      	ldr	r2, [pc, #64]	; (8011b5c <tcp_process+0x598>)
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	6013      	str	r3, [r2, #0]
 8011b1e:	f002 f99f 	bl	8013e60 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 8011b22:	e0f0      	b.n	8011d06 <tcp_process+0x742>
 8011b24:	20004228 	.word	0x20004228
 8011b28:	20004220 	.word	0x20004220
 8011b2c:	20004226 	.word	0x20004226
 8011b30:	2000421c 	.word	0x2000421c
 8011b34:	2000420c 	.word	0x2000420c
 8011b38:	20007608 	.word	0x20007608
 8011b3c:	2000760c 	.word	0x2000760c
 8011b40:	08019344 	.word	0x08019344
 8011b44:	08019548 	.word	0x08019548
 8011b48:	08019388 	.word	0x08019388
 8011b4c:	20004224 	.word	0x20004224
 8011b50:	20004229 	.word	0x20004229
 8011b54:	2000ac84 	.word	0x2000ac84
 8011b58:	2000ac80 	.word	0x2000ac80
 8011b5c:	2000ac94 	.word	0x2000ac94
        tcp_ack_now(pcb);
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	7e9b      	ldrb	r3, [r3, #26]
 8011b64:	f043 0302 	orr.w	r3, r3, #2
 8011b68:	b2da      	uxtb	r2, r3
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	2208      	movs	r2, #8
 8011b72:	751a      	strb	r2, [r3, #20]
    break;
 8011b74:	e0c7      	b.n	8011d06 <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011b76:	4b6a      	ldr	r3, [pc, #424]	; (8011d20 <tcp_process+0x75c>)
 8011b78:	781b      	ldrb	r3, [r3, #0]
 8011b7a:	f003 0310 	and.w	r3, r3, #16
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	f000 80c1 	beq.w	8011d06 <tcp_process+0x742>
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011b88:	4b66      	ldr	r3, [pc, #408]	; (8011d24 <tcp_process+0x760>)
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	f040 80ba 	bne.w	8011d06 <tcp_process+0x742>
               pcb->unsent == NULL) {
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	f040 80b5 	bne.w	8011d06 <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	2206      	movs	r2, #6
 8011ba0:	751a      	strb	r2, [r3, #20]
    break;
 8011ba2:	e0b0      	b.n	8011d06 <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 8011ba4:	6878      	ldr	r0, [r7, #4]
 8011ba6:	f000 f93d 	bl	8011e24 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8011baa:	4b5f      	ldr	r3, [pc, #380]	; (8011d28 <tcp_process+0x764>)
 8011bac:	781b      	ldrb	r3, [r3, #0]
 8011bae:	f003 0320 	and.w	r3, r3, #32
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	f000 80a9 	beq.w	8011d0a <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	7e9b      	ldrb	r3, [r3, #26]
 8011bbc:	f043 0302 	orr.w	r3, r3, #2
 8011bc0:	b2da      	uxtb	r2, r3
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 8011bc6:	6878      	ldr	r0, [r7, #4]
 8011bc8:	f7fe fe60 	bl	801088c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011bcc:	4b57      	ldr	r3, [pc, #348]	; (8011d2c <tcp_process+0x768>)
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	687a      	ldr	r2, [r7, #4]
 8011bd2:	429a      	cmp	r2, r3
 8011bd4:	d105      	bne.n	8011be2 <tcp_process+0x61e>
 8011bd6:	4b55      	ldr	r3, [pc, #340]	; (8011d2c <tcp_process+0x768>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	68db      	ldr	r3, [r3, #12]
 8011bdc:	4a53      	ldr	r2, [pc, #332]	; (8011d2c <tcp_process+0x768>)
 8011bde:	6013      	str	r3, [r2, #0]
 8011be0:	e013      	b.n	8011c0a <tcp_process+0x646>
 8011be2:	4b52      	ldr	r3, [pc, #328]	; (8011d2c <tcp_process+0x768>)
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	613b      	str	r3, [r7, #16]
 8011be8:	e00c      	b.n	8011c04 <tcp_process+0x640>
 8011bea:	693b      	ldr	r3, [r7, #16]
 8011bec:	68db      	ldr	r3, [r3, #12]
 8011bee:	687a      	ldr	r2, [r7, #4]
 8011bf0:	429a      	cmp	r2, r3
 8011bf2:	d104      	bne.n	8011bfe <tcp_process+0x63a>
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	68da      	ldr	r2, [r3, #12]
 8011bf8:	693b      	ldr	r3, [r7, #16]
 8011bfa:	60da      	str	r2, [r3, #12]
 8011bfc:	e005      	b.n	8011c0a <tcp_process+0x646>
 8011bfe:	693b      	ldr	r3, [r7, #16]
 8011c00:	68db      	ldr	r3, [r3, #12]
 8011c02:	613b      	str	r3, [r7, #16]
 8011c04:	693b      	ldr	r3, [r7, #16]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d1ef      	bne.n	8011bea <tcp_process+0x626>
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	2200      	movs	r2, #0
 8011c0e:	60da      	str	r2, [r3, #12]
 8011c10:	4b47      	ldr	r3, [pc, #284]	; (8011d30 <tcp_process+0x76c>)
 8011c12:	2201      	movs	r2, #1
 8011c14:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	220a      	movs	r2, #10
 8011c1a:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 8011c1c:	4b45      	ldr	r3, [pc, #276]	; (8011d34 <tcp_process+0x770>)
 8011c1e:	681a      	ldr	r2, [r3, #0]
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	60da      	str	r2, [r3, #12]
 8011c24:	4a43      	ldr	r2, [pc, #268]	; (8011d34 <tcp_process+0x770>)
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	6013      	str	r3, [r2, #0]
 8011c2a:	f002 f919 	bl	8013e60 <tcp_timer_needed>
    }
    break;
 8011c2e:	e06c      	b.n	8011d0a <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 8011c30:	6878      	ldr	r0, [r7, #4]
 8011c32:	f000 f8f7 	bl	8011e24 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8011c36:	4b3a      	ldr	r3, [pc, #232]	; (8011d20 <tcp_process+0x75c>)
 8011c38:	781b      	ldrb	r3, [r3, #0]
 8011c3a:	f003 0310 	and.w	r3, r3, #16
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d065      	beq.n	8011d0e <tcp_process+0x74a>
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011c46:	4b37      	ldr	r3, [pc, #220]	; (8011d24 <tcp_process+0x760>)
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	429a      	cmp	r2, r3
 8011c4c:	d15f      	bne.n	8011d0e <tcp_process+0x74a>
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	d15b      	bne.n	8011d0e <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 8011c56:	6878      	ldr	r0, [r7, #4]
 8011c58:	f7fe fe18 	bl	801088c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011c5c:	4b33      	ldr	r3, [pc, #204]	; (8011d2c <tcp_process+0x768>)
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	687a      	ldr	r2, [r7, #4]
 8011c62:	429a      	cmp	r2, r3
 8011c64:	d105      	bne.n	8011c72 <tcp_process+0x6ae>
 8011c66:	4b31      	ldr	r3, [pc, #196]	; (8011d2c <tcp_process+0x768>)
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	68db      	ldr	r3, [r3, #12]
 8011c6c:	4a2f      	ldr	r2, [pc, #188]	; (8011d2c <tcp_process+0x768>)
 8011c6e:	6013      	str	r3, [r2, #0]
 8011c70:	e013      	b.n	8011c9a <tcp_process+0x6d6>
 8011c72:	4b2e      	ldr	r3, [pc, #184]	; (8011d2c <tcp_process+0x768>)
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	60fb      	str	r3, [r7, #12]
 8011c78:	e00c      	b.n	8011c94 <tcp_process+0x6d0>
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	68db      	ldr	r3, [r3, #12]
 8011c7e:	687a      	ldr	r2, [r7, #4]
 8011c80:	429a      	cmp	r2, r3
 8011c82:	d104      	bne.n	8011c8e <tcp_process+0x6ca>
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	68da      	ldr	r2, [r3, #12]
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	60da      	str	r2, [r3, #12]
 8011c8c:	e005      	b.n	8011c9a <tcp_process+0x6d6>
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	68db      	ldr	r3, [r3, #12]
 8011c92:	60fb      	str	r3, [r7, #12]
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d1ef      	bne.n	8011c7a <tcp_process+0x6b6>
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	2200      	movs	r2, #0
 8011c9e:	60da      	str	r2, [r3, #12]
 8011ca0:	4b23      	ldr	r3, [pc, #140]	; (8011d30 <tcp_process+0x76c>)
 8011ca2:	2201      	movs	r2, #1
 8011ca4:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	220a      	movs	r2, #10
 8011caa:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 8011cac:	4b21      	ldr	r3, [pc, #132]	; (8011d34 <tcp_process+0x770>)
 8011cae:	681a      	ldr	r2, [r3, #0]
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	60da      	str	r2, [r3, #12]
 8011cb4:	4a1f      	ldr	r2, [pc, #124]	; (8011d34 <tcp_process+0x770>)
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	6013      	str	r3, [r2, #0]
 8011cba:	f002 f8d1 	bl	8013e60 <tcp_timer_needed>
    }
    break;
 8011cbe:	e026      	b.n	8011d0e <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 8011cc0:	6878      	ldr	r0, [r7, #4]
 8011cc2:	f000 f8af 	bl	8011e24 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8011cc6:	4b16      	ldr	r3, [pc, #88]	; (8011d20 <tcp_process+0x75c>)
 8011cc8:	781b      	ldrb	r3, [r3, #0]
 8011cca:	f003 0310 	and.w	r3, r3, #16
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d01f      	beq.n	8011d12 <tcp_process+0x74e>
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011cd6:	4b13      	ldr	r3, [pc, #76]	; (8011d24 <tcp_process+0x760>)
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	429a      	cmp	r2, r3
 8011cdc:	d119      	bne.n	8011d12 <tcp_process+0x74e>
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d115      	bne.n	8011d12 <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 8011ce6:	4b10      	ldr	r3, [pc, #64]	; (8011d28 <tcp_process+0x764>)
 8011ce8:	781b      	ldrb	r3, [r3, #0]
 8011cea:	f043 0310 	orr.w	r3, r3, #16
 8011cee:	b2da      	uxtb	r2, r3
 8011cf0:	4b0d      	ldr	r3, [pc, #52]	; (8011d28 <tcp_process+0x764>)
 8011cf2:	701a      	strb	r2, [r3, #0]
    }
    break;
 8011cf4:	e00d      	b.n	8011d12 <tcp_process+0x74e>
  default:
    break;
 8011cf6:	bf00      	nop
 8011cf8:	e00c      	b.n	8011d14 <tcp_process+0x750>
    break;
 8011cfa:	bf00      	nop
 8011cfc:	e00a      	b.n	8011d14 <tcp_process+0x750>
    break;
 8011cfe:	bf00      	nop
 8011d00:	e008      	b.n	8011d14 <tcp_process+0x750>
    break;
 8011d02:	bf00      	nop
 8011d04:	e006      	b.n	8011d14 <tcp_process+0x750>
    break;
 8011d06:	bf00      	nop
 8011d08:	e004      	b.n	8011d14 <tcp_process+0x750>
    break;
 8011d0a:	bf00      	nop
 8011d0c:	e002      	b.n	8011d14 <tcp_process+0x750>
    break;
 8011d0e:	bf00      	nop
 8011d10:	e000      	b.n	8011d14 <tcp_process+0x750>
    break;
 8011d12:	bf00      	nop
  }
  return ERR_OK;
 8011d14:	2300      	movs	r3, #0
}
 8011d16:	4618      	mov	r0, r3
 8011d18:	3720      	adds	r7, #32
 8011d1a:	46bd      	mov	sp, r7
 8011d1c:	bd80      	pop	{r7, pc}
 8011d1e:	bf00      	nop
 8011d20:	20004228 	.word	0x20004228
 8011d24:	20004220 	.word	0x20004220
 8011d28:	20004229 	.word	0x20004229
 8011d2c:	2000ac84 	.word	0x2000ac84
 8011d30:	2000ac80 	.word	0x2000ac80
 8011d34:	2000ac94 	.word	0x2000ac94

08011d38 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8011d38:	b590      	push	{r4, r7, lr}
 8011d3a:	b085      	sub	sp, #20
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	6078      	str	r0, [r7, #4]
 8011d40:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	68db      	ldr	r3, [r3, #12]
 8011d46:	899b      	ldrh	r3, [r3, #12]
 8011d48:	b29b      	uxth	r3, r3
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7fc f926 	bl	800df9c <lwip_htons>
 8011d50:	4603      	mov	r3, r0
 8011d52:	f003 0301 	and.w	r3, r3, #1
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d027      	beq.n	8011daa <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8011d5a:	6838      	ldr	r0, [r7, #0]
 8011d5c:	f7fe fbed 	bl	801053a <tcp_segs_free>
    next = NULL;
 8011d60:	2300      	movs	r3, #0
 8011d62:	603b      	str	r3, [r7, #0]
 8011d64:	e055      	b.n	8011e12 <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8011d66:	683b      	ldr	r3, [r7, #0]
 8011d68:	68db      	ldr	r3, [r3, #12]
 8011d6a:	899b      	ldrh	r3, [r3, #12]
 8011d6c:	b29b      	uxth	r3, r3
 8011d6e:	4618      	mov	r0, r3
 8011d70:	f7fc f914 	bl	800df9c <lwip_htons>
 8011d74:	4603      	mov	r3, r0
 8011d76:	f003 0301 	and.w	r3, r3, #1
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d00d      	beq.n	8011d9a <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	68db      	ldr	r3, [r3, #12]
 8011d82:	899b      	ldrh	r3, [r3, #12]
 8011d84:	b29c      	uxth	r4, r3
 8011d86:	2001      	movs	r0, #1
 8011d88:	f7fc f908 	bl	800df9c <lwip_htons>
 8011d8c:	4603      	mov	r3, r0
 8011d8e:	461a      	mov	r2, r3
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	68db      	ldr	r3, [r3, #12]
 8011d94:	4322      	orrs	r2, r4
 8011d96:	b292      	uxth	r2, r2
 8011d98:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8011d9e:	683b      	ldr	r3, [r7, #0]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8011da4:	68f8      	ldr	r0, [r7, #12]
 8011da6:	f7fe fbdc 	bl	8010562 <tcp_seg_free>
    while (next &&
 8011daa:	683b      	ldr	r3, [r7, #0]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d00e      	beq.n	8011dce <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	891b      	ldrh	r3, [r3, #8]
 8011db4:	461a      	mov	r2, r3
 8011db6:	4b1a      	ldr	r3, [pc, #104]	; (8011e20 <tcp_oos_insert_segment+0xe8>)
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	441a      	add	r2, r3
 8011dbc:	683b      	ldr	r3, [r7, #0]
 8011dbe:	68db      	ldr	r3, [r3, #12]
 8011dc0:	685b      	ldr	r3, [r3, #4]
 8011dc2:	6839      	ldr	r1, [r7, #0]
 8011dc4:	8909      	ldrh	r1, [r1, #8]
 8011dc6:	440b      	add	r3, r1
 8011dc8:	1ad3      	subs	r3, r2, r3
    while (next &&
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	dacb      	bge.n	8011d66 <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 8011dce:	683b      	ldr	r3, [r7, #0]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d01e      	beq.n	8011e12 <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	891b      	ldrh	r3, [r3, #8]
 8011dd8:	461a      	mov	r2, r3
 8011dda:	4b11      	ldr	r3, [pc, #68]	; (8011e20 <tcp_oos_insert_segment+0xe8>)
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	441a      	add	r2, r3
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	68db      	ldr	r3, [r3, #12]
 8011de4:	685b      	ldr	r3, [r3, #4]
 8011de6:	1ad3      	subs	r3, r2, r3
    if (next &&
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	dd12      	ble.n	8011e12 <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	68db      	ldr	r3, [r3, #12]
 8011df0:	685b      	ldr	r3, [r3, #4]
 8011df2:	b29a      	uxth	r2, r3
 8011df4:	4b0a      	ldr	r3, [pc, #40]	; (8011e20 <tcp_oos_insert_segment+0xe8>)
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	b29b      	uxth	r3, r3
 8011dfa:	1ad3      	subs	r3, r2, r3
 8011dfc:	b29a      	uxth	r2, r3
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	685a      	ldr	r2, [r3, #4]
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	891b      	ldrh	r3, [r3, #8]
 8011e0a:	4619      	mov	r1, r3
 8011e0c:	4610      	mov	r0, r2
 8011e0e:	f7fd f8e1 	bl	800efd4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	683a      	ldr	r2, [r7, #0]
 8011e16:	601a      	str	r2, [r3, #0]
}
 8011e18:	bf00      	nop
 8011e1a:	3714      	adds	r7, #20
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	bd90      	pop	{r4, r7, pc}
 8011e20:	2000421c 	.word	0x2000421c

08011e24 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8011e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e26:	b08d      	sub	sp, #52	; 0x34
 8011e28:	af00      	add	r7, sp, #0
 8011e2a:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 8011e2c:	2300      	movs	r3, #0
 8011e2e:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	7d1b      	ldrb	r3, [r3, #20]
 8011e34:	2b03      	cmp	r3, #3
 8011e36:	d806      	bhi.n	8011e46 <tcp_receive+0x22>
 8011e38:	4ba6      	ldr	r3, [pc, #664]	; (80120d4 <tcp_receive+0x2b0>)
 8011e3a:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8011e3e:	49a6      	ldr	r1, [pc, #664]	; (80120d8 <tcp_receive+0x2b4>)
 8011e40:	48a6      	ldr	r0, [pc, #664]	; (80120dc <tcp_receive+0x2b8>)
 8011e42:	f005 fab1 	bl	80173a8 <iprintf>

  if (flags & TCP_ACK) {
 8011e46:	4ba6      	ldr	r3, [pc, #664]	; (80120e0 <tcp_receive+0x2bc>)
 8011e48:	781b      	ldrb	r3, [r3, #0]
 8011e4a:	f003 0310 	and.w	r3, r3, #16
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	f000 82bf 	beq.w	80123d2 <tcp_receive+0x5ae>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011e5a:	461a      	mov	r2, r3
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011e60:	4413      	add	r3, r2
 8011e62:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011e68:	4b9e      	ldr	r3, [pc, #632]	; (80120e4 <tcp_receive+0x2c0>)
 8011e6a:	681b      	ldr	r3, [r3, #0]
 8011e6c:	1ad3      	subs	r3, r2, r3
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	db1b      	blt.n	8011eaa <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011e76:	4b9b      	ldr	r3, [pc, #620]	; (80120e4 <tcp_receive+0x2c0>)
 8011e78:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8011e7a:	429a      	cmp	r2, r3
 8011e7c:	d106      	bne.n	8011e8c <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011e82:	4b99      	ldr	r3, [pc, #612]	; (80120e8 <tcp_receive+0x2c4>)
 8011e84:	681b      	ldr	r3, [r3, #0]
 8011e86:	1ad3      	subs	r3, r2, r3
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	db0e      	blt.n	8011eaa <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011e90:	4b95      	ldr	r3, [pc, #596]	; (80120e8 <tcp_receive+0x2c4>)
 8011e92:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8011e94:	429a      	cmp	r2, r3
 8011e96:	d141      	bne.n	8011f1c <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8011e98:	4b94      	ldr	r3, [pc, #592]	; (80120ec <tcp_receive+0x2c8>)
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	89db      	ldrh	r3, [r3, #14]
 8011e9e:	b29a      	uxth	r2, r3
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011ea6:	429a      	cmp	r2, r3
 8011ea8:	d938      	bls.n	8011f1c <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8011eaa:	4b90      	ldr	r3, [pc, #576]	; (80120ec <tcp_receive+0x2c8>)
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	89db      	ldrh	r3, [r3, #14]
 8011eb0:	b29a      	uxth	r2, r3
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011ec4:	429a      	cmp	r2, r3
 8011ec6:	d205      	bcs.n	8011ed4 <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 8011ed4:	4b83      	ldr	r3, [pc, #524]	; (80120e4 <tcp_receive+0x2c0>)
 8011ed6:	681a      	ldr	r2, [r3, #0]
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 8011edc:	4b82      	ldr	r3, [pc, #520]	; (80120e8 <tcp_receive+0x2c4>)
 8011ede:	681a      	ldr	r2, [r3, #0]
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d10d      	bne.n	8011f0a <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d111      	bne.n	8011f1c <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2200      	movs	r2, #0
 8011efc:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	2201      	movs	r2, #1
 8011f04:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8011f08:	e008      	b.n	8011f1c <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d003      	beq.n	8011f1c <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	2200      	movs	r2, #0
 8011f18:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8011f1c:	4b72      	ldr	r3, [pc, #456]	; (80120e8 <tcp_receive+0x2c4>)
 8011f1e:	681a      	ldr	r2, [r3, #0]
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011f24:	1ad3      	subs	r3, r2, r3
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	dc53      	bgt.n	8011fd2 <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 8011f2a:	4b71      	ldr	r3, [pc, #452]	; (80120f0 <tcp_receive+0x2cc>)
 8011f2c:	881b      	ldrh	r3, [r3, #0]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d146      	bne.n	8011fc0 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f36:	687a      	ldr	r2, [r7, #4]
 8011f38:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 8011f3c:	4413      	add	r3, r2
 8011f3e:	697a      	ldr	r2, [r7, #20]
 8011f40:	429a      	cmp	r2, r3
 8011f42:	d13d      	bne.n	8011fc0 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	db38      	blt.n	8011fc0 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011f52:	4b65      	ldr	r3, [pc, #404]	; (80120e8 <tcp_receive+0x2c4>)
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	429a      	cmp	r2, r3
 8011f58:	d132      	bne.n	8011fc0 <tcp_receive+0x19c>
              found_dupack = 1;
 8011f5a:	2301      	movs	r3, #1
 8011f5c:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8011f64:	2bff      	cmp	r3, #255	; 0xff
 8011f66:	d007      	beq.n	8011f78 <tcp_receive+0x154>
                ++pcb->dupacks;
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8011f6e:	3301      	adds	r3, #1
 8011f70:	b2da      	uxtb	r2, r3
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8011f7e:	2b03      	cmp	r3, #3
 8011f80:	d916      	bls.n	8011fb0 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011f8c:	4413      	add	r3, r2
 8011f8e:	b29a      	uxth	r2, r3
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011f96:	429a      	cmp	r2, r3
 8011f98:	d912      	bls.n	8011fc0 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011fa4:	4413      	add	r3, r2
 8011fa6:	b29a      	uxth	r2, r3
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8011fae:	e007      	b.n	8011fc0 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8011fb6:	2b03      	cmp	r3, #3
 8011fb8:	d102      	bne.n	8011fc0 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 8011fba:	6878      	ldr	r0, [r7, #4]
 8011fbc:	f001 fdfc 	bl	8013bb8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8011fc0:	69fb      	ldr	r3, [r7, #28]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	f040 8169 	bne.w	801229a <tcp_receive+0x476>
        pcb->dupacks = 0;
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	2200      	movs	r2, #0
 8011fcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8011fd0:	e163      	b.n	801229a <tcp_receive+0x476>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 8011fd2:	4b45      	ldr	r3, [pc, #276]	; (80120e8 <tcp_receive+0x2c4>)
 8011fd4:	681a      	ldr	r2, [r3, #0]
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011fda:	1ad3      	subs	r3, r2, r3
 8011fdc:	3b01      	subs	r3, #1
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	f2c0 8107 	blt.w	80121f2 <tcp_receive+0x3ce>
 8011fe4:	4b40      	ldr	r3, [pc, #256]	; (80120e8 <tcp_receive+0x2c4>)
 8011fe6:	681a      	ldr	r2, [r3, #0]
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011fec:	1ad3      	subs	r3, r2, r3
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	f300 80ff 	bgt.w	80121f2 <tcp_receive+0x3ce>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	7e9b      	ldrb	r3, [r3, #26]
 8011ff8:	f003 0304 	and.w	r3, r3, #4
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d00c      	beq.n	801201a <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	7e9b      	ldrb	r3, [r3, #26]
 8012004:	f023 0304 	bic.w	r3, r3, #4
 8012008:	b2da      	uxtb	r2, r3
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	2200      	movs	r2, #0
 801201e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012028:	10db      	asrs	r3, r3, #3
 801202a:	b21b      	sxth	r3, r3
 801202c:	b29a      	uxth	r2, r3
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012034:	b29b      	uxth	r3, r3
 8012036:	4413      	add	r3, r2
 8012038:	b29b      	uxth	r3, r3
 801203a:	b21a      	sxth	r2, r3
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	2200      	movs	r2, #0
 8012046:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801204a:	4b27      	ldr	r3, [pc, #156]	; (80120e8 <tcp_receive+0x2c4>)
 801204c:	681a      	ldr	r2, [r3, #0]
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	7d1b      	ldrb	r3, [r3, #20]
 8012056:	2b03      	cmp	r3, #3
 8012058:	f240 8094 	bls.w	8012184 <tcp_receive+0x360>
        if (pcb->cwnd < pcb->ssthresh) {
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8012068:	429a      	cmp	r2, r3
 801206a:	d216      	bcs.n	801209a <tcp_receive+0x276>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012076:	4413      	add	r3, r2
 8012078:	b29a      	uxth	r2, r3
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012080:	429a      	cmp	r2, r3
 8012082:	d97f      	bls.n	8012184 <tcp_receive+0x360>
            pcb->cwnd += pcb->mss;
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801208e:	4413      	add	r3, r2
 8012090:	b29a      	uxth	r2, r3
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8012098:	e074      	b.n	8012184 <tcp_receive+0x360>
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80120a4:	4619      	mov	r1, r3
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80120aa:	fb03 f301 	mul.w	r3, r3, r1
 80120ae:	6879      	ldr	r1, [r7, #4]
 80120b0:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 80120b4:	fb93 f3f1 	sdiv	r3, r3, r1
 80120b8:	b29b      	uxth	r3, r3
 80120ba:	4413      	add	r3, r2
 80120bc:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80120c4:	8a7a      	ldrh	r2, [r7, #18]
 80120c6:	429a      	cmp	r2, r3
 80120c8:	d95c      	bls.n	8012184 <tcp_receive+0x360>
            pcb->cwnd = new_cwnd;
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	8a7a      	ldrh	r2, [r7, #18]
 80120ce:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 80120d2:	e057      	b.n	8012184 <tcp_receive+0x360>
 80120d4:	08019344 	.word	0x08019344
 80120d8:	08019568 	.word	0x08019568
 80120dc:	08019388 	.word	0x08019388
 80120e0:	20004228 	.word	0x20004228
 80120e4:	2000421c 	.word	0x2000421c
 80120e8:	20004220 	.word	0x20004220
 80120ec:	2000420c 	.word	0x2000420c
 80120f0:	20004226 	.word	0x20004226
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80120f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80120fe:	681a      	ldr	r2, [r3, #0]
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 801210a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801210c:	685b      	ldr	r3, [r3, #4]
 801210e:	4618      	mov	r0, r3
 8012110:	f7fd f96e 	bl	800f3f0 <pbuf_clen>
 8012114:	4603      	mov	r3, r0
 8012116:	429c      	cmp	r4, r3
 8012118:	d206      	bcs.n	8012128 <tcp_receive+0x304>
 801211a:	4b70      	ldr	r3, [pc, #448]	; (80122dc <tcp_receive+0x4b8>)
 801211c:	f240 429e 	movw	r2, #1182	; 0x49e
 8012120:	496f      	ldr	r1, [pc, #444]	; (80122e0 <tcp_receive+0x4bc>)
 8012122:	4870      	ldr	r0, [pc, #448]	; (80122e4 <tcp_receive+0x4c0>)
 8012124:	f005 f940 	bl	80173a8 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 8012128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801212a:	685b      	ldr	r3, [r3, #4]
 801212c:	4618      	mov	r0, r3
 801212e:	f7fd f95f 	bl	800f3f0 <pbuf_clen>
 8012132:	4603      	mov	r3, r0
 8012134:	461a      	mov	r2, r3
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801213c:	1a9b      	subs	r3, r3, r2
 801213e:	b29a      	uxth	r2, r3
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 8012146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012148:	891a      	ldrh	r2, [r3, #8]
 801214a:	4b67      	ldr	r3, [pc, #412]	; (80122e8 <tcp_receive+0x4c4>)
 801214c:	881b      	ldrh	r3, [r3, #0]
 801214e:	4413      	add	r3, r2
 8012150:	b29a      	uxth	r2, r3
 8012152:	4b65      	ldr	r3, [pc, #404]	; (80122e8 <tcp_receive+0x4c4>)
 8012154:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 8012156:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012158:	f7fe fa03 	bl	8010562 <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012162:	2b00      	cmp	r3, #0
 8012164:	d00e      	beq.n	8012184 <tcp_receive+0x360>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801216a:	2b00      	cmp	r3, #0
 801216c:	d10a      	bne.n	8012184 <tcp_receive+0x360>
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012172:	2b00      	cmp	r3, #0
 8012174:	d106      	bne.n	8012184 <tcp_receive+0x360>
 8012176:	4b59      	ldr	r3, [pc, #356]	; (80122dc <tcp_receive+0x4b8>)
 8012178:	f240 42a7 	movw	r2, #1191	; 0x4a7
 801217c:	495b      	ldr	r1, [pc, #364]	; (80122ec <tcp_receive+0x4c8>)
 801217e:	4859      	ldr	r0, [pc, #356]	; (80122e4 <tcp_receive+0x4c0>)
 8012180:	f005 f912 	bl	80173a8 <iprintf>
      while (pcb->unacked != NULL &&
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012188:	2b00      	cmp	r3, #0
 801218a:	d022      	beq.n	80121d2 <tcp_receive+0x3ae>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012190:	68db      	ldr	r3, [r3, #12]
 8012192:	685b      	ldr	r3, [r3, #4]
 8012194:	4618      	mov	r0, r3
 8012196:	f7fb ff0f 	bl	800dfb8 <lwip_htonl>
 801219a:	4604      	mov	r4, r0
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121a0:	891b      	ldrh	r3, [r3, #8]
 80121a2:	461d      	mov	r5, r3
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121a8:	68db      	ldr	r3, [r3, #12]
 80121aa:	899b      	ldrh	r3, [r3, #12]
 80121ac:	b29b      	uxth	r3, r3
 80121ae:	4618      	mov	r0, r3
 80121b0:	f7fb fef4 	bl	800df9c <lwip_htons>
 80121b4:	4603      	mov	r3, r0
 80121b6:	f003 0303 	and.w	r3, r3, #3
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d001      	beq.n	80121c2 <tcp_receive+0x39e>
 80121be:	2301      	movs	r3, #1
 80121c0:	e000      	b.n	80121c4 <tcp_receive+0x3a0>
 80121c2:	2300      	movs	r3, #0
 80121c4:	442b      	add	r3, r5
 80121c6:	18e2      	adds	r2, r4, r3
 80121c8:	4b49      	ldr	r3, [pc, #292]	; (80122f0 <tcp_receive+0x4cc>)
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	dd90      	ble.n	80120f4 <tcp_receive+0x2d0>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d104      	bne.n	80121e4 <tcp_receive+0x3c0>
        pcb->rtime = -1;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80121e0:	861a      	strh	r2, [r3, #48]	; 0x30
 80121e2:	e002      	b.n	80121ea <tcp_receive+0x3c6>
      } else {
        pcb->rtime = 0;
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	2200      	movs	r2, #0
 80121e8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	2200      	movs	r2, #0
 80121ee:	76da      	strb	r2, [r3, #27]
 80121f0:	e002      	b.n	80121f8 <tcp_receive+0x3d4>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80121f2:	6878      	ldr	r0, [r7, #4]
 80121f4:	f001 f8fe 	bl	80133f4 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 80121f8:	e04f      	b.n	801229a <tcp_receive+0x476>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80121fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012204:	681a      	ldr	r2, [r3, #0]
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801220e:	2b00      	cmp	r3, #0
 8012210:	d103      	bne.n	801221a <tcp_receive+0x3f6>
        pcb->unsent_oversize = 0;
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	2200      	movs	r2, #0
 8012216:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 8012220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012222:	685b      	ldr	r3, [r3, #4]
 8012224:	4618      	mov	r0, r3
 8012226:	f7fd f8e3 	bl	800f3f0 <pbuf_clen>
 801222a:	4603      	mov	r3, r0
 801222c:	429c      	cmp	r4, r3
 801222e:	d206      	bcs.n	801223e <tcp_receive+0x41a>
 8012230:	4b2a      	ldr	r3, [pc, #168]	; (80122dc <tcp_receive+0x4b8>)
 8012232:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8012236:	492a      	ldr	r1, [pc, #168]	; (80122e0 <tcp_receive+0x4bc>)
 8012238:	482a      	ldr	r0, [pc, #168]	; (80122e4 <tcp_receive+0x4c0>)
 801223a:	f005 f8b5 	bl	80173a8 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 801223e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012240:	685b      	ldr	r3, [r3, #4]
 8012242:	4618      	mov	r0, r3
 8012244:	f7fd f8d4 	bl	800f3f0 <pbuf_clen>
 8012248:	4603      	mov	r3, r0
 801224a:	461a      	mov	r2, r3
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012252:	1a9b      	subs	r3, r3, r2
 8012254:	b29a      	uxth	r2, r3
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 801225c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801225e:	891a      	ldrh	r2, [r3, #8]
 8012260:	4b21      	ldr	r3, [pc, #132]	; (80122e8 <tcp_receive+0x4c4>)
 8012262:	881b      	ldrh	r3, [r3, #0]
 8012264:	4413      	add	r3, r2
 8012266:	b29a      	uxth	r2, r3
 8012268:	4b1f      	ldr	r3, [pc, #124]	; (80122e8 <tcp_receive+0x4c4>)
 801226a:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 801226c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801226e:	f7fe f978 	bl	8010562 <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012278:	2b00      	cmp	r3, #0
 801227a:	d00e      	beq.n	801229a <tcp_receive+0x476>
        LWIP_ASSERT("tcp_receive: valid queue length",
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012280:	2b00      	cmp	r3, #0
 8012282:	d10a      	bne.n	801229a <tcp_receive+0x476>
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012288:	2b00      	cmp	r3, #0
 801228a:	d106      	bne.n	801229a <tcp_receive+0x476>
 801228c:	4b13      	ldr	r3, [pc, #76]	; (80122dc <tcp_receive+0x4b8>)
 801228e:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8012292:	4916      	ldr	r1, [pc, #88]	; (80122ec <tcp_receive+0x4c8>)
 8012294:	4813      	ldr	r0, [pc, #76]	; (80122e4 <tcp_receive+0x4c0>)
 8012296:	f005 f887 	bl	80173a8 <iprintf>
    while (pcb->unsent != NULL &&
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d036      	beq.n	8012310 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 80122a2:	4b13      	ldr	r3, [pc, #76]	; (80122f0 <tcp_receive+0x4cc>)
 80122a4:	681c      	ldr	r4, [r3, #0]
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80122aa:	68db      	ldr	r3, [r3, #12]
 80122ac:	685b      	ldr	r3, [r3, #4]
 80122ae:	4618      	mov	r0, r3
 80122b0:	f7fb fe82 	bl	800dfb8 <lwip_htonl>
 80122b4:	4605      	mov	r5, r0
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80122ba:	891b      	ldrh	r3, [r3, #8]
 80122bc:	461e      	mov	r6, r3
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80122c2:	68db      	ldr	r3, [r3, #12]
 80122c4:	899b      	ldrh	r3, [r3, #12]
 80122c6:	b29b      	uxth	r3, r3
 80122c8:	4618      	mov	r0, r3
 80122ca:	f7fb fe67 	bl	800df9c <lwip_htons>
 80122ce:	4603      	mov	r3, r0
 80122d0:	f003 0303 	and.w	r3, r3, #3
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d00d      	beq.n	80122f4 <tcp_receive+0x4d0>
 80122d8:	2301      	movs	r3, #1
 80122da:	e00c      	b.n	80122f6 <tcp_receive+0x4d2>
 80122dc:	08019344 	.word	0x08019344
 80122e0:	08019584 	.word	0x08019584
 80122e4:	08019388 	.word	0x08019388
 80122e8:	20004224 	.word	0x20004224
 80122ec:	080195ac 	.word	0x080195ac
 80122f0:	20004220 	.word	0x20004220
 80122f4:	2300      	movs	r3, #0
 80122f6:	4433      	add	r3, r6
 80122f8:	442b      	add	r3, r5
 80122fa:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	db07      	blt.n	8012310 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8012300:	4b8d      	ldr	r3, [pc, #564]	; (8012538 <tcp_receive+0x714>)
 8012302:	681a      	ldr	r2, [r3, #0]
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012308:	1ad3      	subs	r3, r2, r3
 801230a:	2b00      	cmp	r3, #0
 801230c:	f77f af75 	ble.w	80121fa <tcp_receive+0x3d6>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012316:	4b89      	ldr	r3, [pc, #548]	; (801253c <tcp_receive+0x718>)
 8012318:	881b      	ldrh	r3, [r3, #0]
 801231a:	4413      	add	r3, r2
 801231c:	b29a      	uxth	r2, r3
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012328:	2b00      	cmp	r3, #0
 801232a:	d052      	beq.n	80123d2 <tcp_receive+0x5ae>
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012330:	4b81      	ldr	r3, [pc, #516]	; (8012538 <tcp_receive+0x714>)
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	1ad3      	subs	r3, r2, r3
 8012336:	2b00      	cmp	r3, #0
 8012338:	da4b      	bge.n	80123d2 <tcp_receive+0x5ae>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801233a:	4b81      	ldr	r3, [pc, #516]	; (8012540 <tcp_receive+0x71c>)
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	b29a      	uxth	r2, r3
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012344:	b29b      	uxth	r3, r3
 8012346:	1ad3      	subs	r3, r2, r3
 8012348:	b29b      	uxth	r3, r3
 801234a:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 801234c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012354:	10db      	asrs	r3, r3, #3
 8012356:	b21b      	sxth	r3, r3
 8012358:	b29b      	uxth	r3, r3
 801235a:	1ad3      	subs	r3, r2, r3
 801235c:	b29b      	uxth	r3, r3
 801235e:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012366:	b29a      	uxth	r2, r3
 8012368:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801236a:	4413      	add	r3, r2
 801236c:	b29b      	uxth	r3, r3
 801236e:	b21a      	sxth	r2, r3
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8012374:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012378:	2b00      	cmp	r3, #0
 801237a:	da03      	bge.n	8012384 <tcp_receive+0x560>
        m = -m;
 801237c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801237e:	425b      	negs	r3, r3
 8012380:	b29b      	uxth	r3, r3
 8012382:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 8012384:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801238c:	109b      	asrs	r3, r3, #2
 801238e:	b21b      	sxth	r3, r3
 8012390:	b29b      	uxth	r3, r3
 8012392:	1ad3      	subs	r3, r2, r3
 8012394:	b29b      	uxth	r3, r3
 8012396:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801239e:	b29a      	uxth	r2, r3
 80123a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80123a2:	4413      	add	r3, r2
 80123a4:	b29b      	uxth	r3, r3
 80123a6:	b21a      	sxth	r2, r3
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80123b2:	10db      	asrs	r3, r3, #3
 80123b4:	b21b      	sxth	r3, r3
 80123b6:	b29a      	uxth	r2, r3
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80123be:	b29b      	uxth	r3, r3
 80123c0:	4413      	add	r3, r2
 80123c2:	b29b      	uxth	r3, r3
 80123c4:	b21a      	sxth	r2, r3
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	2200      	movs	r2, #0
 80123d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80123d2:	4b5c      	ldr	r3, [pc, #368]	; (8012544 <tcp_receive+0x720>)
 80123d4:	881b      	ldrh	r3, [r3, #0]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	f000 84f1 	beq.w	8012dbe <tcp_receive+0xf9a>
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	7d1b      	ldrb	r3, [r3, #20]
 80123e0:	2b06      	cmp	r3, #6
 80123e2:	f200 84ec 	bhi.w	8012dbe <tcp_receive+0xf9a>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80123ea:	4b57      	ldr	r3, [pc, #348]	; (8012548 <tcp_receive+0x724>)
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	1ad3      	subs	r3, r2, r3
 80123f0:	3b01      	subs	r3, #1
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	f2c0 80b8 	blt.w	8012568 <tcp_receive+0x744>
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80123fc:	4b51      	ldr	r3, [pc, #324]	; (8012544 <tcp_receive+0x720>)
 80123fe:	881b      	ldrh	r3, [r3, #0]
 8012400:	4619      	mov	r1, r3
 8012402:	4b51      	ldr	r3, [pc, #324]	; (8012548 <tcp_receive+0x724>)
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	440b      	add	r3, r1
 8012408:	1ad3      	subs	r3, r2, r3
 801240a:	3301      	adds	r3, #1
 801240c:	2b00      	cmp	r3, #0
 801240e:	f300 80ab 	bgt.w	8012568 <tcp_receive+0x744>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8012412:	4b4e      	ldr	r3, [pc, #312]	; (801254c <tcp_receive+0x728>)
 8012414:	685b      	ldr	r3, [r3, #4]
 8012416:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801241c:	4b4a      	ldr	r3, [pc, #296]	; (8012548 <tcp_receive+0x724>)
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	1ad3      	subs	r3, r2, r3
 8012422:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8012424:	4b49      	ldr	r3, [pc, #292]	; (801254c <tcp_receive+0x728>)
 8012426:	685b      	ldr	r3, [r3, #4]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d106      	bne.n	801243a <tcp_receive+0x616>
 801242c:	4b48      	ldr	r3, [pc, #288]	; (8012550 <tcp_receive+0x72c>)
 801242e:	f240 523c 	movw	r2, #1340	; 0x53c
 8012432:	4948      	ldr	r1, [pc, #288]	; (8012554 <tcp_receive+0x730>)
 8012434:	4848      	ldr	r0, [pc, #288]	; (8012558 <tcp_receive+0x734>)
 8012436:	f004 ffb7 	bl	80173a8 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 801243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801243c:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8012440:	4293      	cmp	r3, r2
 8012442:	dd06      	ble.n	8012452 <tcp_receive+0x62e>
 8012444:	4b42      	ldr	r3, [pc, #264]	; (8012550 <tcp_receive+0x72c>)
 8012446:	f240 523d 	movw	r2, #1341	; 0x53d
 801244a:	4944      	ldr	r1, [pc, #272]	; (801255c <tcp_receive+0x738>)
 801244c:	4842      	ldr	r0, [pc, #264]	; (8012558 <tcp_receive+0x734>)
 801244e:	f004 ffab 	bl	80173a8 <iprintf>
      if (inseg.p->len < off) {
 8012452:	4b3e      	ldr	r3, [pc, #248]	; (801254c <tcp_receive+0x728>)
 8012454:	685b      	ldr	r3, [r3, #4]
 8012456:	895b      	ldrh	r3, [r3, #10]
 8012458:	461a      	mov	r2, r3
 801245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801245c:	4293      	cmp	r3, r2
 801245e:	dd3e      	ble.n	80124de <tcp_receive+0x6ba>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8012460:	4b3a      	ldr	r3, [pc, #232]	; (801254c <tcp_receive+0x728>)
 8012462:	685b      	ldr	r3, [r3, #4]
 8012464:	891b      	ldrh	r3, [r3, #8]
 8012466:	461a      	mov	r2, r3
 8012468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801246a:	4293      	cmp	r3, r2
 801246c:	dd06      	ble.n	801247c <tcp_receive+0x658>
 801246e:	4b38      	ldr	r3, [pc, #224]	; (8012550 <tcp_receive+0x72c>)
 8012470:	f240 523f 	movw	r2, #1343	; 0x53f
 8012474:	493a      	ldr	r1, [pc, #232]	; (8012560 <tcp_receive+0x73c>)
 8012476:	4838      	ldr	r0, [pc, #224]	; (8012558 <tcp_receive+0x734>)
 8012478:	f004 ff96 	bl	80173a8 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801247c:	4b33      	ldr	r3, [pc, #204]	; (801254c <tcp_receive+0x728>)
 801247e:	685b      	ldr	r3, [r3, #4]
 8012480:	891a      	ldrh	r2, [r3, #8]
 8012482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012484:	b29b      	uxth	r3, r3
 8012486:	1ad3      	subs	r3, r2, r3
 8012488:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 801248a:	e00e      	b.n	80124aa <tcp_receive+0x686>
          off -= p->len;
 801248c:	69bb      	ldr	r3, [r7, #24]
 801248e:	895b      	ldrh	r3, [r3, #10]
 8012490:	461a      	mov	r2, r3
 8012492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012494:	1a9b      	subs	r3, r3, r2
 8012496:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 8012498:	69bb      	ldr	r3, [r7, #24]
 801249a:	8a3a      	ldrh	r2, [r7, #16]
 801249c:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 801249e:	69bb      	ldr	r3, [r7, #24]
 80124a0:	2200      	movs	r2, #0
 80124a2:	815a      	strh	r2, [r3, #10]
          p = p->next;
 80124a4:	69bb      	ldr	r3, [r7, #24]
 80124a6:	681b      	ldr	r3, [r3, #0]
 80124a8:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 80124aa:	69bb      	ldr	r3, [r7, #24]
 80124ac:	895b      	ldrh	r3, [r3, #10]
 80124ae:	461a      	mov	r2, r3
 80124b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124b2:	4293      	cmp	r3, r2
 80124b4:	dcea      	bgt.n	801248c <tcp_receive+0x668>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 80124b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124b8:	b29b      	uxth	r3, r3
 80124ba:	425b      	negs	r3, r3
 80124bc:	b29b      	uxth	r3, r3
 80124be:	b21b      	sxth	r3, r3
 80124c0:	4619      	mov	r1, r3
 80124c2:	69b8      	ldr	r0, [r7, #24]
 80124c4:	f7fc fed6 	bl	800f274 <pbuf_header>
 80124c8:	4603      	mov	r3, r0
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d01c      	beq.n	8012508 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 80124ce:	4b20      	ldr	r3, [pc, #128]	; (8012550 <tcp_receive+0x72c>)
 80124d0:	f240 524c 	movw	r2, #1356	; 0x54c
 80124d4:	4923      	ldr	r1, [pc, #140]	; (8012564 <tcp_receive+0x740>)
 80124d6:	4820      	ldr	r0, [pc, #128]	; (8012558 <tcp_receive+0x734>)
 80124d8:	f004 ff66 	bl	80173a8 <iprintf>
 80124dc:	e014      	b.n	8012508 <tcp_receive+0x6e4>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 80124de:	4b1b      	ldr	r3, [pc, #108]	; (801254c <tcp_receive+0x728>)
 80124e0:	685b      	ldr	r3, [r3, #4]
 80124e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80124e4:	b292      	uxth	r2, r2
 80124e6:	4252      	negs	r2, r2
 80124e8:	b292      	uxth	r2, r2
 80124ea:	b212      	sxth	r2, r2
 80124ec:	4611      	mov	r1, r2
 80124ee:	4618      	mov	r0, r3
 80124f0:	f7fc fec0 	bl	800f274 <pbuf_header>
 80124f4:	4603      	mov	r3, r0
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d006      	beq.n	8012508 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 80124fa:	4b15      	ldr	r3, [pc, #84]	; (8012550 <tcp_receive+0x72c>)
 80124fc:	f240 5251 	movw	r2, #1361	; 0x551
 8012500:	4918      	ldr	r1, [pc, #96]	; (8012564 <tcp_receive+0x740>)
 8012502:	4815      	ldr	r0, [pc, #84]	; (8012558 <tcp_receive+0x734>)
 8012504:	f004 ff50 	bl	80173a8 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 8012508:	4b10      	ldr	r3, [pc, #64]	; (801254c <tcp_receive+0x728>)
 801250a:	891a      	ldrh	r2, [r3, #8]
 801250c:	4b0e      	ldr	r3, [pc, #56]	; (8012548 <tcp_receive+0x724>)
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	b299      	uxth	r1, r3
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012516:	b29b      	uxth	r3, r3
 8012518:	1acb      	subs	r3, r1, r3
 801251a:	b29b      	uxth	r3, r3
 801251c:	4413      	add	r3, r2
 801251e:	b29a      	uxth	r2, r3
 8012520:	4b0a      	ldr	r3, [pc, #40]	; (801254c <tcp_receive+0x728>)
 8012522:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012528:	4a07      	ldr	r2, [pc, #28]	; (8012548 <tcp_receive+0x724>)
 801252a:	6013      	str	r3, [r2, #0]
 801252c:	4b07      	ldr	r3, [pc, #28]	; (801254c <tcp_receive+0x728>)
 801252e:	68db      	ldr	r3, [r3, #12]
 8012530:	4a05      	ldr	r2, [pc, #20]	; (8012548 <tcp_receive+0x724>)
 8012532:	6812      	ldr	r2, [r2, #0]
 8012534:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8012536:	e025      	b.n	8012584 <tcp_receive+0x760>
 8012538:	20004220 	.word	0x20004220
 801253c:	20004224 	.word	0x20004224
 8012540:	2000ac88 	.word	0x2000ac88
 8012544:	20004226 	.word	0x20004226
 8012548:	2000421c 	.word	0x2000421c
 801254c:	200041fc 	.word	0x200041fc
 8012550:	08019344 	.word	0x08019344
 8012554:	080195cc 	.word	0x080195cc
 8012558:	08019388 	.word	0x08019388
 801255c:	080195dc 	.word	0x080195dc
 8012560:	080195ec 	.word	0x080195ec
 8012564:	080195fc 	.word	0x080195fc
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8012568:	4b87      	ldr	r3, [pc, #540]	; (8012788 <tcp_receive+0x964>)
 801256a:	681a      	ldr	r2, [r3, #0]
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012570:	1ad3      	subs	r3, r2, r3
 8012572:	2b00      	cmp	r3, #0
 8012574:	da06      	bge.n	8012584 <tcp_receive+0x760>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	7e9b      	ldrb	r3, [r3, #26]
 801257a:	f043 0302 	orr.w	r3, r3, #2
 801257e:	b2da      	uxtb	r2, r3
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012584:	4b80      	ldr	r3, [pc, #512]	; (8012788 <tcp_receive+0x964>)
 8012586:	681a      	ldr	r2, [r3, #0]
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801258c:	1ad3      	subs	r3, r2, r3
 801258e:	2b00      	cmp	r3, #0
 8012590:	f2c0 8410 	blt.w	8012db4 <tcp_receive+0xf90>
 8012594:	4b7c      	ldr	r3, [pc, #496]	; (8012788 <tcp_receive+0x964>)
 8012596:	681a      	ldr	r2, [r3, #0]
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801259c:	6879      	ldr	r1, [r7, #4]
 801259e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80125a0:	440b      	add	r3, r1
 80125a2:	1ad3      	subs	r3, r2, r3
 80125a4:	3301      	adds	r3, #1
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	f300 8404 	bgt.w	8012db4 <tcp_receive+0xf90>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80125b0:	4b75      	ldr	r3, [pc, #468]	; (8012788 <tcp_receive+0x964>)
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	429a      	cmp	r2, r3
 80125b6:	f040 8287 	bne.w	8012ac8 <tcp_receive+0xca4>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80125ba:	4b74      	ldr	r3, [pc, #464]	; (801278c <tcp_receive+0x968>)
 80125bc:	891c      	ldrh	r4, [r3, #8]
 80125be:	4b73      	ldr	r3, [pc, #460]	; (801278c <tcp_receive+0x968>)
 80125c0:	68db      	ldr	r3, [r3, #12]
 80125c2:	899b      	ldrh	r3, [r3, #12]
 80125c4:	b29b      	uxth	r3, r3
 80125c6:	4618      	mov	r0, r3
 80125c8:	f7fb fce8 	bl	800df9c <lwip_htons>
 80125cc:	4603      	mov	r3, r0
 80125ce:	f003 0303 	and.w	r3, r3, #3
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d001      	beq.n	80125da <tcp_receive+0x7b6>
 80125d6:	2301      	movs	r3, #1
 80125d8:	e000      	b.n	80125dc <tcp_receive+0x7b8>
 80125da:	2300      	movs	r3, #0
 80125dc:	4423      	add	r3, r4
 80125de:	b29a      	uxth	r2, r3
 80125e0:	4b6b      	ldr	r3, [pc, #428]	; (8012790 <tcp_receive+0x96c>)
 80125e2:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80125e8:	4b69      	ldr	r3, [pc, #420]	; (8012790 <tcp_receive+0x96c>)
 80125ea:	881b      	ldrh	r3, [r3, #0]
 80125ec:	429a      	cmp	r2, r3
 80125ee:	d26e      	bcs.n	80126ce <tcp_receive+0x8aa>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80125f0:	4b66      	ldr	r3, [pc, #408]	; (801278c <tcp_receive+0x968>)
 80125f2:	68db      	ldr	r3, [r3, #12]
 80125f4:	899b      	ldrh	r3, [r3, #12]
 80125f6:	b29b      	uxth	r3, r3
 80125f8:	4618      	mov	r0, r3
 80125fa:	f7fb fccf 	bl	800df9c <lwip_htons>
 80125fe:	4603      	mov	r3, r0
 8012600:	f003 0301 	and.w	r3, r3, #1
 8012604:	2b00      	cmp	r3, #0
 8012606:	d01b      	beq.n	8012640 <tcp_receive+0x81c>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8012608:	4b60      	ldr	r3, [pc, #384]	; (801278c <tcp_receive+0x968>)
 801260a:	68db      	ldr	r3, [r3, #12]
 801260c:	899b      	ldrh	r3, [r3, #12]
 801260e:	b29b      	uxth	r3, r3
 8012610:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012614:	b29c      	uxth	r4, r3
 8012616:	4b5d      	ldr	r3, [pc, #372]	; (801278c <tcp_receive+0x968>)
 8012618:	68db      	ldr	r3, [r3, #12]
 801261a:	899b      	ldrh	r3, [r3, #12]
 801261c:	b29b      	uxth	r3, r3
 801261e:	4618      	mov	r0, r3
 8012620:	f7fb fcbc 	bl	800df9c <lwip_htons>
 8012624:	4603      	mov	r3, r0
 8012626:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801262a:	b29b      	uxth	r3, r3
 801262c:	4618      	mov	r0, r3
 801262e:	f7fb fcb5 	bl	800df9c <lwip_htons>
 8012632:	4603      	mov	r3, r0
 8012634:	461a      	mov	r2, r3
 8012636:	4b55      	ldr	r3, [pc, #340]	; (801278c <tcp_receive+0x968>)
 8012638:	68db      	ldr	r3, [r3, #12]
 801263a:	4322      	orrs	r2, r4
 801263c:	b292      	uxth	r2, r2
 801263e:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012644:	4b51      	ldr	r3, [pc, #324]	; (801278c <tcp_receive+0x968>)
 8012646:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8012648:	4b50      	ldr	r3, [pc, #320]	; (801278c <tcp_receive+0x968>)
 801264a:	68db      	ldr	r3, [r3, #12]
 801264c:	899b      	ldrh	r3, [r3, #12]
 801264e:	b29b      	uxth	r3, r3
 8012650:	4618      	mov	r0, r3
 8012652:	f7fb fca3 	bl	800df9c <lwip_htons>
 8012656:	4603      	mov	r3, r0
 8012658:	f003 0302 	and.w	r3, r3, #2
 801265c:	2b00      	cmp	r3, #0
 801265e:	d005      	beq.n	801266c <tcp_receive+0x848>
            inseg.len -= 1;
 8012660:	4b4a      	ldr	r3, [pc, #296]	; (801278c <tcp_receive+0x968>)
 8012662:	891b      	ldrh	r3, [r3, #8]
 8012664:	3b01      	subs	r3, #1
 8012666:	b29a      	uxth	r2, r3
 8012668:	4b48      	ldr	r3, [pc, #288]	; (801278c <tcp_receive+0x968>)
 801266a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801266c:	4b47      	ldr	r3, [pc, #284]	; (801278c <tcp_receive+0x968>)
 801266e:	685a      	ldr	r2, [r3, #4]
 8012670:	4b46      	ldr	r3, [pc, #280]	; (801278c <tcp_receive+0x968>)
 8012672:	891b      	ldrh	r3, [r3, #8]
 8012674:	4619      	mov	r1, r3
 8012676:	4610      	mov	r0, r2
 8012678:	f7fc fcac 	bl	800efd4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801267c:	4b43      	ldr	r3, [pc, #268]	; (801278c <tcp_receive+0x968>)
 801267e:	891c      	ldrh	r4, [r3, #8]
 8012680:	4b42      	ldr	r3, [pc, #264]	; (801278c <tcp_receive+0x968>)
 8012682:	68db      	ldr	r3, [r3, #12]
 8012684:	899b      	ldrh	r3, [r3, #12]
 8012686:	b29b      	uxth	r3, r3
 8012688:	4618      	mov	r0, r3
 801268a:	f7fb fc87 	bl	800df9c <lwip_htons>
 801268e:	4603      	mov	r3, r0
 8012690:	f003 0303 	and.w	r3, r3, #3
 8012694:	2b00      	cmp	r3, #0
 8012696:	d001      	beq.n	801269c <tcp_receive+0x878>
 8012698:	2301      	movs	r3, #1
 801269a:	e000      	b.n	801269e <tcp_receive+0x87a>
 801269c:	2300      	movs	r3, #0
 801269e:	4423      	add	r3, r4
 80126a0:	b29a      	uxth	r2, r3
 80126a2:	4b3b      	ldr	r3, [pc, #236]	; (8012790 <tcp_receive+0x96c>)
 80126a4:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80126a6:	4b3a      	ldr	r3, [pc, #232]	; (8012790 <tcp_receive+0x96c>)
 80126a8:	881b      	ldrh	r3, [r3, #0]
 80126aa:	461a      	mov	r2, r3
 80126ac:	4b36      	ldr	r3, [pc, #216]	; (8012788 <tcp_receive+0x964>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	441a      	add	r2, r3
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126b6:	6879      	ldr	r1, [r7, #4]
 80126b8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80126ba:	440b      	add	r3, r1
 80126bc:	429a      	cmp	r2, r3
 80126be:	d006      	beq.n	80126ce <tcp_receive+0x8aa>
 80126c0:	4b34      	ldr	r3, [pc, #208]	; (8012794 <tcp_receive+0x970>)
 80126c2:	f240 527f 	movw	r2, #1407	; 0x57f
 80126c6:	4934      	ldr	r1, [pc, #208]	; (8012798 <tcp_receive+0x974>)
 80126c8:	4834      	ldr	r0, [pc, #208]	; (801279c <tcp_receive+0x978>)
 80126ca:	f004 fe6d 	bl	80173a8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	f000 80e1 	beq.w	801289a <tcp_receive+0xa76>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80126d8:	4b2c      	ldr	r3, [pc, #176]	; (801278c <tcp_receive+0x968>)
 80126da:	68db      	ldr	r3, [r3, #12]
 80126dc:	899b      	ldrh	r3, [r3, #12]
 80126de:	b29b      	uxth	r3, r3
 80126e0:	4618      	mov	r0, r3
 80126e2:	f7fb fc5b 	bl	800df9c <lwip_htons>
 80126e6:	4603      	mov	r3, r0
 80126e8:	f003 0301 	and.w	r3, r3, #1
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d010      	beq.n	8012712 <tcp_receive+0x8ee>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80126f0:	e00a      	b.n	8012708 <tcp_receive+0x8e4>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126f6:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126fc:	681a      	ldr	r2, [r3, #0]
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 8012702:	68b8      	ldr	r0, [r7, #8]
 8012704:	f7fd ff2d 	bl	8010562 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801270c:	2b00      	cmp	r3, #0
 801270e:	d1f0      	bne.n	80126f2 <tcp_receive+0x8ce>
 8012710:	e0c3      	b.n	801289a <tcp_receive+0xa76>
            }
          } else {
            next = pcb->ooseq;
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012716:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8012718:	e04f      	b.n	80127ba <tcp_receive+0x996>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801271a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801271c:	68db      	ldr	r3, [r3, #12]
 801271e:	899b      	ldrh	r3, [r3, #12]
 8012720:	b29b      	uxth	r3, r3
 8012722:	4618      	mov	r0, r3
 8012724:	f7fb fc3a 	bl	800df9c <lwip_htons>
 8012728:	4603      	mov	r3, r0
 801272a:	f003 0301 	and.w	r3, r3, #1
 801272e:	2b00      	cmp	r3, #0
 8012730:	d03b      	beq.n	80127aa <tcp_receive+0x986>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8012732:	4b16      	ldr	r3, [pc, #88]	; (801278c <tcp_receive+0x968>)
 8012734:	68db      	ldr	r3, [r3, #12]
 8012736:	899b      	ldrh	r3, [r3, #12]
 8012738:	b29b      	uxth	r3, r3
 801273a:	4618      	mov	r0, r3
 801273c:	f7fb fc2e 	bl	800df9c <lwip_htons>
 8012740:	4603      	mov	r3, r0
 8012742:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8012746:	2b00      	cmp	r3, #0
 8012748:	d12f      	bne.n	80127aa <tcp_receive+0x986>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801274a:	4b10      	ldr	r3, [pc, #64]	; (801278c <tcp_receive+0x968>)
 801274c:	68db      	ldr	r3, [r3, #12]
 801274e:	899b      	ldrh	r3, [r3, #12]
 8012750:	b29c      	uxth	r4, r3
 8012752:	2001      	movs	r0, #1
 8012754:	f7fb fc22 	bl	800df9c <lwip_htons>
 8012758:	4603      	mov	r3, r0
 801275a:	461a      	mov	r2, r3
 801275c:	4b0b      	ldr	r3, [pc, #44]	; (801278c <tcp_receive+0x968>)
 801275e:	68db      	ldr	r3, [r3, #12]
 8012760:	4322      	orrs	r2, r4
 8012762:	b292      	uxth	r2, r2
 8012764:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8012766:	4b09      	ldr	r3, [pc, #36]	; (801278c <tcp_receive+0x968>)
 8012768:	891c      	ldrh	r4, [r3, #8]
 801276a:	4b08      	ldr	r3, [pc, #32]	; (801278c <tcp_receive+0x968>)
 801276c:	68db      	ldr	r3, [r3, #12]
 801276e:	899b      	ldrh	r3, [r3, #12]
 8012770:	b29b      	uxth	r3, r3
 8012772:	4618      	mov	r0, r3
 8012774:	f7fb fc12 	bl	800df9c <lwip_htons>
 8012778:	4603      	mov	r3, r0
 801277a:	f003 0303 	and.w	r3, r3, #3
 801277e:	2b00      	cmp	r3, #0
 8012780:	d00e      	beq.n	80127a0 <tcp_receive+0x97c>
 8012782:	2301      	movs	r3, #1
 8012784:	e00d      	b.n	80127a2 <tcp_receive+0x97e>
 8012786:	bf00      	nop
 8012788:	2000421c 	.word	0x2000421c
 801278c:	200041fc 	.word	0x200041fc
 8012790:	20004226 	.word	0x20004226
 8012794:	08019344 	.word	0x08019344
 8012798:	08019610 	.word	0x08019610
 801279c:	08019388 	.word	0x08019388
 80127a0:	2300      	movs	r3, #0
 80127a2:	4423      	add	r3, r4
 80127a4:	b29a      	uxth	r2, r3
 80127a6:	4b95      	ldr	r3, [pc, #596]	; (80129fc <tcp_receive+0xbd8>)
 80127a8:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 80127aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127ac:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 80127ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 80127b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80127b6:	f7fd fed4 	bl	8010562 <tcp_seg_free>
            while (next &&
 80127ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d00e      	beq.n	80127de <tcp_receive+0x9ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80127c0:	4b8e      	ldr	r3, [pc, #568]	; (80129fc <tcp_receive+0xbd8>)
 80127c2:	881b      	ldrh	r3, [r3, #0]
 80127c4:	461a      	mov	r2, r3
 80127c6:	4b8e      	ldr	r3, [pc, #568]	; (8012a00 <tcp_receive+0xbdc>)
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	441a      	add	r2, r3
 80127cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127ce:	68db      	ldr	r3, [r3, #12]
 80127d0:	685b      	ldr	r3, [r3, #4]
 80127d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80127d4:	8909      	ldrh	r1, [r1, #8]
 80127d6:	440b      	add	r3, r1
 80127d8:	1ad3      	subs	r3, r2, r3
            while (next &&
 80127da:	2b00      	cmp	r3, #0
 80127dc:	da9d      	bge.n	801271a <tcp_receive+0x8f6>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80127de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d057      	beq.n	8012894 <tcp_receive+0xa70>
                TCP_SEQ_GT(seqno + tcplen,
 80127e4:	4b85      	ldr	r3, [pc, #532]	; (80129fc <tcp_receive+0xbd8>)
 80127e6:	881b      	ldrh	r3, [r3, #0]
 80127e8:	461a      	mov	r2, r3
 80127ea:	4b85      	ldr	r3, [pc, #532]	; (8012a00 <tcp_receive+0xbdc>)
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	441a      	add	r2, r3
 80127f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127f2:	68db      	ldr	r3, [r3, #12]
 80127f4:	685b      	ldr	r3, [r3, #4]
 80127f6:	1ad3      	subs	r3, r2, r3
            if (next &&
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	dd4b      	ble.n	8012894 <tcp_receive+0xa70>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80127fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127fe:	68db      	ldr	r3, [r3, #12]
 8012800:	685b      	ldr	r3, [r3, #4]
 8012802:	b29a      	uxth	r2, r3
 8012804:	4b7e      	ldr	r3, [pc, #504]	; (8012a00 <tcp_receive+0xbdc>)
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	b29b      	uxth	r3, r3
 801280a:	1ad3      	subs	r3, r2, r3
 801280c:	b29a      	uxth	r2, r3
 801280e:	4b7d      	ldr	r3, [pc, #500]	; (8012a04 <tcp_receive+0xbe0>)
 8012810:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8012812:	4b7c      	ldr	r3, [pc, #496]	; (8012a04 <tcp_receive+0xbe0>)
 8012814:	68db      	ldr	r3, [r3, #12]
 8012816:	899b      	ldrh	r3, [r3, #12]
 8012818:	b29b      	uxth	r3, r3
 801281a:	4618      	mov	r0, r3
 801281c:	f7fb fbbe 	bl	800df9c <lwip_htons>
 8012820:	4603      	mov	r3, r0
 8012822:	f003 0302 	and.w	r3, r3, #2
 8012826:	2b00      	cmp	r3, #0
 8012828:	d005      	beq.n	8012836 <tcp_receive+0xa12>
                inseg.len -= 1;
 801282a:	4b76      	ldr	r3, [pc, #472]	; (8012a04 <tcp_receive+0xbe0>)
 801282c:	891b      	ldrh	r3, [r3, #8]
 801282e:	3b01      	subs	r3, #1
 8012830:	b29a      	uxth	r2, r3
 8012832:	4b74      	ldr	r3, [pc, #464]	; (8012a04 <tcp_receive+0xbe0>)
 8012834:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8012836:	4b73      	ldr	r3, [pc, #460]	; (8012a04 <tcp_receive+0xbe0>)
 8012838:	685a      	ldr	r2, [r3, #4]
 801283a:	4b72      	ldr	r3, [pc, #456]	; (8012a04 <tcp_receive+0xbe0>)
 801283c:	891b      	ldrh	r3, [r3, #8]
 801283e:	4619      	mov	r1, r3
 8012840:	4610      	mov	r0, r2
 8012842:	f7fc fbc7 	bl	800efd4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8012846:	4b6f      	ldr	r3, [pc, #444]	; (8012a04 <tcp_receive+0xbe0>)
 8012848:	891c      	ldrh	r4, [r3, #8]
 801284a:	4b6e      	ldr	r3, [pc, #440]	; (8012a04 <tcp_receive+0xbe0>)
 801284c:	68db      	ldr	r3, [r3, #12]
 801284e:	899b      	ldrh	r3, [r3, #12]
 8012850:	b29b      	uxth	r3, r3
 8012852:	4618      	mov	r0, r3
 8012854:	f7fb fba2 	bl	800df9c <lwip_htons>
 8012858:	4603      	mov	r3, r0
 801285a:	f003 0303 	and.w	r3, r3, #3
 801285e:	2b00      	cmp	r3, #0
 8012860:	d001      	beq.n	8012866 <tcp_receive+0xa42>
 8012862:	2301      	movs	r3, #1
 8012864:	e000      	b.n	8012868 <tcp_receive+0xa44>
 8012866:	2300      	movs	r3, #0
 8012868:	4423      	add	r3, r4
 801286a:	b29a      	uxth	r2, r3
 801286c:	4b63      	ldr	r3, [pc, #396]	; (80129fc <tcp_receive+0xbd8>)
 801286e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8012870:	4b62      	ldr	r3, [pc, #392]	; (80129fc <tcp_receive+0xbd8>)
 8012872:	881b      	ldrh	r3, [r3, #0]
 8012874:	461a      	mov	r2, r3
 8012876:	4b62      	ldr	r3, [pc, #392]	; (8012a00 <tcp_receive+0xbdc>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	441a      	add	r2, r3
 801287c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801287e:	68db      	ldr	r3, [r3, #12]
 8012880:	685b      	ldr	r3, [r3, #4]
 8012882:	429a      	cmp	r2, r3
 8012884:	d006      	beq.n	8012894 <tcp_receive+0xa70>
 8012886:	4b60      	ldr	r3, [pc, #384]	; (8012a08 <tcp_receive+0xbe4>)
 8012888:	f240 52af 	movw	r2, #1455	; 0x5af
 801288c:	495f      	ldr	r1, [pc, #380]	; (8012a0c <tcp_receive+0xbe8>)
 801288e:	4860      	ldr	r0, [pc, #384]	; (8012a10 <tcp_receive+0xbec>)
 8012890:	f004 fd8a 	bl	80173a8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012898:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801289a:	4b58      	ldr	r3, [pc, #352]	; (80129fc <tcp_receive+0xbd8>)
 801289c:	881b      	ldrh	r3, [r3, #0]
 801289e:	461a      	mov	r2, r3
 80128a0:	4b57      	ldr	r3, [pc, #348]	; (8012a00 <tcp_receive+0xbdc>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	441a      	add	r2, r3
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80128ae:	4b53      	ldr	r3, [pc, #332]	; (80129fc <tcp_receive+0xbd8>)
 80128b0:	881b      	ldrh	r3, [r3, #0]
 80128b2:	429a      	cmp	r2, r3
 80128b4:	d206      	bcs.n	80128c4 <tcp_receive+0xaa0>
 80128b6:	4b54      	ldr	r3, [pc, #336]	; (8012a08 <tcp_receive+0xbe4>)
 80128b8:	f240 52b9 	movw	r2, #1465	; 0x5b9
 80128bc:	4955      	ldr	r1, [pc, #340]	; (8012a14 <tcp_receive+0xbf0>)
 80128be:	4854      	ldr	r0, [pc, #336]	; (8012a10 <tcp_receive+0xbec>)
 80128c0:	f004 fd72 	bl	80173a8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80128c8:	4b4c      	ldr	r3, [pc, #304]	; (80129fc <tcp_receive+0xbd8>)
 80128ca:	881b      	ldrh	r3, [r3, #0]
 80128cc:	1ad3      	subs	r3, r2, r3
 80128ce:	b29a      	uxth	r2, r3
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80128d4:	6878      	ldr	r0, [r7, #4]
 80128d6:	f7fd f9fb 	bl	800fcd0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80128da:	4b4a      	ldr	r3, [pc, #296]	; (8012a04 <tcp_receive+0xbe0>)
 80128dc:	685b      	ldr	r3, [r3, #4]
 80128de:	891b      	ldrh	r3, [r3, #8]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d006      	beq.n	80128f2 <tcp_receive+0xace>
          recv_data = inseg.p;
 80128e4:	4b47      	ldr	r3, [pc, #284]	; (8012a04 <tcp_receive+0xbe0>)
 80128e6:	685b      	ldr	r3, [r3, #4]
 80128e8:	4a4b      	ldr	r2, [pc, #300]	; (8012a18 <tcp_receive+0xbf4>)
 80128ea:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80128ec:	4b45      	ldr	r3, [pc, #276]	; (8012a04 <tcp_receive+0xbe0>)
 80128ee:	2200      	movs	r2, #0
 80128f0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80128f2:	4b44      	ldr	r3, [pc, #272]	; (8012a04 <tcp_receive+0xbe0>)
 80128f4:	68db      	ldr	r3, [r3, #12]
 80128f6:	899b      	ldrh	r3, [r3, #12]
 80128f8:	b29b      	uxth	r3, r3
 80128fa:	4618      	mov	r0, r3
 80128fc:	f7fb fb4e 	bl	800df9c <lwip_htons>
 8012900:	4603      	mov	r3, r0
 8012902:	f003 0301 	and.w	r3, r3, #1
 8012906:	2b00      	cmp	r3, #0
 8012908:	f000 80b4 	beq.w	8012a74 <tcp_receive+0xc50>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801290c:	4b43      	ldr	r3, [pc, #268]	; (8012a1c <tcp_receive+0xbf8>)
 801290e:	781b      	ldrb	r3, [r3, #0]
 8012910:	f043 0320 	orr.w	r3, r3, #32
 8012914:	b2da      	uxtb	r2, r3
 8012916:	4b41      	ldr	r3, [pc, #260]	; (8012a1c <tcp_receive+0xbf8>)
 8012918:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801291a:	e0ab      	b.n	8012a74 <tcp_receive+0xc50>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012920:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012926:	68db      	ldr	r3, [r3, #12]
 8012928:	685b      	ldr	r3, [r3, #4]
 801292a:	4a35      	ldr	r2, [pc, #212]	; (8012a00 <tcp_receive+0xbdc>)
 801292c:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	891b      	ldrh	r3, [r3, #8]
 8012932:	461c      	mov	r4, r3
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	68db      	ldr	r3, [r3, #12]
 8012938:	899b      	ldrh	r3, [r3, #12]
 801293a:	b29b      	uxth	r3, r3
 801293c:	4618      	mov	r0, r3
 801293e:	f7fb fb2d 	bl	800df9c <lwip_htons>
 8012942:	4603      	mov	r3, r0
 8012944:	f003 0303 	and.w	r3, r3, #3
 8012948:	2b00      	cmp	r3, #0
 801294a:	d001      	beq.n	8012950 <tcp_receive+0xb2c>
 801294c:	2301      	movs	r3, #1
 801294e:	e000      	b.n	8012952 <tcp_receive+0xb2e>
 8012950:	2300      	movs	r3, #0
 8012952:	191a      	adds	r2, r3, r4
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012958:	441a      	add	r2, r3
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012962:	461c      	mov	r4, r3
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	891b      	ldrh	r3, [r3, #8]
 8012968:	461d      	mov	r5, r3
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	68db      	ldr	r3, [r3, #12]
 801296e:	899b      	ldrh	r3, [r3, #12]
 8012970:	b29b      	uxth	r3, r3
 8012972:	4618      	mov	r0, r3
 8012974:	f7fb fb12 	bl	800df9c <lwip_htons>
 8012978:	4603      	mov	r3, r0
 801297a:	f003 0303 	and.w	r3, r3, #3
 801297e:	2b00      	cmp	r3, #0
 8012980:	d001      	beq.n	8012986 <tcp_receive+0xb62>
 8012982:	2301      	movs	r3, #1
 8012984:	e000      	b.n	8012988 <tcp_receive+0xb64>
 8012986:	2300      	movs	r3, #0
 8012988:	442b      	add	r3, r5
 801298a:	429c      	cmp	r4, r3
 801298c:	d206      	bcs.n	801299c <tcp_receive+0xb78>
 801298e:	4b1e      	ldr	r3, [pc, #120]	; (8012a08 <tcp_receive+0xbe4>)
 8012990:	f240 52de 	movw	r2, #1502	; 0x5de
 8012994:	4922      	ldr	r1, [pc, #136]	; (8012a20 <tcp_receive+0xbfc>)
 8012996:	481e      	ldr	r0, [pc, #120]	; (8012a10 <tcp_receive+0xbec>)
 8012998:	f004 fd06 	bl	80173a8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	891b      	ldrh	r3, [r3, #8]
 80129a0:	461c      	mov	r4, r3
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	68db      	ldr	r3, [r3, #12]
 80129a6:	899b      	ldrh	r3, [r3, #12]
 80129a8:	b29b      	uxth	r3, r3
 80129aa:	4618      	mov	r0, r3
 80129ac:	f7fb faf6 	bl	800df9c <lwip_htons>
 80129b0:	4603      	mov	r3, r0
 80129b2:	f003 0303 	and.w	r3, r3, #3
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d001      	beq.n	80129be <tcp_receive+0xb9a>
 80129ba:	2301      	movs	r3, #1
 80129bc:	e000      	b.n	80129c0 <tcp_receive+0xb9c>
 80129be:	2300      	movs	r3, #0
 80129c0:	1919      	adds	r1, r3, r4
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80129c6:	b28b      	uxth	r3, r1
 80129c8:	1ad3      	subs	r3, r2, r3
 80129ca:	b29a      	uxth	r2, r3
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80129d0:	6878      	ldr	r0, [r7, #4]
 80129d2:	f7fd f97d 	bl	800fcd0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	685b      	ldr	r3, [r3, #4]
 80129da:	891b      	ldrh	r3, [r3, #8]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d028      	beq.n	8012a32 <tcp_receive+0xc0e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80129e0:	4b0d      	ldr	r3, [pc, #52]	; (8012a18 <tcp_receive+0xbf4>)
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d01d      	beq.n	8012a24 <tcp_receive+0xc00>
              pbuf_cat(recv_data, cseg->p);
 80129e8:	4b0b      	ldr	r3, [pc, #44]	; (8012a18 <tcp_receive+0xbf4>)
 80129ea:	681a      	ldr	r2, [r3, #0]
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	685b      	ldr	r3, [r3, #4]
 80129f0:	4619      	mov	r1, r3
 80129f2:	4610      	mov	r0, r2
 80129f4:	f7fc fd3c 	bl	800f470 <pbuf_cat>
 80129f8:	e018      	b.n	8012a2c <tcp_receive+0xc08>
 80129fa:	bf00      	nop
 80129fc:	20004226 	.word	0x20004226
 8012a00:	2000421c 	.word	0x2000421c
 8012a04:	200041fc 	.word	0x200041fc
 8012a08:	08019344 	.word	0x08019344
 8012a0c:	08019648 	.word	0x08019648
 8012a10:	08019388 	.word	0x08019388
 8012a14:	08019684 	.word	0x08019684
 8012a18:	2000422c 	.word	0x2000422c
 8012a1c:	20004229 	.word	0x20004229
 8012a20:	080196a4 	.word	0x080196a4
            } else {
              recv_data = cseg->p;
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	685b      	ldr	r3, [r3, #4]
 8012a28:	4a71      	ldr	r2, [pc, #452]	; (8012bf0 <tcp_receive+0xdcc>)
 8012a2a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8012a2c:	68fb      	ldr	r3, [r7, #12]
 8012a2e:	2200      	movs	r2, #0
 8012a30:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8012a32:	68fb      	ldr	r3, [r7, #12]
 8012a34:	68db      	ldr	r3, [r3, #12]
 8012a36:	899b      	ldrh	r3, [r3, #12]
 8012a38:	b29b      	uxth	r3, r3
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	f7fb faae 	bl	800df9c <lwip_htons>
 8012a40:	4603      	mov	r3, r0
 8012a42:	f003 0301 	and.w	r3, r3, #1
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d00d      	beq.n	8012a66 <tcp_receive+0xc42>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8012a4a:	4b6a      	ldr	r3, [pc, #424]	; (8012bf4 <tcp_receive+0xdd0>)
 8012a4c:	781b      	ldrb	r3, [r3, #0]
 8012a4e:	f043 0320 	orr.w	r3, r3, #32
 8012a52:	b2da      	uxtb	r2, r3
 8012a54:	4b67      	ldr	r3, [pc, #412]	; (8012bf4 <tcp_receive+0xdd0>)
 8012a56:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	7d1b      	ldrb	r3, [r3, #20]
 8012a5c:	2b04      	cmp	r3, #4
 8012a5e:	d102      	bne.n	8012a66 <tcp_receive+0xc42>
              pcb->state = CLOSE_WAIT;
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	2207      	movs	r2, #7
 8012a64:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	681a      	ldr	r2, [r3, #0]
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 8012a6e:	68f8      	ldr	r0, [r7, #12]
 8012a70:	f7fd fd77 	bl	8010562 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d008      	beq.n	8012a8e <tcp_receive+0xc6a>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a80:	68db      	ldr	r3, [r3, #12]
 8012a82:	685a      	ldr	r2, [r3, #4]
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8012a88:	429a      	cmp	r2, r3
 8012a8a:	f43f af47 	beq.w	801291c <tcp_receive+0xaf8>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	7e9b      	ldrb	r3, [r3, #26]
 8012a92:	f003 0301 	and.w	r3, r3, #1
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d00e      	beq.n	8012ab8 <tcp_receive+0xc94>
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	7e9b      	ldrb	r3, [r3, #26]
 8012a9e:	f023 0301 	bic.w	r3, r3, #1
 8012aa2:	b2da      	uxtb	r2, r3
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	769a      	strb	r2, [r3, #26]
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	7e9b      	ldrb	r3, [r3, #26]
 8012aac:	f043 0302 	orr.w	r3, r3, #2
 8012ab0:	b2da      	uxtb	r2, r3
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8012ab6:	e181      	b.n	8012dbc <tcp_receive+0xf98>
        tcp_ack(pcb);
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	7e9b      	ldrb	r3, [r3, #26]
 8012abc:	f043 0301 	orr.w	r3, r3, #1
 8012ac0:	b2da      	uxtb	r2, r3
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8012ac6:	e179      	b.n	8012dbc <tcp_receive+0xf98>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 8012ac8:	6878      	ldr	r0, [r7, #4]
 8012aca:	f000 fc93 	bl	80133f4 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d106      	bne.n	8012ae4 <tcp_receive+0xcc0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8012ad6:	4848      	ldr	r0, [pc, #288]	; (8012bf8 <tcp_receive+0xdd4>)
 8012ad8:	f7fd fd5b 	bl	8010592 <tcp_seg_copy>
 8012adc:	4602      	mov	r2, r0
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 8012ae2:	e16b      	b.n	8012dbc <tcp_receive+0xf98>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 8012ae4:	2300      	movs	r3, #0
 8012ae6:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012aec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012aee:	e150      	b.n	8012d92 <tcp_receive+0xf6e>
            if (seqno == next->tcphdr->seqno) {
 8012af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012af2:	68db      	ldr	r3, [r3, #12]
 8012af4:	685a      	ldr	r2, [r3, #4]
 8012af6:	4b41      	ldr	r3, [pc, #260]	; (8012bfc <tcp_receive+0xdd8>)
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	429a      	cmp	r2, r3
 8012afc:	d11d      	bne.n	8012b3a <tcp_receive+0xd16>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8012afe:	4b3e      	ldr	r3, [pc, #248]	; (8012bf8 <tcp_receive+0xdd4>)
 8012b00:	891a      	ldrh	r2, [r3, #8]
 8012b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b04:	891b      	ldrh	r3, [r3, #8]
 8012b06:	429a      	cmp	r2, r3
 8012b08:	f240 8148 	bls.w	8012d9c <tcp_receive+0xf78>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 8012b0c:	483a      	ldr	r0, [pc, #232]	; (8012bf8 <tcp_receive+0xdd4>)
 8012b0e:	f7fd fd40 	bl	8010592 <tcp_seg_copy>
 8012b12:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 8012b14:	68fb      	ldr	r3, [r7, #12]
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	f000 8142 	beq.w	8012da0 <tcp_receive+0xf7c>
                  if (prev != NULL) {
 8012b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d003      	beq.n	8012b2a <tcp_receive+0xd06>
                    prev->next = cseg;
 8012b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b24:	68fa      	ldr	r2, [r7, #12]
 8012b26:	601a      	str	r2, [r3, #0]
 8012b28:	e002      	b.n	8012b30 <tcp_receive+0xd0c>
                  } else {
                    pcb->ooseq = cseg;
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	68fa      	ldr	r2, [r7, #12]
 8012b2e:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 8012b30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012b32:	68f8      	ldr	r0, [r7, #12]
 8012b34:	f7ff f900 	bl	8011d38 <tcp_oos_insert_segment>
                }
                break;
 8012b38:	e132      	b.n	8012da0 <tcp_receive+0xf7c>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8012b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d117      	bne.n	8012b70 <tcp_receive+0xd4c>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8012b40:	4b2e      	ldr	r3, [pc, #184]	; (8012bfc <tcp_receive+0xdd8>)
 8012b42:	681a      	ldr	r2, [r3, #0]
 8012b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b46:	68db      	ldr	r3, [r3, #12]
 8012b48:	685b      	ldr	r3, [r3, #4]
 8012b4a:	1ad3      	subs	r3, r2, r3
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	da57      	bge.n	8012c00 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 8012b50:	4829      	ldr	r0, [pc, #164]	; (8012bf8 <tcp_receive+0xdd4>)
 8012b52:	f7fd fd1e 	bl	8010592 <tcp_seg_copy>
 8012b56:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	f000 8122 	beq.w	8012da4 <tcp_receive+0xf80>
                    pcb->ooseq = cseg;
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	68fa      	ldr	r2, [r7, #12]
 8012b64:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 8012b66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012b68:	68f8      	ldr	r0, [r7, #12]
 8012b6a:	f7ff f8e5 	bl	8011d38 <tcp_oos_insert_segment>
                  }
                  break;
 8012b6e:	e119      	b.n	8012da4 <tcp_receive+0xf80>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 8012b70:	4b22      	ldr	r3, [pc, #136]	; (8012bfc <tcp_receive+0xdd8>)
 8012b72:	681a      	ldr	r2, [r3, #0]
 8012b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b76:	68db      	ldr	r3, [r3, #12]
 8012b78:	685b      	ldr	r3, [r3, #4]
 8012b7a:	1ad3      	subs	r3, r2, r3
 8012b7c:	3b01      	subs	r3, #1
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	db3e      	blt.n	8012c00 <tcp_receive+0xddc>
 8012b82:	4b1e      	ldr	r3, [pc, #120]	; (8012bfc <tcp_receive+0xdd8>)
 8012b84:	681a      	ldr	r2, [r3, #0]
 8012b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b88:	68db      	ldr	r3, [r3, #12]
 8012b8a:	685b      	ldr	r3, [r3, #4]
 8012b8c:	1ad3      	subs	r3, r2, r3
 8012b8e:	3301      	adds	r3, #1
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	dc35      	bgt.n	8012c00 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 8012b94:	4818      	ldr	r0, [pc, #96]	; (8012bf8 <tcp_receive+0xdd4>)
 8012b96:	f7fd fcfc 	bl	8010592 <tcp_seg_copy>
 8012b9a:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 8012b9c:	68fb      	ldr	r3, [r7, #12]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	f000 8102 	beq.w	8012da8 <tcp_receive+0xf84>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8012ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ba6:	68db      	ldr	r3, [r3, #12]
 8012ba8:	685b      	ldr	r3, [r3, #4]
 8012baa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012bac:	8912      	ldrh	r2, [r2, #8]
 8012bae:	441a      	add	r2, r3
 8012bb0:	4b12      	ldr	r3, [pc, #72]	; (8012bfc <tcp_receive+0xdd8>)
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	1ad3      	subs	r3, r2, r3
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	dd12      	ble.n	8012be0 <tcp_receive+0xdbc>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8012bba:	4b10      	ldr	r3, [pc, #64]	; (8012bfc <tcp_receive+0xdd8>)
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	b29a      	uxth	r2, r3
 8012bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bc2:	68db      	ldr	r3, [r3, #12]
 8012bc4:	685b      	ldr	r3, [r3, #4]
 8012bc6:	b29b      	uxth	r3, r3
 8012bc8:	1ad3      	subs	r3, r2, r3
 8012bca:	b29a      	uxth	r2, r3
 8012bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bce:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8012bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bd2:	685a      	ldr	r2, [r3, #4]
 8012bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bd6:	891b      	ldrh	r3, [r3, #8]
 8012bd8:	4619      	mov	r1, r3
 8012bda:	4610      	mov	r0, r2
 8012bdc:	f7fc f9fa 	bl	800efd4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8012be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012be2:	68fa      	ldr	r2, [r7, #12]
 8012be4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8012be6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012be8:	68f8      	ldr	r0, [r7, #12]
 8012bea:	f7ff f8a5 	bl	8011d38 <tcp_oos_insert_segment>
                  }
                  break;
 8012bee:	e0db      	b.n	8012da8 <tcp_receive+0xf84>
 8012bf0:	2000422c 	.word	0x2000422c
 8012bf4:	20004229 	.word	0x20004229
 8012bf8:	200041fc 	.word	0x200041fc
 8012bfc:	2000421c 	.word	0x2000421c
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8012c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	f040 80bf 	bne.w	8012d88 <tcp_receive+0xf64>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8012c0a:	4b7c      	ldr	r3, [pc, #496]	; (8012dfc <tcp_receive+0xfd8>)
 8012c0c:	681a      	ldr	r2, [r3, #0]
 8012c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c10:	68db      	ldr	r3, [r3, #12]
 8012c12:	685b      	ldr	r3, [r3, #4]
 8012c14:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	f340 80b6 	ble.w	8012d88 <tcp_receive+0xf64>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8012c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c1e:	68db      	ldr	r3, [r3, #12]
 8012c20:	899b      	ldrh	r3, [r3, #12]
 8012c22:	b29b      	uxth	r3, r3
 8012c24:	4618      	mov	r0, r3
 8012c26:	f7fb f9b9 	bl	800df9c <lwip_htons>
 8012c2a:	4603      	mov	r3, r0
 8012c2c:	f003 0301 	and.w	r3, r3, #1
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	f040 80bb 	bne.w	8012dac <tcp_receive+0xf88>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8012c36:	4872      	ldr	r0, [pc, #456]	; (8012e00 <tcp_receive+0xfdc>)
 8012c38:	f7fd fcab 	bl	8010592 <tcp_seg_copy>
 8012c3c:	4602      	mov	r2, r0
 8012c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c40:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8012c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	f000 80b2 	beq.w	8012db0 <tcp_receive+0xf8c>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8012c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c4e:	68db      	ldr	r3, [r3, #12]
 8012c50:	685b      	ldr	r3, [r3, #4]
 8012c52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012c54:	8912      	ldrh	r2, [r2, #8]
 8012c56:	441a      	add	r2, r3
 8012c58:	4b68      	ldr	r3, [pc, #416]	; (8012dfc <tcp_receive+0xfd8>)
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	1ad3      	subs	r3, r2, r3
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	dd12      	ble.n	8012c88 <tcp_receive+0xe64>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8012c62:	4b66      	ldr	r3, [pc, #408]	; (8012dfc <tcp_receive+0xfd8>)
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	b29a      	uxth	r2, r3
 8012c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c6a:	68db      	ldr	r3, [r3, #12]
 8012c6c:	685b      	ldr	r3, [r3, #4]
 8012c6e:	b29b      	uxth	r3, r3
 8012c70:	1ad3      	subs	r3, r2, r3
 8012c72:	b29a      	uxth	r2, r3
 8012c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c76:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8012c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c7a:	685a      	ldr	r2, [r3, #4]
 8012c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c7e:	891b      	ldrh	r3, [r3, #8]
 8012c80:	4619      	mov	r1, r3
 8012c82:	4610      	mov	r0, r2
 8012c84:	f7fc f9a6 	bl	800efd4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8012c88:	4b5e      	ldr	r3, [pc, #376]	; (8012e04 <tcp_receive+0xfe0>)
 8012c8a:	881b      	ldrh	r3, [r3, #0]
 8012c8c:	461a      	mov	r2, r3
 8012c8e:	4b5b      	ldr	r3, [pc, #364]	; (8012dfc <tcp_receive+0xfd8>)
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	441a      	add	r2, r3
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c98:	6879      	ldr	r1, [r7, #4]
 8012c9a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012c9c:	440b      	add	r3, r1
 8012c9e:	1ad3      	subs	r3, r2, r3
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	f340 8085 	ble.w	8012db0 <tcp_receive+0xf8c>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8012ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	68db      	ldr	r3, [r3, #12]
 8012cac:	899b      	ldrh	r3, [r3, #12]
 8012cae:	b29b      	uxth	r3, r3
 8012cb0:	4618      	mov	r0, r3
 8012cb2:	f7fb f973 	bl	800df9c <lwip_htons>
 8012cb6:	4603      	mov	r3, r0
 8012cb8:	f003 0301 	and.w	r3, r3, #1
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d01e      	beq.n	8012cfe <tcp_receive+0xeda>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8012cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cc2:	681b      	ldr	r3, [r3, #0]
 8012cc4:	68db      	ldr	r3, [r3, #12]
 8012cc6:	899b      	ldrh	r3, [r3, #12]
 8012cc8:	b29b      	uxth	r3, r3
 8012cca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012cce:	b29c      	uxth	r4, r3
 8012cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	68db      	ldr	r3, [r3, #12]
 8012cd6:	899b      	ldrh	r3, [r3, #12]
 8012cd8:	b29b      	uxth	r3, r3
 8012cda:	4618      	mov	r0, r3
 8012cdc:	f7fb f95e 	bl	800df9c <lwip_htons>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8012ce6:	b29b      	uxth	r3, r3
 8012ce8:	4618      	mov	r0, r3
 8012cea:	f7fb f957 	bl	800df9c <lwip_htons>
 8012cee:	4603      	mov	r3, r0
 8012cf0:	461a      	mov	r2, r3
 8012cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	68db      	ldr	r3, [r3, #12]
 8012cf8:	4322      	orrs	r2, r4
 8012cfa:	b292      	uxth	r2, r2
 8012cfc:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d02:	b29a      	uxth	r2, r3
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012d08:	4413      	add	r3, r2
 8012d0a:	b299      	uxth	r1, r3
 8012d0c:	4b3b      	ldr	r3, [pc, #236]	; (8012dfc <tcp_receive+0xfd8>)
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	b29a      	uxth	r2, r3
 8012d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d14:	681b      	ldr	r3, [r3, #0]
 8012d16:	1a8a      	subs	r2, r1, r2
 8012d18:	b292      	uxth	r2, r2
 8012d1a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8012d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	685a      	ldr	r2, [r3, #4]
 8012d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	891b      	ldrh	r3, [r3, #8]
 8012d28:	4619      	mov	r1, r3
 8012d2a:	4610      	mov	r0, r2
 8012d2c:	f7fc f952 	bl	800efd4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8012d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	891c      	ldrh	r4, [r3, #8]
 8012d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	68db      	ldr	r3, [r3, #12]
 8012d3c:	899b      	ldrh	r3, [r3, #12]
 8012d3e:	b29b      	uxth	r3, r3
 8012d40:	4618      	mov	r0, r3
 8012d42:	f7fb f92b 	bl	800df9c <lwip_htons>
 8012d46:	4603      	mov	r3, r0
 8012d48:	f003 0303 	and.w	r3, r3, #3
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d001      	beq.n	8012d54 <tcp_receive+0xf30>
 8012d50:	2301      	movs	r3, #1
 8012d52:	e000      	b.n	8012d56 <tcp_receive+0xf32>
 8012d54:	2300      	movs	r3, #0
 8012d56:	4423      	add	r3, r4
 8012d58:	b29a      	uxth	r2, r3
 8012d5a:	4b2a      	ldr	r3, [pc, #168]	; (8012e04 <tcp_receive+0xfe0>)
 8012d5c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8012d5e:	4b29      	ldr	r3, [pc, #164]	; (8012e04 <tcp_receive+0xfe0>)
 8012d60:	881b      	ldrh	r3, [r3, #0]
 8012d62:	461a      	mov	r2, r3
 8012d64:	4b25      	ldr	r3, [pc, #148]	; (8012dfc <tcp_receive+0xfd8>)
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	441a      	add	r2, r3
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d6e:	6879      	ldr	r1, [r7, #4]
 8012d70:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012d72:	440b      	add	r3, r1
 8012d74:	429a      	cmp	r2, r3
 8012d76:	d01b      	beq.n	8012db0 <tcp_receive+0xf8c>
 8012d78:	4b23      	ldr	r3, [pc, #140]	; (8012e08 <tcp_receive+0xfe4>)
 8012d7a:	f240 627b 	movw	r2, #1659	; 0x67b
 8012d7e:	4923      	ldr	r1, [pc, #140]	; (8012e0c <tcp_receive+0xfe8>)
 8012d80:	4823      	ldr	r0, [pc, #140]	; (8012e10 <tcp_receive+0xfec>)
 8012d82:	f004 fb11 	bl	80173a8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8012d86:	e013      	b.n	8012db0 <tcp_receive+0xf8c>
              }
            }
            prev = next;
 8012d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d8a:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8012d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	f47f aeab 	bne.w	8012af0 <tcp_receive+0xccc>
      if (pcb->rcv_nxt == seqno) {
 8012d9a:	e00f      	b.n	8012dbc <tcp_receive+0xf98>
                break;
 8012d9c:	bf00      	nop
 8012d9e:	e00d      	b.n	8012dbc <tcp_receive+0xf98>
                break;
 8012da0:	bf00      	nop
 8012da2:	e00b      	b.n	8012dbc <tcp_receive+0xf98>
                  break;
 8012da4:	bf00      	nop
 8012da6:	e009      	b.n	8012dbc <tcp_receive+0xf98>
                  break;
 8012da8:	bf00      	nop
 8012daa:	e007      	b.n	8012dbc <tcp_receive+0xf98>
                  break;
 8012dac:	bf00      	nop
 8012dae:	e005      	b.n	8012dbc <tcp_receive+0xf98>
                break;
 8012db0:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 8012db2:	e003      	b.n	8012dbc <tcp_receive+0xf98>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8012db4:	6878      	ldr	r0, [r7, #4]
 8012db6:	f000 fb1d 	bl	80133f4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012dba:	e01a      	b.n	8012df2 <tcp_receive+0xfce>
 8012dbc:	e019      	b.n	8012df2 <tcp_receive+0xfce>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8012dbe:	4b0f      	ldr	r3, [pc, #60]	; (8012dfc <tcp_receive+0xfd8>)
 8012dc0:	681a      	ldr	r2, [r3, #0]
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dc6:	1ad3      	subs	r3, r2, r3
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	db0a      	blt.n	8012de2 <tcp_receive+0xfbe>
 8012dcc:	4b0b      	ldr	r3, [pc, #44]	; (8012dfc <tcp_receive+0xfd8>)
 8012dce:	681a      	ldr	r2, [r3, #0]
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dd4:	6879      	ldr	r1, [r7, #4]
 8012dd6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012dd8:	440b      	add	r3, r1
 8012dda:	1ad3      	subs	r3, r2, r3
 8012ddc:	3301      	adds	r3, #1
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	dd07      	ble.n	8012df2 <tcp_receive+0xfce>
      tcp_ack_now(pcb);
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	7e9b      	ldrb	r3, [r3, #26]
 8012de6:	f043 0302 	orr.w	r3, r3, #2
 8012dea:	b2da      	uxtb	r2, r3
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	769a      	strb	r2, [r3, #26]
    }
  }
}
 8012df0:	e7ff      	b.n	8012df2 <tcp_receive+0xfce>
 8012df2:	bf00      	nop
 8012df4:	3734      	adds	r7, #52	; 0x34
 8012df6:	46bd      	mov	sp, r7
 8012df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012dfa:	bf00      	nop
 8012dfc:	2000421c 	.word	0x2000421c
 8012e00:	200041fc 	.word	0x200041fc
 8012e04:	20004226 	.word	0x20004226
 8012e08:	08019344 	.word	0x08019344
 8012e0c:	08019610 	.word	0x08019610
 8012e10:	08019388 	.word	0x08019388

08012e14 <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 8012e14:	b480      	push	{r7}
 8012e16:	b083      	sub	sp, #12
 8012e18:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8012e1a:	4b18      	ldr	r3, [pc, #96]	; (8012e7c <tcp_getoptbyte+0x68>)
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d005      	beq.n	8012e2e <tcp_getoptbyte+0x1a>
 8012e22:	4b17      	ldr	r3, [pc, #92]	; (8012e80 <tcp_getoptbyte+0x6c>)
 8012e24:	881a      	ldrh	r2, [r3, #0]
 8012e26:	4b17      	ldr	r3, [pc, #92]	; (8012e84 <tcp_getoptbyte+0x70>)
 8012e28:	881b      	ldrh	r3, [r3, #0]
 8012e2a:	429a      	cmp	r2, r3
 8012e2c:	d20e      	bcs.n	8012e4c <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8012e2e:	4b16      	ldr	r3, [pc, #88]	; (8012e88 <tcp_getoptbyte+0x74>)
 8012e30:	681b      	ldr	r3, [r3, #0]
 8012e32:	3314      	adds	r3, #20
 8012e34:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 8012e36:	4b12      	ldr	r3, [pc, #72]	; (8012e80 <tcp_getoptbyte+0x6c>)
 8012e38:	881b      	ldrh	r3, [r3, #0]
 8012e3a:	1c5a      	adds	r2, r3, #1
 8012e3c:	b291      	uxth	r1, r2
 8012e3e:	4a10      	ldr	r2, [pc, #64]	; (8012e80 <tcp_getoptbyte+0x6c>)
 8012e40:	8011      	strh	r1, [r2, #0]
 8012e42:	461a      	mov	r2, r3
 8012e44:	683b      	ldr	r3, [r7, #0]
 8012e46:	4413      	add	r3, r2
 8012e48:	781b      	ldrb	r3, [r3, #0]
 8012e4a:	e010      	b.n	8012e6e <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8012e4c:	4b0c      	ldr	r3, [pc, #48]	; (8012e80 <tcp_getoptbyte+0x6c>)
 8012e4e:	881b      	ldrh	r3, [r3, #0]
 8012e50:	1c5a      	adds	r2, r3, #1
 8012e52:	b291      	uxth	r1, r2
 8012e54:	4a0a      	ldr	r2, [pc, #40]	; (8012e80 <tcp_getoptbyte+0x6c>)
 8012e56:	8011      	strh	r1, [r2, #0]
 8012e58:	b2da      	uxtb	r2, r3
 8012e5a:	4b0a      	ldr	r3, [pc, #40]	; (8012e84 <tcp_getoptbyte+0x70>)
 8012e5c:	881b      	ldrh	r3, [r3, #0]
 8012e5e:	b2db      	uxtb	r3, r3
 8012e60:	1ad3      	subs	r3, r2, r3
 8012e62:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 8012e64:	4b05      	ldr	r3, [pc, #20]	; (8012e7c <tcp_getoptbyte+0x68>)
 8012e66:	681a      	ldr	r2, [r3, #0]
 8012e68:	79fb      	ldrb	r3, [r7, #7]
 8012e6a:	4413      	add	r3, r2
 8012e6c:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	370c      	adds	r7, #12
 8012e72:	46bd      	mov	sp, r7
 8012e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e78:	4770      	bx	lr
 8012e7a:	bf00      	nop
 8012e7c:	20004214 	.word	0x20004214
 8012e80:	20004218 	.word	0x20004218
 8012e84:	20004212 	.word	0x20004212
 8012e88:	2000420c 	.word	0x2000420c

08012e8c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8012e8c:	b580      	push	{r7, lr}
 8012e8e:	b084      	sub	sp, #16
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8012e94:	4b2d      	ldr	r3, [pc, #180]	; (8012f4c <tcp_parseopt+0xc0>)
 8012e96:	881b      	ldrh	r3, [r3, #0]
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d053      	beq.n	8012f44 <tcp_parseopt+0xb8>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8012e9c:	4b2c      	ldr	r3, [pc, #176]	; (8012f50 <tcp_parseopt+0xc4>)
 8012e9e:	2200      	movs	r2, #0
 8012ea0:	801a      	strh	r2, [r3, #0]
 8012ea2:	e043      	b.n	8012f2c <tcp_parseopt+0xa0>
      u8_t opt = tcp_getoptbyte();
 8012ea4:	f7ff ffb6 	bl	8012e14 <tcp_getoptbyte>
 8012ea8:	4603      	mov	r3, r0
 8012eaa:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8012eac:	7bfb      	ldrb	r3, [r7, #15]
 8012eae:	2b01      	cmp	r3, #1
 8012eb0:	d03c      	beq.n	8012f2c <tcp_parseopt+0xa0>
 8012eb2:	2b02      	cmp	r3, #2
 8012eb4:	d002      	beq.n	8012ebc <tcp_parseopt+0x30>
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d03f      	beq.n	8012f3a <tcp_parseopt+0xae>
 8012eba:	e026      	b.n	8012f0a <tcp_parseopt+0x7e>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8012ebc:	f7ff ffaa 	bl	8012e14 <tcp_getoptbyte>
 8012ec0:	4603      	mov	r3, r0
 8012ec2:	2b04      	cmp	r3, #4
 8012ec4:	d13b      	bne.n	8012f3e <tcp_parseopt+0xb2>
 8012ec6:	4b22      	ldr	r3, [pc, #136]	; (8012f50 <tcp_parseopt+0xc4>)
 8012ec8:	881b      	ldrh	r3, [r3, #0]
 8012eca:	3302      	adds	r3, #2
 8012ecc:	4a1f      	ldr	r2, [pc, #124]	; (8012f4c <tcp_parseopt+0xc0>)
 8012ece:	8812      	ldrh	r2, [r2, #0]
 8012ed0:	4293      	cmp	r3, r2
 8012ed2:	dc34      	bgt.n	8012f3e <tcp_parseopt+0xb2>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 8012ed4:	f7ff ff9e 	bl	8012e14 <tcp_getoptbyte>
 8012ed8:	4603      	mov	r3, r0
 8012eda:	b29b      	uxth	r3, r3
 8012edc:	021b      	lsls	r3, r3, #8
 8012ede:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 8012ee0:	f7ff ff98 	bl	8012e14 <tcp_getoptbyte>
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	b29a      	uxth	r2, r3
 8012ee8:	89bb      	ldrh	r3, [r7, #12]
 8012eea:	4313      	orrs	r3, r2
 8012eec:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8012eee:	89bb      	ldrh	r3, [r7, #12]
 8012ef0:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8012ef4:	d804      	bhi.n	8012f00 <tcp_parseopt+0x74>
 8012ef6:	89bb      	ldrh	r3, [r7, #12]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d001      	beq.n	8012f00 <tcp_parseopt+0x74>
 8012efc:	89ba      	ldrh	r2, [r7, #12]
 8012efe:	e001      	b.n	8012f04 <tcp_parseopt+0x78>
 8012f00:	f44f 7206 	mov.w	r2, #536	; 0x218
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 8012f08:	e010      	b.n	8012f2c <tcp_parseopt+0xa0>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 8012f0a:	f7ff ff83 	bl	8012e14 <tcp_getoptbyte>
 8012f0e:	4603      	mov	r3, r0
 8012f10:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 8012f12:	7afb      	ldrb	r3, [r7, #11]
 8012f14:	2b01      	cmp	r3, #1
 8012f16:	d914      	bls.n	8012f42 <tcp_parseopt+0xb6>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 8012f18:	7afb      	ldrb	r3, [r7, #11]
 8012f1a:	b29a      	uxth	r2, r3
 8012f1c:	4b0c      	ldr	r3, [pc, #48]	; (8012f50 <tcp_parseopt+0xc4>)
 8012f1e:	881b      	ldrh	r3, [r3, #0]
 8012f20:	4413      	add	r3, r2
 8012f22:	b29b      	uxth	r3, r3
 8012f24:	3b02      	subs	r3, #2
 8012f26:	b29a      	uxth	r2, r3
 8012f28:	4b09      	ldr	r3, [pc, #36]	; (8012f50 <tcp_parseopt+0xc4>)
 8012f2a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8012f2c:	4b08      	ldr	r3, [pc, #32]	; (8012f50 <tcp_parseopt+0xc4>)
 8012f2e:	881a      	ldrh	r2, [r3, #0]
 8012f30:	4b06      	ldr	r3, [pc, #24]	; (8012f4c <tcp_parseopt+0xc0>)
 8012f32:	881b      	ldrh	r3, [r3, #0]
 8012f34:	429a      	cmp	r2, r3
 8012f36:	d3b5      	bcc.n	8012ea4 <tcp_parseopt+0x18>
 8012f38:	e004      	b.n	8012f44 <tcp_parseopt+0xb8>
        return;
 8012f3a:	bf00      	nop
 8012f3c:	e002      	b.n	8012f44 <tcp_parseopt+0xb8>
          return;
 8012f3e:	bf00      	nop
 8012f40:	e000      	b.n	8012f44 <tcp_parseopt+0xb8>
          return;
 8012f42:	bf00      	nop
      }
    }
  }
}
 8012f44:	3710      	adds	r7, #16
 8012f46:	46bd      	mov	sp, r7
 8012f48:	bd80      	pop	{r7, pc}
 8012f4a:	bf00      	nop
 8012f4c:	20004210 	.word	0x20004210
 8012f50:	20004218 	.word	0x20004218

08012f54 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8012f54:	b480      	push	{r7}
 8012f56:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8012f58:	4b05      	ldr	r3, [pc, #20]	; (8012f70 <tcp_trigger_input_pcb_close+0x1c>)
 8012f5a:	781b      	ldrb	r3, [r3, #0]
 8012f5c:	f043 0310 	orr.w	r3, r3, #16
 8012f60:	b2da      	uxtb	r2, r3
 8012f62:	4b03      	ldr	r3, [pc, #12]	; (8012f70 <tcp_trigger_input_pcb_close+0x1c>)
 8012f64:	701a      	strb	r2, [r3, #0]
}
 8012f66:	bf00      	nop
 8012f68:	46bd      	mov	sp, r7
 8012f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f6e:	4770      	bx	lr
 8012f70:	20004229 	.word	0x20004229

08012f74 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 8012f74:	b580      	push	{r7, lr}
 8012f76:	b086      	sub	sp, #24
 8012f78:	af00      	add	r7, sp, #0
 8012f7a:	60f8      	str	r0, [r7, #12]
 8012f7c:	607b      	str	r3, [r7, #4]
 8012f7e:	460b      	mov	r3, r1
 8012f80:	817b      	strh	r3, [r7, #10]
 8012f82:	4613      	mov	r3, r2
 8012f84:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8012f86:	897a      	ldrh	r2, [r7, #10]
 8012f88:	893b      	ldrh	r3, [r7, #8]
 8012f8a:	4413      	add	r3, r2
 8012f8c:	b29b      	uxth	r3, r3
 8012f8e:	3314      	adds	r3, #20
 8012f90:	b29b      	uxth	r3, r3
 8012f92:	2200      	movs	r2, #0
 8012f94:	4619      	mov	r1, r3
 8012f96:	2001      	movs	r0, #1
 8012f98:	f7fb fe1e 	bl	800ebd8 <pbuf_alloc>
 8012f9c:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012f9e:	697b      	ldr	r3, [r7, #20]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d057      	beq.n	8013054 <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012fa4:	697b      	ldr	r3, [r7, #20]
 8012fa6:	895b      	ldrh	r3, [r3, #10]
 8012fa8:	461a      	mov	r2, r3
 8012faa:	897b      	ldrh	r3, [r7, #10]
 8012fac:	3314      	adds	r3, #20
 8012fae:	429a      	cmp	r2, r3
 8012fb0:	da05      	bge.n	8012fbe <tcp_output_alloc_header+0x4a>
 8012fb2:	4b2b      	ldr	r3, [pc, #172]	; (8013060 <tcp_output_alloc_header+0xec>)
 8012fb4:	2273      	movs	r2, #115	; 0x73
 8012fb6:	492b      	ldr	r1, [pc, #172]	; (8013064 <tcp_output_alloc_header+0xf0>)
 8012fb8:	482b      	ldr	r0, [pc, #172]	; (8013068 <tcp_output_alloc_header+0xf4>)
 8012fba:	f004 f9f5 	bl	80173a8 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012fbe:	697b      	ldr	r3, [r7, #20]
 8012fc0:	685b      	ldr	r3, [r3, #4]
 8012fc2:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	8adb      	ldrh	r3, [r3, #22]
 8012fc8:	4618      	mov	r0, r3
 8012fca:	f7fa ffe7 	bl	800df9c <lwip_htons>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	461a      	mov	r2, r3
 8012fd2:	693b      	ldr	r3, [r7, #16]
 8012fd4:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	8b1b      	ldrh	r3, [r3, #24]
 8012fda:	4618      	mov	r0, r3
 8012fdc:	f7fa ffde 	bl	800df9c <lwip_htons>
 8012fe0:	4603      	mov	r3, r0
 8012fe2:	461a      	mov	r2, r3
 8012fe4:	693b      	ldr	r3, [r7, #16]
 8012fe6:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012fe8:	693b      	ldr	r3, [r7, #16]
 8012fea:	687a      	ldr	r2, [r7, #4]
 8012fec:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	f7fa ffe0 	bl	800dfb8 <lwip_htonl>
 8012ff8:	4602      	mov	r2, r0
 8012ffa:	693b      	ldr	r3, [r7, #16]
 8012ffc:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 8012ffe:	897b      	ldrh	r3, [r7, #10]
 8013000:	089b      	lsrs	r3, r3, #2
 8013002:	b29b      	uxth	r3, r3
 8013004:	3305      	adds	r3, #5
 8013006:	b29b      	uxth	r3, r3
 8013008:	031b      	lsls	r3, r3, #12
 801300a:	b29b      	uxth	r3, r3
 801300c:	f043 0310 	orr.w	r3, r3, #16
 8013010:	b29b      	uxth	r3, r3
 8013012:	4618      	mov	r0, r3
 8013014:	f7fa ffc2 	bl	800df9c <lwip_htons>
 8013018:	4603      	mov	r3, r0
 801301a:	461a      	mov	r2, r3
 801301c:	693b      	ldr	r3, [r7, #16]
 801301e:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8013020:	68fb      	ldr	r3, [r7, #12]
 8013022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8013024:	4618      	mov	r0, r3
 8013026:	f7fa ffb9 	bl	800df9c <lwip_htons>
 801302a:	4603      	mov	r3, r0
 801302c:	461a      	mov	r2, r3
 801302e:	693b      	ldr	r3, [r7, #16]
 8013030:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8013032:	693b      	ldr	r3, [r7, #16]
 8013034:	2200      	movs	r2, #0
 8013036:	741a      	strb	r2, [r3, #16]
 8013038:	2200      	movs	r2, #0
 801303a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801303c:	693b      	ldr	r3, [r7, #16]
 801303e:	2200      	movs	r2, #0
 8013040:	749a      	strb	r2, [r3, #18]
 8013042:	2200      	movs	r2, #0
 8013044:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801304a:	68fa      	ldr	r2, [r7, #12]
 801304c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801304e:	441a      	add	r2, r3
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8013054:	697b      	ldr	r3, [r7, #20]
}
 8013056:	4618      	mov	r0, r3
 8013058:	3718      	adds	r7, #24
 801305a:	46bd      	mov	sp, r7
 801305c:	bd80      	pop	{r7, pc}
 801305e:	bf00      	nop
 8013060:	080196cc 	.word	0x080196cc
 8013064:	08019700 	.word	0x08019700
 8013068:	08019730 	.word	0x08019730

0801306c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801306c:	b590      	push	{r4, r7, lr}
 801306e:	b085      	sub	sp, #20
 8013070:	af00      	add	r7, sp, #0
 8013072:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013078:	2b00      	cmp	r3, #0
 801307a:	d02d      	beq.n	80130d8 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013080:	60fb      	str	r3, [r7, #12]
 8013082:	e002      	b.n	801308a <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	2b00      	cmp	r3, #0
 8013090:	d1f8      	bne.n	8013084 <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	68db      	ldr	r3, [r3, #12]
 8013096:	899b      	ldrh	r3, [r3, #12]
 8013098:	b29b      	uxth	r3, r3
 801309a:	4618      	mov	r0, r3
 801309c:	f7fa ff7e 	bl	800df9c <lwip_htons>
 80130a0:	4603      	mov	r3, r0
 80130a2:	f003 0307 	and.w	r3, r3, #7
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d116      	bne.n	80130d8 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	68db      	ldr	r3, [r3, #12]
 80130ae:	899b      	ldrh	r3, [r3, #12]
 80130b0:	b29c      	uxth	r4, r3
 80130b2:	2001      	movs	r0, #1
 80130b4:	f7fa ff72 	bl	800df9c <lwip_htons>
 80130b8:	4603      	mov	r3, r0
 80130ba:	461a      	mov	r2, r3
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	68db      	ldr	r3, [r3, #12]
 80130c0:	4322      	orrs	r2, r4
 80130c2:	b292      	uxth	r2, r2
 80130c4:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	7e9b      	ldrb	r3, [r3, #26]
 80130ca:	f043 0320 	orr.w	r3, r3, #32
 80130ce:	b2da      	uxtb	r2, r3
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 80130d4:	2300      	movs	r3, #0
 80130d6:	e004      	b.n	80130e2 <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80130d8:	2101      	movs	r1, #1
 80130da:	6878      	ldr	r0, [r7, #4]
 80130dc:	f000 f88e 	bl	80131fc <tcp_enqueue_flags>
 80130e0:	4603      	mov	r3, r0
}
 80130e2:	4618      	mov	r0, r3
 80130e4:	3714      	adds	r7, #20
 80130e6:	46bd      	mov	sp, r7
 80130e8:	bd90      	pop	{r4, r7, pc}
	...

080130ec <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 80130ec:	b590      	push	{r4, r7, lr}
 80130ee:	b087      	sub	sp, #28
 80130f0:	af00      	add	r7, sp, #0
 80130f2:	60f8      	str	r0, [r7, #12]
 80130f4:	60b9      	str	r1, [r7, #8]
 80130f6:	603b      	str	r3, [r7, #0]
 80130f8:	4613      	mov	r3, r2
 80130fa:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80130fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013100:	009b      	lsls	r3, r3, #2
 8013102:	b2db      	uxtb	r3, r3
 8013104:	f003 0304 	and.w	r3, r3, #4
 8013108:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801310a:	2002      	movs	r0, #2
 801310c:	f7fb fb32 	bl	800e774 <memp_malloc>
 8013110:	6138      	str	r0, [r7, #16]
 8013112:	693b      	ldr	r3, [r7, #16]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d104      	bne.n	8013122 <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8013118:	68b8      	ldr	r0, [r7, #8]
 801311a:	f7fc f8cf 	bl	800f2bc <pbuf_free>
    return NULL;
 801311e:	2300      	movs	r3, #0
 8013120:	e061      	b.n	80131e6 <tcp_create_segment+0xfa>
  }
  seg->flags = optflags;
 8013122:	693b      	ldr	r3, [r7, #16]
 8013124:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8013128:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801312a:	693b      	ldr	r3, [r7, #16]
 801312c:	2200      	movs	r2, #0
 801312e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8013130:	693b      	ldr	r3, [r7, #16]
 8013132:	68ba      	ldr	r2, [r7, #8]
 8013134:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8013136:	68bb      	ldr	r3, [r7, #8]
 8013138:	891a      	ldrh	r2, [r3, #8]
 801313a:	7dfb      	ldrb	r3, [r7, #23]
 801313c:	b29b      	uxth	r3, r3
 801313e:	429a      	cmp	r2, r3
 8013140:	d205      	bcs.n	801314e <tcp_create_segment+0x62>
 8013142:	4b2b      	ldr	r3, [pc, #172]	; (80131f0 <tcp_create_segment+0x104>)
 8013144:	22ba      	movs	r2, #186	; 0xba
 8013146:	492b      	ldr	r1, [pc, #172]	; (80131f4 <tcp_create_segment+0x108>)
 8013148:	482b      	ldr	r0, [pc, #172]	; (80131f8 <tcp_create_segment+0x10c>)
 801314a:	f004 f92d 	bl	80173a8 <iprintf>
  seg->len = p->tot_len - optlen;
 801314e:	68bb      	ldr	r3, [r7, #8]
 8013150:	891a      	ldrh	r2, [r3, #8]
 8013152:	7dfb      	ldrb	r3, [r7, #23]
 8013154:	b29b      	uxth	r3, r3
 8013156:	1ad3      	subs	r3, r2, r3
 8013158:	b29a      	uxth	r2, r3
 801315a:	693b      	ldr	r3, [r7, #16]
 801315c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 801315e:	2114      	movs	r1, #20
 8013160:	68b8      	ldr	r0, [r7, #8]
 8013162:	f7fc f887 	bl	800f274 <pbuf_header>
 8013166:	4603      	mov	r3, r0
 8013168:	2b00      	cmp	r3, #0
 801316a:	d004      	beq.n	8013176 <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801316c:	6938      	ldr	r0, [r7, #16]
 801316e:	f7fd f9f8 	bl	8010562 <tcp_seg_free>
    return NULL;
 8013172:	2300      	movs	r3, #0
 8013174:	e037      	b.n	80131e6 <tcp_create_segment+0xfa>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8013176:	693b      	ldr	r3, [r7, #16]
 8013178:	685b      	ldr	r3, [r3, #4]
 801317a:	685a      	ldr	r2, [r3, #4]
 801317c:	693b      	ldr	r3, [r7, #16]
 801317e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	8ada      	ldrh	r2, [r3, #22]
 8013184:	693b      	ldr	r3, [r7, #16]
 8013186:	68dc      	ldr	r4, [r3, #12]
 8013188:	4610      	mov	r0, r2
 801318a:	f7fa ff07 	bl	800df9c <lwip_htons>
 801318e:	4603      	mov	r3, r0
 8013190:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8013192:	68fb      	ldr	r3, [r7, #12]
 8013194:	8b1a      	ldrh	r2, [r3, #24]
 8013196:	693b      	ldr	r3, [r7, #16]
 8013198:	68dc      	ldr	r4, [r3, #12]
 801319a:	4610      	mov	r0, r2
 801319c:	f7fa fefe 	bl	800df9c <lwip_htons>
 80131a0:	4603      	mov	r3, r0
 80131a2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80131a4:	693b      	ldr	r3, [r7, #16]
 80131a6:	68dc      	ldr	r4, [r3, #12]
 80131a8:	6838      	ldr	r0, [r7, #0]
 80131aa:	f7fa ff05 	bl	800dfb8 <lwip_htonl>
 80131ae:	4603      	mov	r3, r0
 80131b0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 80131b2:	7dfb      	ldrb	r3, [r7, #23]
 80131b4:	089b      	lsrs	r3, r3, #2
 80131b6:	b2db      	uxtb	r3, r3
 80131b8:	b29b      	uxth	r3, r3
 80131ba:	3305      	adds	r3, #5
 80131bc:	b29b      	uxth	r3, r3
 80131be:	031b      	lsls	r3, r3, #12
 80131c0:	b29a      	uxth	r2, r3
 80131c2:	79fb      	ldrb	r3, [r7, #7]
 80131c4:	b29b      	uxth	r3, r3
 80131c6:	4313      	orrs	r3, r2
 80131c8:	b29a      	uxth	r2, r3
 80131ca:	693b      	ldr	r3, [r7, #16]
 80131cc:	68dc      	ldr	r4, [r3, #12]
 80131ce:	4610      	mov	r0, r2
 80131d0:	f7fa fee4 	bl	800df9c <lwip_htons>
 80131d4:	4603      	mov	r3, r0
 80131d6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80131d8:	693b      	ldr	r3, [r7, #16]
 80131da:	68db      	ldr	r3, [r3, #12]
 80131dc:	2200      	movs	r2, #0
 80131de:	749a      	strb	r2, [r3, #18]
 80131e0:	2200      	movs	r2, #0
 80131e2:	74da      	strb	r2, [r3, #19]
  return seg;
 80131e4:	693b      	ldr	r3, [r7, #16]
}
 80131e6:	4618      	mov	r0, r3
 80131e8:	371c      	adds	r7, #28
 80131ea:	46bd      	mov	sp, r7
 80131ec:	bd90      	pop	{r4, r7, pc}
 80131ee:	bf00      	nop
 80131f0:	080196cc 	.word	0x080196cc
 80131f4:	08019758 	.word	0x08019758
 80131f8:	08019730 	.word	0x08019730

080131fc <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80131fc:	b580      	push	{r7, lr}
 80131fe:	b08a      	sub	sp, #40	; 0x28
 8013200:	af02      	add	r7, sp, #8
 8013202:	6078      	str	r0, [r7, #4]
 8013204:	460b      	mov	r3, r1
 8013206:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8013208:	2300      	movs	r3, #0
 801320a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801320c:	2300      	movs	r3, #0
 801320e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8013210:	78fb      	ldrb	r3, [r7, #3]
 8013212:	f003 0303 	and.w	r3, r3, #3
 8013216:	2b00      	cmp	r3, #0
 8013218:	d106      	bne.n	8013228 <tcp_enqueue_flags+0x2c>
 801321a:	4b6f      	ldr	r3, [pc, #444]	; (80133d8 <tcp_enqueue_flags+0x1dc>)
 801321c:	f240 321b 	movw	r2, #795	; 0x31b
 8013220:	496e      	ldr	r1, [pc, #440]	; (80133dc <tcp_enqueue_flags+0x1e0>)
 8013222:	486f      	ldr	r0, [pc, #444]	; (80133e0 <tcp_enqueue_flags+0x1e4>)
 8013224:	f004 f8c0 	bl	80173a8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801322e:	2b08      	cmp	r3, #8
 8013230:	d806      	bhi.n	8013240 <tcp_enqueue_flags+0x44>
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013238:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 801323c:	4293      	cmp	r3, r2
 801323e:	d90e      	bls.n	801325e <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 8013240:	78fb      	ldrb	r3, [r7, #3]
 8013242:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8013246:	2b00      	cmp	r3, #0
 8013248:	d109      	bne.n	801325e <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	7e9b      	ldrb	r3, [r3, #26]
 801324e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013252:	b2da      	uxtb	r2, r3
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8013258:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801325c:	e0b7      	b.n	80133ce <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 801325e:	78fb      	ldrb	r3, [r7, #3]
 8013260:	f003 0302 	and.w	r3, r3, #2
 8013264:	2b00      	cmp	r3, #0
 8013266:	d001      	beq.n	801326c <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 8013268:	2301      	movs	r3, #1
 801326a:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801326c:	7ffb      	ldrb	r3, [r7, #31]
 801326e:	009b      	lsls	r3, r3, #2
 8013270:	b2db      	uxtb	r3, r3
 8013272:	f003 0304 	and.w	r3, r3, #4
 8013276:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8013278:	7dfb      	ldrb	r3, [r7, #23]
 801327a:	b29b      	uxth	r3, r3
 801327c:	2200      	movs	r2, #0
 801327e:	4619      	mov	r1, r3
 8013280:	2000      	movs	r0, #0
 8013282:	f7fb fca9 	bl	800ebd8 <pbuf_alloc>
 8013286:	6138      	str	r0, [r7, #16]
 8013288:	693b      	ldr	r3, [r7, #16]
 801328a:	2b00      	cmp	r3, #0
 801328c:	d109      	bne.n	80132a2 <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	7e9b      	ldrb	r3, [r3, #26]
 8013292:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013296:	b2da      	uxtb	r2, r3
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801329c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80132a0:	e095      	b.n	80133ce <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80132a2:	693b      	ldr	r3, [r7, #16]
 80132a4:	895a      	ldrh	r2, [r3, #10]
 80132a6:	7dfb      	ldrb	r3, [r7, #23]
 80132a8:	b29b      	uxth	r3, r3
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d206      	bcs.n	80132bc <tcp_enqueue_flags+0xc0>
 80132ae:	4b4a      	ldr	r3, [pc, #296]	; (80133d8 <tcp_enqueue_flags+0x1dc>)
 80132b0:	f240 3241 	movw	r2, #833	; 0x341
 80132b4:	494b      	ldr	r1, [pc, #300]	; (80133e4 <tcp_enqueue_flags+0x1e8>)
 80132b6:	484a      	ldr	r0, [pc, #296]	; (80133e0 <tcp_enqueue_flags+0x1e4>)
 80132b8:	f004 f876 	bl	80173a8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80132c0:	78fa      	ldrb	r2, [r7, #3]
 80132c2:	7ffb      	ldrb	r3, [r7, #31]
 80132c4:	9300      	str	r3, [sp, #0]
 80132c6:	460b      	mov	r3, r1
 80132c8:	6939      	ldr	r1, [r7, #16]
 80132ca:	6878      	ldr	r0, [r7, #4]
 80132cc:	f7ff ff0e 	bl	80130ec <tcp_create_segment>
 80132d0:	60f8      	str	r0, [r7, #12]
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d109      	bne.n	80132ec <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	7e9b      	ldrb	r3, [r3, #26]
 80132dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80132e0:	b2da      	uxtb	r2, r3
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80132e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80132ea:	e070      	b.n	80133ce <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80132ec:	68fb      	ldr	r3, [r7, #12]
 80132ee:	68db      	ldr	r3, [r3, #12]
 80132f0:	f003 0303 	and.w	r3, r3, #3
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d006      	beq.n	8013306 <tcp_enqueue_flags+0x10a>
 80132f8:	4b37      	ldr	r3, [pc, #220]	; (80133d8 <tcp_enqueue_flags+0x1dc>)
 80132fa:	f240 3249 	movw	r2, #841	; 0x349
 80132fe:	493a      	ldr	r1, [pc, #232]	; (80133e8 <tcp_enqueue_flags+0x1ec>)
 8013300:	4837      	ldr	r0, [pc, #220]	; (80133e0 <tcp_enqueue_flags+0x1e4>)
 8013302:	f004 f851 	bl	80173a8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	891b      	ldrh	r3, [r3, #8]
 801330a:	2b00      	cmp	r3, #0
 801330c:	d006      	beq.n	801331c <tcp_enqueue_flags+0x120>
 801330e:	4b32      	ldr	r3, [pc, #200]	; (80133d8 <tcp_enqueue_flags+0x1dc>)
 8013310:	f240 324a 	movw	r2, #842	; 0x34a
 8013314:	4935      	ldr	r1, [pc, #212]	; (80133ec <tcp_enqueue_flags+0x1f0>)
 8013316:	4832      	ldr	r0, [pc, #200]	; (80133e0 <tcp_enqueue_flags+0x1e4>)
 8013318:	f004 f846 	bl	80173a8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013320:	2b00      	cmp	r3, #0
 8013322:	d103      	bne.n	801332c <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	68fa      	ldr	r2, [r7, #12]
 8013328:	669a      	str	r2, [r3, #104]	; 0x68
 801332a:	e00d      	b.n	8013348 <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013330:	61bb      	str	r3, [r7, #24]
 8013332:	e002      	b.n	801333a <tcp_enqueue_flags+0x13e>
 8013334:	69bb      	ldr	r3, [r7, #24]
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	61bb      	str	r3, [r7, #24]
 801333a:	69bb      	ldr	r3, [r7, #24]
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	2b00      	cmp	r3, #0
 8013340:	d1f8      	bne.n	8013334 <tcp_enqueue_flags+0x138>
    useg->next = seg;
 8013342:	69bb      	ldr	r3, [r7, #24]
 8013344:	68fa      	ldr	r2, [r7, #12]
 8013346:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	2200      	movs	r2, #0
 801334c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8013350:	78fb      	ldrb	r3, [r7, #3]
 8013352:	f003 0302 	and.w	r3, r3, #2
 8013356:	2b00      	cmp	r3, #0
 8013358:	d104      	bne.n	8013364 <tcp_enqueue_flags+0x168>
 801335a:	78fb      	ldrb	r3, [r7, #3]
 801335c:	f003 0301 	and.w	r3, r3, #1
 8013360:	2b00      	cmp	r3, #0
 8013362:	d004      	beq.n	801336e <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013368:	1c5a      	adds	r2, r3, #1
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801336e:	78fb      	ldrb	r3, [r7, #3]
 8013370:	f003 0301 	and.w	r3, r3, #1
 8013374:	2b00      	cmp	r3, #0
 8013376:	d006      	beq.n	8013386 <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	7e9b      	ldrb	r3, [r3, #26]
 801337c:	f043 0320 	orr.w	r3, r3, #32
 8013380:	b2da      	uxtb	r2, r3
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	685b      	ldr	r3, [r3, #4]
 801338a:	4618      	mov	r0, r3
 801338c:	f7fc f830 	bl	800f3f0 <pbuf_clen>
 8013390:	4603      	mov	r3, r0
 8013392:	461a      	mov	r2, r3
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801339a:	4413      	add	r3, r2
 801339c:	b29a      	uxth	r2, r3
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d00e      	beq.n	80133cc <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d10a      	bne.n	80133cc <tcp_enqueue_flags+0x1d0>
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d106      	bne.n	80133cc <tcp_enqueue_flags+0x1d0>
 80133be:	4b06      	ldr	r3, [pc, #24]	; (80133d8 <tcp_enqueue_flags+0x1dc>)
 80133c0:	f240 326d 	movw	r2, #877	; 0x36d
 80133c4:	490a      	ldr	r1, [pc, #40]	; (80133f0 <tcp_enqueue_flags+0x1f4>)
 80133c6:	4806      	ldr	r0, [pc, #24]	; (80133e0 <tcp_enqueue_flags+0x1e4>)
 80133c8:	f003 ffee 	bl	80173a8 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80133cc:	2300      	movs	r3, #0
}
 80133ce:	4618      	mov	r0, r3
 80133d0:	3720      	adds	r7, #32
 80133d2:	46bd      	mov	sp, r7
 80133d4:	bd80      	pop	{r7, pc}
 80133d6:	bf00      	nop
 80133d8:	080196cc 	.word	0x080196cc
 80133dc:	080199d0 	.word	0x080199d0
 80133e0:	08019730 	.word	0x08019730
 80133e4:	08019a28 	.word	0x08019a28
 80133e8:	08019a64 	.word	0x08019a64
 80133ec:	08019a7c 	.word	0x08019a7c
 80133f0:	08019aa8 	.word	0x08019aa8

080133f4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80133f4:	b590      	push	{r4, r7, lr}
 80133f6:	b08b      	sub	sp, #44	; 0x2c
 80133f8:	af04      	add	r7, sp, #16
 80133fa:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 80133fc:	2300      	movs	r3, #0
 80133fe:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8013400:	7dbb      	ldrb	r3, [r7, #22]
 8013402:	b29c      	uxth	r4, r3
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013408:	4618      	mov	r0, r3
 801340a:	f7fa fdd5 	bl	800dfb8 <lwip_htonl>
 801340e:	4603      	mov	r3, r0
 8013410:	2200      	movs	r2, #0
 8013412:	4621      	mov	r1, r4
 8013414:	6878      	ldr	r0, [r7, #4]
 8013416:	f7ff fdad 	bl	8012f74 <tcp_output_alloc_header>
 801341a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801341c:	693b      	ldr	r3, [r7, #16]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d109      	bne.n	8013436 <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	7e9b      	ldrb	r3, [r3, #26]
 8013426:	f043 0303 	orr.w	r3, r3, #3
 801342a:	b2da      	uxtb	r2, r3
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8013430:	f06f 0301 	mvn.w	r3, #1
 8013434:	e036      	b.n	80134a4 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	3304      	adds	r3, #4
 801343a:	4618      	mov	r0, r3
 801343c:	f001 ff54 	bl	80152e8 <ip4_route>
 8013440:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d102      	bne.n	801344e <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 8013448:	23fc      	movs	r3, #252	; 0xfc
 801344a:	75fb      	strb	r3, [r7, #23]
 801344c:	e012      	b.n	8013474 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 801344e:	6879      	ldr	r1, [r7, #4]
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	1d18      	adds	r0, r3, #4
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	7a9c      	ldrb	r4, [r3, #10]
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	7a5b      	ldrb	r3, [r3, #9]
 801345c:	68fa      	ldr	r2, [r7, #12]
 801345e:	9202      	str	r2, [sp, #8]
 8013460:	2206      	movs	r2, #6
 8013462:	9201      	str	r2, [sp, #4]
 8013464:	9300      	str	r3, [sp, #0]
 8013466:	4623      	mov	r3, r4
 8013468:	4602      	mov	r2, r0
 801346a:	6938      	ldr	r0, [r7, #16]
 801346c:	f002 f8dc 	bl	8015628 <ip4_output_if>
 8013470:	4603      	mov	r3, r0
 8013472:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8013474:	6938      	ldr	r0, [r7, #16]
 8013476:	f7fb ff21 	bl	800f2bc <pbuf_free>

  if (err != ERR_OK) {
 801347a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801347e:	2b00      	cmp	r3, #0
 8013480:	d007      	beq.n	8013492 <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	7e9b      	ldrb	r3, [r3, #26]
 8013486:	f043 0303 	orr.w	r3, r3, #3
 801348a:	b2da      	uxtb	r2, r3
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	769a      	strb	r2, [r3, #26]
 8013490:	e006      	b.n	80134a0 <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	7e9b      	ldrb	r3, [r3, #26]
 8013496:	f023 0303 	bic.w	r3, r3, #3
 801349a:	b2da      	uxtb	r2, r3
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	769a      	strb	r2, [r3, #26]
  }

  return err;
 80134a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80134a4:	4618      	mov	r0, r3
 80134a6:	371c      	adds	r7, #28
 80134a8:	46bd      	mov	sp, r7
 80134aa:	bd90      	pop	{r4, r7, pc}

080134ac <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80134ac:	b5b0      	push	{r4, r5, r7, lr}
 80134ae:	b08a      	sub	sp, #40	; 0x28
 80134b0:	af00      	add	r7, sp, #0
 80134b2:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	7d1b      	ldrb	r3, [r3, #20]
 80134b8:	2b01      	cmp	r3, #1
 80134ba:	d106      	bne.n	80134ca <tcp_output+0x1e>
 80134bc:	4b9b      	ldr	r3, [pc, #620]	; (801372c <tcp_output+0x280>)
 80134be:	f240 32ed 	movw	r2, #1005	; 0x3ed
 80134c2:	499b      	ldr	r1, [pc, #620]	; (8013730 <tcp_output+0x284>)
 80134c4:	489b      	ldr	r0, [pc, #620]	; (8013734 <tcp_output+0x288>)
 80134c6:	f003 ff6f 	bl	80173a8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80134ca:	4b9b      	ldr	r3, [pc, #620]	; (8013738 <tcp_output+0x28c>)
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	687a      	ldr	r2, [r7, #4]
 80134d0:	429a      	cmp	r2, r3
 80134d2:	d101      	bne.n	80134d8 <tcp_output+0x2c>
    return ERR_OK;
 80134d4:	2300      	movs	r3, #0
 80134d6:	e1cf      	b.n	8013878 <tcp_output+0x3cc>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80134e4:	429a      	cmp	r2, r3
 80134e6:	d203      	bcs.n	80134f0 <tcp_output+0x44>
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80134ee:	e002      	b.n	80134f6 <tcp_output+0x4a>
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80134f6:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80134fc:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	7e9b      	ldrb	r3, [r3, #26]
 8013502:	f003 0302 	and.w	r3, r3, #2
 8013506:	2b00      	cmp	r3, #0
 8013508:	d017      	beq.n	801353a <tcp_output+0x8e>
 801350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801350c:	2b00      	cmp	r3, #0
 801350e:	d00f      	beq.n	8013530 <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 8013510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013512:	68db      	ldr	r3, [r3, #12]
 8013514:	685b      	ldr	r3, [r3, #4]
 8013516:	4618      	mov	r0, r3
 8013518:	f7fa fd4e 	bl	800dfb8 <lwip_htonl>
 801351c:	4602      	mov	r2, r0
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013522:	1ad3      	subs	r3, r2, r3
 8013524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013526:	8912      	ldrh	r2, [r2, #8]
 8013528:	4413      	add	r3, r2
     (seg == NULL ||
 801352a:	69ba      	ldr	r2, [r7, #24]
 801352c:	429a      	cmp	r2, r3
 801352e:	d204      	bcs.n	801353a <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 8013530:	6878      	ldr	r0, [r7, #4]
 8013532:	f7ff ff5f 	bl	80133f4 <tcp_send_empty_ack>
 8013536:	4603      	mov	r3, r0
 8013538:	e19e      	b.n	8013878 <tcp_output+0x3cc>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801353e:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8013540:	6a3b      	ldr	r3, [r7, #32]
 8013542:	2b00      	cmp	r3, #0
 8013544:	d007      	beq.n	8013556 <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 8013546:	e002      	b.n	801354e <tcp_output+0xa2>
 8013548:	6a3b      	ldr	r3, [r7, #32]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	623b      	str	r3, [r7, #32]
 801354e:	6a3b      	ldr	r3, [r7, #32]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	2b00      	cmp	r3, #0
 8013554:	d1f8      	bne.n	8013548 <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	3304      	adds	r3, #4
 801355a:	4618      	mov	r0, r3
 801355c:	f001 fec4 	bl	80152e8 <ip4_route>
 8013560:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8013562:	697b      	ldr	r3, [r7, #20]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d102      	bne.n	801356e <tcp_output+0xc2>
    return ERR_RTE;
 8013568:	f06f 0303 	mvn.w	r3, #3
 801356c:	e184      	b.n	8013878 <tcp_output+0x3cc>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	2b00      	cmp	r3, #0
 8013572:	d003      	beq.n	801357c <tcp_output+0xd0>
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	2b00      	cmp	r3, #0
 801357a:	d111      	bne.n	80135a0 <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801357c:	697b      	ldr	r3, [r7, #20]
 801357e:	2b00      	cmp	r3, #0
 8013580:	d002      	beq.n	8013588 <tcp_output+0xdc>
 8013582:	697b      	ldr	r3, [r7, #20]
 8013584:	3304      	adds	r3, #4
 8013586:	e000      	b.n	801358a <tcp_output+0xde>
 8013588:	2300      	movs	r3, #0
 801358a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801358c:	693b      	ldr	r3, [r7, #16]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d102      	bne.n	8013598 <tcp_output+0xec>
      return ERR_RTE;
 8013592:	f06f 0303 	mvn.w	r3, #3
 8013596:	e16f      	b.n	8013878 <tcp_output+0x3cc>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8013598:	693b      	ldr	r3, [r7, #16]
 801359a:	681a      	ldr	r2, [r3, #0]
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 80135a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	f000 813e 	beq.w	8013824 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 80135a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135aa:	68db      	ldr	r3, [r3, #12]
 80135ac:	685b      	ldr	r3, [r3, #4]
 80135ae:	4618      	mov	r0, r3
 80135b0:	f7fa fd02 	bl	800dfb8 <lwip_htonl>
 80135b4:	4602      	mov	r2, r0
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80135ba:	1ad3      	subs	r3, r2, r3
 80135bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135be:	8912      	ldrh	r2, [r2, #8]
 80135c0:	4413      	add	r3, r2
  if (seg != NULL &&
 80135c2:	69ba      	ldr	r2, [r7, #24]
 80135c4:	429a      	cmp	r2, r3
 80135c6:	f080 812d 	bcs.w	8013824 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 80135ca:	69bb      	ldr	r3, [r7, #24]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	f000 8129 	beq.w	8013824 <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80135d8:	461a      	mov	r2, r3
 80135da:	69bb      	ldr	r3, [r7, #24]
 80135dc:	4293      	cmp	r3, r2
 80135de:	f040 8121 	bne.w	8013824 <tcp_output+0x378>
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	f040 811c 	bne.w	8013824 <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	f040 812b 	bne.w	801384e <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	2200      	movs	r2, #0
 80135fc:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	2201      	movs	r2, #1
 8013604:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 8013608:	e121      	b.n	801384e <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801360a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801360c:	68db      	ldr	r3, [r3, #12]
 801360e:	899b      	ldrh	r3, [r3, #12]
 8013610:	b29b      	uxth	r3, r3
 8013612:	4618      	mov	r0, r3
 8013614:	f7fa fcc2 	bl	800df9c <lwip_htons>
 8013618:	4603      	mov	r3, r0
 801361a:	f003 0304 	and.w	r3, r3, #4
 801361e:	2b00      	cmp	r3, #0
 8013620:	d006      	beq.n	8013630 <tcp_output+0x184>
 8013622:	4b42      	ldr	r3, [pc, #264]	; (801372c <tcp_output+0x280>)
 8013624:	f240 4246 	movw	r2, #1094	; 0x446
 8013628:	4944      	ldr	r1, [pc, #272]	; (801373c <tcp_output+0x290>)
 801362a:	4842      	ldr	r0, [pc, #264]	; (8013734 <tcp_output+0x288>)
 801362c:	f003 febc 	bl	80173a8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013634:	2b00      	cmp	r3, #0
 8013636:	d01f      	beq.n	8013678 <tcp_output+0x1cc>
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	7e9b      	ldrb	r3, [r3, #26]
 801363c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8013640:	2b00      	cmp	r3, #0
 8013642:	d119      	bne.n	8013678 <tcp_output+0x1cc>
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013648:	2b00      	cmp	r3, #0
 801364a:	d00b      	beq.n	8013664 <tcp_output+0x1b8>
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	2b00      	cmp	r3, #0
 8013654:	d110      	bne.n	8013678 <tcp_output+0x1cc>
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801365a:	891a      	ldrh	r2, [r3, #8]
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013660:	429a      	cmp	r2, r3
 8013662:	d209      	bcs.n	8013678 <tcp_output+0x1cc>
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801366a:	2b00      	cmp	r3, #0
 801366c:	d004      	beq.n	8013678 <tcp_output+0x1cc>
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013674:	2b08      	cmp	r3, #8
 8013676:	d901      	bls.n	801367c <tcp_output+0x1d0>
 8013678:	2301      	movs	r3, #1
 801367a:	e000      	b.n	801367e <tcp_output+0x1d2>
 801367c:	2300      	movs	r3, #0
 801367e:	2b00      	cmp	r3, #0
 8013680:	d106      	bne.n	8013690 <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	7e9b      	ldrb	r3, [r3, #26]
 8013686:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801368a:	2b00      	cmp	r3, #0
 801368c:	f000 80e1 	beq.w	8013852 <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	7d1b      	ldrb	r3, [r3, #20]
 8013694:	2b02      	cmp	r3, #2
 8013696:	d00d      	beq.n	80136b4 <tcp_output+0x208>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8013698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801369a:	68db      	ldr	r3, [r3, #12]
 801369c:	899b      	ldrh	r3, [r3, #12]
 801369e:	b29c      	uxth	r4, r3
 80136a0:	2010      	movs	r0, #16
 80136a2:	f7fa fc7b 	bl	800df9c <lwip_htons>
 80136a6:	4603      	mov	r3, r0
 80136a8:	461a      	mov	r2, r3
 80136aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136ac:	68db      	ldr	r3, [r3, #12]
 80136ae:	4322      	orrs	r2, r4
 80136b0:	b292      	uxth	r2, r2
 80136b2:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 80136b4:	697a      	ldr	r2, [r7, #20]
 80136b6:	6879      	ldr	r1, [r7, #4]
 80136b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80136ba:	f000 f8e1 	bl	8013880 <tcp_output_segment>
 80136be:	4603      	mov	r3, r0
 80136c0:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80136c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d009      	beq.n	80136de <tcp_output+0x232>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	7e9b      	ldrb	r3, [r3, #26]
 80136ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80136d2:	b2da      	uxtb	r2, r3
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	769a      	strb	r2, [r3, #26]
      return err;
 80136d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80136dc:	e0cc      	b.n	8013878 <tcp_output+0x3cc>
    }
    pcb->unsent = seg->next;
 80136de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136e0:	681a      	ldr	r2, [r3, #0]
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	7d1b      	ldrb	r3, [r3, #20]
 80136ea:	2b02      	cmp	r3, #2
 80136ec:	d006      	beq.n	80136fc <tcp_output+0x250>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	7e9b      	ldrb	r3, [r3, #26]
 80136f2:	f023 0303 	bic.w	r3, r3, #3
 80136f6:	b2da      	uxtb	r2, r3
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80136fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136fe:	68db      	ldr	r3, [r3, #12]
 8013700:	685b      	ldr	r3, [r3, #4]
 8013702:	4618      	mov	r0, r3
 8013704:	f7fa fc58 	bl	800dfb8 <lwip_htonl>
 8013708:	4604      	mov	r4, r0
 801370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801370c:	891b      	ldrh	r3, [r3, #8]
 801370e:	461d      	mov	r5, r3
 8013710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013712:	68db      	ldr	r3, [r3, #12]
 8013714:	899b      	ldrh	r3, [r3, #12]
 8013716:	b29b      	uxth	r3, r3
 8013718:	4618      	mov	r0, r3
 801371a:	f7fa fc3f 	bl	800df9c <lwip_htons>
 801371e:	4603      	mov	r3, r0
 8013720:	f003 0303 	and.w	r3, r3, #3
 8013724:	2b00      	cmp	r3, #0
 8013726:	d00b      	beq.n	8013740 <tcp_output+0x294>
 8013728:	2301      	movs	r3, #1
 801372a:	e00a      	b.n	8013742 <tcp_output+0x296>
 801372c:	080196cc 	.word	0x080196cc
 8013730:	08019ad0 	.word	0x08019ad0
 8013734:	08019730 	.word	0x08019730
 8013738:	2000ac98 	.word	0x2000ac98
 801373c:	08019af8 	.word	0x08019af8
 8013740:	2300      	movs	r3, #0
 8013742:	442b      	add	r3, r5
 8013744:	4423      	add	r3, r4
 8013746:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801374c:	68bb      	ldr	r3, [r7, #8]
 801374e:	1ad3      	subs	r3, r2, r3
 8013750:	2b00      	cmp	r3, #0
 8013752:	da02      	bge.n	801375a <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	68ba      	ldr	r2, [r7, #8]
 8013758:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801375a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801375c:	891b      	ldrh	r3, [r3, #8]
 801375e:	461c      	mov	r4, r3
 8013760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013762:	68db      	ldr	r3, [r3, #12]
 8013764:	899b      	ldrh	r3, [r3, #12]
 8013766:	b29b      	uxth	r3, r3
 8013768:	4618      	mov	r0, r3
 801376a:	f7fa fc17 	bl	800df9c <lwip_htons>
 801376e:	4603      	mov	r3, r0
 8013770:	f003 0303 	and.w	r3, r3, #3
 8013774:	2b00      	cmp	r3, #0
 8013776:	d001      	beq.n	801377c <tcp_output+0x2d0>
 8013778:	2301      	movs	r3, #1
 801377a:	e000      	b.n	801377e <tcp_output+0x2d2>
 801377c:	2300      	movs	r3, #0
 801377e:	4423      	add	r3, r4
 8013780:	2b00      	cmp	r3, #0
 8013782:	d049      	beq.n	8013818 <tcp_output+0x36c>
      seg->next = NULL;
 8013784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013786:	2200      	movs	r2, #0
 8013788:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801378e:	2b00      	cmp	r3, #0
 8013790:	d105      	bne.n	801379e <tcp_output+0x2f2>
        pcb->unacked = seg;
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013796:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 8013798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801379a:	623b      	str	r3, [r7, #32]
 801379c:	e03f      	b.n	801381e <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137a0:	68db      	ldr	r3, [r3, #12]
 80137a2:	685b      	ldr	r3, [r3, #4]
 80137a4:	4618      	mov	r0, r3
 80137a6:	f7fa fc07 	bl	800dfb8 <lwip_htonl>
 80137aa:	4604      	mov	r4, r0
 80137ac:	6a3b      	ldr	r3, [r7, #32]
 80137ae:	68db      	ldr	r3, [r3, #12]
 80137b0:	685b      	ldr	r3, [r3, #4]
 80137b2:	4618      	mov	r0, r3
 80137b4:	f7fa fc00 	bl	800dfb8 <lwip_htonl>
 80137b8:	4603      	mov	r3, r0
 80137ba:	1ae3      	subs	r3, r4, r3
 80137bc:	2b00      	cmp	r3, #0
 80137be:	da24      	bge.n	801380a <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	336c      	adds	r3, #108	; 0x6c
 80137c4:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80137c6:	e002      	b.n	80137ce <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 80137c8:	69fb      	ldr	r3, [r7, #28]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80137ce:	69fb      	ldr	r3, [r7, #28]
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d011      	beq.n	80137fa <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80137d6:	69fb      	ldr	r3, [r7, #28]
 80137d8:	681b      	ldr	r3, [r3, #0]
 80137da:	68db      	ldr	r3, [r3, #12]
 80137dc:	685b      	ldr	r3, [r3, #4]
 80137de:	4618      	mov	r0, r3
 80137e0:	f7fa fbea 	bl	800dfb8 <lwip_htonl>
 80137e4:	4604      	mov	r4, r0
 80137e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137e8:	68db      	ldr	r3, [r3, #12]
 80137ea:	685b      	ldr	r3, [r3, #4]
 80137ec:	4618      	mov	r0, r3
 80137ee:	f7fa fbe3 	bl	800dfb8 <lwip_htonl>
 80137f2:	4603      	mov	r3, r0
 80137f4:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	dbe6      	blt.n	80137c8 <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 80137fa:	69fb      	ldr	r3, [r7, #28]
 80137fc:	681a      	ldr	r2, [r3, #0]
 80137fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013800:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8013802:	69fb      	ldr	r3, [r7, #28]
 8013804:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013806:	601a      	str	r2, [r3, #0]
 8013808:	e009      	b.n	801381e <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801380a:	6a3b      	ldr	r3, [r7, #32]
 801380c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801380e:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8013810:	6a3b      	ldr	r3, [r7, #32]
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	623b      	str	r3, [r7, #32]
 8013816:	e002      	b.n	801381e <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8013818:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801381a:	f7fc fea2 	bl	8010562 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013822:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8013824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013826:	2b00      	cmp	r3, #0
 8013828:	d015      	beq.n	8013856 <tcp_output+0x3aa>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801382a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801382c:	68db      	ldr	r3, [r3, #12]
 801382e:	685b      	ldr	r3, [r3, #4]
 8013830:	4618      	mov	r0, r3
 8013832:	f7fa fbc1 	bl	800dfb8 <lwip_htonl>
 8013836:	4602      	mov	r2, r0
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801383c:	1ad3      	subs	r3, r2, r3
 801383e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013840:	8912      	ldrh	r2, [r2, #8]
 8013842:	4413      	add	r3, r2
  while (seg != NULL &&
 8013844:	69ba      	ldr	r2, [r7, #24]
 8013846:	429a      	cmp	r2, r3
 8013848:	f4bf aedf 	bcs.w	801360a <tcp_output+0x15e>
  }
output_done:
 801384c:	e003      	b.n	8013856 <tcp_output+0x3aa>
    goto output_done;
 801384e:	bf00      	nop
 8013850:	e002      	b.n	8013858 <tcp_output+0x3ac>
      break;
 8013852:	bf00      	nop
 8013854:	e000      	b.n	8013858 <tcp_output+0x3ac>
output_done:
 8013856:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801385c:	2b00      	cmp	r3, #0
 801385e:	d103      	bne.n	8013868 <tcp_output+0x3bc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	2200      	movs	r2, #0
 8013864:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	7e9b      	ldrb	r3, [r3, #26]
 801386c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013870:	b2da      	uxtb	r2, r3
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 8013876:	2300      	movs	r3, #0
}
 8013878:	4618      	mov	r0, r3
 801387a:	3728      	adds	r7, #40	; 0x28
 801387c:	46bd      	mov	sp, r7
 801387e:	bdb0      	pop	{r4, r5, r7, pc}

08013880 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8013880:	b5b0      	push	{r4, r5, r7, lr}
 8013882:	b08c      	sub	sp, #48	; 0x30
 8013884:	af04      	add	r7, sp, #16
 8013886:	60f8      	str	r0, [r7, #12]
 8013888:	60b9      	str	r1, [r7, #8]
 801388a:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 801388c:	68fb      	ldr	r3, [r7, #12]
 801388e:	685b      	ldr	r3, [r3, #4]
 8013890:	89db      	ldrh	r3, [r3, #14]
 8013892:	2b01      	cmp	r3, #1
 8013894:	d001      	beq.n	801389a <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 8013896:	2300      	movs	r3, #0
 8013898:	e08b      	b.n	80139b2 <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801389a:	68bb      	ldr	r3, [r7, #8]
 801389c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	68dc      	ldr	r4, [r3, #12]
 80138a2:	4610      	mov	r0, r2
 80138a4:	f7fa fb88 	bl	800dfb8 <lwip_htonl>
 80138a8:	4603      	mov	r3, r0
 80138aa:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80138ac:	68bb      	ldr	r3, [r7, #8]
 80138ae:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80138b0:	68fb      	ldr	r3, [r7, #12]
 80138b2:	68dc      	ldr	r4, [r3, #12]
 80138b4:	4610      	mov	r0, r2
 80138b6:	f7fa fb71 	bl	800df9c <lwip_htons>
 80138ba:	4603      	mov	r3, r0
 80138bc:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80138be:	68bb      	ldr	r3, [r7, #8]
 80138c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138c2:	68ba      	ldr	r2, [r7, #8]
 80138c4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80138c6:	441a      	add	r2, r3
 80138c8:	68bb      	ldr	r3, [r7, #8]
 80138ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	68db      	ldr	r3, [r3, #12]
 80138d0:	3314      	adds	r3, #20
 80138d2:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	7a9b      	ldrb	r3, [r3, #10]
 80138d8:	f003 0301 	and.w	r3, r3, #1
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d014      	beq.n	801390a <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	3304      	adds	r3, #4
 80138e4:	4619      	mov	r1, r3
 80138e6:	f44f 7006 	mov.w	r0, #536	; 0x218
 80138ea:	f7fd f8a5 	bl	8010a38 <tcp_eff_send_mss_impl>
 80138ee:	4603      	mov	r3, r0
 80138f0:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80138f2:	8b7b      	ldrh	r3, [r7, #26]
 80138f4:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80138f8:	4618      	mov	r0, r3
 80138fa:	f7fa fb5d 	bl	800dfb8 <lwip_htonl>
 80138fe:	4602      	mov	r2, r0
 8013900:	69fb      	ldr	r3, [r7, #28]
 8013902:	601a      	str	r2, [r3, #0]
    opts += 1;
 8013904:	69fb      	ldr	r3, [r7, #28]
 8013906:	3304      	adds	r3, #4
 8013908:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801390a:	68bb      	ldr	r3, [r7, #8]
 801390c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013910:	2b00      	cmp	r3, #0
 8013912:	da02      	bge.n	801391a <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 8013914:	68bb      	ldr	r3, [r7, #8]
 8013916:	2200      	movs	r2, #0
 8013918:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801391a:	68bb      	ldr	r3, [r7, #8]
 801391c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801391e:	2b00      	cmp	r3, #0
 8013920:	d10c      	bne.n	801393c <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 8013922:	4b26      	ldr	r3, [pc, #152]	; (80139bc <tcp_output_segment+0x13c>)
 8013924:	681a      	ldr	r2, [r3, #0]
 8013926:	68bb      	ldr	r3, [r7, #8]
 8013928:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	68db      	ldr	r3, [r3, #12]
 801392e:	685b      	ldr	r3, [r3, #4]
 8013930:	4618      	mov	r0, r3
 8013932:	f7fa fb41 	bl	800dfb8 <lwip_htonl>
 8013936:	4602      	mov	r2, r0
 8013938:	68bb      	ldr	r3, [r7, #8]
 801393a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	68db      	ldr	r3, [r3, #12]
 8013940:	461a      	mov	r2, r3
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	685b      	ldr	r3, [r3, #4]
 8013946:	685b      	ldr	r3, [r3, #4]
 8013948:	1ad3      	subs	r3, r2, r3
 801394a:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801394c:	68fb      	ldr	r3, [r7, #12]
 801394e:	685b      	ldr	r3, [r3, #4]
 8013950:	8959      	ldrh	r1, [r3, #10]
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	685b      	ldr	r3, [r3, #4]
 8013956:	8b3a      	ldrh	r2, [r7, #24]
 8013958:	1a8a      	subs	r2, r1, r2
 801395a:	b292      	uxth	r2, r2
 801395c:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	685b      	ldr	r3, [r3, #4]
 8013962:	8919      	ldrh	r1, [r3, #8]
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	685b      	ldr	r3, [r3, #4]
 8013968:	8b3a      	ldrh	r2, [r7, #24]
 801396a:	1a8a      	subs	r2, r1, r2
 801396c:	b292      	uxth	r2, r2
 801396e:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	685b      	ldr	r3, [r3, #4]
 8013974:	68fa      	ldr	r2, [r7, #12]
 8013976:	68d2      	ldr	r2, [r2, #12]
 8013978:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	68db      	ldr	r3, [r3, #12]
 801397e:	2200      	movs	r2, #0
 8013980:	741a      	strb	r2, [r3, #16]
 8013982:	2200      	movs	r2, #0
 8013984:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	6858      	ldr	r0, [r3, #4]
 801398a:	68b9      	ldr	r1, [r7, #8]
 801398c:	68bb      	ldr	r3, [r7, #8]
 801398e:	1d1c      	adds	r4, r3, #4
 8013990:	68bb      	ldr	r3, [r7, #8]
 8013992:	7a9d      	ldrb	r5, [r3, #10]
 8013994:	68bb      	ldr	r3, [r7, #8]
 8013996:	7a5b      	ldrb	r3, [r3, #9]
 8013998:	687a      	ldr	r2, [r7, #4]
 801399a:	9202      	str	r2, [sp, #8]
 801399c:	2206      	movs	r2, #6
 801399e:	9201      	str	r2, [sp, #4]
 80139a0:	9300      	str	r3, [sp, #0]
 80139a2:	462b      	mov	r3, r5
 80139a4:	4622      	mov	r2, r4
 80139a6:	f001 fe3f 	bl	8015628 <ip4_output_if>
 80139aa:	4603      	mov	r3, r0
 80139ac:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 80139ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80139b2:	4618      	mov	r0, r3
 80139b4:	3720      	adds	r7, #32
 80139b6:	46bd      	mov	sp, r7
 80139b8:	bdb0      	pop	{r4, r5, r7, pc}
 80139ba:	bf00      	nop
 80139bc:	2000ac88 	.word	0x2000ac88

080139c0 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b08c      	sub	sp, #48	; 0x30
 80139c4:	af04      	add	r7, sp, #16
 80139c6:	60f8      	str	r0, [r7, #12]
 80139c8:	60b9      	str	r1, [r7, #8]
 80139ca:	607a      	str	r2, [r7, #4]
 80139cc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 80139ce:	2200      	movs	r2, #0
 80139d0:	2114      	movs	r1, #20
 80139d2:	2001      	movs	r0, #1
 80139d4:	f7fb f900 	bl	800ebd8 <pbuf_alloc>
 80139d8:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 80139da:	69fb      	ldr	r3, [r7, #28]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d05b      	beq.n	8013a98 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80139e0:	69fb      	ldr	r3, [r7, #28]
 80139e2:	895b      	ldrh	r3, [r3, #10]
 80139e4:	2b13      	cmp	r3, #19
 80139e6:	d806      	bhi.n	80139f6 <tcp_rst+0x36>
 80139e8:	4b2d      	ldr	r3, [pc, #180]	; (8013aa0 <tcp_rst+0xe0>)
 80139ea:	f240 524d 	movw	r2, #1357	; 0x54d
 80139ee:	492d      	ldr	r1, [pc, #180]	; (8013aa4 <tcp_rst+0xe4>)
 80139f0:	482d      	ldr	r0, [pc, #180]	; (8013aa8 <tcp_rst+0xe8>)
 80139f2:	f003 fcd9 	bl	80173a8 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 80139f6:	69fb      	ldr	r3, [r7, #28]
 80139f8:	685b      	ldr	r3, [r3, #4]
 80139fa:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 80139fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80139fe:	4618      	mov	r0, r3
 8013a00:	f7fa facc 	bl	800df9c <lwip_htons>
 8013a04:	4603      	mov	r3, r0
 8013a06:	461a      	mov	r2, r3
 8013a08:	69bb      	ldr	r3, [r7, #24]
 8013a0a:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 8013a0c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013a0e:	4618      	mov	r0, r3
 8013a10:	f7fa fac4 	bl	800df9c <lwip_htons>
 8013a14:	4603      	mov	r3, r0
 8013a16:	461a      	mov	r2, r3
 8013a18:	69bb      	ldr	r3, [r7, #24]
 8013a1a:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 8013a1c:	68f8      	ldr	r0, [r7, #12]
 8013a1e:	f7fa facb 	bl	800dfb8 <lwip_htonl>
 8013a22:	4602      	mov	r2, r0
 8013a24:	69bb      	ldr	r3, [r7, #24]
 8013a26:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 8013a28:	68b8      	ldr	r0, [r7, #8]
 8013a2a:	f7fa fac5 	bl	800dfb8 <lwip_htonl>
 8013a2e:	4602      	mov	r2, r0
 8013a30:	69bb      	ldr	r3, [r7, #24]
 8013a32:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8013a34:	f245 0014 	movw	r0, #20500	; 0x5014
 8013a38:	f7fa fab0 	bl	800df9c <lwip_htons>
 8013a3c:	4603      	mov	r3, r0
 8013a3e:	461a      	mov	r2, r3
 8013a40:	69bb      	ldr	r3, [r7, #24]
 8013a42:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8013a44:	69bb      	ldr	r3, [r7, #24]
 8013a46:	2200      	movs	r2, #0
 8013a48:	f042 0208 	orr.w	r2, r2, #8
 8013a4c:	739a      	strb	r2, [r3, #14]
 8013a4e:	2200      	movs	r2, #0
 8013a50:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8013a54:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 8013a56:	69bb      	ldr	r3, [r7, #24]
 8013a58:	2200      	movs	r2, #0
 8013a5a:	741a      	strb	r2, [r3, #16]
 8013a5c:	2200      	movs	r2, #0
 8013a5e:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 8013a60:	69bb      	ldr	r3, [r7, #24]
 8013a62:	2200      	movs	r2, #0
 8013a64:	749a      	strb	r2, [r3, #18]
 8013a66:	2200      	movs	r2, #0
 8013a68:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 8013a6a:	6838      	ldr	r0, [r7, #0]
 8013a6c:	f001 fc3c 	bl	80152e8 <ip4_route>
 8013a70:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 8013a72:	697b      	ldr	r3, [r7, #20]
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d00b      	beq.n	8013a90 <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 8013a78:	697b      	ldr	r3, [r7, #20]
 8013a7a:	9302      	str	r3, [sp, #8]
 8013a7c:	2306      	movs	r3, #6
 8013a7e:	9301      	str	r3, [sp, #4]
 8013a80:	2300      	movs	r3, #0
 8013a82:	9300      	str	r3, [sp, #0]
 8013a84:	23ff      	movs	r3, #255	; 0xff
 8013a86:	683a      	ldr	r2, [r7, #0]
 8013a88:	6879      	ldr	r1, [r7, #4]
 8013a8a:	69f8      	ldr	r0, [r7, #28]
 8013a8c:	f001 fdcc 	bl	8015628 <ip4_output_if>
  }
  pbuf_free(p);
 8013a90:	69f8      	ldr	r0, [r7, #28]
 8013a92:	f7fb fc13 	bl	800f2bc <pbuf_free>
 8013a96:	e000      	b.n	8013a9a <tcp_rst+0xda>
    return;
 8013a98:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8013a9a:	3720      	adds	r7, #32
 8013a9c:	46bd      	mov	sp, r7
 8013a9e:	bd80      	pop	{r7, pc}
 8013aa0:	080196cc 	.word	0x080196cc
 8013aa4:	08019700 	.word	0x08019700
 8013aa8:	08019730 	.word	0x08019730

08013aac <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8013aac:	b580      	push	{r7, lr}
 8013aae:	b084      	sub	sp, #16
 8013ab0:	af00      	add	r7, sp, #0
 8013ab2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d029      	beq.n	8013b10 <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ac0:	60fb      	str	r3, [r7, #12]
 8013ac2:	e002      	b.n	8013aca <tcp_rexmit_rto+0x1e>
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	681b      	ldr	r3, [r3, #0]
 8013ac8:	60fb      	str	r3, [r7, #12]
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	681b      	ldr	r3, [r3, #0]
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d1f8      	bne.n	8013ac4 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	2200      	movs	r2, #0
 8013ae6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013aee:	2bff      	cmp	r3, #255	; 0xff
 8013af0:	d007      	beq.n	8013b02 <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013af8:	3301      	adds	r3, #1
 8013afa:	b2da      	uxtb	r2, r3
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	2200      	movs	r2, #0
 8013b06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 8013b08:	6878      	ldr	r0, [r7, #4]
 8013b0a:	f7ff fccf 	bl	80134ac <tcp_output>
 8013b0e:	e000      	b.n	8013b12 <tcp_rexmit_rto+0x66>
    return;
 8013b10:	bf00      	nop
}
 8013b12:	3710      	adds	r7, #16
 8013b14:	46bd      	mov	sp, r7
 8013b16:	bd80      	pop	{r7, pc}

08013b18 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 8013b18:	b590      	push	{r4, r7, lr}
 8013b1a:	b085      	sub	sp, #20
 8013b1c:	af00      	add	r7, sp, #0
 8013b1e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	d043      	beq.n	8013bb0 <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b2c:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 8013b2e:	68bb      	ldr	r3, [r7, #8]
 8013b30:	681a      	ldr	r2, [r3, #0]
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	3368      	adds	r3, #104	; 0x68
 8013b3a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013b3c:	e002      	b.n	8013b44 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	681b      	ldr	r3, [r3, #0]
 8013b42:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013b44:	68fb      	ldr	r3, [r7, #12]
 8013b46:	681b      	ldr	r3, [r3, #0]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d011      	beq.n	8013b70 <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	68db      	ldr	r3, [r3, #12]
 8013b52:	685b      	ldr	r3, [r3, #4]
 8013b54:	4618      	mov	r0, r3
 8013b56:	f7fa fa2f 	bl	800dfb8 <lwip_htonl>
 8013b5a:	4604      	mov	r4, r0
 8013b5c:	68bb      	ldr	r3, [r7, #8]
 8013b5e:	68db      	ldr	r3, [r3, #12]
 8013b60:	685b      	ldr	r3, [r3, #4]
 8013b62:	4618      	mov	r0, r3
 8013b64:	f7fa fa28 	bl	800dfb8 <lwip_htonl>
 8013b68:	4603      	mov	r3, r0
 8013b6a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	dbe6      	blt.n	8013b3e <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	681a      	ldr	r2, [r3, #0]
 8013b74:	68bb      	ldr	r3, [r7, #8]
 8013b76:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	68ba      	ldr	r2, [r7, #8]
 8013b7c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8013b7e:	68bb      	ldr	r3, [r7, #8]
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d103      	bne.n	8013b8e <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	2200      	movs	r2, #0
 8013b8a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013b94:	2bff      	cmp	r3, #255	; 0xff
 8013b96:	d007      	beq.n	8013ba8 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013b9e:	3301      	adds	r3, #1
 8013ba0:	b2da      	uxtb	r2, r3
 8013ba2:	687b      	ldr	r3, [r7, #4]
 8013ba4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	2200      	movs	r2, #0
 8013bac:	635a      	str	r2, [r3, #52]	; 0x34
 8013bae:	e000      	b.n	8013bb2 <tcp_rexmit+0x9a>
    return;
 8013bb0:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 8013bb2:	3714      	adds	r7, #20
 8013bb4:	46bd      	mov	sp, r7
 8013bb6:	bd90      	pop	{r4, r7, pc}

08013bb8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8013bb8:	b580      	push	{r7, lr}
 8013bba:	b082      	sub	sp, #8
 8013bbc:	af00      	add	r7, sp, #0
 8013bbe:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d04a      	beq.n	8013c5e <tcp_rexmit_fast+0xa6>
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	7e9b      	ldrb	r3, [r3, #26]
 8013bcc:	f003 0304 	and.w	r3, r3, #4
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	d144      	bne.n	8013c5e <tcp_rexmit_fast+0xa6>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 8013bd4:	6878      	ldr	r0, [r7, #4]
 8013bd6:	f7ff ff9f 	bl	8013b18 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013be6:	429a      	cmp	r2, r3
 8013be8:	d207      	bcs.n	8013bfa <tcp_rexmit_fast+0x42>
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013bf0:	0fda      	lsrs	r2, r3, #31
 8013bf2:	4413      	add	r3, r2
 8013bf4:	105b      	asrs	r3, r3, #1
 8013bf6:	b29b      	uxth	r3, r3
 8013bf8:	e006      	b.n	8013c08 <tcp_rexmit_fast+0x50>
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013c00:	0fda      	lsrs	r2, r3, #31
 8013c02:	4413      	add	r3, r2
 8013c04:	105b      	asrs	r3, r3, #1
 8013c06:	b29b      	uxth	r3, r3
 8013c08:	687a      	ldr	r2, [r7, #4]
 8013c0a:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013c14:	461a      	mov	r2, r3
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c1a:	005b      	lsls	r3, r3, #1
 8013c1c:	429a      	cmp	r2, r3
 8013c1e:	d206      	bcs.n	8013c2e <tcp_rexmit_fast+0x76>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c24:	005b      	lsls	r3, r3, #1
 8013c26:	b29a      	uxth	r2, r3
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c38:	4619      	mov	r1, r3
 8013c3a:	0049      	lsls	r1, r1, #1
 8013c3c:	440b      	add	r3, r1
 8013c3e:	b29b      	uxth	r3, r3
 8013c40:	4413      	add	r3, r2
 8013c42:	b29a      	uxth	r2, r3
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	7e9b      	ldrb	r3, [r3, #26]
 8013c4e:	f043 0304 	orr.w	r3, r3, #4
 8013c52:	b2da      	uxtb	r2, r3
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	2200      	movs	r2, #0
 8013c5c:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 8013c5e:	bf00      	nop
 8013c60:	3708      	adds	r7, #8
 8013c62:	46bd      	mov	sp, r7
 8013c64:	bd80      	pop	{r7, pc}

08013c66 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8013c66:	b580      	push	{r7, lr}
 8013c68:	b08a      	sub	sp, #40	; 0x28
 8013c6a:	af04      	add	r7, sp, #16
 8013c6c:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013c72:	3b01      	subs	r3, #1
 8013c74:	4618      	mov	r0, r3
 8013c76:	f7fa f99f 	bl	800dfb8 <lwip_htonl>
 8013c7a:	4603      	mov	r3, r0
 8013c7c:	2200      	movs	r2, #0
 8013c7e:	2100      	movs	r1, #0
 8013c80:	6878      	ldr	r0, [r7, #4]
 8013c82:	f7ff f977 	bl	8012f74 <tcp_output_alloc_header>
 8013c86:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8013c88:	693b      	ldr	r3, [r7, #16]
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	d102      	bne.n	8013c94 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8013c8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013c92:	e021      	b.n	8013cd8 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	3304      	adds	r3, #4
 8013c98:	4618      	mov	r0, r3
 8013c9a:	f001 fb25 	bl	80152e8 <ip4_route>
 8013c9e:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d102      	bne.n	8013cac <tcp_keepalive+0x46>
    err = ERR_RTE;
 8013ca6:	23fc      	movs	r3, #252	; 0xfc
 8013ca8:	75fb      	strb	r3, [r7, #23]
 8013caa:	e010      	b.n	8013cce <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 8013cac:	6879      	ldr	r1, [r7, #4]
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	1d1a      	adds	r2, r3, #4
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	7a98      	ldrb	r0, [r3, #10]
 8013cb6:	68fb      	ldr	r3, [r7, #12]
 8013cb8:	9302      	str	r3, [sp, #8]
 8013cba:	2306      	movs	r3, #6
 8013cbc:	9301      	str	r3, [sp, #4]
 8013cbe:	2300      	movs	r3, #0
 8013cc0:	9300      	str	r3, [sp, #0]
 8013cc2:	4603      	mov	r3, r0
 8013cc4:	6938      	ldr	r0, [r7, #16]
 8013cc6:	f001 fcaf 	bl	8015628 <ip4_output_if>
 8013cca:	4603      	mov	r3, r0
 8013ccc:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8013cce:	6938      	ldr	r0, [r7, #16]
 8013cd0:	f7fb faf4 	bl	800f2bc <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8013cd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013cd8:	4618      	mov	r0, r3
 8013cda:	3718      	adds	r7, #24
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	bd80      	pop	{r7, pc}

08013ce0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8013ce0:	b590      	push	{r4, r7, lr}
 8013ce2:	b08f      	sub	sp, #60	; 0x3c
 8013ce4:	af04      	add	r7, sp, #16
 8013ce6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013cec:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 8013cee:	6a3b      	ldr	r3, [r7, #32]
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d102      	bne.n	8013cfa <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013cf8:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 8013cfa:	6a3b      	ldr	r3, [r7, #32]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d101      	bne.n	8013d04 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 8013d00:	2300      	movs	r3, #0
 8013d02:	e085      	b.n	8013e10 <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8013d04:	6a3b      	ldr	r3, [r7, #32]
 8013d06:	68db      	ldr	r3, [r3, #12]
 8013d08:	899b      	ldrh	r3, [r3, #12]
 8013d0a:	b29b      	uxth	r3, r3
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	f7fa f945 	bl	800df9c <lwip_htons>
 8013d12:	4603      	mov	r3, r0
 8013d14:	f003 0301 	and.w	r3, r3, #1
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d005      	beq.n	8013d28 <tcp_zero_window_probe+0x48>
 8013d1c:	6a3b      	ldr	r3, [r7, #32]
 8013d1e:	891b      	ldrh	r3, [r3, #8]
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d101      	bne.n	8013d28 <tcp_zero_window_probe+0x48>
 8013d24:	2301      	movs	r3, #1
 8013d26:	e000      	b.n	8013d2a <tcp_zero_window_probe+0x4a>
 8013d28:	2300      	movs	r3, #0
 8013d2a:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8013d2c:	7ffb      	ldrb	r3, [r7, #31]
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	bf0c      	ite	eq
 8013d32:	2301      	moveq	r3, #1
 8013d34:	2300      	movne	r3, #0
 8013d36:	b2db      	uxtb	r3, r3
 8013d38:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 8013d3a:	6a3b      	ldr	r3, [r7, #32]
 8013d3c:	68db      	ldr	r3, [r3, #12]
 8013d3e:	685b      	ldr	r3, [r3, #4]
 8013d40:	8bba      	ldrh	r2, [r7, #28]
 8013d42:	2100      	movs	r1, #0
 8013d44:	6878      	ldr	r0, [r7, #4]
 8013d46:	f7ff f915 	bl	8012f74 <tcp_output_alloc_header>
 8013d4a:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8013d4c:	69bb      	ldr	r3, [r7, #24]
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d102      	bne.n	8013d58 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8013d52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013d56:	e05b      	b.n	8013e10 <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8013d58:	69bb      	ldr	r3, [r7, #24]
 8013d5a:	685b      	ldr	r3, [r3, #4]
 8013d5c:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8013d5e:	7ffb      	ldrb	r3, [r7, #31]
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d00e      	beq.n	8013d82 <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8013d64:	697b      	ldr	r3, [r7, #20]
 8013d66:	899b      	ldrh	r3, [r3, #12]
 8013d68:	b29b      	uxth	r3, r3
 8013d6a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013d6e:	b29c      	uxth	r4, r3
 8013d70:	2011      	movs	r0, #17
 8013d72:	f7fa f913 	bl	800df9c <lwip_htons>
 8013d76:	4603      	mov	r3, r0
 8013d78:	4323      	orrs	r3, r4
 8013d7a:	b29a      	uxth	r2, r3
 8013d7c:	697b      	ldr	r3, [r7, #20]
 8013d7e:	819a      	strh	r2, [r3, #12]
 8013d80:	e010      	b.n	8013da4 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8013d82:	69bb      	ldr	r3, [r7, #24]
 8013d84:	685b      	ldr	r3, [r3, #4]
 8013d86:	3314      	adds	r3, #20
 8013d88:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8013d8a:	6a3b      	ldr	r3, [r7, #32]
 8013d8c:	6858      	ldr	r0, [r3, #4]
 8013d8e:	6a3b      	ldr	r3, [r7, #32]
 8013d90:	685b      	ldr	r3, [r3, #4]
 8013d92:	891a      	ldrh	r2, [r3, #8]
 8013d94:	6a3b      	ldr	r3, [r7, #32]
 8013d96:	891b      	ldrh	r3, [r3, #8]
 8013d98:	1ad3      	subs	r3, r2, r3
 8013d9a:	b29b      	uxth	r3, r3
 8013d9c:	2201      	movs	r2, #1
 8013d9e:	6939      	ldr	r1, [r7, #16]
 8013da0:	f7fb fc88 	bl	800f6b4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8013da4:	6a3b      	ldr	r3, [r7, #32]
 8013da6:	68db      	ldr	r3, [r3, #12]
 8013da8:	685b      	ldr	r3, [r3, #4]
 8013daa:	4618      	mov	r0, r3
 8013dac:	f7fa f904 	bl	800dfb8 <lwip_htonl>
 8013db0:	4603      	mov	r3, r0
 8013db2:	3301      	adds	r3, #1
 8013db4:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	1ad3      	subs	r3, r2, r3
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	da02      	bge.n	8013dc8 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	68fa      	ldr	r2, [r7, #12]
 8013dc6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	3304      	adds	r3, #4
 8013dcc:	4618      	mov	r0, r3
 8013dce:	f001 fa8b 	bl	80152e8 <ip4_route>
 8013dd2:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 8013dd4:	68bb      	ldr	r3, [r7, #8]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d103      	bne.n	8013de2 <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 8013dda:	23fc      	movs	r3, #252	; 0xfc
 8013ddc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013de0:	e011      	b.n	8013e06 <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8013de2:	6879      	ldr	r1, [r7, #4]
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	1d1a      	adds	r2, r3, #4
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	7a98      	ldrb	r0, [r3, #10]
 8013dec:	68bb      	ldr	r3, [r7, #8]
 8013dee:	9302      	str	r3, [sp, #8]
 8013df0:	2306      	movs	r3, #6
 8013df2:	9301      	str	r3, [sp, #4]
 8013df4:	2300      	movs	r3, #0
 8013df6:	9300      	str	r3, [sp, #0]
 8013df8:	4603      	mov	r3, r0
 8013dfa:	69b8      	ldr	r0, [r7, #24]
 8013dfc:	f001 fc14 	bl	8015628 <ip4_output_if>
 8013e00:	4603      	mov	r3, r0
 8013e02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 8013e06:	69b8      	ldr	r0, [r7, #24]
 8013e08:	f7fb fa58 	bl	800f2bc <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8013e0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8013e10:	4618      	mov	r0, r3
 8013e12:	372c      	adds	r7, #44	; 0x2c
 8013e14:	46bd      	mov	sp, r7
 8013e16:	bd90      	pop	{r4, r7, pc}

08013e18 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	b082      	sub	sp, #8
 8013e1c:	af00      	add	r7, sp, #0
 8013e1e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8013e20:	f7fb fcca 	bl	800f7b8 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8013e24:	4b0a      	ldr	r3, [pc, #40]	; (8013e50 <tcpip_tcp_timer+0x38>)
 8013e26:	681b      	ldr	r3, [r3, #0]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d103      	bne.n	8013e34 <tcpip_tcp_timer+0x1c>
 8013e2c:	4b09      	ldr	r3, [pc, #36]	; (8013e54 <tcpip_tcp_timer+0x3c>)
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d005      	beq.n	8013e40 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013e34:	2200      	movs	r2, #0
 8013e36:	4908      	ldr	r1, [pc, #32]	; (8013e58 <tcpip_tcp_timer+0x40>)
 8013e38:	20fa      	movs	r0, #250	; 0xfa
 8013e3a:	f000 f86f 	bl	8013f1c <sys_timeout>
 8013e3e:	e002      	b.n	8013e46 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8013e40:	4b06      	ldr	r3, [pc, #24]	; (8013e5c <tcpip_tcp_timer+0x44>)
 8013e42:	2200      	movs	r2, #0
 8013e44:	601a      	str	r2, [r3, #0]
  }
}
 8013e46:	bf00      	nop
 8013e48:	3708      	adds	r7, #8
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	bd80      	pop	{r7, pc}
 8013e4e:	bf00      	nop
 8013e50:	2000ac84 	.word	0x2000ac84
 8013e54:	2000ac94 	.word	0x2000ac94
 8013e58:	08013e19 	.word	0x08013e19
 8013e5c:	20004238 	.word	0x20004238

08013e60 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8013e60:	b580      	push	{r7, lr}
 8013e62:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8013e64:	4b0a      	ldr	r3, [pc, #40]	; (8013e90 <tcp_timer_needed+0x30>)
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d10f      	bne.n	8013e8c <tcp_timer_needed+0x2c>
 8013e6c:	4b09      	ldr	r3, [pc, #36]	; (8013e94 <tcp_timer_needed+0x34>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d103      	bne.n	8013e7c <tcp_timer_needed+0x1c>
 8013e74:	4b08      	ldr	r3, [pc, #32]	; (8013e98 <tcp_timer_needed+0x38>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d007      	beq.n	8013e8c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8013e7c:	4b04      	ldr	r3, [pc, #16]	; (8013e90 <tcp_timer_needed+0x30>)
 8013e7e:	2201      	movs	r2, #1
 8013e80:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013e82:	2200      	movs	r2, #0
 8013e84:	4905      	ldr	r1, [pc, #20]	; (8013e9c <tcp_timer_needed+0x3c>)
 8013e86:	20fa      	movs	r0, #250	; 0xfa
 8013e88:	f000 f848 	bl	8013f1c <sys_timeout>
  }
}
 8013e8c:	bf00      	nop
 8013e8e:	bd80      	pop	{r7, pc}
 8013e90:	20004238 	.word	0x20004238
 8013e94:	2000ac84 	.word	0x2000ac84
 8013e98:	2000ac94 	.word	0x2000ac94
 8013e9c:	08013e19 	.word	0x08013e19

08013ea0 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8013ea0:	b580      	push	{r7, lr}
 8013ea2:	b084      	sub	sp, #16
 8013ea4:	af00      	add	r7, sp, #0
 8013ea6:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	685b      	ldr	r3, [r3, #4]
 8013eb0:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	687a      	ldr	r2, [r7, #4]
 8013eb8:	4903      	ldr	r1, [pc, #12]	; (8013ec8 <cyclic_timer+0x28>)
 8013eba:	4618      	mov	r0, r3
 8013ebc:	f000 f82e 	bl	8013f1c <sys_timeout>
}
 8013ec0:	bf00      	nop
 8013ec2:	3710      	adds	r7, #16
 8013ec4:	46bd      	mov	sp, r7
 8013ec6:	bd80      	pop	{r7, pc}
 8013ec8:	08013ea1 	.word	0x08013ea1

08013ecc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8013ecc:	b580      	push	{r7, lr}
 8013ece:	b082      	sub	sp, #8
 8013ed0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8013ed2:	2301      	movs	r3, #1
 8013ed4:	607b      	str	r3, [r7, #4]
 8013ed6:	e00e      	b.n	8013ef6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8013ed8:	4a0d      	ldr	r2, [pc, #52]	; (8013f10 <sys_timeouts_init+0x44>)
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	00db      	lsls	r3, r3, #3
 8013ee4:	4a0a      	ldr	r2, [pc, #40]	; (8013f10 <sys_timeouts_init+0x44>)
 8013ee6:	4413      	add	r3, r2
 8013ee8:	461a      	mov	r2, r3
 8013eea:	490a      	ldr	r1, [pc, #40]	; (8013f14 <sys_timeouts_init+0x48>)
 8013eec:	f000 f816 	bl	8013f1c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	3301      	adds	r3, #1
 8013ef4:	607b      	str	r3, [r7, #4]
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	2b02      	cmp	r3, #2
 8013efa:	d9ed      	bls.n	8013ed8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 8013efc:	f7f5 fd02 	bl	8009904 <sys_now>
 8013f00:	4602      	mov	r2, r0
 8013f02:	4b05      	ldr	r3, [pc, #20]	; (8013f18 <sys_timeouts_init+0x4c>)
 8013f04:	601a      	str	r2, [r3, #0]
}
 8013f06:	bf00      	nop
 8013f08:	3708      	adds	r7, #8
 8013f0a:	46bd      	mov	sp, r7
 8013f0c:	bd80      	pop	{r7, pc}
 8013f0e:	bf00      	nop
 8013f10:	0801a370 	.word	0x0801a370
 8013f14:	08013ea1 	.word	0x08013ea1
 8013f18:	20004234 	.word	0x20004234

08013f1c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8013f1c:	b580      	push	{r7, lr}
 8013f1e:	b088      	sub	sp, #32
 8013f20:	af00      	add	r7, sp, #0
 8013f22:	60f8      	str	r0, [r7, #12]
 8013f24:	60b9      	str	r1, [r7, #8]
 8013f26:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8013f28:	2009      	movs	r0, #9
 8013f2a:	f7fa fc23 	bl	800e774 <memp_malloc>
 8013f2e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8013f30:	697b      	ldr	r3, [r7, #20]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d10a      	bne.n	8013f4c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8013f36:	697b      	ldr	r3, [r7, #20]
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	f040 8084 	bne.w	8014046 <sys_timeout+0x12a>
 8013f3e:	4b44      	ldr	r3, [pc, #272]	; (8014050 <sys_timeout+0x134>)
 8013f40:	22d4      	movs	r2, #212	; 0xd4
 8013f42:	4944      	ldr	r1, [pc, #272]	; (8014054 <sys_timeout+0x138>)
 8013f44:	4844      	ldr	r0, [pc, #272]	; (8014058 <sys_timeout+0x13c>)
 8013f46:	f003 fa2f 	bl	80173a8 <iprintf>
    return;
 8013f4a:	e07c      	b.n	8014046 <sys_timeout+0x12a>
  }

  now = sys_now();
 8013f4c:	f7f5 fcda 	bl	8009904 <sys_now>
 8013f50:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8013f52:	4b42      	ldr	r3, [pc, #264]	; (801405c <sys_timeout+0x140>)
 8013f54:	681b      	ldr	r3, [r3, #0]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d105      	bne.n	8013f66 <sys_timeout+0x4a>
    diff = 0;
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 8013f5e:	4a40      	ldr	r2, [pc, #256]	; (8014060 <sys_timeout+0x144>)
 8013f60:	693b      	ldr	r3, [r7, #16]
 8013f62:	6013      	str	r3, [r2, #0]
 8013f64:	e004      	b.n	8013f70 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8013f66:	4b3e      	ldr	r3, [pc, #248]	; (8014060 <sys_timeout+0x144>)
 8013f68:	681b      	ldr	r3, [r3, #0]
 8013f6a:	693a      	ldr	r2, [r7, #16]
 8013f6c:	1ad3      	subs	r3, r2, r3
 8013f6e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8013f70:	697b      	ldr	r3, [r7, #20]
 8013f72:	2200      	movs	r2, #0
 8013f74:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8013f76:	697b      	ldr	r3, [r7, #20]
 8013f78:	68ba      	ldr	r2, [r7, #8]
 8013f7a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8013f7c:	697b      	ldr	r3, [r7, #20]
 8013f7e:	687a      	ldr	r2, [r7, #4]
 8013f80:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8013f82:	68fa      	ldr	r2, [r7, #12]
 8013f84:	69bb      	ldr	r3, [r7, #24]
 8013f86:	441a      	add	r2, r3
 8013f88:	697b      	ldr	r3, [r7, #20]
 8013f8a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8013f8c:	4b33      	ldr	r3, [pc, #204]	; (801405c <sys_timeout+0x140>)
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d103      	bne.n	8013f9c <sys_timeout+0x80>
    next_timeout = timeout;
 8013f94:	4a31      	ldr	r2, [pc, #196]	; (801405c <sys_timeout+0x140>)
 8013f96:	697b      	ldr	r3, [r7, #20]
 8013f98:	6013      	str	r3, [r2, #0]
    return;
 8013f9a:	e055      	b.n	8014048 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 8013f9c:	4b2f      	ldr	r3, [pc, #188]	; (801405c <sys_timeout+0x140>)
 8013f9e:	681b      	ldr	r3, [r3, #0]
 8013fa0:	685b      	ldr	r3, [r3, #4]
 8013fa2:	68fa      	ldr	r2, [r7, #12]
 8013fa4:	429a      	cmp	r2, r3
 8013fa6:	d20f      	bcs.n	8013fc8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8013fa8:	4b2c      	ldr	r3, [pc, #176]	; (801405c <sys_timeout+0x140>)
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	6859      	ldr	r1, [r3, #4]
 8013fae:	4b2b      	ldr	r3, [pc, #172]	; (801405c <sys_timeout+0x140>)
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	68fa      	ldr	r2, [r7, #12]
 8013fb4:	1a8a      	subs	r2, r1, r2
 8013fb6:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 8013fb8:	4b28      	ldr	r3, [pc, #160]	; (801405c <sys_timeout+0x140>)
 8013fba:	681a      	ldr	r2, [r3, #0]
 8013fbc:	697b      	ldr	r3, [r7, #20]
 8013fbe:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8013fc0:	4a26      	ldr	r2, [pc, #152]	; (801405c <sys_timeout+0x140>)
 8013fc2:	697b      	ldr	r3, [r7, #20]
 8013fc4:	6013      	str	r3, [r2, #0]
 8013fc6:	e03f      	b.n	8014048 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8013fc8:	4b24      	ldr	r3, [pc, #144]	; (801405c <sys_timeout+0x140>)
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	61fb      	str	r3, [r7, #28]
 8013fce:	e036      	b.n	801403e <sys_timeout+0x122>
      timeout->time -= t->time;
 8013fd0:	697b      	ldr	r3, [r7, #20]
 8013fd2:	685a      	ldr	r2, [r3, #4]
 8013fd4:	69fb      	ldr	r3, [r7, #28]
 8013fd6:	685b      	ldr	r3, [r3, #4]
 8013fd8:	1ad2      	subs	r2, r2, r3
 8013fda:	697b      	ldr	r3, [r7, #20]
 8013fdc:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 8013fde:	69fb      	ldr	r3, [r7, #28]
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d006      	beq.n	8013ff4 <sys_timeout+0xd8>
 8013fe6:	69fb      	ldr	r3, [r7, #28]
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	685a      	ldr	r2, [r3, #4]
 8013fec:	697b      	ldr	r3, [r7, #20]
 8013fee:	685b      	ldr	r3, [r3, #4]
 8013ff0:	429a      	cmp	r2, r3
 8013ff2:	d921      	bls.n	8014038 <sys_timeout+0x11c>
        if (t->next != NULL) {
 8013ff4:	69fb      	ldr	r3, [r7, #28]
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d009      	beq.n	8014010 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 8013ffc:	69fb      	ldr	r3, [r7, #28]
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	6859      	ldr	r1, [r3, #4]
 8014002:	697b      	ldr	r3, [r7, #20]
 8014004:	685a      	ldr	r2, [r3, #4]
 8014006:	69fb      	ldr	r3, [r7, #28]
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	1a8a      	subs	r2, r1, r2
 801400c:	605a      	str	r2, [r3, #4]
 801400e:	e00b      	b.n	8014028 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 8014010:	697b      	ldr	r3, [r7, #20]
 8014012:	685b      	ldr	r3, [r3, #4]
 8014014:	68fa      	ldr	r2, [r7, #12]
 8014016:	429a      	cmp	r2, r3
 8014018:	d206      	bcs.n	8014028 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 801401a:	4b10      	ldr	r3, [pc, #64]	; (801405c <sys_timeout+0x140>)
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	685a      	ldr	r2, [r3, #4]
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	441a      	add	r2, r3
 8014024:	697b      	ldr	r3, [r7, #20]
 8014026:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 8014028:	69fb      	ldr	r3, [r7, #28]
 801402a:	681a      	ldr	r2, [r3, #0]
 801402c:	697b      	ldr	r3, [r7, #20]
 801402e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8014030:	69fb      	ldr	r3, [r7, #28]
 8014032:	697a      	ldr	r2, [r7, #20]
 8014034:	601a      	str	r2, [r3, #0]
        break;
 8014036:	e007      	b.n	8014048 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 8014038:	69fb      	ldr	r3, [r7, #28]
 801403a:	681b      	ldr	r3, [r3, #0]
 801403c:	61fb      	str	r3, [r7, #28]
 801403e:	69fb      	ldr	r3, [r7, #28]
 8014040:	2b00      	cmp	r3, #0
 8014042:	d1c5      	bne.n	8013fd0 <sys_timeout+0xb4>
 8014044:	e000      	b.n	8014048 <sys_timeout+0x12c>
    return;
 8014046:	bf00      	nop
      }
    }
  }
}
 8014048:	3720      	adds	r7, #32
 801404a:	46bd      	mov	sp, r7
 801404c:	bd80      	pop	{r7, pc}
 801404e:	bf00      	nop
 8014050:	08019b10 	.word	0x08019b10
 8014054:	08019b44 	.word	0x08019b44
 8014058:	08019b84 	.word	0x08019b84
 801405c:	20004230 	.word	0x20004230
 8014060:	20004234 	.word	0x20004234

08014064 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 8014064:	b580      	push	{r7, lr}
 8014066:	b086      	sub	sp, #24
 8014068:	af00      	add	r7, sp, #0
  if (next_timeout) {
 801406a:	4b24      	ldr	r3, [pc, #144]	; (80140fc <sys_check_timeouts+0x98>)
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d03f      	beq.n	80140f2 <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8014072:	f7f5 fc47 	bl	8009904 <sys_now>
 8014076:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8014078:	4b21      	ldr	r3, [pc, #132]	; (8014100 <sys_check_timeouts+0x9c>)
 801407a:	681b      	ldr	r3, [r3, #0]
 801407c:	68fa      	ldr	r2, [r7, #12]
 801407e:	1ad3      	subs	r3, r2, r3
 8014080:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8014082:	2300      	movs	r3, #0
 8014084:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8014086:	4b1d      	ldr	r3, [pc, #116]	; (80140fc <sys_check_timeouts+0x98>)
 8014088:	681b      	ldr	r3, [r3, #0]
 801408a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 801408c:	68bb      	ldr	r3, [r7, #8]
 801408e:	2b00      	cmp	r3, #0
 8014090:	d02c      	beq.n	80140ec <sys_check_timeouts+0x88>
 8014092:	68bb      	ldr	r3, [r7, #8]
 8014094:	685b      	ldr	r3, [r3, #4]
 8014096:	697a      	ldr	r2, [r7, #20]
 8014098:	429a      	cmp	r2, r3
 801409a:	d327      	bcc.n	80140ec <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 801409c:	2301      	movs	r3, #1
 801409e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 80140a0:	68bb      	ldr	r3, [r7, #8]
 80140a2:	685a      	ldr	r2, [r3, #4]
 80140a4:	4b16      	ldr	r3, [pc, #88]	; (8014100 <sys_check_timeouts+0x9c>)
 80140a6:	681b      	ldr	r3, [r3, #0]
 80140a8:	4413      	add	r3, r2
 80140aa:	4a15      	ldr	r2, [pc, #84]	; (8014100 <sys_check_timeouts+0x9c>)
 80140ac:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 80140ae:	68bb      	ldr	r3, [r7, #8]
 80140b0:	685b      	ldr	r3, [r3, #4]
 80140b2:	697a      	ldr	r2, [r7, #20]
 80140b4:	1ad3      	subs	r3, r2, r3
 80140b6:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 80140b8:	68bb      	ldr	r3, [r7, #8]
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	4a0f      	ldr	r2, [pc, #60]	; (80140fc <sys_check_timeouts+0x98>)
 80140be:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 80140c0:	68bb      	ldr	r3, [r7, #8]
 80140c2:	689b      	ldr	r3, [r3, #8]
 80140c4:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 80140c6:	68bb      	ldr	r3, [r7, #8]
 80140c8:	68db      	ldr	r3, [r3, #12]
 80140ca:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80140cc:	68b9      	ldr	r1, [r7, #8]
 80140ce:	2009      	movs	r0, #9
 80140d0:	f7fa fba2 	bl	800e818 <memp_free>
        if (handler != NULL) {
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d008      	beq.n	80140ec <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 80140da:	480a      	ldr	r0, [pc, #40]	; (8014104 <sys_check_timeouts+0xa0>)
 80140dc:	f002 fb2c 	bl	8016738 <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	6838      	ldr	r0, [r7, #0]
 80140e4:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 80140e6:	4807      	ldr	r0, [pc, #28]	; (8014104 <sys_check_timeouts+0xa0>)
 80140e8:	f002 fb35 	bl	8016756 <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 80140ec:	7cfb      	ldrb	r3, [r7, #19]
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d1c7      	bne.n	8014082 <sys_check_timeouts+0x1e>
  }
}
 80140f2:	bf00      	nop
 80140f4:	3718      	adds	r7, #24
 80140f6:	46bd      	mov	sp, r7
 80140f8:	bd80      	pop	{r7, pc}
 80140fa:	bf00      	nop
 80140fc:	20004230 	.word	0x20004230
 8014100:	20004234 	.word	0x20004234
 8014104:	200075f4 	.word	0x200075f4

08014108 <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b082      	sub	sp, #8
 801410c:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 801410e:	4b0f      	ldr	r3, [pc, #60]	; (801414c <sys_timeouts_sleeptime+0x44>)
 8014110:	681b      	ldr	r3, [r3, #0]
 8014112:	2b00      	cmp	r3, #0
 8014114:	d102      	bne.n	801411c <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 8014116:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801411a:	e013      	b.n	8014144 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 801411c:	f7f5 fbf2 	bl	8009904 <sys_now>
 8014120:	4602      	mov	r2, r0
 8014122:	4b0b      	ldr	r3, [pc, #44]	; (8014150 <sys_timeouts_sleeptime+0x48>)
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	1ad3      	subs	r3, r2, r3
 8014128:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 801412a:	4b08      	ldr	r3, [pc, #32]	; (801414c <sys_timeouts_sleeptime+0x44>)
 801412c:	681b      	ldr	r3, [r3, #0]
 801412e:	685b      	ldr	r3, [r3, #4]
 8014130:	687a      	ldr	r2, [r7, #4]
 8014132:	429a      	cmp	r2, r3
 8014134:	d901      	bls.n	801413a <sys_timeouts_sleeptime+0x32>
    return 0;
 8014136:	2300      	movs	r3, #0
 8014138:	e004      	b.n	8014144 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 801413a:	4b04      	ldr	r3, [pc, #16]	; (801414c <sys_timeouts_sleeptime+0x44>)
 801413c:	681b      	ldr	r3, [r3, #0]
 801413e:	685a      	ldr	r2, [r3, #4]
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	1ad3      	subs	r3, r2, r3
  }
}
 8014144:	4618      	mov	r0, r3
 8014146:	3708      	adds	r7, #8
 8014148:	46bd      	mov	sp, r7
 801414a:	bd80      	pop	{r7, pc}
 801414c:	20004230 	.word	0x20004230
 8014150:	20004234 	.word	0x20004234

08014154 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b084      	sub	sp, #16
 8014158:	af00      	add	r7, sp, #0
 801415a:	6078      	str	r0, [r7, #4]
 801415c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 801415e:	4b0f      	ldr	r3, [pc, #60]	; (801419c <sys_timeouts_mbox_fetch+0x48>)
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d105      	bne.n	8014172 <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8014166:	2200      	movs	r2, #0
 8014168:	6839      	ldr	r1, [r7, #0]
 801416a:	6878      	ldr	r0, [r7, #4]
 801416c:	f002 fa69 	bl	8016642 <sys_arch_mbox_fetch>
    return;
 8014170:	e011      	b.n	8014196 <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 8014172:	f7ff ffc9 	bl	8014108 <sys_timeouts_sleeptime>
 8014176:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	2b00      	cmp	r3, #0
 801417c:	d008      	beq.n	8014190 <sys_timeouts_mbox_fetch+0x3c>
 801417e:	68fa      	ldr	r2, [r7, #12]
 8014180:	6839      	ldr	r1, [r7, #0]
 8014182:	6878      	ldr	r0, [r7, #4]
 8014184:	f002 fa5d 	bl	8016642 <sys_arch_mbox_fetch>
 8014188:	4603      	mov	r3, r0
 801418a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801418e:	d102      	bne.n	8014196 <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8014190:	f7ff ff68 	bl	8014064 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8014194:	e7e3      	b.n	801415e <sys_timeouts_mbox_fetch+0xa>
  }
}
 8014196:	3710      	adds	r7, #16
 8014198:	46bd      	mov	sp, r7
 801419a:	bd80      	pop	{r7, pc}
 801419c:	20004230 	.word	0x20004230

080141a0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b082      	sub	sp, #8
 80141a4:	af00      	add	r7, sp, #0
 80141a6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80141a8:	4915      	ldr	r1, [pc, #84]	; (8014200 <etharp_free_entry+0x60>)
 80141aa:	687a      	ldr	r2, [r7, #4]
 80141ac:	4613      	mov	r3, r2
 80141ae:	005b      	lsls	r3, r3, #1
 80141b0:	4413      	add	r3, r2
 80141b2:	00db      	lsls	r3, r3, #3
 80141b4:	440b      	add	r3, r1
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d013      	beq.n	80141e4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80141bc:	4910      	ldr	r1, [pc, #64]	; (8014200 <etharp_free_entry+0x60>)
 80141be:	687a      	ldr	r2, [r7, #4]
 80141c0:	4613      	mov	r3, r2
 80141c2:	005b      	lsls	r3, r3, #1
 80141c4:	4413      	add	r3, r2
 80141c6:	00db      	lsls	r3, r3, #3
 80141c8:	440b      	add	r3, r1
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	4618      	mov	r0, r3
 80141ce:	f7fb f875 	bl	800f2bc <pbuf_free>
    arp_table[i].q = NULL;
 80141d2:	490b      	ldr	r1, [pc, #44]	; (8014200 <etharp_free_entry+0x60>)
 80141d4:	687a      	ldr	r2, [r7, #4]
 80141d6:	4613      	mov	r3, r2
 80141d8:	005b      	lsls	r3, r3, #1
 80141da:	4413      	add	r3, r2
 80141dc:	00db      	lsls	r3, r3, #3
 80141de:	440b      	add	r3, r1
 80141e0:	2200      	movs	r2, #0
 80141e2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80141e4:	4906      	ldr	r1, [pc, #24]	; (8014200 <etharp_free_entry+0x60>)
 80141e6:	687a      	ldr	r2, [r7, #4]
 80141e8:	4613      	mov	r3, r2
 80141ea:	005b      	lsls	r3, r3, #1
 80141ec:	4413      	add	r3, r2
 80141ee:	00db      	lsls	r3, r3, #3
 80141f0:	440b      	add	r3, r1
 80141f2:	3314      	adds	r3, #20
 80141f4:	2200      	movs	r2, #0
 80141f6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80141f8:	bf00      	nop
 80141fa:	3708      	adds	r7, #8
 80141fc:	46bd      	mov	sp, r7
 80141fe:	bd80      	pop	{r7, pc}
 8014200:	2000423c 	.word	0x2000423c

08014204 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8014204:	b580      	push	{r7, lr}
 8014206:	b082      	sub	sp, #8
 8014208:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801420a:	2300      	movs	r3, #0
 801420c:	71fb      	strb	r3, [r7, #7]
 801420e:	e096      	b.n	801433e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8014210:	79fa      	ldrb	r2, [r7, #7]
 8014212:	494f      	ldr	r1, [pc, #316]	; (8014350 <etharp_tmr+0x14c>)
 8014214:	4613      	mov	r3, r2
 8014216:	005b      	lsls	r3, r3, #1
 8014218:	4413      	add	r3, r2
 801421a:	00db      	lsls	r3, r3, #3
 801421c:	440b      	add	r3, r1
 801421e:	3314      	adds	r3, #20
 8014220:	781b      	ldrb	r3, [r3, #0]
 8014222:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8014224:	79bb      	ldrb	r3, [r7, #6]
 8014226:	2b00      	cmp	r3, #0
 8014228:	f000 8086 	beq.w	8014338 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 801422c:	79fa      	ldrb	r2, [r7, #7]
 801422e:	4948      	ldr	r1, [pc, #288]	; (8014350 <etharp_tmr+0x14c>)
 8014230:	4613      	mov	r3, r2
 8014232:	005b      	lsls	r3, r3, #1
 8014234:	4413      	add	r3, r2
 8014236:	00db      	lsls	r3, r3, #3
 8014238:	440b      	add	r3, r1
 801423a:	3312      	adds	r3, #18
 801423c:	881b      	ldrh	r3, [r3, #0]
 801423e:	3301      	adds	r3, #1
 8014240:	b298      	uxth	r0, r3
 8014242:	4943      	ldr	r1, [pc, #268]	; (8014350 <etharp_tmr+0x14c>)
 8014244:	4613      	mov	r3, r2
 8014246:	005b      	lsls	r3, r3, #1
 8014248:	4413      	add	r3, r2
 801424a:	00db      	lsls	r3, r3, #3
 801424c:	440b      	add	r3, r1
 801424e:	3312      	adds	r3, #18
 8014250:	4602      	mov	r2, r0
 8014252:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8014254:	79fa      	ldrb	r2, [r7, #7]
 8014256:	493e      	ldr	r1, [pc, #248]	; (8014350 <etharp_tmr+0x14c>)
 8014258:	4613      	mov	r3, r2
 801425a:	005b      	lsls	r3, r3, #1
 801425c:	4413      	add	r3, r2
 801425e:	00db      	lsls	r3, r3, #3
 8014260:	440b      	add	r3, r1
 8014262:	3312      	adds	r3, #18
 8014264:	881b      	ldrh	r3, [r3, #0]
 8014266:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801426a:	d215      	bcs.n	8014298 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801426c:	79fa      	ldrb	r2, [r7, #7]
 801426e:	4938      	ldr	r1, [pc, #224]	; (8014350 <etharp_tmr+0x14c>)
 8014270:	4613      	mov	r3, r2
 8014272:	005b      	lsls	r3, r3, #1
 8014274:	4413      	add	r3, r2
 8014276:	00db      	lsls	r3, r3, #3
 8014278:	440b      	add	r3, r1
 801427a:	3314      	adds	r3, #20
 801427c:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801427e:	2b01      	cmp	r3, #1
 8014280:	d10f      	bne.n	80142a2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8014282:	79fa      	ldrb	r2, [r7, #7]
 8014284:	4932      	ldr	r1, [pc, #200]	; (8014350 <etharp_tmr+0x14c>)
 8014286:	4613      	mov	r3, r2
 8014288:	005b      	lsls	r3, r3, #1
 801428a:	4413      	add	r3, r2
 801428c:	00db      	lsls	r3, r3, #3
 801428e:	440b      	add	r3, r1
 8014290:	3312      	adds	r3, #18
 8014292:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8014294:	2b04      	cmp	r3, #4
 8014296:	d904      	bls.n	80142a2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8014298:	79fb      	ldrb	r3, [r7, #7]
 801429a:	4618      	mov	r0, r3
 801429c:	f7ff ff80 	bl	80141a0 <etharp_free_entry>
 80142a0:	e04a      	b.n	8014338 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80142a2:	79fa      	ldrb	r2, [r7, #7]
 80142a4:	492a      	ldr	r1, [pc, #168]	; (8014350 <etharp_tmr+0x14c>)
 80142a6:	4613      	mov	r3, r2
 80142a8:	005b      	lsls	r3, r3, #1
 80142aa:	4413      	add	r3, r2
 80142ac:	00db      	lsls	r3, r3, #3
 80142ae:	440b      	add	r3, r1
 80142b0:	3314      	adds	r3, #20
 80142b2:	781b      	ldrb	r3, [r3, #0]
 80142b4:	2b03      	cmp	r3, #3
 80142b6:	d10a      	bne.n	80142ce <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80142b8:	79fa      	ldrb	r2, [r7, #7]
 80142ba:	4925      	ldr	r1, [pc, #148]	; (8014350 <etharp_tmr+0x14c>)
 80142bc:	4613      	mov	r3, r2
 80142be:	005b      	lsls	r3, r3, #1
 80142c0:	4413      	add	r3, r2
 80142c2:	00db      	lsls	r3, r3, #3
 80142c4:	440b      	add	r3, r1
 80142c6:	3314      	adds	r3, #20
 80142c8:	2204      	movs	r2, #4
 80142ca:	701a      	strb	r2, [r3, #0]
 80142cc:	e034      	b.n	8014338 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80142ce:	79fa      	ldrb	r2, [r7, #7]
 80142d0:	491f      	ldr	r1, [pc, #124]	; (8014350 <etharp_tmr+0x14c>)
 80142d2:	4613      	mov	r3, r2
 80142d4:	005b      	lsls	r3, r3, #1
 80142d6:	4413      	add	r3, r2
 80142d8:	00db      	lsls	r3, r3, #3
 80142da:	440b      	add	r3, r1
 80142dc:	3314      	adds	r3, #20
 80142de:	781b      	ldrb	r3, [r3, #0]
 80142e0:	2b04      	cmp	r3, #4
 80142e2:	d10a      	bne.n	80142fa <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80142e4:	79fa      	ldrb	r2, [r7, #7]
 80142e6:	491a      	ldr	r1, [pc, #104]	; (8014350 <etharp_tmr+0x14c>)
 80142e8:	4613      	mov	r3, r2
 80142ea:	005b      	lsls	r3, r3, #1
 80142ec:	4413      	add	r3, r2
 80142ee:	00db      	lsls	r3, r3, #3
 80142f0:	440b      	add	r3, r1
 80142f2:	3314      	adds	r3, #20
 80142f4:	2202      	movs	r2, #2
 80142f6:	701a      	strb	r2, [r3, #0]
 80142f8:	e01e      	b.n	8014338 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80142fa:	79fa      	ldrb	r2, [r7, #7]
 80142fc:	4914      	ldr	r1, [pc, #80]	; (8014350 <etharp_tmr+0x14c>)
 80142fe:	4613      	mov	r3, r2
 8014300:	005b      	lsls	r3, r3, #1
 8014302:	4413      	add	r3, r2
 8014304:	00db      	lsls	r3, r3, #3
 8014306:	440b      	add	r3, r1
 8014308:	3314      	adds	r3, #20
 801430a:	781b      	ldrb	r3, [r3, #0]
 801430c:	2b01      	cmp	r3, #1
 801430e:	d113      	bne.n	8014338 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8014310:	79fa      	ldrb	r2, [r7, #7]
 8014312:	490f      	ldr	r1, [pc, #60]	; (8014350 <etharp_tmr+0x14c>)
 8014314:	4613      	mov	r3, r2
 8014316:	005b      	lsls	r3, r3, #1
 8014318:	4413      	add	r3, r2
 801431a:	00db      	lsls	r3, r3, #3
 801431c:	440b      	add	r3, r1
 801431e:	3308      	adds	r3, #8
 8014320:	6818      	ldr	r0, [r3, #0]
 8014322:	79fa      	ldrb	r2, [r7, #7]
 8014324:	4613      	mov	r3, r2
 8014326:	005b      	lsls	r3, r3, #1
 8014328:	4413      	add	r3, r2
 801432a:	00db      	lsls	r3, r3, #3
 801432c:	4a08      	ldr	r2, [pc, #32]	; (8014350 <etharp_tmr+0x14c>)
 801432e:	4413      	add	r3, r2
 8014330:	3304      	adds	r3, #4
 8014332:	4619      	mov	r1, r3
 8014334:	f000 fe38 	bl	8014fa8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014338:	79fb      	ldrb	r3, [r7, #7]
 801433a:	3301      	adds	r3, #1
 801433c:	71fb      	strb	r3, [r7, #7]
 801433e:	79fb      	ldrb	r3, [r7, #7]
 8014340:	2b09      	cmp	r3, #9
 8014342:	f67f af65 	bls.w	8014210 <etharp_tmr+0xc>
      }
    }
  }
}
 8014346:	bf00      	nop
 8014348:	3708      	adds	r7, #8
 801434a:	46bd      	mov	sp, r7
 801434c:	bd80      	pop	{r7, pc}
 801434e:	bf00      	nop
 8014350:	2000423c 	.word	0x2000423c

08014354 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8014354:	b580      	push	{r7, lr}
 8014356:	b088      	sub	sp, #32
 8014358:	af00      	add	r7, sp, #0
 801435a:	60f8      	str	r0, [r7, #12]
 801435c:	460b      	mov	r3, r1
 801435e:	607a      	str	r2, [r7, #4]
 8014360:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8014362:	230a      	movs	r3, #10
 8014364:	77fb      	strb	r3, [r7, #31]
 8014366:	230a      	movs	r3, #10
 8014368:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 801436a:	230a      	movs	r3, #10
 801436c:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 801436e:	2300      	movs	r3, #0
 8014370:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8014372:	230a      	movs	r3, #10
 8014374:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8014376:	2300      	movs	r3, #0
 8014378:	833b      	strh	r3, [r7, #24]
 801437a:	2300      	movs	r3, #0
 801437c:	82fb      	strh	r3, [r7, #22]
 801437e:	2300      	movs	r3, #0
 8014380:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014382:	2300      	movs	r3, #0
 8014384:	773b      	strb	r3, [r7, #28]
 8014386:	e093      	b.n	80144b0 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8014388:	7f3a      	ldrb	r2, [r7, #28]
 801438a:	4990      	ldr	r1, [pc, #576]	; (80145cc <etharp_find_entry+0x278>)
 801438c:	4613      	mov	r3, r2
 801438e:	005b      	lsls	r3, r3, #1
 8014390:	4413      	add	r3, r2
 8014392:	00db      	lsls	r3, r3, #3
 8014394:	440b      	add	r3, r1
 8014396:	3314      	adds	r3, #20
 8014398:	781b      	ldrb	r3, [r3, #0]
 801439a:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801439c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80143a0:	2b0a      	cmp	r3, #10
 80143a2:	d105      	bne.n	80143b0 <etharp_find_entry+0x5c>
 80143a4:	7cfb      	ldrb	r3, [r7, #19]
 80143a6:	2b00      	cmp	r3, #0
 80143a8:	d102      	bne.n	80143b0 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 80143aa:	7f3b      	ldrb	r3, [r7, #28]
 80143ac:	777b      	strb	r3, [r7, #29]
 80143ae:	e07c      	b.n	80144aa <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 80143b0:	7cfb      	ldrb	r3, [r7, #19]
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d079      	beq.n	80144aa <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80143b6:	7cfb      	ldrb	r3, [r7, #19]
 80143b8:	2b01      	cmp	r3, #1
 80143ba:	d009      	beq.n	80143d0 <etharp_find_entry+0x7c>
 80143bc:	7cfb      	ldrb	r3, [r7, #19]
 80143be:	2b01      	cmp	r3, #1
 80143c0:	d806      	bhi.n	80143d0 <etharp_find_entry+0x7c>
 80143c2:	4b83      	ldr	r3, [pc, #524]	; (80145d0 <etharp_find_entry+0x27c>)
 80143c4:	f44f 7293 	mov.w	r2, #294	; 0x126
 80143c8:	4982      	ldr	r1, [pc, #520]	; (80145d4 <etharp_find_entry+0x280>)
 80143ca:	4883      	ldr	r0, [pc, #524]	; (80145d8 <etharp_find_entry+0x284>)
 80143cc:	f002 ffec 	bl	80173a8 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	2b00      	cmp	r3, #0
 80143d4:	d00f      	beq.n	80143f6 <etharp_find_entry+0xa2>
 80143d6:	68fb      	ldr	r3, [r7, #12]
 80143d8:	6819      	ldr	r1, [r3, #0]
 80143da:	7f3a      	ldrb	r2, [r7, #28]
 80143dc:	487b      	ldr	r0, [pc, #492]	; (80145cc <etharp_find_entry+0x278>)
 80143de:	4613      	mov	r3, r2
 80143e0:	005b      	lsls	r3, r3, #1
 80143e2:	4413      	add	r3, r2
 80143e4:	00db      	lsls	r3, r3, #3
 80143e6:	4403      	add	r3, r0
 80143e8:	3304      	adds	r3, #4
 80143ea:	681b      	ldr	r3, [r3, #0]
 80143ec:	4299      	cmp	r1, r3
 80143ee:	d102      	bne.n	80143f6 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 80143f0:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80143f4:	e0e5      	b.n	80145c2 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80143f6:	7cfb      	ldrb	r3, [r7, #19]
 80143f8:	2b01      	cmp	r3, #1
 80143fa:	d13b      	bne.n	8014474 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80143fc:	7f3a      	ldrb	r2, [r7, #28]
 80143fe:	4973      	ldr	r1, [pc, #460]	; (80145cc <etharp_find_entry+0x278>)
 8014400:	4613      	mov	r3, r2
 8014402:	005b      	lsls	r3, r3, #1
 8014404:	4413      	add	r3, r2
 8014406:	00db      	lsls	r3, r3, #3
 8014408:	440b      	add	r3, r1
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	2b00      	cmp	r3, #0
 801440e:	d018      	beq.n	8014442 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8014410:	7f3a      	ldrb	r2, [r7, #28]
 8014412:	496e      	ldr	r1, [pc, #440]	; (80145cc <etharp_find_entry+0x278>)
 8014414:	4613      	mov	r3, r2
 8014416:	005b      	lsls	r3, r3, #1
 8014418:	4413      	add	r3, r2
 801441a:	00db      	lsls	r3, r3, #3
 801441c:	440b      	add	r3, r1
 801441e:	3312      	adds	r3, #18
 8014420:	881b      	ldrh	r3, [r3, #0]
 8014422:	8b3a      	ldrh	r2, [r7, #24]
 8014424:	429a      	cmp	r2, r3
 8014426:	d840      	bhi.n	80144aa <etharp_find_entry+0x156>
            old_queue = i;
 8014428:	7f3b      	ldrb	r3, [r7, #28]
 801442a:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 801442c:	7f3a      	ldrb	r2, [r7, #28]
 801442e:	4967      	ldr	r1, [pc, #412]	; (80145cc <etharp_find_entry+0x278>)
 8014430:	4613      	mov	r3, r2
 8014432:	005b      	lsls	r3, r3, #1
 8014434:	4413      	add	r3, r2
 8014436:	00db      	lsls	r3, r3, #3
 8014438:	440b      	add	r3, r1
 801443a:	3312      	adds	r3, #18
 801443c:	881b      	ldrh	r3, [r3, #0]
 801443e:	833b      	strh	r3, [r7, #24]
 8014440:	e033      	b.n	80144aa <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8014442:	7f3a      	ldrb	r2, [r7, #28]
 8014444:	4961      	ldr	r1, [pc, #388]	; (80145cc <etharp_find_entry+0x278>)
 8014446:	4613      	mov	r3, r2
 8014448:	005b      	lsls	r3, r3, #1
 801444a:	4413      	add	r3, r2
 801444c:	00db      	lsls	r3, r3, #3
 801444e:	440b      	add	r3, r1
 8014450:	3312      	adds	r3, #18
 8014452:	881b      	ldrh	r3, [r3, #0]
 8014454:	8afa      	ldrh	r2, [r7, #22]
 8014456:	429a      	cmp	r2, r3
 8014458:	d827      	bhi.n	80144aa <etharp_find_entry+0x156>
            old_pending = i;
 801445a:	7f3b      	ldrb	r3, [r7, #28]
 801445c:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 801445e:	7f3a      	ldrb	r2, [r7, #28]
 8014460:	495a      	ldr	r1, [pc, #360]	; (80145cc <etharp_find_entry+0x278>)
 8014462:	4613      	mov	r3, r2
 8014464:	005b      	lsls	r3, r3, #1
 8014466:	4413      	add	r3, r2
 8014468:	00db      	lsls	r3, r3, #3
 801446a:	440b      	add	r3, r1
 801446c:	3312      	adds	r3, #18
 801446e:	881b      	ldrh	r3, [r3, #0]
 8014470:	82fb      	strh	r3, [r7, #22]
 8014472:	e01a      	b.n	80144aa <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8014474:	7cfb      	ldrb	r3, [r7, #19]
 8014476:	2b01      	cmp	r3, #1
 8014478:	d917      	bls.n	80144aa <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801447a:	7f3a      	ldrb	r2, [r7, #28]
 801447c:	4953      	ldr	r1, [pc, #332]	; (80145cc <etharp_find_entry+0x278>)
 801447e:	4613      	mov	r3, r2
 8014480:	005b      	lsls	r3, r3, #1
 8014482:	4413      	add	r3, r2
 8014484:	00db      	lsls	r3, r3, #3
 8014486:	440b      	add	r3, r1
 8014488:	3312      	adds	r3, #18
 801448a:	881b      	ldrh	r3, [r3, #0]
 801448c:	8aba      	ldrh	r2, [r7, #20]
 801448e:	429a      	cmp	r2, r3
 8014490:	d80b      	bhi.n	80144aa <etharp_find_entry+0x156>
            old_stable = i;
 8014492:	7f3b      	ldrb	r3, [r7, #28]
 8014494:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8014496:	7f3a      	ldrb	r2, [r7, #28]
 8014498:	494c      	ldr	r1, [pc, #304]	; (80145cc <etharp_find_entry+0x278>)
 801449a:	4613      	mov	r3, r2
 801449c:	005b      	lsls	r3, r3, #1
 801449e:	4413      	add	r3, r2
 80144a0:	00db      	lsls	r3, r3, #3
 80144a2:	440b      	add	r3, r1
 80144a4:	3312      	adds	r3, #18
 80144a6:	881b      	ldrh	r3, [r3, #0]
 80144a8:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80144aa:	7f3b      	ldrb	r3, [r7, #28]
 80144ac:	3301      	adds	r3, #1
 80144ae:	773b      	strb	r3, [r7, #28]
 80144b0:	7f3b      	ldrb	r3, [r7, #28]
 80144b2:	2b09      	cmp	r3, #9
 80144b4:	f67f af68 	bls.w	8014388 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80144b8:	7afb      	ldrb	r3, [r7, #11]
 80144ba:	f003 0302 	and.w	r3, r3, #2
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d108      	bne.n	80144d4 <etharp_find_entry+0x180>
 80144c2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80144c6:	2b0a      	cmp	r3, #10
 80144c8:	d107      	bne.n	80144da <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80144ca:	7afb      	ldrb	r3, [r7, #11]
 80144cc:	f003 0301 	and.w	r3, r3, #1
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d102      	bne.n	80144da <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 80144d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80144d8:	e073      	b.n	80145c2 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80144da:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80144de:	2b09      	cmp	r3, #9
 80144e0:	dc02      	bgt.n	80144e8 <etharp_find_entry+0x194>
    i = empty;
 80144e2:	7f7b      	ldrb	r3, [r7, #29]
 80144e4:	773b      	strb	r3, [r7, #28]
 80144e6:	e036      	b.n	8014556 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80144e8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80144ec:	2b09      	cmp	r3, #9
 80144ee:	dc13      	bgt.n	8014518 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 80144f0:	7fbb      	ldrb	r3, [r7, #30]
 80144f2:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80144f4:	7f3a      	ldrb	r2, [r7, #28]
 80144f6:	4935      	ldr	r1, [pc, #212]	; (80145cc <etharp_find_entry+0x278>)
 80144f8:	4613      	mov	r3, r2
 80144fa:	005b      	lsls	r3, r3, #1
 80144fc:	4413      	add	r3, r2
 80144fe:	00db      	lsls	r3, r3, #3
 8014500:	440b      	add	r3, r1
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	2b00      	cmp	r3, #0
 8014506:	d018      	beq.n	801453a <etharp_find_entry+0x1e6>
 8014508:	4b31      	ldr	r3, [pc, #196]	; (80145d0 <etharp_find_entry+0x27c>)
 801450a:	f240 126f 	movw	r2, #367	; 0x16f
 801450e:	4933      	ldr	r1, [pc, #204]	; (80145dc <etharp_find_entry+0x288>)
 8014510:	4831      	ldr	r0, [pc, #196]	; (80145d8 <etharp_find_entry+0x284>)
 8014512:	f002 ff49 	bl	80173a8 <iprintf>
 8014516:	e010      	b.n	801453a <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8014518:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801451c:	2b09      	cmp	r3, #9
 801451e:	dc02      	bgt.n	8014526 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8014520:	7ffb      	ldrb	r3, [r7, #31]
 8014522:	773b      	strb	r3, [r7, #28]
 8014524:	e009      	b.n	801453a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8014526:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801452a:	2b09      	cmp	r3, #9
 801452c:	dc02      	bgt.n	8014534 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801452e:	7efb      	ldrb	r3, [r7, #27]
 8014530:	773b      	strb	r3, [r7, #28]
 8014532:	e002      	b.n	801453a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8014534:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014538:	e043      	b.n	80145c2 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801453a:	7f3b      	ldrb	r3, [r7, #28]
 801453c:	2b09      	cmp	r3, #9
 801453e:	d906      	bls.n	801454e <etharp_find_entry+0x1fa>
 8014540:	4b23      	ldr	r3, [pc, #140]	; (80145d0 <etharp_find_entry+0x27c>)
 8014542:	f240 1281 	movw	r2, #385	; 0x181
 8014546:	4926      	ldr	r1, [pc, #152]	; (80145e0 <etharp_find_entry+0x28c>)
 8014548:	4823      	ldr	r0, [pc, #140]	; (80145d8 <etharp_find_entry+0x284>)
 801454a:	f002 ff2d 	bl	80173a8 <iprintf>
    etharp_free_entry(i);
 801454e:	7f3b      	ldrb	r3, [r7, #28]
 8014550:	4618      	mov	r0, r3
 8014552:	f7ff fe25 	bl	80141a0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8014556:	7f3b      	ldrb	r3, [r7, #28]
 8014558:	2b09      	cmp	r3, #9
 801455a:	d906      	bls.n	801456a <etharp_find_entry+0x216>
 801455c:	4b1c      	ldr	r3, [pc, #112]	; (80145d0 <etharp_find_entry+0x27c>)
 801455e:	f240 1285 	movw	r2, #389	; 0x185
 8014562:	491f      	ldr	r1, [pc, #124]	; (80145e0 <etharp_find_entry+0x28c>)
 8014564:	481c      	ldr	r0, [pc, #112]	; (80145d8 <etharp_find_entry+0x284>)
 8014566:	f002 ff1f 	bl	80173a8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801456a:	7f3a      	ldrb	r2, [r7, #28]
 801456c:	4917      	ldr	r1, [pc, #92]	; (80145cc <etharp_find_entry+0x278>)
 801456e:	4613      	mov	r3, r2
 8014570:	005b      	lsls	r3, r3, #1
 8014572:	4413      	add	r3, r2
 8014574:	00db      	lsls	r3, r3, #3
 8014576:	440b      	add	r3, r1
 8014578:	3314      	adds	r3, #20
 801457a:	781b      	ldrb	r3, [r3, #0]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d006      	beq.n	801458e <etharp_find_entry+0x23a>
 8014580:	4b13      	ldr	r3, [pc, #76]	; (80145d0 <etharp_find_entry+0x27c>)
 8014582:	f240 1287 	movw	r2, #391	; 0x187
 8014586:	4917      	ldr	r1, [pc, #92]	; (80145e4 <etharp_find_entry+0x290>)
 8014588:	4813      	ldr	r0, [pc, #76]	; (80145d8 <etharp_find_entry+0x284>)
 801458a:	f002 ff0d 	bl	80173a8 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801458e:	68fb      	ldr	r3, [r7, #12]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d00a      	beq.n	80145aa <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8014594:	7f3a      	ldrb	r2, [r7, #28]
 8014596:	68fb      	ldr	r3, [r7, #12]
 8014598:	6819      	ldr	r1, [r3, #0]
 801459a:	480c      	ldr	r0, [pc, #48]	; (80145cc <etharp_find_entry+0x278>)
 801459c:	4613      	mov	r3, r2
 801459e:	005b      	lsls	r3, r3, #1
 80145a0:	4413      	add	r3, r2
 80145a2:	00db      	lsls	r3, r3, #3
 80145a4:	4403      	add	r3, r0
 80145a6:	3304      	adds	r3, #4
 80145a8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80145aa:	7f3a      	ldrb	r2, [r7, #28]
 80145ac:	4907      	ldr	r1, [pc, #28]	; (80145cc <etharp_find_entry+0x278>)
 80145ae:	4613      	mov	r3, r2
 80145b0:	005b      	lsls	r3, r3, #1
 80145b2:	4413      	add	r3, r2
 80145b4:	00db      	lsls	r3, r3, #3
 80145b6:	440b      	add	r3, r1
 80145b8:	3312      	adds	r3, #18
 80145ba:	2200      	movs	r2, #0
 80145bc:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 80145be:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 80145c2:	4618      	mov	r0, r3
 80145c4:	3720      	adds	r7, #32
 80145c6:	46bd      	mov	sp, r7
 80145c8:	bd80      	pop	{r7, pc}
 80145ca:	bf00      	nop
 80145cc:	2000423c 	.word	0x2000423c
 80145d0:	08019bac 	.word	0x08019bac
 80145d4:	08019be4 	.word	0x08019be4
 80145d8:	08019c24 	.word	0x08019c24
 80145dc:	08019c4c 	.word	0x08019c4c
 80145e0:	08019c64 	.word	0x08019c64
 80145e4:	08019c78 	.word	0x08019c78

080145e8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80145e8:	b580      	push	{r7, lr}
 80145ea:	b088      	sub	sp, #32
 80145ec:	af02      	add	r7, sp, #8
 80145ee:	60f8      	str	r0, [r7, #12]
 80145f0:	60b9      	str	r1, [r7, #8]
 80145f2:	607a      	str	r2, [r7, #4]
 80145f4:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80145fc:	2b06      	cmp	r3, #6
 80145fe:	d006      	beq.n	801460e <etharp_update_arp_entry+0x26>
 8014600:	4b48      	ldr	r3, [pc, #288]	; (8014724 <etharp_update_arp_entry+0x13c>)
 8014602:	f240 12ab 	movw	r2, #427	; 0x1ab
 8014606:	4948      	ldr	r1, [pc, #288]	; (8014728 <etharp_update_arp_entry+0x140>)
 8014608:	4848      	ldr	r0, [pc, #288]	; (801472c <etharp_update_arp_entry+0x144>)
 801460a:	f002 fecd 	bl	80173a8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801460e:	68bb      	ldr	r3, [r7, #8]
 8014610:	2b00      	cmp	r3, #0
 8014612:	d012      	beq.n	801463a <etharp_update_arp_entry+0x52>
 8014614:	68bb      	ldr	r3, [r7, #8]
 8014616:	681b      	ldr	r3, [r3, #0]
 8014618:	2b00      	cmp	r3, #0
 801461a:	d00e      	beq.n	801463a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801461c:	68bb      	ldr	r3, [r7, #8]
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	68f9      	ldr	r1, [r7, #12]
 8014622:	4618      	mov	r0, r3
 8014624:	f001 f8d2 	bl	80157cc <ip4_addr_isbroadcast_u32>
 8014628:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801462a:	2b00      	cmp	r3, #0
 801462c:	d105      	bne.n	801463a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801462e:	68bb      	ldr	r3, [r7, #8]
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8014636:	2be0      	cmp	r3, #224	; 0xe0
 8014638:	d102      	bne.n	8014640 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801463a:	f06f 030f 	mvn.w	r3, #15
 801463e:	e06c      	b.n	801471a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8014640:	78fb      	ldrb	r3, [r7, #3]
 8014642:	68fa      	ldr	r2, [r7, #12]
 8014644:	4619      	mov	r1, r3
 8014646:	68b8      	ldr	r0, [r7, #8]
 8014648:	f7ff fe84 	bl	8014354 <etharp_find_entry>
 801464c:	4603      	mov	r3, r0
 801464e:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8014650:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014654:	2b00      	cmp	r3, #0
 8014656:	da02      	bge.n	801465e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8014658:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801465c:	e05d      	b.n	801471a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801465e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8014662:	4933      	ldr	r1, [pc, #204]	; (8014730 <etharp_update_arp_entry+0x148>)
 8014664:	4613      	mov	r3, r2
 8014666:	005b      	lsls	r3, r3, #1
 8014668:	4413      	add	r3, r2
 801466a:	00db      	lsls	r3, r3, #3
 801466c:	440b      	add	r3, r1
 801466e:	3314      	adds	r3, #20
 8014670:	2202      	movs	r2, #2
 8014672:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8014674:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8014678:	492d      	ldr	r1, [pc, #180]	; (8014730 <etharp_update_arp_entry+0x148>)
 801467a:	4613      	mov	r3, r2
 801467c:	005b      	lsls	r3, r3, #1
 801467e:	4413      	add	r3, r2
 8014680:	00db      	lsls	r3, r3, #3
 8014682:	440b      	add	r3, r1
 8014684:	3308      	adds	r3, #8
 8014686:	68fa      	ldr	r2, [r7, #12]
 8014688:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 801468a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801468e:	4613      	mov	r3, r2
 8014690:	005b      	lsls	r3, r3, #1
 8014692:	4413      	add	r3, r2
 8014694:	00db      	lsls	r3, r3, #3
 8014696:	3308      	adds	r3, #8
 8014698:	4a25      	ldr	r2, [pc, #148]	; (8014730 <etharp_update_arp_entry+0x148>)
 801469a:	4413      	add	r3, r2
 801469c:	3304      	adds	r3, #4
 801469e:	2206      	movs	r2, #6
 80146a0:	6879      	ldr	r1, [r7, #4]
 80146a2:	4618      	mov	r0, r3
 80146a4:	f002 fdc5 	bl	8017232 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80146a8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80146ac:	4920      	ldr	r1, [pc, #128]	; (8014730 <etharp_update_arp_entry+0x148>)
 80146ae:	4613      	mov	r3, r2
 80146b0:	005b      	lsls	r3, r3, #1
 80146b2:	4413      	add	r3, r2
 80146b4:	00db      	lsls	r3, r3, #3
 80146b6:	440b      	add	r3, r1
 80146b8:	3312      	adds	r3, #18
 80146ba:	2200      	movs	r2, #0
 80146bc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80146be:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80146c2:	491b      	ldr	r1, [pc, #108]	; (8014730 <etharp_update_arp_entry+0x148>)
 80146c4:	4613      	mov	r3, r2
 80146c6:	005b      	lsls	r3, r3, #1
 80146c8:	4413      	add	r3, r2
 80146ca:	00db      	lsls	r3, r3, #3
 80146cc:	440b      	add	r3, r1
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d021      	beq.n	8014718 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80146d4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80146d8:	4915      	ldr	r1, [pc, #84]	; (8014730 <etharp_update_arp_entry+0x148>)
 80146da:	4613      	mov	r3, r2
 80146dc:	005b      	lsls	r3, r3, #1
 80146de:	4413      	add	r3, r2
 80146e0:	00db      	lsls	r3, r3, #3
 80146e2:	440b      	add	r3, r1
 80146e4:	681b      	ldr	r3, [r3, #0]
 80146e6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80146e8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80146ec:	4910      	ldr	r1, [pc, #64]	; (8014730 <etharp_update_arp_entry+0x148>)
 80146ee:	4613      	mov	r3, r2
 80146f0:	005b      	lsls	r3, r3, #1
 80146f2:	4413      	add	r3, r2
 80146f4:	00db      	lsls	r3, r3, #3
 80146f6:	440b      	add	r3, r1
 80146f8:	2200      	movs	r2, #0
 80146fa:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80146fc:	68fb      	ldr	r3, [r7, #12]
 80146fe:	f103 0225 	add.w	r2, r3, #37	; 0x25
 8014702:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014706:	9300      	str	r3, [sp, #0]
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	6939      	ldr	r1, [r7, #16]
 801470c:	68f8      	ldr	r0, [r7, #12]
 801470e:	f001 feff 	bl	8016510 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8014712:	6938      	ldr	r0, [r7, #16]
 8014714:	f7fa fdd2 	bl	800f2bc <pbuf_free>
  }
  return ERR_OK;
 8014718:	2300      	movs	r3, #0
}
 801471a:	4618      	mov	r0, r3
 801471c:	3718      	adds	r7, #24
 801471e:	46bd      	mov	sp, r7
 8014720:	bd80      	pop	{r7, pc}
 8014722:	bf00      	nop
 8014724:	08019bac 	.word	0x08019bac
 8014728:	08019ca4 	.word	0x08019ca4
 801472c:	08019c24 	.word	0x08019c24
 8014730:	2000423c 	.word	0x2000423c

08014734 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8014734:	b580      	push	{r7, lr}
 8014736:	b084      	sub	sp, #16
 8014738:	af00      	add	r7, sp, #0
 801473a:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801473c:	2300      	movs	r3, #0
 801473e:	73fb      	strb	r3, [r7, #15]
 8014740:	e01f      	b.n	8014782 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8014742:	7bfa      	ldrb	r2, [r7, #15]
 8014744:	4912      	ldr	r1, [pc, #72]	; (8014790 <etharp_cleanup_netif+0x5c>)
 8014746:	4613      	mov	r3, r2
 8014748:	005b      	lsls	r3, r3, #1
 801474a:	4413      	add	r3, r2
 801474c:	00db      	lsls	r3, r3, #3
 801474e:	440b      	add	r3, r1
 8014750:	3314      	adds	r3, #20
 8014752:	781b      	ldrb	r3, [r3, #0]
 8014754:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8014756:	7bbb      	ldrb	r3, [r7, #14]
 8014758:	2b00      	cmp	r3, #0
 801475a:	d00f      	beq.n	801477c <etharp_cleanup_netif+0x48>
 801475c:	7bfa      	ldrb	r2, [r7, #15]
 801475e:	490c      	ldr	r1, [pc, #48]	; (8014790 <etharp_cleanup_netif+0x5c>)
 8014760:	4613      	mov	r3, r2
 8014762:	005b      	lsls	r3, r3, #1
 8014764:	4413      	add	r3, r2
 8014766:	00db      	lsls	r3, r3, #3
 8014768:	440b      	add	r3, r1
 801476a:	3308      	adds	r3, #8
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	687a      	ldr	r2, [r7, #4]
 8014770:	429a      	cmp	r2, r3
 8014772:	d103      	bne.n	801477c <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8014774:	7bfb      	ldrb	r3, [r7, #15]
 8014776:	4618      	mov	r0, r3
 8014778:	f7ff fd12 	bl	80141a0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801477c:	7bfb      	ldrb	r3, [r7, #15]
 801477e:	3301      	adds	r3, #1
 8014780:	73fb      	strb	r3, [r7, #15]
 8014782:	7bfb      	ldrb	r3, [r7, #15]
 8014784:	2b09      	cmp	r3, #9
 8014786:	d9dc      	bls.n	8014742 <etharp_cleanup_netif+0xe>
    }
  }
}
 8014788:	bf00      	nop
 801478a:	3710      	adds	r7, #16
 801478c:	46bd      	mov	sp, r7
 801478e:	bd80      	pop	{r7, pc}
 8014790:	2000423c 	.word	0x2000423c

08014794 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8014794:	b5b0      	push	{r4, r5, r7, lr}
 8014796:	b08a      	sub	sp, #40	; 0x28
 8014798:	af04      	add	r7, sp, #16
 801479a:	6078      	str	r0, [r7, #4]
 801479c:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801479e:	683b      	ldr	r3, [r7, #0]
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	d107      	bne.n	80147b4 <etharp_input+0x20>
 80147a4:	4b3d      	ldr	r3, [pc, #244]	; (801489c <etharp_input+0x108>)
 80147a6:	f44f 7222 	mov.w	r2, #648	; 0x288
 80147aa:	493d      	ldr	r1, [pc, #244]	; (80148a0 <etharp_input+0x10c>)
 80147ac:	483d      	ldr	r0, [pc, #244]	; (80148a4 <etharp_input+0x110>)
 80147ae:	f002 fdfb 	bl	80173a8 <iprintf>
 80147b2:	e06f      	b.n	8014894 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	685b      	ldr	r3, [r3, #4]
 80147b8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 80147ba:	693b      	ldr	r3, [r7, #16]
 80147bc:	881b      	ldrh	r3, [r3, #0]
 80147be:	b29b      	uxth	r3, r3
 80147c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80147c4:	d10c      	bne.n	80147e0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80147c6:	693b      	ldr	r3, [r7, #16]
 80147c8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 80147ca:	2b06      	cmp	r3, #6
 80147cc:	d108      	bne.n	80147e0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80147ce:	693b      	ldr	r3, [r7, #16]
 80147d0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80147d2:	2b04      	cmp	r3, #4
 80147d4:	d104      	bne.n	80147e0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80147d6:	693b      	ldr	r3, [r7, #16]
 80147d8:	885b      	ldrh	r3, [r3, #2]
 80147da:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80147dc:	2b08      	cmp	r3, #8
 80147de:	d003      	beq.n	80147e8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80147e0:	6878      	ldr	r0, [r7, #4]
 80147e2:	f7fa fd6b 	bl	800f2bc <pbuf_free>
    return;
 80147e6:	e055      	b.n	8014894 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 80147e8:	693b      	ldr	r3, [r7, #16]
 80147ea:	330e      	adds	r3, #14
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 80147f0:	693b      	ldr	r3, [r7, #16]
 80147f2:	3318      	adds	r3, #24
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80147f8:	683b      	ldr	r3, [r7, #0]
 80147fa:	3304      	adds	r3, #4
 80147fc:	681b      	ldr	r3, [r3, #0]
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d102      	bne.n	8014808 <etharp_input+0x74>
    for_us = 0;
 8014802:	2300      	movs	r3, #0
 8014804:	75fb      	strb	r3, [r7, #23]
 8014806:	e009      	b.n	801481c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8014808:	68ba      	ldr	r2, [r7, #8]
 801480a:	683b      	ldr	r3, [r7, #0]
 801480c:	3304      	adds	r3, #4
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	429a      	cmp	r2, r3
 8014812:	bf0c      	ite	eq
 8014814:	2301      	moveq	r3, #1
 8014816:	2300      	movne	r3, #0
 8014818:	b2db      	uxtb	r3, r3
 801481a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801481c:	693b      	ldr	r3, [r7, #16]
 801481e:	f103 0208 	add.w	r2, r3, #8
 8014822:	7dfb      	ldrb	r3, [r7, #23]
 8014824:	2b00      	cmp	r3, #0
 8014826:	d001      	beq.n	801482c <etharp_input+0x98>
 8014828:	2301      	movs	r3, #1
 801482a:	e000      	b.n	801482e <etharp_input+0x9a>
 801482c:	2302      	movs	r3, #2
 801482e:	f107 010c 	add.w	r1, r7, #12
 8014832:	6838      	ldr	r0, [r7, #0]
 8014834:	f7ff fed8 	bl	80145e8 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8014838:	693b      	ldr	r3, [r7, #16]
 801483a:	88db      	ldrh	r3, [r3, #6]
 801483c:	b29b      	uxth	r3, r3
 801483e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014842:	d003      	beq.n	801484c <etharp_input+0xb8>
 8014844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014848:	d01e      	beq.n	8014888 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 801484a:	e020      	b.n	801488e <etharp_input+0xfa>
    if (for_us) {
 801484c:	7dfb      	ldrb	r3, [r7, #23]
 801484e:	2b00      	cmp	r3, #0
 8014850:	d01c      	beq.n	801488c <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8014852:	683b      	ldr	r3, [r7, #0]
 8014854:	f103 0025 	add.w	r0, r3, #37	; 0x25
 8014858:	693b      	ldr	r3, [r7, #16]
 801485a:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801485e:	683b      	ldr	r3, [r7, #0]
 8014860:	f103 0525 	add.w	r5, r3, #37	; 0x25
 8014864:	683b      	ldr	r3, [r7, #0]
 8014866:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8014868:	693a      	ldr	r2, [r7, #16]
 801486a:	3208      	adds	r2, #8
      etharp_raw(netif,
 801486c:	2102      	movs	r1, #2
 801486e:	9103      	str	r1, [sp, #12]
 8014870:	f107 010c 	add.w	r1, r7, #12
 8014874:	9102      	str	r1, [sp, #8]
 8014876:	9201      	str	r2, [sp, #4]
 8014878:	9300      	str	r3, [sp, #0]
 801487a:	462b      	mov	r3, r5
 801487c:	4622      	mov	r2, r4
 801487e:	4601      	mov	r1, r0
 8014880:	6838      	ldr	r0, [r7, #0]
 8014882:	f000 fae3 	bl	8014e4c <etharp_raw>
    break;
 8014886:	e001      	b.n	801488c <etharp_input+0xf8>
    break;
 8014888:	bf00      	nop
 801488a:	e000      	b.n	801488e <etharp_input+0xfa>
    break;
 801488c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801488e:	6878      	ldr	r0, [r7, #4]
 8014890:	f7fa fd14 	bl	800f2bc <pbuf_free>
}
 8014894:	3718      	adds	r7, #24
 8014896:	46bd      	mov	sp, r7
 8014898:	bdb0      	pop	{r4, r5, r7, pc}
 801489a:	bf00      	nop
 801489c:	08019bac 	.word	0x08019bac
 80148a0:	08019cfc 	.word	0x08019cfc
 80148a4:	08019c24 	.word	0x08019c24

080148a8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 80148a8:	b580      	push	{r7, lr}
 80148aa:	b086      	sub	sp, #24
 80148ac:	af02      	add	r7, sp, #8
 80148ae:	60f8      	str	r0, [r7, #12]
 80148b0:	60b9      	str	r1, [r7, #8]
 80148b2:	4613      	mov	r3, r2
 80148b4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80148b6:	79fa      	ldrb	r2, [r7, #7]
 80148b8:	4944      	ldr	r1, [pc, #272]	; (80149cc <etharp_output_to_arp_index+0x124>)
 80148ba:	4613      	mov	r3, r2
 80148bc:	005b      	lsls	r3, r3, #1
 80148be:	4413      	add	r3, r2
 80148c0:	00db      	lsls	r3, r3, #3
 80148c2:	440b      	add	r3, r1
 80148c4:	3314      	adds	r3, #20
 80148c6:	781b      	ldrb	r3, [r3, #0]
 80148c8:	2b01      	cmp	r3, #1
 80148ca:	d806      	bhi.n	80148da <etharp_output_to_arp_index+0x32>
 80148cc:	4b40      	ldr	r3, [pc, #256]	; (80149d0 <etharp_output_to_arp_index+0x128>)
 80148ce:	f240 22ed 	movw	r2, #749	; 0x2ed
 80148d2:	4940      	ldr	r1, [pc, #256]	; (80149d4 <etharp_output_to_arp_index+0x12c>)
 80148d4:	4840      	ldr	r0, [pc, #256]	; (80149d8 <etharp_output_to_arp_index+0x130>)
 80148d6:	f002 fd67 	bl	80173a8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80148da:	79fa      	ldrb	r2, [r7, #7]
 80148dc:	493b      	ldr	r1, [pc, #236]	; (80149cc <etharp_output_to_arp_index+0x124>)
 80148de:	4613      	mov	r3, r2
 80148e0:	005b      	lsls	r3, r3, #1
 80148e2:	4413      	add	r3, r2
 80148e4:	00db      	lsls	r3, r3, #3
 80148e6:	440b      	add	r3, r1
 80148e8:	3314      	adds	r3, #20
 80148ea:	781b      	ldrb	r3, [r3, #0]
 80148ec:	2b02      	cmp	r3, #2
 80148ee:	d153      	bne.n	8014998 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80148f0:	79fa      	ldrb	r2, [r7, #7]
 80148f2:	4936      	ldr	r1, [pc, #216]	; (80149cc <etharp_output_to_arp_index+0x124>)
 80148f4:	4613      	mov	r3, r2
 80148f6:	005b      	lsls	r3, r3, #1
 80148f8:	4413      	add	r3, r2
 80148fa:	00db      	lsls	r3, r3, #3
 80148fc:	440b      	add	r3, r1
 80148fe:	3312      	adds	r3, #18
 8014900:	881b      	ldrh	r3, [r3, #0]
 8014902:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8014906:	d919      	bls.n	801493c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8014908:	79fa      	ldrb	r2, [r7, #7]
 801490a:	4613      	mov	r3, r2
 801490c:	005b      	lsls	r3, r3, #1
 801490e:	4413      	add	r3, r2
 8014910:	00db      	lsls	r3, r3, #3
 8014912:	4a2e      	ldr	r2, [pc, #184]	; (80149cc <etharp_output_to_arp_index+0x124>)
 8014914:	4413      	add	r3, r2
 8014916:	3304      	adds	r3, #4
 8014918:	4619      	mov	r1, r3
 801491a:	68f8      	ldr	r0, [r7, #12]
 801491c:	f000 fb44 	bl	8014fa8 <etharp_request>
 8014920:	4603      	mov	r3, r0
 8014922:	2b00      	cmp	r3, #0
 8014924:	d138      	bne.n	8014998 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014926:	79fa      	ldrb	r2, [r7, #7]
 8014928:	4928      	ldr	r1, [pc, #160]	; (80149cc <etharp_output_to_arp_index+0x124>)
 801492a:	4613      	mov	r3, r2
 801492c:	005b      	lsls	r3, r3, #1
 801492e:	4413      	add	r3, r2
 8014930:	00db      	lsls	r3, r3, #3
 8014932:	440b      	add	r3, r1
 8014934:	3314      	adds	r3, #20
 8014936:	2203      	movs	r2, #3
 8014938:	701a      	strb	r2, [r3, #0]
 801493a:	e02d      	b.n	8014998 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801493c:	79fa      	ldrb	r2, [r7, #7]
 801493e:	4923      	ldr	r1, [pc, #140]	; (80149cc <etharp_output_to_arp_index+0x124>)
 8014940:	4613      	mov	r3, r2
 8014942:	005b      	lsls	r3, r3, #1
 8014944:	4413      	add	r3, r2
 8014946:	00db      	lsls	r3, r3, #3
 8014948:	440b      	add	r3, r1
 801494a:	3312      	adds	r3, #18
 801494c:	881b      	ldrh	r3, [r3, #0]
 801494e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8014952:	d321      	bcc.n	8014998 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8014954:	79fa      	ldrb	r2, [r7, #7]
 8014956:	4613      	mov	r3, r2
 8014958:	005b      	lsls	r3, r3, #1
 801495a:	4413      	add	r3, r2
 801495c:	00db      	lsls	r3, r3, #3
 801495e:	4a1b      	ldr	r2, [pc, #108]	; (80149cc <etharp_output_to_arp_index+0x124>)
 8014960:	4413      	add	r3, r2
 8014962:	1d19      	adds	r1, r3, #4
 8014964:	79fa      	ldrb	r2, [r7, #7]
 8014966:	4613      	mov	r3, r2
 8014968:	005b      	lsls	r3, r3, #1
 801496a:	4413      	add	r3, r2
 801496c:	00db      	lsls	r3, r3, #3
 801496e:	3308      	adds	r3, #8
 8014970:	4a16      	ldr	r2, [pc, #88]	; (80149cc <etharp_output_to_arp_index+0x124>)
 8014972:	4413      	add	r3, r2
 8014974:	3304      	adds	r3, #4
 8014976:	461a      	mov	r2, r3
 8014978:	68f8      	ldr	r0, [r7, #12]
 801497a:	f000 faf3 	bl	8014f64 <etharp_request_dst>
 801497e:	4603      	mov	r3, r0
 8014980:	2b00      	cmp	r3, #0
 8014982:	d109      	bne.n	8014998 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014984:	79fa      	ldrb	r2, [r7, #7]
 8014986:	4911      	ldr	r1, [pc, #68]	; (80149cc <etharp_output_to_arp_index+0x124>)
 8014988:	4613      	mov	r3, r2
 801498a:	005b      	lsls	r3, r3, #1
 801498c:	4413      	add	r3, r2
 801498e:	00db      	lsls	r3, r3, #3
 8014990:	440b      	add	r3, r1
 8014992:	3314      	adds	r3, #20
 8014994:	2203      	movs	r2, #3
 8014996:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	f103 0125 	add.w	r1, r3, #37	; 0x25
 801499e:	79fa      	ldrb	r2, [r7, #7]
 80149a0:	4613      	mov	r3, r2
 80149a2:	005b      	lsls	r3, r3, #1
 80149a4:	4413      	add	r3, r2
 80149a6:	00db      	lsls	r3, r3, #3
 80149a8:	3308      	adds	r3, #8
 80149aa:	4a08      	ldr	r2, [pc, #32]	; (80149cc <etharp_output_to_arp_index+0x124>)
 80149ac:	4413      	add	r3, r2
 80149ae:	1d1a      	adds	r2, r3, #4
 80149b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80149b4:	9300      	str	r3, [sp, #0]
 80149b6:	4613      	mov	r3, r2
 80149b8:	460a      	mov	r2, r1
 80149ba:	68b9      	ldr	r1, [r7, #8]
 80149bc:	68f8      	ldr	r0, [r7, #12]
 80149be:	f001 fda7 	bl	8016510 <ethernet_output>
 80149c2:	4603      	mov	r3, r0
}
 80149c4:	4618      	mov	r0, r3
 80149c6:	3710      	adds	r7, #16
 80149c8:	46bd      	mov	sp, r7
 80149ca:	bd80      	pop	{r7, pc}
 80149cc:	2000423c 	.word	0x2000423c
 80149d0:	08019bac 	.word	0x08019bac
 80149d4:	08019d1c 	.word	0x08019d1c
 80149d8:	08019c24 	.word	0x08019c24

080149dc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	b08a      	sub	sp, #40	; 0x28
 80149e0:	af02      	add	r7, sp, #8
 80149e2:	60f8      	str	r0, [r7, #12]
 80149e4:	60b9      	str	r1, [r7, #8]
 80149e6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	d106      	bne.n	8014a00 <etharp_output+0x24>
 80149f2:	4b69      	ldr	r3, [pc, #420]	; (8014b98 <etharp_output+0x1bc>)
 80149f4:	f240 321b 	movw	r2, #795	; 0x31b
 80149f8:	4968      	ldr	r1, [pc, #416]	; (8014b9c <etharp_output+0x1c0>)
 80149fa:	4869      	ldr	r0, [pc, #420]	; (8014ba0 <etharp_output+0x1c4>)
 80149fc:	f002 fcd4 	bl	80173a8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8014a00:	68bb      	ldr	r3, [r7, #8]
 8014a02:	2b00      	cmp	r3, #0
 8014a04:	d106      	bne.n	8014a14 <etharp_output+0x38>
 8014a06:	4b64      	ldr	r3, [pc, #400]	; (8014b98 <etharp_output+0x1bc>)
 8014a08:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8014a0c:	4965      	ldr	r1, [pc, #404]	; (8014ba4 <etharp_output+0x1c8>)
 8014a0e:	4864      	ldr	r0, [pc, #400]	; (8014ba0 <etharp_output+0x1c4>)
 8014a10:	f002 fcca 	bl	80173a8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d106      	bne.n	8014a28 <etharp_output+0x4c>
 8014a1a:	4b5f      	ldr	r3, [pc, #380]	; (8014b98 <etharp_output+0x1bc>)
 8014a1c:	f240 321d 	movw	r2, #797	; 0x31d
 8014a20:	4961      	ldr	r1, [pc, #388]	; (8014ba8 <etharp_output+0x1cc>)
 8014a22:	485f      	ldr	r0, [pc, #380]	; (8014ba0 <etharp_output+0x1c4>)
 8014a24:	f002 fcc0 	bl	80173a8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	681b      	ldr	r3, [r3, #0]
 8014a2c:	68f9      	ldr	r1, [r7, #12]
 8014a2e:	4618      	mov	r0, r3
 8014a30:	f000 fecc 	bl	80157cc <ip4_addr_isbroadcast_u32>
 8014a34:	4603      	mov	r3, r0
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d002      	beq.n	8014a40 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8014a3a:	4b5c      	ldr	r3, [pc, #368]	; (8014bac <etharp_output+0x1d0>)
 8014a3c:	61fb      	str	r3, [r7, #28]
 8014a3e:	e09b      	b.n	8014b78 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014a48:	2be0      	cmp	r3, #224	; 0xe0
 8014a4a:	d118      	bne.n	8014a7e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8014a4c:	2301      	movs	r3, #1
 8014a4e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8014a50:	2300      	movs	r3, #0
 8014a52:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8014a54:	235e      	movs	r3, #94	; 0x5e
 8014a56:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	3301      	adds	r3, #1
 8014a5c:	781b      	ldrb	r3, [r3, #0]
 8014a5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014a62:	b2db      	uxtb	r3, r3
 8014a64:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	3302      	adds	r3, #2
 8014a6a:	781b      	ldrb	r3, [r3, #0]
 8014a6c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	3303      	adds	r3, #3
 8014a72:	781b      	ldrb	r3, [r3, #0]
 8014a74:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8014a76:	f107 0310 	add.w	r3, r7, #16
 8014a7a:	61fb      	str	r3, [r7, #28]
 8014a7c:	e07c      	b.n	8014b78 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	681a      	ldr	r2, [r3, #0]
 8014a82:	68fb      	ldr	r3, [r7, #12]
 8014a84:	3304      	adds	r3, #4
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	405a      	eors	r2, r3
 8014a8a:	68fb      	ldr	r3, [r7, #12]
 8014a8c:	3308      	adds	r3, #8
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	4013      	ands	r3, r2
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d012      	beq.n	8014abc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014a9c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8014aa0:	4293      	cmp	r3, r2
 8014aa2:	d00b      	beq.n	8014abc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	330c      	adds	r3, #12
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d003      	beq.n	8014ab6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8014aae:	68fb      	ldr	r3, [r7, #12]
 8014ab0:	330c      	adds	r3, #12
 8014ab2:	61bb      	str	r3, [r7, #24]
 8014ab4:	e002      	b.n	8014abc <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8014ab6:	f06f 0303 	mvn.w	r3, #3
 8014aba:	e069      	b.n	8014b90 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014abc:	4b3c      	ldr	r3, [pc, #240]	; (8014bb0 <etharp_output+0x1d4>)
 8014abe:	781b      	ldrb	r3, [r3, #0]
 8014ac0:	4619      	mov	r1, r3
 8014ac2:	4a3c      	ldr	r2, [pc, #240]	; (8014bb4 <etharp_output+0x1d8>)
 8014ac4:	460b      	mov	r3, r1
 8014ac6:	005b      	lsls	r3, r3, #1
 8014ac8:	440b      	add	r3, r1
 8014aca:	00db      	lsls	r3, r3, #3
 8014acc:	4413      	add	r3, r2
 8014ace:	3314      	adds	r3, #20
 8014ad0:	781b      	ldrb	r3, [r3, #0]
 8014ad2:	2b01      	cmp	r3, #1
 8014ad4:	d917      	bls.n	8014b06 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8014ad6:	69bb      	ldr	r3, [r7, #24]
 8014ad8:	681a      	ldr	r2, [r3, #0]
 8014ada:	4b35      	ldr	r3, [pc, #212]	; (8014bb0 <etharp_output+0x1d4>)
 8014adc:	781b      	ldrb	r3, [r3, #0]
 8014ade:	4618      	mov	r0, r3
 8014ae0:	4934      	ldr	r1, [pc, #208]	; (8014bb4 <etharp_output+0x1d8>)
 8014ae2:	4603      	mov	r3, r0
 8014ae4:	005b      	lsls	r3, r3, #1
 8014ae6:	4403      	add	r3, r0
 8014ae8:	00db      	lsls	r3, r3, #3
 8014aea:	440b      	add	r3, r1
 8014aec:	3304      	adds	r3, #4
 8014aee:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014af0:	429a      	cmp	r2, r3
 8014af2:	d108      	bne.n	8014b06 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8014af4:	4b2e      	ldr	r3, [pc, #184]	; (8014bb0 <etharp_output+0x1d4>)
 8014af6:	781b      	ldrb	r3, [r3, #0]
 8014af8:	461a      	mov	r2, r3
 8014afa:	68b9      	ldr	r1, [r7, #8]
 8014afc:	68f8      	ldr	r0, [r7, #12]
 8014afe:	f7ff fed3 	bl	80148a8 <etharp_output_to_arp_index>
 8014b02:	4603      	mov	r3, r0
 8014b04:	e044      	b.n	8014b90 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014b06:	2300      	movs	r3, #0
 8014b08:	75fb      	strb	r3, [r7, #23]
 8014b0a:	e02a      	b.n	8014b62 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014b0c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8014b10:	4928      	ldr	r1, [pc, #160]	; (8014bb4 <etharp_output+0x1d8>)
 8014b12:	4613      	mov	r3, r2
 8014b14:	005b      	lsls	r3, r3, #1
 8014b16:	4413      	add	r3, r2
 8014b18:	00db      	lsls	r3, r3, #3
 8014b1a:	440b      	add	r3, r1
 8014b1c:	3314      	adds	r3, #20
 8014b1e:	781b      	ldrb	r3, [r3, #0]
 8014b20:	2b01      	cmp	r3, #1
 8014b22:	d918      	bls.n	8014b56 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8014b24:	69bb      	ldr	r3, [r7, #24]
 8014b26:	6819      	ldr	r1, [r3, #0]
 8014b28:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8014b2c:	4821      	ldr	r0, [pc, #132]	; (8014bb4 <etharp_output+0x1d8>)
 8014b2e:	4613      	mov	r3, r2
 8014b30:	005b      	lsls	r3, r3, #1
 8014b32:	4413      	add	r3, r2
 8014b34:	00db      	lsls	r3, r3, #3
 8014b36:	4403      	add	r3, r0
 8014b38:	3304      	adds	r3, #4
 8014b3a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014b3c:	4299      	cmp	r1, r3
 8014b3e:	d10a      	bne.n	8014b56 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 8014b40:	7dfa      	ldrb	r2, [r7, #23]
 8014b42:	4b1b      	ldr	r3, [pc, #108]	; (8014bb0 <etharp_output+0x1d4>)
 8014b44:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8014b46:	7dfb      	ldrb	r3, [r7, #23]
 8014b48:	461a      	mov	r2, r3
 8014b4a:	68b9      	ldr	r1, [r7, #8]
 8014b4c:	68f8      	ldr	r0, [r7, #12]
 8014b4e:	f7ff feab 	bl	80148a8 <etharp_output_to_arp_index>
 8014b52:	4603      	mov	r3, r0
 8014b54:	e01c      	b.n	8014b90 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014b56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014b5a:	b2db      	uxtb	r3, r3
 8014b5c:	3301      	adds	r3, #1
 8014b5e:	b2db      	uxtb	r3, r3
 8014b60:	75fb      	strb	r3, [r7, #23]
 8014b62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014b66:	2b09      	cmp	r3, #9
 8014b68:	ddd0      	ble.n	8014b0c <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8014b6a:	68ba      	ldr	r2, [r7, #8]
 8014b6c:	69b9      	ldr	r1, [r7, #24]
 8014b6e:	68f8      	ldr	r0, [r7, #12]
 8014b70:	f000 f822 	bl	8014bb8 <etharp_query>
 8014b74:	4603      	mov	r3, r0
 8014b76:	e00b      	b.n	8014b90 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	f103 0225 	add.w	r2, r3, #37	; 0x25
 8014b7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014b82:	9300      	str	r3, [sp, #0]
 8014b84:	69fb      	ldr	r3, [r7, #28]
 8014b86:	68b9      	ldr	r1, [r7, #8]
 8014b88:	68f8      	ldr	r0, [r7, #12]
 8014b8a:	f001 fcc1 	bl	8016510 <ethernet_output>
 8014b8e:	4603      	mov	r3, r0
}
 8014b90:	4618      	mov	r0, r3
 8014b92:	3720      	adds	r7, #32
 8014b94:	46bd      	mov	sp, r7
 8014b96:	bd80      	pop	{r7, pc}
 8014b98:	08019bac 	.word	0x08019bac
 8014b9c:	08019cfc 	.word	0x08019cfc
 8014ba0:	08019c24 	.word	0x08019c24
 8014ba4:	08019d4c 	.word	0x08019d4c
 8014ba8:	08019cec 	.word	0x08019cec
 8014bac:	0801a38c 	.word	0x0801a38c
 8014bb0:	2000432c 	.word	0x2000432c
 8014bb4:	2000423c 	.word	0x2000423c

08014bb8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8014bb8:	b580      	push	{r7, lr}
 8014bba:	b08c      	sub	sp, #48	; 0x30
 8014bbc:	af02      	add	r7, sp, #8
 8014bbe:	60f8      	str	r0, [r7, #12]
 8014bc0:	60b9      	str	r1, [r7, #8]
 8014bc2:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8014bc4:	68fb      	ldr	r3, [r7, #12]
 8014bc6:	3325      	adds	r3, #37	; 0x25
 8014bc8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8014bca:	23ff      	movs	r3, #255	; 0xff
 8014bcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014bd4:	68bb      	ldr	r3, [r7, #8]
 8014bd6:	681b      	ldr	r3, [r3, #0]
 8014bd8:	68f9      	ldr	r1, [r7, #12]
 8014bda:	4618      	mov	r0, r3
 8014bdc:	f000 fdf6 	bl	80157cc <ip4_addr_isbroadcast_u32>
 8014be0:	4603      	mov	r3, r0
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d10c      	bne.n	8014c00 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014be6:	68bb      	ldr	r3, [r7, #8]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014bee:	2be0      	cmp	r3, #224	; 0xe0
 8014bf0:	d006      	beq.n	8014c00 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014bf2:	68bb      	ldr	r3, [r7, #8]
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d003      	beq.n	8014c00 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8014bf8:	68bb      	ldr	r3, [r7, #8]
 8014bfa:	681b      	ldr	r3, [r3, #0]
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d102      	bne.n	8014c06 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8014c00:	f06f 030f 	mvn.w	r3, #15
 8014c04:	e10f      	b.n	8014e26 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8014c06:	68fa      	ldr	r2, [r7, #12]
 8014c08:	2101      	movs	r1, #1
 8014c0a:	68b8      	ldr	r0, [r7, #8]
 8014c0c:	f7ff fba2 	bl	8014354 <etharp_find_entry>
 8014c10:	4603      	mov	r3, r0
 8014c12:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8014c14:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	da02      	bge.n	8014c22 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8014c1c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014c20:	e101      	b.n	8014e26 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8014c22:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014c26:	4982      	ldr	r1, [pc, #520]	; (8014e30 <etharp_query+0x278>)
 8014c28:	4613      	mov	r3, r2
 8014c2a:	005b      	lsls	r3, r3, #1
 8014c2c:	4413      	add	r3, r2
 8014c2e:	00db      	lsls	r3, r3, #3
 8014c30:	440b      	add	r3, r1
 8014c32:	3314      	adds	r3, #20
 8014c34:	781b      	ldrb	r3, [r3, #0]
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d117      	bne.n	8014c6a <etharp_query+0xb2>
    is_new_entry = 1;
 8014c3a:	2301      	movs	r3, #1
 8014c3c:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8014c3e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014c42:	497b      	ldr	r1, [pc, #492]	; (8014e30 <etharp_query+0x278>)
 8014c44:	4613      	mov	r3, r2
 8014c46:	005b      	lsls	r3, r3, #1
 8014c48:	4413      	add	r3, r2
 8014c4a:	00db      	lsls	r3, r3, #3
 8014c4c:	440b      	add	r3, r1
 8014c4e:	3314      	adds	r3, #20
 8014c50:	2201      	movs	r2, #1
 8014c52:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8014c54:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014c58:	4975      	ldr	r1, [pc, #468]	; (8014e30 <etharp_query+0x278>)
 8014c5a:	4613      	mov	r3, r2
 8014c5c:	005b      	lsls	r3, r3, #1
 8014c5e:	4413      	add	r3, r2
 8014c60:	00db      	lsls	r3, r3, #3
 8014c62:	440b      	add	r3, r1
 8014c64:	3308      	adds	r3, #8
 8014c66:	68fa      	ldr	r2, [r7, #12]
 8014c68:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8014c6a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014c6e:	4970      	ldr	r1, [pc, #448]	; (8014e30 <etharp_query+0x278>)
 8014c70:	4613      	mov	r3, r2
 8014c72:	005b      	lsls	r3, r3, #1
 8014c74:	4413      	add	r3, r2
 8014c76:	00db      	lsls	r3, r3, #3
 8014c78:	440b      	add	r3, r1
 8014c7a:	3314      	adds	r3, #20
 8014c7c:	781b      	ldrb	r3, [r3, #0]
 8014c7e:	2b01      	cmp	r3, #1
 8014c80:	d012      	beq.n	8014ca8 <etharp_query+0xf0>
 8014c82:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014c86:	496a      	ldr	r1, [pc, #424]	; (8014e30 <etharp_query+0x278>)
 8014c88:	4613      	mov	r3, r2
 8014c8a:	005b      	lsls	r3, r3, #1
 8014c8c:	4413      	add	r3, r2
 8014c8e:	00db      	lsls	r3, r3, #3
 8014c90:	440b      	add	r3, r1
 8014c92:	3314      	adds	r3, #20
 8014c94:	781b      	ldrb	r3, [r3, #0]
 8014c96:	2b01      	cmp	r3, #1
 8014c98:	d806      	bhi.n	8014ca8 <etharp_query+0xf0>
 8014c9a:	4b66      	ldr	r3, [pc, #408]	; (8014e34 <etharp_query+0x27c>)
 8014c9c:	f240 32c9 	movw	r2, #969	; 0x3c9
 8014ca0:	4965      	ldr	r1, [pc, #404]	; (8014e38 <etharp_query+0x280>)
 8014ca2:	4866      	ldr	r0, [pc, #408]	; (8014e3c <etharp_query+0x284>)
 8014ca4:	f002 fb80 	bl	80173a8 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8014ca8:	6a3b      	ldr	r3, [r7, #32]
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d102      	bne.n	8014cb4 <etharp_query+0xfc>
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d10c      	bne.n	8014cce <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8014cb4:	68b9      	ldr	r1, [r7, #8]
 8014cb6:	68f8      	ldr	r0, [r7, #12]
 8014cb8:	f000 f976 	bl	8014fa8 <etharp_request>
 8014cbc:	4603      	mov	r3, r0
 8014cbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	d102      	bne.n	8014cce <etharp_query+0x116>
      return result;
 8014cc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014ccc:	e0ab      	b.n	8014e26 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d106      	bne.n	8014ce2 <etharp_query+0x12a>
 8014cd4:	4b57      	ldr	r3, [pc, #348]	; (8014e34 <etharp_query+0x27c>)
 8014cd6:	f240 32db 	movw	r2, #987	; 0x3db
 8014cda:	4959      	ldr	r1, [pc, #356]	; (8014e40 <etharp_query+0x288>)
 8014cdc:	4857      	ldr	r0, [pc, #348]	; (8014e3c <etharp_query+0x284>)
 8014cde:	f002 fb63 	bl	80173a8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8014ce2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014ce6:	4952      	ldr	r1, [pc, #328]	; (8014e30 <etharp_query+0x278>)
 8014ce8:	4613      	mov	r3, r2
 8014cea:	005b      	lsls	r3, r3, #1
 8014cec:	4413      	add	r3, r2
 8014cee:	00db      	lsls	r3, r3, #3
 8014cf0:	440b      	add	r3, r1
 8014cf2:	3314      	adds	r3, #20
 8014cf4:	781b      	ldrb	r3, [r3, #0]
 8014cf6:	2b01      	cmp	r3, #1
 8014cf8:	d919      	bls.n	8014d2e <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8014cfa:	7cfa      	ldrb	r2, [r7, #19]
 8014cfc:	4b51      	ldr	r3, [pc, #324]	; (8014e44 <etharp_query+0x28c>)
 8014cfe:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8014d00:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014d04:	4613      	mov	r3, r2
 8014d06:	005b      	lsls	r3, r3, #1
 8014d08:	4413      	add	r3, r2
 8014d0a:	00db      	lsls	r3, r3, #3
 8014d0c:	3308      	adds	r3, #8
 8014d0e:	4a48      	ldr	r2, [pc, #288]	; (8014e30 <etharp_query+0x278>)
 8014d10:	4413      	add	r3, r2
 8014d12:	1d1a      	adds	r2, r3, #4
 8014d14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014d18:	9300      	str	r3, [sp, #0]
 8014d1a:	4613      	mov	r3, r2
 8014d1c:	697a      	ldr	r2, [r7, #20]
 8014d1e:	6879      	ldr	r1, [r7, #4]
 8014d20:	68f8      	ldr	r0, [r7, #12]
 8014d22:	f001 fbf5 	bl	8016510 <ethernet_output>
 8014d26:	4603      	mov	r3, r0
 8014d28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014d2c:	e079      	b.n	8014e22 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014d2e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014d32:	493f      	ldr	r1, [pc, #252]	; (8014e30 <etharp_query+0x278>)
 8014d34:	4613      	mov	r3, r2
 8014d36:	005b      	lsls	r3, r3, #1
 8014d38:	4413      	add	r3, r2
 8014d3a:	00db      	lsls	r3, r3, #3
 8014d3c:	440b      	add	r3, r1
 8014d3e:	3314      	adds	r3, #20
 8014d40:	781b      	ldrb	r3, [r3, #0]
 8014d42:	2b01      	cmp	r3, #1
 8014d44:	d16d      	bne.n	8014e22 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8014d46:	2300      	movs	r3, #0
 8014d48:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014d4e:	e01a      	b.n	8014d86 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8014d50:	69fb      	ldr	r3, [r7, #28]
 8014d52:	895a      	ldrh	r2, [r3, #10]
 8014d54:	69fb      	ldr	r3, [r7, #28]
 8014d56:	891b      	ldrh	r3, [r3, #8]
 8014d58:	429a      	cmp	r2, r3
 8014d5a:	d10a      	bne.n	8014d72 <etharp_query+0x1ba>
 8014d5c:	69fb      	ldr	r3, [r7, #28]
 8014d5e:	681b      	ldr	r3, [r3, #0]
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d006      	beq.n	8014d72 <etharp_query+0x1ba>
 8014d64:	4b33      	ldr	r3, [pc, #204]	; (8014e34 <etharp_query+0x27c>)
 8014d66:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8014d6a:	4937      	ldr	r1, [pc, #220]	; (8014e48 <etharp_query+0x290>)
 8014d6c:	4833      	ldr	r0, [pc, #204]	; (8014e3c <etharp_query+0x284>)
 8014d6e:	f002 fb1b 	bl	80173a8 <iprintf>
      if (p->type != PBUF_ROM) {
 8014d72:	69fb      	ldr	r3, [r7, #28]
 8014d74:	7b1b      	ldrb	r3, [r3, #12]
 8014d76:	2b01      	cmp	r3, #1
 8014d78:	d002      	beq.n	8014d80 <etharp_query+0x1c8>
        copy_needed = 1;
 8014d7a:	2301      	movs	r3, #1
 8014d7c:	61bb      	str	r3, [r7, #24]
        break;
 8014d7e:	e005      	b.n	8014d8c <etharp_query+0x1d4>
      }
      p = p->next;
 8014d80:	69fb      	ldr	r3, [r7, #28]
 8014d82:	681b      	ldr	r3, [r3, #0]
 8014d84:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014d86:	69fb      	ldr	r3, [r7, #28]
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d1e1      	bne.n	8014d50 <etharp_query+0x198>
    }
    if (copy_needed) {
 8014d8c:	69bb      	ldr	r3, [r7, #24]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d017      	beq.n	8014dc2 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8014d92:	69fb      	ldr	r3, [r7, #28]
 8014d94:	891b      	ldrh	r3, [r3, #8]
 8014d96:	2200      	movs	r2, #0
 8014d98:	4619      	mov	r1, r3
 8014d9a:	2002      	movs	r0, #2
 8014d9c:	f7f9 ff1c 	bl	800ebd8 <pbuf_alloc>
 8014da0:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8014da2:	69fb      	ldr	r3, [r7, #28]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d011      	beq.n	8014dcc <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8014da8:	6879      	ldr	r1, [r7, #4]
 8014daa:	69f8      	ldr	r0, [r7, #28]
 8014dac:	f7fa fbb6 	bl	800f51c <pbuf_copy>
 8014db0:	4603      	mov	r3, r0
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d00a      	beq.n	8014dcc <etharp_query+0x214>
          pbuf_free(p);
 8014db6:	69f8      	ldr	r0, [r7, #28]
 8014db8:	f7fa fa80 	bl	800f2bc <pbuf_free>
          p = NULL;
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	61fb      	str	r3, [r7, #28]
 8014dc0:	e004      	b.n	8014dcc <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8014dc6:	69f8      	ldr	r0, [r7, #28]
 8014dc8:	f7fa fb2a 	bl	800f420 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8014dcc:	69fb      	ldr	r3, [r7, #28]
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d024      	beq.n	8014e1c <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8014dd2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014dd6:	4916      	ldr	r1, [pc, #88]	; (8014e30 <etharp_query+0x278>)
 8014dd8:	4613      	mov	r3, r2
 8014dda:	005b      	lsls	r3, r3, #1
 8014ddc:	4413      	add	r3, r2
 8014dde:	00db      	lsls	r3, r3, #3
 8014de0:	440b      	add	r3, r1
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d00b      	beq.n	8014e00 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8014de8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014dec:	4910      	ldr	r1, [pc, #64]	; (8014e30 <etharp_query+0x278>)
 8014dee:	4613      	mov	r3, r2
 8014df0:	005b      	lsls	r3, r3, #1
 8014df2:	4413      	add	r3, r2
 8014df4:	00db      	lsls	r3, r3, #3
 8014df6:	440b      	add	r3, r1
 8014df8:	681b      	ldr	r3, [r3, #0]
 8014dfa:	4618      	mov	r0, r3
 8014dfc:	f7fa fa5e 	bl	800f2bc <pbuf_free>
      }
      arp_table[i].q = p;
 8014e00:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014e04:	490a      	ldr	r1, [pc, #40]	; (8014e30 <etharp_query+0x278>)
 8014e06:	4613      	mov	r3, r2
 8014e08:	005b      	lsls	r3, r3, #1
 8014e0a:	4413      	add	r3, r2
 8014e0c:	00db      	lsls	r3, r3, #3
 8014e0e:	440b      	add	r3, r1
 8014e10:	69fa      	ldr	r2, [r7, #28]
 8014e12:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8014e14:	2300      	movs	r3, #0
 8014e16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014e1a:	e002      	b.n	8014e22 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8014e1c:	23ff      	movs	r3, #255	; 0xff
 8014e1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8014e22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8014e26:	4618      	mov	r0, r3
 8014e28:	3728      	adds	r7, #40	; 0x28
 8014e2a:	46bd      	mov	sp, r7
 8014e2c:	bd80      	pop	{r7, pc}
 8014e2e:	bf00      	nop
 8014e30:	2000423c 	.word	0x2000423c
 8014e34:	08019bac 	.word	0x08019bac
 8014e38:	08019d58 	.word	0x08019d58
 8014e3c:	08019c24 	.word	0x08019c24
 8014e40:	08019d4c 	.word	0x08019d4c
 8014e44:	2000432c 	.word	0x2000432c
 8014e48:	08019d80 	.word	0x08019d80

08014e4c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8014e4c:	b580      	push	{r7, lr}
 8014e4e:	b08a      	sub	sp, #40	; 0x28
 8014e50:	af02      	add	r7, sp, #8
 8014e52:	60f8      	str	r0, [r7, #12]
 8014e54:	60b9      	str	r1, [r7, #8]
 8014e56:	607a      	str	r2, [r7, #4]
 8014e58:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8014e5a:	2300      	movs	r3, #0
 8014e5c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014e5e:	68fb      	ldr	r3, [r7, #12]
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d106      	bne.n	8014e72 <etharp_raw+0x26>
 8014e64:	4b3a      	ldr	r3, [pc, #232]	; (8014f50 <etharp_raw+0x104>)
 8014e66:	f44f 628b 	mov.w	r2, #1112	; 0x458
 8014e6a:	493a      	ldr	r1, [pc, #232]	; (8014f54 <etharp_raw+0x108>)
 8014e6c:	483a      	ldr	r0, [pc, #232]	; (8014f58 <etharp_raw+0x10c>)
 8014e6e:	f002 fa9b 	bl	80173a8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8014e72:	2200      	movs	r2, #0
 8014e74:	211c      	movs	r1, #28
 8014e76:	2002      	movs	r0, #2
 8014e78:	f7f9 feae 	bl	800ebd8 <pbuf_alloc>
 8014e7c:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8014e7e:	69bb      	ldr	r3, [r7, #24]
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	d102      	bne.n	8014e8a <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8014e84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014e88:	e05d      	b.n	8014f46 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8014e8a:	69bb      	ldr	r3, [r7, #24]
 8014e8c:	895b      	ldrh	r3, [r3, #10]
 8014e8e:	2b1b      	cmp	r3, #27
 8014e90:	d806      	bhi.n	8014ea0 <etharp_raw+0x54>
 8014e92:	4b2f      	ldr	r3, [pc, #188]	; (8014f50 <etharp_raw+0x104>)
 8014e94:	f240 4264 	movw	r2, #1124	; 0x464
 8014e98:	4930      	ldr	r1, [pc, #192]	; (8014f5c <etharp_raw+0x110>)
 8014e9a:	482f      	ldr	r0, [pc, #188]	; (8014f58 <etharp_raw+0x10c>)
 8014e9c:	f002 fa84 	bl	80173a8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8014ea0:	69bb      	ldr	r3, [r7, #24]
 8014ea2:	685b      	ldr	r3, [r3, #4]
 8014ea4:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8014ea6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014ea8:	4618      	mov	r0, r3
 8014eaa:	f7f9 f877 	bl	800df9c <lwip_htons>
 8014eae:	4603      	mov	r3, r0
 8014eb0:	461a      	mov	r2, r3
 8014eb2:	697b      	ldr	r3, [r7, #20]
 8014eb4:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8014ebc:	2b06      	cmp	r3, #6
 8014ebe:	d006      	beq.n	8014ece <etharp_raw+0x82>
 8014ec0:	4b23      	ldr	r3, [pc, #140]	; (8014f50 <etharp_raw+0x104>)
 8014ec2:	f240 426b 	movw	r2, #1131	; 0x46b
 8014ec6:	4926      	ldr	r1, [pc, #152]	; (8014f60 <etharp_raw+0x114>)
 8014ec8:	4823      	ldr	r0, [pc, #140]	; (8014f58 <etharp_raw+0x10c>)
 8014eca:	f002 fa6d 	bl	80173a8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8014ece:	697b      	ldr	r3, [r7, #20]
 8014ed0:	3308      	adds	r3, #8
 8014ed2:	2206      	movs	r2, #6
 8014ed4:	6839      	ldr	r1, [r7, #0]
 8014ed6:	4618      	mov	r0, r3
 8014ed8:	f002 f9ab 	bl	8017232 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8014edc:	697b      	ldr	r3, [r7, #20]
 8014ede:	3312      	adds	r3, #18
 8014ee0:	2206      	movs	r2, #6
 8014ee2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014ee4:	4618      	mov	r0, r3
 8014ee6:	f002 f9a4 	bl	8017232 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8014eea:	697b      	ldr	r3, [r7, #20]
 8014eec:	330e      	adds	r3, #14
 8014eee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014ef0:	6812      	ldr	r2, [r2, #0]
 8014ef2:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8014ef4:	697b      	ldr	r3, [r7, #20]
 8014ef6:	3318      	adds	r3, #24
 8014ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014efa:	6812      	ldr	r2, [r2, #0]
 8014efc:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8014efe:	697b      	ldr	r3, [r7, #20]
 8014f00:	2200      	movs	r2, #0
 8014f02:	701a      	strb	r2, [r3, #0]
 8014f04:	2200      	movs	r2, #0
 8014f06:	f042 0201 	orr.w	r2, r2, #1
 8014f0a:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8014f0c:	697b      	ldr	r3, [r7, #20]
 8014f0e:	2200      	movs	r2, #0
 8014f10:	f042 0208 	orr.w	r2, r2, #8
 8014f14:	709a      	strb	r2, [r3, #2]
 8014f16:	2200      	movs	r2, #0
 8014f18:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8014f1a:	697b      	ldr	r3, [r7, #20]
 8014f1c:	2206      	movs	r2, #6
 8014f1e:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8014f20:	697b      	ldr	r3, [r7, #20]
 8014f22:	2204      	movs	r2, #4
 8014f24:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8014f26:	f640 0306 	movw	r3, #2054	; 0x806
 8014f2a:	9300      	str	r3, [sp, #0]
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	68ba      	ldr	r2, [r7, #8]
 8014f30:	69b9      	ldr	r1, [r7, #24]
 8014f32:	68f8      	ldr	r0, [r7, #12]
 8014f34:	f001 faec 	bl	8016510 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8014f38:	69b8      	ldr	r0, [r7, #24]
 8014f3a:	f7fa f9bf 	bl	800f2bc <pbuf_free>
  p = NULL;
 8014f3e:	2300      	movs	r3, #0
 8014f40:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8014f42:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014f46:	4618      	mov	r0, r3
 8014f48:	3720      	adds	r7, #32
 8014f4a:	46bd      	mov	sp, r7
 8014f4c:	bd80      	pop	{r7, pc}
 8014f4e:	bf00      	nop
 8014f50:	08019bac 	.word	0x08019bac
 8014f54:	08019cfc 	.word	0x08019cfc
 8014f58:	08019c24 	.word	0x08019c24
 8014f5c:	08019d9c 	.word	0x08019d9c
 8014f60:	08019dd0 	.word	0x08019dd0

08014f64 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8014f64:	b580      	push	{r7, lr}
 8014f66:	b088      	sub	sp, #32
 8014f68:	af04      	add	r7, sp, #16
 8014f6a:	60f8      	str	r0, [r7, #12]
 8014f6c:	60b9      	str	r1, [r7, #8]
 8014f6e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	f103 0125 	add.w	r1, r3, #37	; 0x25
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	f103 0025 	add.w	r0, r3, #37	; 0x25
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014f80:	2201      	movs	r2, #1
 8014f82:	9203      	str	r2, [sp, #12]
 8014f84:	68ba      	ldr	r2, [r7, #8]
 8014f86:	9202      	str	r2, [sp, #8]
 8014f88:	4a06      	ldr	r2, [pc, #24]	; (8014fa4 <etharp_request_dst+0x40>)
 8014f8a:	9201      	str	r2, [sp, #4]
 8014f8c:	9300      	str	r3, [sp, #0]
 8014f8e:	4603      	mov	r3, r0
 8014f90:	687a      	ldr	r2, [r7, #4]
 8014f92:	68f8      	ldr	r0, [r7, #12]
 8014f94:	f7ff ff5a 	bl	8014e4c <etharp_raw>
 8014f98:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8014f9a:	4618      	mov	r0, r3
 8014f9c:	3710      	adds	r7, #16
 8014f9e:	46bd      	mov	sp, r7
 8014fa0:	bd80      	pop	{r7, pc}
 8014fa2:	bf00      	nop
 8014fa4:	0801a394 	.word	0x0801a394

08014fa8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8014fa8:	b580      	push	{r7, lr}
 8014faa:	b082      	sub	sp, #8
 8014fac:	af00      	add	r7, sp, #0
 8014fae:	6078      	str	r0, [r7, #4]
 8014fb0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8014fb2:	4a05      	ldr	r2, [pc, #20]	; (8014fc8 <etharp_request+0x20>)
 8014fb4:	6839      	ldr	r1, [r7, #0]
 8014fb6:	6878      	ldr	r0, [r7, #4]
 8014fb8:	f7ff ffd4 	bl	8014f64 <etharp_request_dst>
 8014fbc:	4603      	mov	r3, r0
}
 8014fbe:	4618      	mov	r0, r3
 8014fc0:	3708      	adds	r7, #8
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	bd80      	pop	{r7, pc}
 8014fc6:	bf00      	nop
 8014fc8:	0801a38c 	.word	0x0801a38c

08014fcc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8014fcc:	b580      	push	{r7, lr}
 8014fce:	b08e      	sub	sp, #56	; 0x38
 8014fd0:	af04      	add	r7, sp, #16
 8014fd2:	6078      	str	r0, [r7, #4]
 8014fd4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8014fd6:	4b7a      	ldr	r3, [pc, #488]	; (80151c0 <icmp_input+0x1f4>)
 8014fd8:	689b      	ldr	r3, [r3, #8]
 8014fda:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8014fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fde:	781b      	ldrb	r3, [r3, #0]
 8014fe0:	b29b      	uxth	r3, r3
 8014fe2:	f003 030f 	and.w	r3, r3, #15
 8014fe6:	b29b      	uxth	r3, r3
 8014fe8:	009b      	lsls	r3, r3, #2
 8014fea:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8014fec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014fee:	2b13      	cmp	r3, #19
 8014ff0:	f240 80d1 	bls.w	8015196 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	895b      	ldrh	r3, [r3, #10]
 8014ff8:	2b03      	cmp	r3, #3
 8014ffa:	f240 80ce 	bls.w	801519a <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	685b      	ldr	r3, [r3, #4]
 8015002:	781b      	ldrb	r3, [r3, #0]
 8015004:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8015008:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801500c:	2b00      	cmp	r3, #0
 801500e:	f000 80bb 	beq.w	8015188 <icmp_input+0x1bc>
 8015012:	2b08      	cmp	r3, #8
 8015014:	f040 80bb 	bne.w	801518e <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 8015018:	4b6a      	ldr	r3, [pc, #424]	; (80151c4 <icmp_input+0x1f8>)
 801501a:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801501c:	4b68      	ldr	r3, [pc, #416]	; (80151c0 <icmp_input+0x1f4>)
 801501e:	695b      	ldr	r3, [r3, #20]
 8015020:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015024:	2be0      	cmp	r3, #224	; 0xe0
 8015026:	f000 80bf 	beq.w	80151a8 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801502a:	4b65      	ldr	r3, [pc, #404]	; (80151c0 <icmp_input+0x1f4>)
 801502c:	695a      	ldr	r2, [r3, #20]
 801502e:	4b64      	ldr	r3, [pc, #400]	; (80151c0 <icmp_input+0x1f4>)
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	4619      	mov	r1, r3
 8015034:	4610      	mov	r0, r2
 8015036:	f000 fbc9 	bl	80157cc <ip4_addr_isbroadcast_u32>
 801503a:	4603      	mov	r3, r0
 801503c:	2b00      	cmp	r3, #0
 801503e:	f040 80b5 	bne.w	80151ac <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	891b      	ldrh	r3, [r3, #8]
 8015046:	2b07      	cmp	r3, #7
 8015048:	f240 80a9 	bls.w	801519e <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801504c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801504e:	330e      	adds	r3, #14
 8015050:	b29b      	uxth	r3, r3
 8015052:	b21b      	sxth	r3, r3
 8015054:	4619      	mov	r1, r3
 8015056:	6878      	ldr	r0, [r7, #4]
 8015058:	f7fa f90c 	bl	800f274 <pbuf_header>
 801505c:	4603      	mov	r3, r0
 801505e:	2b00      	cmp	r3, #0
 8015060:	d046      	beq.n	80150f0 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	891a      	ldrh	r2, [r3, #8]
 8015066:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015068:	4413      	add	r3, r2
 801506a:	b29b      	uxth	r3, r3
 801506c:	2200      	movs	r2, #0
 801506e:	4619      	mov	r1, r3
 8015070:	2002      	movs	r0, #2
 8015072:	f7f9 fdb1 	bl	800ebd8 <pbuf_alloc>
 8015076:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 8015078:	69bb      	ldr	r3, [r7, #24]
 801507a:	2b00      	cmp	r3, #0
 801507c:	f000 8098 	beq.w	80151b0 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8015080:	69bb      	ldr	r3, [r7, #24]
 8015082:	895b      	ldrh	r3, [r3, #10]
 8015084:	461a      	mov	r2, r3
 8015086:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015088:	3308      	adds	r3, #8
 801508a:	429a      	cmp	r2, r3
 801508c:	d203      	bcs.n	8015096 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 801508e:	69b8      	ldr	r0, [r7, #24]
 8015090:	f7fa f914 	bl	800f2bc <pbuf_free>
        goto icmperr;
 8015094:	e08d      	b.n	80151b2 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 8015096:	69bb      	ldr	r3, [r7, #24]
 8015098:	685b      	ldr	r3, [r3, #4]
 801509a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801509c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801509e:	4618      	mov	r0, r3
 80150a0:	f002 f8c7 	bl	8017232 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 80150a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80150a6:	425b      	negs	r3, r3
 80150a8:	b29b      	uxth	r3, r3
 80150aa:	b21b      	sxth	r3, r3
 80150ac:	4619      	mov	r1, r3
 80150ae:	69b8      	ldr	r0, [r7, #24]
 80150b0:	f7fa f8e0 	bl	800f274 <pbuf_header>
 80150b4:	4603      	mov	r3, r0
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d009      	beq.n	80150ce <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80150ba:	4b43      	ldr	r3, [pc, #268]	; (80151c8 <icmp_input+0x1fc>)
 80150bc:	22af      	movs	r2, #175	; 0xaf
 80150be:	4943      	ldr	r1, [pc, #268]	; (80151cc <icmp_input+0x200>)
 80150c0:	4843      	ldr	r0, [pc, #268]	; (80151d0 <icmp_input+0x204>)
 80150c2:	f002 f971 	bl	80173a8 <iprintf>
        pbuf_free(r);
 80150c6:	69b8      	ldr	r0, [r7, #24]
 80150c8:	f7fa f8f8 	bl	800f2bc <pbuf_free>
        goto icmperr;
 80150cc:	e071      	b.n	80151b2 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 80150ce:	6879      	ldr	r1, [r7, #4]
 80150d0:	69b8      	ldr	r0, [r7, #24]
 80150d2:	f7fa fa23 	bl	800f51c <pbuf_copy>
 80150d6:	4603      	mov	r3, r0
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d003      	beq.n	80150e4 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 80150dc:	69b8      	ldr	r0, [r7, #24]
 80150de:	f7fa f8ed 	bl	800f2bc <pbuf_free>
        goto icmperr;
 80150e2:	e066      	b.n	80151b2 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 80150e4:	6878      	ldr	r0, [r7, #4]
 80150e6:	f7fa f8e9 	bl	800f2bc <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 80150ea:	69bb      	ldr	r3, [r7, #24]
 80150ec:	607b      	str	r3, [r7, #4]
 80150ee:	e015      	b.n	801511c <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 80150f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80150f2:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 80150f6:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80150fa:	33f2      	adds	r3, #242	; 0xf2
 80150fc:	b29b      	uxth	r3, r3
 80150fe:	b21b      	sxth	r3, r3
 8015100:	4619      	mov	r1, r3
 8015102:	6878      	ldr	r0, [r7, #4]
 8015104:	f7fa f8b6 	bl	800f274 <pbuf_header>
 8015108:	4603      	mov	r3, r0
 801510a:	2b00      	cmp	r3, #0
 801510c:	d006      	beq.n	801511c <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801510e:	4b2e      	ldr	r3, [pc, #184]	; (80151c8 <icmp_input+0x1fc>)
 8015110:	22c0      	movs	r2, #192	; 0xc0
 8015112:	4930      	ldr	r1, [pc, #192]	; (80151d4 <icmp_input+0x208>)
 8015114:	482e      	ldr	r0, [pc, #184]	; (80151d0 <icmp_input+0x204>)
 8015116:	f002 f947 	bl	80173a8 <iprintf>
        goto icmperr;
 801511a:	e04a      	b.n	80151b2 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	685b      	ldr	r3, [r3, #4]
 8015120:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8015122:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015126:	4619      	mov	r1, r3
 8015128:	6878      	ldr	r0, [r7, #4]
 801512a:	f7fa f8a3 	bl	800f274 <pbuf_header>
 801512e:	4603      	mov	r3, r0
 8015130:	2b00      	cmp	r3, #0
 8015132:	d12b      	bne.n	801518c <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	685b      	ldr	r3, [r3, #4]
 8015138:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 801513a:	69fb      	ldr	r3, [r7, #28]
 801513c:	681a      	ldr	r2, [r3, #0]
 801513e:	693b      	ldr	r3, [r7, #16]
 8015140:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8015142:	4b1f      	ldr	r3, [pc, #124]	; (80151c0 <icmp_input+0x1f4>)
 8015144:	691a      	ldr	r2, [r3, #16]
 8015146:	693b      	ldr	r3, [r7, #16]
 8015148:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 801514a:	697b      	ldr	r3, [r7, #20]
 801514c:	2200      	movs	r2, #0
 801514e:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8015150:	697b      	ldr	r3, [r7, #20]
 8015152:	2200      	movs	r2, #0
 8015154:	709a      	strb	r2, [r3, #2]
 8015156:	2200      	movs	r2, #0
 8015158:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 801515a:	693b      	ldr	r3, [r7, #16]
 801515c:	22ff      	movs	r2, #255	; 0xff
 801515e:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 8015160:	693b      	ldr	r3, [r7, #16]
 8015162:	2200      	movs	r2, #0
 8015164:	729a      	strb	r2, [r3, #10]
 8015166:	2200      	movs	r2, #0
 8015168:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801516a:	683b      	ldr	r3, [r7, #0]
 801516c:	9302      	str	r3, [sp, #8]
 801516e:	2301      	movs	r3, #1
 8015170:	9301      	str	r3, [sp, #4]
 8015172:	2300      	movs	r3, #0
 8015174:	9300      	str	r3, [sp, #0]
 8015176:	23ff      	movs	r3, #255	; 0xff
 8015178:	2200      	movs	r2, #0
 801517a:	69f9      	ldr	r1, [r7, #28]
 801517c:	6878      	ldr	r0, [r7, #4]
 801517e:	f000 fa53 	bl	8015628 <ip4_output_if>
 8015182:	4603      	mov	r3, r0
 8015184:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8015186:	e001      	b.n	801518c <icmp_input+0x1c0>
    break;
 8015188:	bf00      	nop
 801518a:	e000      	b.n	801518e <icmp_input+0x1c2>
    break;
 801518c:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801518e:	6878      	ldr	r0, [r7, #4]
 8015190:	f7fa f894 	bl	800f2bc <pbuf_free>
  return;
 8015194:	e011      	b.n	80151ba <icmp_input+0x1ee>
    goto lenerr;
 8015196:	bf00      	nop
 8015198:	e002      	b.n	80151a0 <icmp_input+0x1d4>
    goto lenerr;
 801519a:	bf00      	nop
 801519c:	e000      	b.n	80151a0 <icmp_input+0x1d4>
      goto lenerr;
 801519e:	bf00      	nop
lenerr:
  pbuf_free(p);
 80151a0:	6878      	ldr	r0, [r7, #4]
 80151a2:	f7fa f88b 	bl	800f2bc <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80151a6:	e008      	b.n	80151ba <icmp_input+0x1ee>
      goto icmperr;
 80151a8:	bf00      	nop
 80151aa:	e002      	b.n	80151b2 <icmp_input+0x1e6>
      goto icmperr;
 80151ac:	bf00      	nop
 80151ae:	e000      	b.n	80151b2 <icmp_input+0x1e6>
        goto icmperr;
 80151b0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80151b2:	6878      	ldr	r0, [r7, #4]
 80151b4:	f7fa f882 	bl	800f2bc <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80151b8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80151ba:	3728      	adds	r7, #40	; 0x28
 80151bc:	46bd      	mov	sp, r7
 80151be:	bd80      	pop	{r7, pc}
 80151c0:	200075f8 	.word	0x200075f8
 80151c4:	2000760c 	.word	0x2000760c
 80151c8:	08019e14 	.word	0x08019e14
 80151cc:	08019e4c 	.word	0x08019e4c
 80151d0:	08019e84 	.word	0x08019e84
 80151d4:	08019eac 	.word	0x08019eac

080151d8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80151d8:	b580      	push	{r7, lr}
 80151da:	b082      	sub	sp, #8
 80151dc:	af00      	add	r7, sp, #0
 80151de:	6078      	str	r0, [r7, #4]
 80151e0:	460b      	mov	r3, r1
 80151e2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80151e4:	78fb      	ldrb	r3, [r7, #3]
 80151e6:	461a      	mov	r2, r3
 80151e8:	2103      	movs	r1, #3
 80151ea:	6878      	ldr	r0, [r7, #4]
 80151ec:	f000 f814 	bl	8015218 <icmp_send_response>
}
 80151f0:	bf00      	nop
 80151f2:	3708      	adds	r7, #8
 80151f4:	46bd      	mov	sp, r7
 80151f6:	bd80      	pop	{r7, pc}

080151f8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80151f8:	b580      	push	{r7, lr}
 80151fa:	b082      	sub	sp, #8
 80151fc:	af00      	add	r7, sp, #0
 80151fe:	6078      	str	r0, [r7, #4]
 8015200:	460b      	mov	r3, r1
 8015202:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8015204:	78fb      	ldrb	r3, [r7, #3]
 8015206:	461a      	mov	r2, r3
 8015208:	210b      	movs	r1, #11
 801520a:	6878      	ldr	r0, [r7, #4]
 801520c:	f000 f804 	bl	8015218 <icmp_send_response>
}
 8015210:	bf00      	nop
 8015212:	3708      	adds	r7, #8
 8015214:	46bd      	mov	sp, r7
 8015216:	bd80      	pop	{r7, pc}

08015218 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8015218:	b580      	push	{r7, lr}
 801521a:	b08c      	sub	sp, #48	; 0x30
 801521c:	af04      	add	r7, sp, #16
 801521e:	6078      	str	r0, [r7, #4]
 8015220:	460b      	mov	r3, r1
 8015222:	70fb      	strb	r3, [r7, #3]
 8015224:	4613      	mov	r3, r2
 8015226:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8015228:	2200      	movs	r2, #0
 801522a:	2124      	movs	r1, #36	; 0x24
 801522c:	2001      	movs	r0, #1
 801522e:	f7f9 fcd3 	bl	800ebd8 <pbuf_alloc>
 8015232:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8015234:	69fb      	ldr	r3, [r7, #28]
 8015236:	2b00      	cmp	r3, #0
 8015238:	d04c      	beq.n	80152d4 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801523a:	69fb      	ldr	r3, [r7, #28]
 801523c:	895b      	ldrh	r3, [r3, #10]
 801523e:	2b23      	cmp	r3, #35	; 0x23
 8015240:	d806      	bhi.n	8015250 <icmp_send_response+0x38>
 8015242:	4b26      	ldr	r3, [pc, #152]	; (80152dc <icmp_send_response+0xc4>)
 8015244:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8015248:	4925      	ldr	r1, [pc, #148]	; (80152e0 <icmp_send_response+0xc8>)
 801524a:	4826      	ldr	r0, [pc, #152]	; (80152e4 <icmp_send_response+0xcc>)
 801524c:	f002 f8ac 	bl	80173a8 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	685b      	ldr	r3, [r3, #4]
 8015254:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8015256:	69fb      	ldr	r3, [r7, #28]
 8015258:	685b      	ldr	r3, [r3, #4]
 801525a:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801525c:	697b      	ldr	r3, [r7, #20]
 801525e:	78fa      	ldrb	r2, [r7, #3]
 8015260:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8015262:	697b      	ldr	r3, [r7, #20]
 8015264:	78ba      	ldrb	r2, [r7, #2]
 8015266:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8015268:	697b      	ldr	r3, [r7, #20]
 801526a:	2200      	movs	r2, #0
 801526c:	711a      	strb	r2, [r3, #4]
 801526e:	2200      	movs	r2, #0
 8015270:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8015272:	697b      	ldr	r3, [r7, #20]
 8015274:	2200      	movs	r2, #0
 8015276:	719a      	strb	r2, [r3, #6]
 8015278:	2200      	movs	r2, #0
 801527a:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801527c:	69fb      	ldr	r3, [r7, #28]
 801527e:	685b      	ldr	r3, [r3, #4]
 8015280:	f103 0008 	add.w	r0, r3, #8
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	685b      	ldr	r3, [r3, #4]
 8015288:	221c      	movs	r2, #28
 801528a:	4619      	mov	r1, r3
 801528c:	f001 ffd1 	bl	8017232 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8015290:	69bb      	ldr	r3, [r7, #24]
 8015292:	68db      	ldr	r3, [r3, #12]
 8015294:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 8015296:	f107 030c 	add.w	r3, r7, #12
 801529a:	4618      	mov	r0, r3
 801529c:	f000 f824 	bl	80152e8 <ip4_route>
 80152a0:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80152a2:	693b      	ldr	r3, [r7, #16]
 80152a4:	2b00      	cmp	r3, #0
 80152a6:	d011      	beq.n	80152cc <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80152a8:	697b      	ldr	r3, [r7, #20]
 80152aa:	2200      	movs	r2, #0
 80152ac:	709a      	strb	r2, [r3, #2]
 80152ae:	2200      	movs	r2, #0
 80152b0:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80152b2:	f107 020c 	add.w	r2, r7, #12
 80152b6:	693b      	ldr	r3, [r7, #16]
 80152b8:	9302      	str	r3, [sp, #8]
 80152ba:	2301      	movs	r3, #1
 80152bc:	9301      	str	r3, [sp, #4]
 80152be:	2300      	movs	r3, #0
 80152c0:	9300      	str	r3, [sp, #0]
 80152c2:	23ff      	movs	r3, #255	; 0xff
 80152c4:	2100      	movs	r1, #0
 80152c6:	69f8      	ldr	r0, [r7, #28]
 80152c8:	f000 f9ae 	bl	8015628 <ip4_output_if>
  }
  pbuf_free(q);
 80152cc:	69f8      	ldr	r0, [r7, #28]
 80152ce:	f7f9 fff5 	bl	800f2bc <pbuf_free>
 80152d2:	e000      	b.n	80152d6 <icmp_send_response+0xbe>
    return;
 80152d4:	bf00      	nop
}
 80152d6:	3720      	adds	r7, #32
 80152d8:	46bd      	mov	sp, r7
 80152da:	bd80      	pop	{r7, pc}
 80152dc:	08019e14 	.word	0x08019e14
 80152e0:	08019ee0 	.word	0x08019ee0
 80152e4:	08019e84 	.word	0x08019e84

080152e8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80152e8:	b480      	push	{r7}
 80152ea:	b085      	sub	sp, #20
 80152ec:	af00      	add	r7, sp, #0
 80152ee:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 80152f0:	4b30      	ldr	r3, [pc, #192]	; (80153b4 <ip4_route+0xcc>)
 80152f2:	681b      	ldr	r3, [r3, #0]
 80152f4:	60fb      	str	r3, [r7, #12]
 80152f6:	e036      	b.n	8015366 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80152fe:	f003 0301 	and.w	r3, r3, #1
 8015302:	b2db      	uxtb	r3, r3
 8015304:	2b00      	cmp	r3, #0
 8015306:	d02b      	beq.n	8015360 <ip4_route+0x78>
 8015308:	68fb      	ldr	r3, [r7, #12]
 801530a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801530e:	089b      	lsrs	r3, r3, #2
 8015310:	f003 0301 	and.w	r3, r3, #1
 8015314:	b2db      	uxtb	r3, r3
 8015316:	2b00      	cmp	r3, #0
 8015318:	d022      	beq.n	8015360 <ip4_route+0x78>
 801531a:	68fb      	ldr	r3, [r7, #12]
 801531c:	3304      	adds	r3, #4
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	2b00      	cmp	r3, #0
 8015322:	d01d      	beq.n	8015360 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	681a      	ldr	r2, [r3, #0]
 8015328:	68fb      	ldr	r3, [r7, #12]
 801532a:	3304      	adds	r3, #4
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	405a      	eors	r2, r3
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	3308      	adds	r3, #8
 8015334:	681b      	ldr	r3, [r3, #0]
 8015336:	4013      	ands	r3, r2
 8015338:	2b00      	cmp	r3, #0
 801533a:	d101      	bne.n	8015340 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801533c:	68fb      	ldr	r3, [r7, #12]
 801533e:	e033      	b.n	80153a8 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8015340:	68fb      	ldr	r3, [r7, #12]
 8015342:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8015346:	f003 0302 	and.w	r3, r3, #2
 801534a:	2b00      	cmp	r3, #0
 801534c:	d108      	bne.n	8015360 <ip4_route+0x78>
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	681a      	ldr	r2, [r3, #0]
 8015352:	68fb      	ldr	r3, [r7, #12]
 8015354:	330c      	adds	r3, #12
 8015356:	681b      	ldr	r3, [r3, #0]
 8015358:	429a      	cmp	r2, r3
 801535a:	d101      	bne.n	8015360 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801535c:	68fb      	ldr	r3, [r7, #12]
 801535e:	e023      	b.n	80153a8 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8015360:	68fb      	ldr	r3, [r7, #12]
 8015362:	681b      	ldr	r3, [r3, #0]
 8015364:	60fb      	str	r3, [r7, #12]
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	2b00      	cmp	r3, #0
 801536a:	d1c5      	bne.n	80152f8 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801536c:	4b12      	ldr	r3, [pc, #72]	; (80153b8 <ip4_route+0xd0>)
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	2b00      	cmp	r3, #0
 8015372:	d015      	beq.n	80153a0 <ip4_route+0xb8>
 8015374:	4b10      	ldr	r3, [pc, #64]	; (80153b8 <ip4_route+0xd0>)
 8015376:	681b      	ldr	r3, [r3, #0]
 8015378:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801537c:	f003 0301 	and.w	r3, r3, #1
 8015380:	2b00      	cmp	r3, #0
 8015382:	d00d      	beq.n	80153a0 <ip4_route+0xb8>
 8015384:	4b0c      	ldr	r3, [pc, #48]	; (80153b8 <ip4_route+0xd0>)
 8015386:	681b      	ldr	r3, [r3, #0]
 8015388:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801538c:	f003 0304 	and.w	r3, r3, #4
 8015390:	2b00      	cmp	r3, #0
 8015392:	d005      	beq.n	80153a0 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8015394:	4b08      	ldr	r3, [pc, #32]	; (80153b8 <ip4_route+0xd0>)
 8015396:	681b      	ldr	r3, [r3, #0]
 8015398:	3304      	adds	r3, #4
 801539a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801539c:	2b00      	cmp	r3, #0
 801539e:	d101      	bne.n	80153a4 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80153a0:	2300      	movs	r3, #0
 80153a2:	e001      	b.n	80153a8 <ip4_route+0xc0>
  }

  return netif_default;
 80153a4:	4b04      	ldr	r3, [pc, #16]	; (80153b8 <ip4_route+0xd0>)
 80153a6:	681b      	ldr	r3, [r3, #0]
}
 80153a8:	4618      	mov	r0, r3
 80153aa:	3714      	adds	r7, #20
 80153ac:	46bd      	mov	sp, r7
 80153ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b2:	4770      	bx	lr
 80153b4:	2000ac74 	.word	0x2000ac74
 80153b8:	2000ac78 	.word	0x2000ac78

080153bc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80153bc:	b580      	push	{r7, lr}
 80153be:	b086      	sub	sp, #24
 80153c0:	af00      	add	r7, sp, #0
 80153c2:	6078      	str	r0, [r7, #4]
 80153c4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	685b      	ldr	r3, [r3, #4]
 80153ca:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80153cc:	697b      	ldr	r3, [r7, #20]
 80153ce:	781b      	ldrb	r3, [r3, #0]
 80153d0:	091b      	lsrs	r3, r3, #4
 80153d2:	b2db      	uxtb	r3, r3
 80153d4:	2b04      	cmp	r3, #4
 80153d6:	d004      	beq.n	80153e2 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80153d8:	6878      	ldr	r0, [r7, #4]
 80153da:	f7f9 ff6f 	bl	800f2bc <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80153de:	2300      	movs	r3, #0
 80153e0:	e11a      	b.n	8015618 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 80153e2:	697b      	ldr	r3, [r7, #20]
 80153e4:	781b      	ldrb	r3, [r3, #0]
 80153e6:	b29b      	uxth	r3, r3
 80153e8:	f003 030f 	and.w	r3, r3, #15
 80153ec:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 80153ee:	897b      	ldrh	r3, [r7, #10]
 80153f0:	009b      	lsls	r3, r3, #2
 80153f2:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80153f4:	697b      	ldr	r3, [r7, #20]
 80153f6:	885b      	ldrh	r3, [r3, #2]
 80153f8:	b29b      	uxth	r3, r3
 80153fa:	4618      	mov	r0, r3
 80153fc:	f7f8 fdce 	bl	800df9c <lwip_htons>
 8015400:	4603      	mov	r3, r0
 8015402:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	891b      	ldrh	r3, [r3, #8]
 8015408:	893a      	ldrh	r2, [r7, #8]
 801540a:	429a      	cmp	r2, r3
 801540c:	d204      	bcs.n	8015418 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 801540e:	893b      	ldrh	r3, [r7, #8]
 8015410:	4619      	mov	r1, r3
 8015412:	6878      	ldr	r0, [r7, #4]
 8015414:	f7f9 fdde 	bl	800efd4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	895b      	ldrh	r3, [r3, #10]
 801541c:	897a      	ldrh	r2, [r7, #10]
 801541e:	429a      	cmp	r2, r3
 8015420:	d807      	bhi.n	8015432 <ip4_input+0x76>
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	891b      	ldrh	r3, [r3, #8]
 8015426:	893a      	ldrh	r2, [r7, #8]
 8015428:	429a      	cmp	r2, r3
 801542a:	d802      	bhi.n	8015432 <ip4_input+0x76>
 801542c:	897b      	ldrh	r3, [r7, #10]
 801542e:	2b13      	cmp	r3, #19
 8015430:	d804      	bhi.n	801543c <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8015432:	6878      	ldr	r0, [r7, #4]
 8015434:	f7f9 ff42 	bl	800f2bc <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8015438:	2300      	movs	r3, #0
 801543a:	e0ed      	b.n	8015618 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801543c:	697b      	ldr	r3, [r7, #20]
 801543e:	691b      	ldr	r3, [r3, #16]
 8015440:	4a77      	ldr	r2, [pc, #476]	; (8015620 <ip4_input+0x264>)
 8015442:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8015444:	697b      	ldr	r3, [r7, #20]
 8015446:	68db      	ldr	r3, [r3, #12]
 8015448:	4a75      	ldr	r2, [pc, #468]	; (8015620 <ip4_input+0x264>)
 801544a:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801544c:	4b74      	ldr	r3, [pc, #464]	; (8015620 <ip4_input+0x264>)
 801544e:	695b      	ldr	r3, [r3, #20]
 8015450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015454:	2be0      	cmp	r3, #224	; 0xe0
 8015456:	d112      	bne.n	801547e <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8015458:	683b      	ldr	r3, [r7, #0]
 801545a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801545e:	f003 0301 	and.w	r3, r3, #1
 8015462:	b2db      	uxtb	r3, r3
 8015464:	2b00      	cmp	r3, #0
 8015466:	d007      	beq.n	8015478 <ip4_input+0xbc>
 8015468:	683b      	ldr	r3, [r7, #0]
 801546a:	3304      	adds	r3, #4
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d002      	beq.n	8015478 <ip4_input+0xbc>
      netif = inp;
 8015472:	683b      	ldr	r3, [r7, #0]
 8015474:	613b      	str	r3, [r7, #16]
 8015476:	e041      	b.n	80154fc <ip4_input+0x140>
    } else {
      netif = NULL;
 8015478:	2300      	movs	r3, #0
 801547a:	613b      	str	r3, [r7, #16]
 801547c:	e03e      	b.n	80154fc <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 801547e:	2301      	movs	r3, #1
 8015480:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8015482:	683b      	ldr	r3, [r7, #0]
 8015484:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8015486:	693b      	ldr	r3, [r7, #16]
 8015488:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801548c:	f003 0301 	and.w	r3, r3, #1
 8015490:	b2db      	uxtb	r3, r3
 8015492:	2b00      	cmp	r3, #0
 8015494:	d014      	beq.n	80154c0 <ip4_input+0x104>
 8015496:	693b      	ldr	r3, [r7, #16]
 8015498:	3304      	adds	r3, #4
 801549a:	681b      	ldr	r3, [r3, #0]
 801549c:	2b00      	cmp	r3, #0
 801549e:	d00f      	beq.n	80154c0 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80154a0:	4b5f      	ldr	r3, [pc, #380]	; (8015620 <ip4_input+0x264>)
 80154a2:	695a      	ldr	r2, [r3, #20]
 80154a4:	693b      	ldr	r3, [r7, #16]
 80154a6:	3304      	adds	r3, #4
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	429a      	cmp	r2, r3
 80154ac:	d026      	beq.n	80154fc <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80154ae:	4b5c      	ldr	r3, [pc, #368]	; (8015620 <ip4_input+0x264>)
 80154b0:	695b      	ldr	r3, [r3, #20]
 80154b2:	6939      	ldr	r1, [r7, #16]
 80154b4:	4618      	mov	r0, r3
 80154b6:	f000 f989 	bl	80157cc <ip4_addr_isbroadcast_u32>
 80154ba:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d11d      	bne.n	80154fc <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 80154c0:	68fb      	ldr	r3, [r7, #12]
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	d00d      	beq.n	80154e2 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 80154c6:	4b56      	ldr	r3, [pc, #344]	; (8015620 <ip4_input+0x264>)
 80154c8:	695b      	ldr	r3, [r3, #20]
 80154ca:	b2db      	uxtb	r3, r3
 80154cc:	2b7f      	cmp	r3, #127	; 0x7f
 80154ce:	d102      	bne.n	80154d6 <ip4_input+0x11a>
          netif = NULL;
 80154d0:	2300      	movs	r3, #0
 80154d2:	613b      	str	r3, [r7, #16]
          break;
 80154d4:	e012      	b.n	80154fc <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 80154d6:	2300      	movs	r3, #0
 80154d8:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 80154da:	4b52      	ldr	r3, [pc, #328]	; (8015624 <ip4_input+0x268>)
 80154dc:	681b      	ldr	r3, [r3, #0]
 80154de:	613b      	str	r3, [r7, #16]
 80154e0:	e002      	b.n	80154e8 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 80154e2:	693b      	ldr	r3, [r7, #16]
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 80154e8:	693a      	ldr	r2, [r7, #16]
 80154ea:	683b      	ldr	r3, [r7, #0]
 80154ec:	429a      	cmp	r2, r3
 80154ee:	d102      	bne.n	80154f6 <ip4_input+0x13a>
        netif = netif->next;
 80154f0:	693b      	ldr	r3, [r7, #16]
 80154f2:	681b      	ldr	r3, [r3, #0]
 80154f4:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 80154f6:	693b      	ldr	r3, [r7, #16]
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d1c4      	bne.n	8015486 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80154fc:	4b48      	ldr	r3, [pc, #288]	; (8015620 <ip4_input+0x264>)
 80154fe:	691b      	ldr	r3, [r3, #16]
 8015500:	6839      	ldr	r1, [r7, #0]
 8015502:	4618      	mov	r0, r3
 8015504:	f000 f962 	bl	80157cc <ip4_addr_isbroadcast_u32>
 8015508:	4603      	mov	r3, r0
 801550a:	2b00      	cmp	r3, #0
 801550c:	d105      	bne.n	801551a <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801550e:	4b44      	ldr	r3, [pc, #272]	; (8015620 <ip4_input+0x264>)
 8015510:	691b      	ldr	r3, [r3, #16]
 8015512:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8015516:	2be0      	cmp	r3, #224	; 0xe0
 8015518:	d104      	bne.n	8015524 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801551a:	6878      	ldr	r0, [r7, #4]
 801551c:	f7f9 fece 	bl	800f2bc <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8015520:	2300      	movs	r3, #0
 8015522:	e079      	b.n	8015618 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8015524:	693b      	ldr	r3, [r7, #16]
 8015526:	2b00      	cmp	r3, #0
 8015528:	d104      	bne.n	8015534 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801552a:	6878      	ldr	r0, [r7, #4]
 801552c:	f7f9 fec6 	bl	800f2bc <pbuf_free>
    return ERR_OK;
 8015530:	2300      	movs	r3, #0
 8015532:	e071      	b.n	8015618 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8015534:	697b      	ldr	r3, [r7, #20]
 8015536:	88db      	ldrh	r3, [r3, #6]
 8015538:	b29b      	uxth	r3, r3
 801553a:	461a      	mov	r2, r3
 801553c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8015540:	4013      	ands	r3, r2
 8015542:	2b00      	cmp	r3, #0
 8015544:	d00b      	beq.n	801555e <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8015546:	6878      	ldr	r0, [r7, #4]
 8015548:	f000 fc86 	bl	8015e58 <ip4_reass>
 801554c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d101      	bne.n	8015558 <ip4_input+0x19c>
      return ERR_OK;
 8015554:	2300      	movs	r3, #0
 8015556:	e05f      	b.n	8015618 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	685b      	ldr	r3, [r3, #4]
 801555c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801555e:	4a30      	ldr	r2, [pc, #192]	; (8015620 <ip4_input+0x264>)
 8015560:	693b      	ldr	r3, [r7, #16]
 8015562:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8015564:	4a2e      	ldr	r2, [pc, #184]	; (8015620 <ip4_input+0x264>)
 8015566:	683b      	ldr	r3, [r7, #0]
 8015568:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801556a:	4a2d      	ldr	r2, [pc, #180]	; (8015620 <ip4_input+0x264>)
 801556c:	697b      	ldr	r3, [r7, #20]
 801556e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8015570:	697b      	ldr	r3, [r7, #20]
 8015572:	781b      	ldrb	r3, [r3, #0]
 8015574:	b29b      	uxth	r3, r3
 8015576:	f003 030f 	and.w	r3, r3, #15
 801557a:	b29b      	uxth	r3, r3
 801557c:	009b      	lsls	r3, r3, #2
 801557e:	b29a      	uxth	r2, r3
 8015580:	4b27      	ldr	r3, [pc, #156]	; (8015620 <ip4_input+0x264>)
 8015582:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8015584:	897b      	ldrh	r3, [r7, #10]
 8015586:	425b      	negs	r3, r3
 8015588:	b29b      	uxth	r3, r3
 801558a:	b21b      	sxth	r3, r3
 801558c:	4619      	mov	r1, r3
 801558e:	6878      	ldr	r0, [r7, #4]
 8015590:	f7f9 fe70 	bl	800f274 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8015594:	697b      	ldr	r3, [r7, #20]
 8015596:	7a5b      	ldrb	r3, [r3, #9]
 8015598:	2b01      	cmp	r3, #1
 801559a:	d006      	beq.n	80155aa <ip4_input+0x1ee>
 801559c:	2b06      	cmp	r3, #6
 801559e:	d109      	bne.n	80155b4 <ip4_input+0x1f8>
      break;
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 80155a0:	6839      	ldr	r1, [r7, #0]
 80155a2:	6878      	ldr	r0, [r7, #4]
 80155a4:	f7fb face 	bl	8010b44 <tcp_input>
      break;
 80155a8:	e023      	b.n	80155f2 <ip4_input+0x236>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 80155aa:	6839      	ldr	r1, [r7, #0]
 80155ac:	6878      	ldr	r0, [r7, #4]
 80155ae:	f7ff fd0d 	bl	8014fcc <icmp_input>
      break;
 80155b2:	e01e      	b.n	80155f2 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80155b4:	4b1a      	ldr	r3, [pc, #104]	; (8015620 <ip4_input+0x264>)
 80155b6:	695b      	ldr	r3, [r3, #20]
 80155b8:	6939      	ldr	r1, [r7, #16]
 80155ba:	4618      	mov	r0, r3
 80155bc:	f000 f906 	bl	80157cc <ip4_addr_isbroadcast_u32>
 80155c0:	4603      	mov	r3, r0
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d112      	bne.n	80155ec <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80155c6:	4b16      	ldr	r3, [pc, #88]	; (8015620 <ip4_input+0x264>)
 80155c8:	695b      	ldr	r3, [r3, #20]
 80155ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80155ce:	2be0      	cmp	r3, #224	; 0xe0
 80155d0:	d00c      	beq.n	80155ec <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 80155d2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80155d6:	4619      	mov	r1, r3
 80155d8:	6878      	ldr	r0, [r7, #4]
 80155da:	f7f9 fe5d 	bl	800f298 <pbuf_header_force>
        p->payload = iphdr;
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	697a      	ldr	r2, [r7, #20]
 80155e2:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80155e4:	2102      	movs	r1, #2
 80155e6:	6878      	ldr	r0, [r7, #4]
 80155e8:	f7ff fdf6 	bl	80151d8 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 80155ec:	6878      	ldr	r0, [r7, #4]
 80155ee:	f7f9 fe65 	bl	800f2bc <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80155f2:	4b0b      	ldr	r3, [pc, #44]	; (8015620 <ip4_input+0x264>)
 80155f4:	2200      	movs	r2, #0
 80155f6:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80155f8:	4b09      	ldr	r3, [pc, #36]	; (8015620 <ip4_input+0x264>)
 80155fa:	2200      	movs	r2, #0
 80155fc:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80155fe:	4b08      	ldr	r3, [pc, #32]	; (8015620 <ip4_input+0x264>)
 8015600:	2200      	movs	r2, #0
 8015602:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8015604:	4b06      	ldr	r3, [pc, #24]	; (8015620 <ip4_input+0x264>)
 8015606:	2200      	movs	r2, #0
 8015608:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801560a:	4b05      	ldr	r3, [pc, #20]	; (8015620 <ip4_input+0x264>)
 801560c:	2200      	movs	r2, #0
 801560e:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8015610:	4b03      	ldr	r3, [pc, #12]	; (8015620 <ip4_input+0x264>)
 8015612:	2200      	movs	r2, #0
 8015614:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8015616:	2300      	movs	r3, #0
}
 8015618:	4618      	mov	r0, r3
 801561a:	3718      	adds	r7, #24
 801561c:	46bd      	mov	sp, r7
 801561e:	bd80      	pop	{r7, pc}
 8015620:	200075f8 	.word	0x200075f8
 8015624:	2000ac74 	.word	0x2000ac74

08015628 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b08a      	sub	sp, #40	; 0x28
 801562c:	af04      	add	r7, sp, #16
 801562e:	60f8      	str	r0, [r7, #12]
 8015630:	60b9      	str	r1, [r7, #8]
 8015632:	607a      	str	r2, [r7, #4]
 8015634:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8015636:	68bb      	ldr	r3, [r7, #8]
 8015638:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	2b00      	cmp	r3, #0
 801563e:	d009      	beq.n	8015654 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8015640:	68bb      	ldr	r3, [r7, #8]
 8015642:	2b00      	cmp	r3, #0
 8015644:	d003      	beq.n	801564e <ip4_output_if+0x26>
 8015646:	68bb      	ldr	r3, [r7, #8]
 8015648:	681b      	ldr	r3, [r3, #0]
 801564a:	2b00      	cmp	r3, #0
 801564c:	d102      	bne.n	8015654 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801564e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015650:	3304      	adds	r3, #4
 8015652:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8015654:	78fa      	ldrb	r2, [r7, #3]
 8015656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015658:	9302      	str	r3, [sp, #8]
 801565a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801565e:	9301      	str	r3, [sp, #4]
 8015660:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015664:	9300      	str	r3, [sp, #0]
 8015666:	4613      	mov	r3, r2
 8015668:	687a      	ldr	r2, [r7, #4]
 801566a:	6979      	ldr	r1, [r7, #20]
 801566c:	68f8      	ldr	r0, [r7, #12]
 801566e:	f000 f805 	bl	801567c <ip4_output_if_src>
 8015672:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8015674:	4618      	mov	r0, r3
 8015676:	3718      	adds	r7, #24
 8015678:	46bd      	mov	sp, r7
 801567a:	bd80      	pop	{r7, pc}

0801567c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 801567c:	b580      	push	{r7, lr}
 801567e:	b088      	sub	sp, #32
 8015680:	af00      	add	r7, sp, #0
 8015682:	60f8      	str	r0, [r7, #12]
 8015684:	60b9      	str	r1, [r7, #8]
 8015686:	607a      	str	r2, [r7, #4]
 8015688:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	89db      	ldrh	r3, [r3, #14]
 801568e:	2b01      	cmp	r3, #1
 8015690:	d006      	beq.n	80156a0 <ip4_output_if_src+0x24>
 8015692:	4b48      	ldr	r3, [pc, #288]	; (80157b4 <ip4_output_if_src+0x138>)
 8015694:	f240 3233 	movw	r2, #819	; 0x333
 8015698:	4947      	ldr	r1, [pc, #284]	; (80157b8 <ip4_output_if_src+0x13c>)
 801569a:	4848      	ldr	r0, [pc, #288]	; (80157bc <ip4_output_if_src+0x140>)
 801569c:	f001 fe84 	bl	80173a8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d060      	beq.n	8015768 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80156a6:	2314      	movs	r3, #20
 80156a8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 80156aa:	2114      	movs	r1, #20
 80156ac:	68f8      	ldr	r0, [r7, #12]
 80156ae:	f7f9 fde1 	bl	800f274 <pbuf_header>
 80156b2:	4603      	mov	r3, r0
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	d002      	beq.n	80156be <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80156b8:	f06f 0301 	mvn.w	r3, #1
 80156bc:	e075      	b.n	80157aa <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80156be:	68fb      	ldr	r3, [r7, #12]
 80156c0:	685b      	ldr	r3, [r3, #4]
 80156c2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80156c4:	68fb      	ldr	r3, [r7, #12]
 80156c6:	895b      	ldrh	r3, [r3, #10]
 80156c8:	2b13      	cmp	r3, #19
 80156ca:	d806      	bhi.n	80156da <ip4_output_if_src+0x5e>
 80156cc:	4b39      	ldr	r3, [pc, #228]	; (80157b4 <ip4_output_if_src+0x138>)
 80156ce:	f240 3261 	movw	r2, #865	; 0x361
 80156d2:	493b      	ldr	r1, [pc, #236]	; (80157c0 <ip4_output_if_src+0x144>)
 80156d4:	4839      	ldr	r0, [pc, #228]	; (80157bc <ip4_output_if_src+0x140>)
 80156d6:	f001 fe67 	bl	80173a8 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80156da:	69fb      	ldr	r3, [r7, #28]
 80156dc:	78fa      	ldrb	r2, [r7, #3]
 80156de:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80156e0:	69fb      	ldr	r3, [r7, #28]
 80156e2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80156e6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	681a      	ldr	r2, [r3, #0]
 80156ec:	69fb      	ldr	r3, [r7, #28]
 80156ee:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80156f0:	8b7b      	ldrh	r3, [r7, #26]
 80156f2:	089b      	lsrs	r3, r3, #2
 80156f4:	b29b      	uxth	r3, r3
 80156f6:	b2db      	uxtb	r3, r3
 80156f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80156fc:	b2da      	uxtb	r2, r3
 80156fe:	69fb      	ldr	r3, [r7, #28]
 8015700:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8015702:	69fb      	ldr	r3, [r7, #28]
 8015704:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8015708:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801570a:	68fb      	ldr	r3, [r7, #12]
 801570c:	891b      	ldrh	r3, [r3, #8]
 801570e:	4618      	mov	r0, r3
 8015710:	f7f8 fc44 	bl	800df9c <lwip_htons>
 8015714:	4603      	mov	r3, r0
 8015716:	461a      	mov	r2, r3
 8015718:	69fb      	ldr	r3, [r7, #28]
 801571a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801571c:	69fb      	ldr	r3, [r7, #28]
 801571e:	2200      	movs	r2, #0
 8015720:	719a      	strb	r2, [r3, #6]
 8015722:	2200      	movs	r2, #0
 8015724:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8015726:	4b27      	ldr	r3, [pc, #156]	; (80157c4 <ip4_output_if_src+0x148>)
 8015728:	881b      	ldrh	r3, [r3, #0]
 801572a:	4618      	mov	r0, r3
 801572c:	f7f8 fc36 	bl	800df9c <lwip_htons>
 8015730:	4603      	mov	r3, r0
 8015732:	461a      	mov	r2, r3
 8015734:	69fb      	ldr	r3, [r7, #28]
 8015736:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8015738:	4b22      	ldr	r3, [pc, #136]	; (80157c4 <ip4_output_if_src+0x148>)
 801573a:	881b      	ldrh	r3, [r3, #0]
 801573c:	3301      	adds	r3, #1
 801573e:	b29a      	uxth	r2, r3
 8015740:	4b20      	ldr	r3, [pc, #128]	; (80157c4 <ip4_output_if_src+0x148>)
 8015742:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8015744:	68bb      	ldr	r3, [r7, #8]
 8015746:	2b00      	cmp	r3, #0
 8015748:	d104      	bne.n	8015754 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801574a:	4b1f      	ldr	r3, [pc, #124]	; (80157c8 <ip4_output_if_src+0x14c>)
 801574c:	681a      	ldr	r2, [r3, #0]
 801574e:	69fb      	ldr	r3, [r7, #28]
 8015750:	60da      	str	r2, [r3, #12]
 8015752:	e003      	b.n	801575c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8015754:	68bb      	ldr	r3, [r7, #8]
 8015756:	681a      	ldr	r2, [r3, #0]
 8015758:	69fb      	ldr	r3, [r7, #28]
 801575a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801575c:	69fb      	ldr	r3, [r7, #28]
 801575e:	2200      	movs	r2, #0
 8015760:	729a      	strb	r2, [r3, #10]
 8015762:	2200      	movs	r2, #0
 8015764:	72da      	strb	r2, [r3, #11]
 8015766:	e008      	b.n	801577a <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8015768:	68fb      	ldr	r3, [r7, #12]
 801576a:	685b      	ldr	r3, [r3, #4]
 801576c:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801576e:	69fb      	ldr	r3, [r7, #28]
 8015770:	691b      	ldr	r3, [r3, #16]
 8015772:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8015774:	f107 0314 	add.w	r3, r7, #20
 8015778:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801577a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801577c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801577e:	2b00      	cmp	r3, #0
 8015780:	d00c      	beq.n	801579c <ip4_output_if_src+0x120>
 8015782:	68fb      	ldr	r3, [r7, #12]
 8015784:	891a      	ldrh	r2, [r3, #8]
 8015786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015788:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801578a:	429a      	cmp	r2, r3
 801578c:	d906      	bls.n	801579c <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 801578e:	687a      	ldr	r2, [r7, #4]
 8015790:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015792:	68f8      	ldr	r0, [r7, #12]
 8015794:	f000 fd0a 	bl	80161ac <ip4_frag>
 8015798:	4603      	mov	r3, r0
 801579a:	e006      	b.n	80157aa <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801579c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801579e:	695b      	ldr	r3, [r3, #20]
 80157a0:	687a      	ldr	r2, [r7, #4]
 80157a2:	68f9      	ldr	r1, [r7, #12]
 80157a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80157a6:	4798      	blx	r3
 80157a8:	4603      	mov	r3, r0
}
 80157aa:	4618      	mov	r0, r3
 80157ac:	3720      	adds	r7, #32
 80157ae:	46bd      	mov	sp, r7
 80157b0:	bd80      	pop	{r7, pc}
 80157b2:	bf00      	nop
 80157b4:	08019f0c 	.word	0x08019f0c
 80157b8:	08019f40 	.word	0x08019f40
 80157bc:	08019f4c 	.word	0x08019f4c
 80157c0:	08019f74 	.word	0x08019f74
 80157c4:	2000432e 	.word	0x2000432e
 80157c8:	0801a388 	.word	0x0801a388

080157cc <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80157cc:	b480      	push	{r7}
 80157ce:	b085      	sub	sp, #20
 80157d0:	af00      	add	r7, sp, #0
 80157d2:	6078      	str	r0, [r7, #4]
 80157d4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80157d6:	687b      	ldr	r3, [r7, #4]
 80157d8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80157e0:	d002      	beq.n	80157e8 <ip4_addr_isbroadcast_u32+0x1c>
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d101      	bne.n	80157ec <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80157e8:	2301      	movs	r3, #1
 80157ea:	e02a      	b.n	8015842 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80157ec:	683b      	ldr	r3, [r7, #0]
 80157ee:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80157f2:	f003 0302 	and.w	r3, r3, #2
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d101      	bne.n	80157fe <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80157fa:	2300      	movs	r3, #0
 80157fc:	e021      	b.n	8015842 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80157fe:	683b      	ldr	r3, [r7, #0]
 8015800:	3304      	adds	r3, #4
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	687a      	ldr	r2, [r7, #4]
 8015806:	429a      	cmp	r2, r3
 8015808:	d101      	bne.n	801580e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801580a:	2300      	movs	r3, #0
 801580c:	e019      	b.n	8015842 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801580e:	68fa      	ldr	r2, [r7, #12]
 8015810:	683b      	ldr	r3, [r7, #0]
 8015812:	3304      	adds	r3, #4
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	405a      	eors	r2, r3
 8015818:	683b      	ldr	r3, [r7, #0]
 801581a:	3308      	adds	r3, #8
 801581c:	681b      	ldr	r3, [r3, #0]
 801581e:	4013      	ands	r3, r2
 8015820:	2b00      	cmp	r3, #0
 8015822:	d10d      	bne.n	8015840 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015824:	683b      	ldr	r3, [r7, #0]
 8015826:	3308      	adds	r3, #8
 8015828:	681b      	ldr	r3, [r3, #0]
 801582a:	43da      	mvns	r2, r3
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8015830:	683b      	ldr	r3, [r7, #0]
 8015832:	3308      	adds	r3, #8
 8015834:	681b      	ldr	r3, [r3, #0]
 8015836:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015838:	429a      	cmp	r2, r3
 801583a:	d101      	bne.n	8015840 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801583c:	2301      	movs	r3, #1
 801583e:	e000      	b.n	8015842 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8015840:	2300      	movs	r3, #0
  }
}
 8015842:	4618      	mov	r0, r3
 8015844:	3714      	adds	r7, #20
 8015846:	46bd      	mov	sp, r7
 8015848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801584c:	4770      	bx	lr
	...

08015850 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8015850:	b580      	push	{r7, lr}
 8015852:	b084      	sub	sp, #16
 8015854:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8015856:	2300      	movs	r3, #0
 8015858:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801585a:	4b12      	ldr	r3, [pc, #72]	; (80158a4 <ip_reass_tmr+0x54>)
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8015860:	e018      	b.n	8015894 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	7fdb      	ldrb	r3, [r3, #31]
 8015866:	2b00      	cmp	r3, #0
 8015868:	d00b      	beq.n	8015882 <ip_reass_tmr+0x32>
      r->timer--;
 801586a:	68fb      	ldr	r3, [r7, #12]
 801586c:	7fdb      	ldrb	r3, [r3, #31]
 801586e:	3b01      	subs	r3, #1
 8015870:	b2da      	uxtb	r2, r3
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	681b      	ldr	r3, [r3, #0]
 801587e:	60fb      	str	r3, [r7, #12]
 8015880:	e008      	b.n	8015894 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	681b      	ldr	r3, [r3, #0]
 801588a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801588c:	68b9      	ldr	r1, [r7, #8]
 801588e:	6878      	ldr	r0, [r7, #4]
 8015890:	f000 f80a 	bl	80158a8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8015894:	68fb      	ldr	r3, [r7, #12]
 8015896:	2b00      	cmp	r3, #0
 8015898:	d1e3      	bne.n	8015862 <ip_reass_tmr+0x12>
     }
   }
}
 801589a:	bf00      	nop
 801589c:	3710      	adds	r7, #16
 801589e:	46bd      	mov	sp, r7
 80158a0:	bd80      	pop	{r7, pc}
 80158a2:	bf00      	nop
 80158a4:	20004330 	.word	0x20004330

080158a8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80158a8:	b580      	push	{r7, lr}
 80158aa:	b088      	sub	sp, #32
 80158ac:	af00      	add	r7, sp, #0
 80158ae:	6078      	str	r0, [r7, #4]
 80158b0:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80158b2:	2300      	movs	r3, #0
 80158b4:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80158b6:	683a      	ldr	r2, [r7, #0]
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	429a      	cmp	r2, r3
 80158bc:	d105      	bne.n	80158ca <ip_reass_free_complete_datagram+0x22>
 80158be:	4b45      	ldr	r3, [pc, #276]	; (80159d4 <ip_reass_free_complete_datagram+0x12c>)
 80158c0:	22ab      	movs	r2, #171	; 0xab
 80158c2:	4945      	ldr	r1, [pc, #276]	; (80159d8 <ip_reass_free_complete_datagram+0x130>)
 80158c4:	4845      	ldr	r0, [pc, #276]	; (80159dc <ip_reass_free_complete_datagram+0x134>)
 80158c6:	f001 fd6f 	bl	80173a8 <iprintf>
  if (prev != NULL) {
 80158ca:	683b      	ldr	r3, [r7, #0]
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d00a      	beq.n	80158e6 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80158d0:	683b      	ldr	r3, [r7, #0]
 80158d2:	681b      	ldr	r3, [r3, #0]
 80158d4:	687a      	ldr	r2, [r7, #4]
 80158d6:	429a      	cmp	r2, r3
 80158d8:	d005      	beq.n	80158e6 <ip_reass_free_complete_datagram+0x3e>
 80158da:	4b3e      	ldr	r3, [pc, #248]	; (80159d4 <ip_reass_free_complete_datagram+0x12c>)
 80158dc:	22ad      	movs	r2, #173	; 0xad
 80158de:	4940      	ldr	r1, [pc, #256]	; (80159e0 <ip_reass_free_complete_datagram+0x138>)
 80158e0:	483e      	ldr	r0, [pc, #248]	; (80159dc <ip_reass_free_complete_datagram+0x134>)
 80158e2:	f001 fd61 	bl	80173a8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	685b      	ldr	r3, [r3, #4]
 80158ea:	685b      	ldr	r3, [r3, #4]
 80158ec:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80158ee:	697b      	ldr	r3, [r7, #20]
 80158f0:	889b      	ldrh	r3, [r3, #4]
 80158f2:	b29b      	uxth	r3, r3
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d12a      	bne.n	801594e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	685b      	ldr	r3, [r3, #4]
 80158fc:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80158fe:	697b      	ldr	r3, [r7, #20]
 8015900:	681a      	ldr	r2, [r3, #0]
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8015906:	69bb      	ldr	r3, [r7, #24]
 8015908:	6858      	ldr	r0, [r3, #4]
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	3308      	adds	r3, #8
 801590e:	2214      	movs	r2, #20
 8015910:	4619      	mov	r1, r3
 8015912:	f001 fc8e 	bl	8017232 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8015916:	2101      	movs	r1, #1
 8015918:	69b8      	ldr	r0, [r7, #24]
 801591a:	f7ff fc6d 	bl	80151f8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801591e:	69b8      	ldr	r0, [r7, #24]
 8015920:	f7f9 fd66 	bl	800f3f0 <pbuf_clen>
 8015924:	4603      	mov	r3, r0
 8015926:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015928:	8bfa      	ldrh	r2, [r7, #30]
 801592a:	8a7b      	ldrh	r3, [r7, #18]
 801592c:	4413      	add	r3, r2
 801592e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015932:	db05      	blt.n	8015940 <ip_reass_free_complete_datagram+0x98>
 8015934:	4b27      	ldr	r3, [pc, #156]	; (80159d4 <ip_reass_free_complete_datagram+0x12c>)
 8015936:	22bc      	movs	r2, #188	; 0xbc
 8015938:	492a      	ldr	r1, [pc, #168]	; (80159e4 <ip_reass_free_complete_datagram+0x13c>)
 801593a:	4828      	ldr	r0, [pc, #160]	; (80159dc <ip_reass_free_complete_datagram+0x134>)
 801593c:	f001 fd34 	bl	80173a8 <iprintf>
    pbufs_freed += clen;
 8015940:	8bfa      	ldrh	r2, [r7, #30]
 8015942:	8a7b      	ldrh	r3, [r7, #18]
 8015944:	4413      	add	r3, r2
 8015946:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015948:	69b8      	ldr	r0, [r7, #24]
 801594a:	f7f9 fcb7 	bl	800f2bc <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	685b      	ldr	r3, [r3, #4]
 8015952:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8015954:	e01f      	b.n	8015996 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8015956:	69bb      	ldr	r3, [r7, #24]
 8015958:	685b      	ldr	r3, [r3, #4]
 801595a:	617b      	str	r3, [r7, #20]
    pcur = p;
 801595c:	69bb      	ldr	r3, [r7, #24]
 801595e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8015960:	697b      	ldr	r3, [r7, #20]
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8015966:	68f8      	ldr	r0, [r7, #12]
 8015968:	f7f9 fd42 	bl	800f3f0 <pbuf_clen>
 801596c:	4603      	mov	r3, r0
 801596e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015970:	8bfa      	ldrh	r2, [r7, #30]
 8015972:	8a7b      	ldrh	r3, [r7, #18]
 8015974:	4413      	add	r3, r2
 8015976:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801597a:	db05      	blt.n	8015988 <ip_reass_free_complete_datagram+0xe0>
 801597c:	4b15      	ldr	r3, [pc, #84]	; (80159d4 <ip_reass_free_complete_datagram+0x12c>)
 801597e:	22cc      	movs	r2, #204	; 0xcc
 8015980:	4918      	ldr	r1, [pc, #96]	; (80159e4 <ip_reass_free_complete_datagram+0x13c>)
 8015982:	4816      	ldr	r0, [pc, #88]	; (80159dc <ip_reass_free_complete_datagram+0x134>)
 8015984:	f001 fd10 	bl	80173a8 <iprintf>
    pbufs_freed += clen;
 8015988:	8bfa      	ldrh	r2, [r7, #30]
 801598a:	8a7b      	ldrh	r3, [r7, #18]
 801598c:	4413      	add	r3, r2
 801598e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8015990:	68f8      	ldr	r0, [r7, #12]
 8015992:	f7f9 fc93 	bl	800f2bc <pbuf_free>
  while (p != NULL) {
 8015996:	69bb      	ldr	r3, [r7, #24]
 8015998:	2b00      	cmp	r3, #0
 801599a:	d1dc      	bne.n	8015956 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801599c:	6839      	ldr	r1, [r7, #0]
 801599e:	6878      	ldr	r0, [r7, #4]
 80159a0:	f000 f8c2 	bl	8015b28 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 80159a4:	4b10      	ldr	r3, [pc, #64]	; (80159e8 <ip_reass_free_complete_datagram+0x140>)
 80159a6:	881b      	ldrh	r3, [r3, #0]
 80159a8:	8bfa      	ldrh	r2, [r7, #30]
 80159aa:	429a      	cmp	r2, r3
 80159ac:	d905      	bls.n	80159ba <ip_reass_free_complete_datagram+0x112>
 80159ae:	4b09      	ldr	r3, [pc, #36]	; (80159d4 <ip_reass_free_complete_datagram+0x12c>)
 80159b0:	22d2      	movs	r2, #210	; 0xd2
 80159b2:	490e      	ldr	r1, [pc, #56]	; (80159ec <ip_reass_free_complete_datagram+0x144>)
 80159b4:	4809      	ldr	r0, [pc, #36]	; (80159dc <ip_reass_free_complete_datagram+0x134>)
 80159b6:	f001 fcf7 	bl	80173a8 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 80159ba:	4b0b      	ldr	r3, [pc, #44]	; (80159e8 <ip_reass_free_complete_datagram+0x140>)
 80159bc:	881a      	ldrh	r2, [r3, #0]
 80159be:	8bfb      	ldrh	r3, [r7, #30]
 80159c0:	1ad3      	subs	r3, r2, r3
 80159c2:	b29a      	uxth	r2, r3
 80159c4:	4b08      	ldr	r3, [pc, #32]	; (80159e8 <ip_reass_free_complete_datagram+0x140>)
 80159c6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80159c8:	8bfb      	ldrh	r3, [r7, #30]
}
 80159ca:	4618      	mov	r0, r3
 80159cc:	3720      	adds	r7, #32
 80159ce:	46bd      	mov	sp, r7
 80159d0:	bd80      	pop	{r7, pc}
 80159d2:	bf00      	nop
 80159d4:	08019fa4 	.word	0x08019fa4
 80159d8:	08019fe0 	.word	0x08019fe0
 80159dc:	08019fec 	.word	0x08019fec
 80159e0:	0801a014 	.word	0x0801a014
 80159e4:	0801a028 	.word	0x0801a028
 80159e8:	20004334 	.word	0x20004334
 80159ec:	0801a048 	.word	0x0801a048

080159f0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b08a      	sub	sp, #40	; 0x28
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]
 80159f8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80159fa:	2300      	movs	r3, #0
 80159fc:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80159fe:	2300      	movs	r3, #0
 8015a00:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8015a02:	2300      	movs	r3, #0
 8015a04:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8015a06:	2300      	movs	r3, #0
 8015a08:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8015a0a:	2300      	movs	r3, #0
 8015a0c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8015a0e:	4b28      	ldr	r3, [pc, #160]	; (8015ab0 <ip_reass_remove_oldest_datagram+0xc0>)
 8015a10:	681b      	ldr	r3, [r3, #0]
 8015a12:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8015a14:	e030      	b.n	8015a78 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8015a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a18:	695a      	ldr	r2, [r3, #20]
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	68db      	ldr	r3, [r3, #12]
 8015a1e:	429a      	cmp	r2, r3
 8015a20:	d10c      	bne.n	8015a3c <ip_reass_remove_oldest_datagram+0x4c>
 8015a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a24:	699a      	ldr	r2, [r3, #24]
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	691b      	ldr	r3, [r3, #16]
 8015a2a:	429a      	cmp	r2, r3
 8015a2c:	d106      	bne.n	8015a3c <ip_reass_remove_oldest_datagram+0x4c>
 8015a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a30:	899a      	ldrh	r2, [r3, #12]
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	889b      	ldrh	r3, [r3, #4]
 8015a36:	b29b      	uxth	r3, r3
 8015a38:	429a      	cmp	r2, r3
 8015a3a:	d014      	beq.n	8015a66 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015a3c:	693b      	ldr	r3, [r7, #16]
 8015a3e:	3301      	adds	r3, #1
 8015a40:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8015a42:	6a3b      	ldr	r3, [r7, #32]
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d104      	bne.n	8015a52 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a4a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015a4c:	69fb      	ldr	r3, [r7, #28]
 8015a4e:	61bb      	str	r3, [r7, #24]
 8015a50:	e009      	b.n	8015a66 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8015a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a54:	7fda      	ldrb	r2, [r3, #31]
 8015a56:	6a3b      	ldr	r3, [r7, #32]
 8015a58:	7fdb      	ldrb	r3, [r3, #31]
 8015a5a:	429a      	cmp	r2, r3
 8015a5c:	d803      	bhi.n	8015a66 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8015a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a60:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015a62:	69fb      	ldr	r3, [r7, #28]
 8015a64:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8015a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d001      	beq.n	8015a72 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8015a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a70:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8015a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8015a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	d1cb      	bne.n	8015a16 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8015a7e:	6a3b      	ldr	r3, [r7, #32]
 8015a80:	2b00      	cmp	r3, #0
 8015a82:	d008      	beq.n	8015a96 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8015a84:	69b9      	ldr	r1, [r7, #24]
 8015a86:	6a38      	ldr	r0, [r7, #32]
 8015a88:	f7ff ff0e 	bl	80158a8 <ip_reass_free_complete_datagram>
 8015a8c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8015a8e:	697a      	ldr	r2, [r7, #20]
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	4413      	add	r3, r2
 8015a94:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015a96:	697a      	ldr	r2, [r7, #20]
 8015a98:	683b      	ldr	r3, [r7, #0]
 8015a9a:	429a      	cmp	r2, r3
 8015a9c:	da02      	bge.n	8015aa4 <ip_reass_remove_oldest_datagram+0xb4>
 8015a9e:	693b      	ldr	r3, [r7, #16]
 8015aa0:	2b01      	cmp	r3, #1
 8015aa2:	dcac      	bgt.n	80159fe <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015aa4:	697b      	ldr	r3, [r7, #20]
}
 8015aa6:	4618      	mov	r0, r3
 8015aa8:	3728      	adds	r7, #40	; 0x28
 8015aaa:	46bd      	mov	sp, r7
 8015aac:	bd80      	pop	{r7, pc}
 8015aae:	bf00      	nop
 8015ab0:	20004330 	.word	0x20004330

08015ab4 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8015ab4:	b580      	push	{r7, lr}
 8015ab6:	b084      	sub	sp, #16
 8015ab8:	af00      	add	r7, sp, #0
 8015aba:	6078      	str	r0, [r7, #4]
 8015abc:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015abe:	2003      	movs	r0, #3
 8015ac0:	f7f8 fe58 	bl	800e774 <memp_malloc>
 8015ac4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d110      	bne.n	8015aee <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8015acc:	6839      	ldr	r1, [r7, #0]
 8015ace:	6878      	ldr	r0, [r7, #4]
 8015ad0:	f7ff ff8e 	bl	80159f0 <ip_reass_remove_oldest_datagram>
 8015ad4:	4602      	mov	r2, r0
 8015ad6:	683b      	ldr	r3, [r7, #0]
 8015ad8:	4293      	cmp	r3, r2
 8015ada:	dc03      	bgt.n	8015ae4 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015adc:	2003      	movs	r0, #3
 8015ade:	f7f8 fe49 	bl	800e774 <memp_malloc>
 8015ae2:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8015ae4:	68fb      	ldr	r3, [r7, #12]
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d101      	bne.n	8015aee <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8015aea:	2300      	movs	r3, #0
 8015aec:	e016      	b.n	8015b1c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8015aee:	2220      	movs	r2, #32
 8015af0:	2100      	movs	r1, #0
 8015af2:	68f8      	ldr	r0, [r7, #12]
 8015af4:	f001 fba8 	bl	8017248 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	2203      	movs	r2, #3
 8015afc:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8015afe:	4b09      	ldr	r3, [pc, #36]	; (8015b24 <ip_reass_enqueue_new_datagram+0x70>)
 8015b00:	681a      	ldr	r2, [r3, #0]
 8015b02:	68fb      	ldr	r3, [r7, #12]
 8015b04:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8015b06:	4a07      	ldr	r2, [pc, #28]	; (8015b24 <ip_reass_enqueue_new_datagram+0x70>)
 8015b08:	68fb      	ldr	r3, [r7, #12]
 8015b0a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8015b0c:	68fb      	ldr	r3, [r7, #12]
 8015b0e:	3308      	adds	r3, #8
 8015b10:	2214      	movs	r2, #20
 8015b12:	6879      	ldr	r1, [r7, #4]
 8015b14:	4618      	mov	r0, r3
 8015b16:	f001 fb8c 	bl	8017232 <memcpy>
  return ipr;
 8015b1a:	68fb      	ldr	r3, [r7, #12]
}
 8015b1c:	4618      	mov	r0, r3
 8015b1e:	3710      	adds	r7, #16
 8015b20:	46bd      	mov	sp, r7
 8015b22:	bd80      	pop	{r7, pc}
 8015b24:	20004330 	.word	0x20004330

08015b28 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015b28:	b580      	push	{r7, lr}
 8015b2a:	b082      	sub	sp, #8
 8015b2c:	af00      	add	r7, sp, #0
 8015b2e:	6078      	str	r0, [r7, #4]
 8015b30:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8015b32:	4b10      	ldr	r3, [pc, #64]	; (8015b74 <ip_reass_dequeue_datagram+0x4c>)
 8015b34:	681b      	ldr	r3, [r3, #0]
 8015b36:	687a      	ldr	r2, [r7, #4]
 8015b38:	429a      	cmp	r2, r3
 8015b3a:	d104      	bne.n	8015b46 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	4a0c      	ldr	r2, [pc, #48]	; (8015b74 <ip_reass_dequeue_datagram+0x4c>)
 8015b42:	6013      	str	r3, [r2, #0]
 8015b44:	e00d      	b.n	8015b62 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8015b46:	683b      	ldr	r3, [r7, #0]
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d106      	bne.n	8015b5a <ip_reass_dequeue_datagram+0x32>
 8015b4c:	4b0a      	ldr	r3, [pc, #40]	; (8015b78 <ip_reass_dequeue_datagram+0x50>)
 8015b4e:	f240 1245 	movw	r2, #325	; 0x145
 8015b52:	490a      	ldr	r1, [pc, #40]	; (8015b7c <ip_reass_dequeue_datagram+0x54>)
 8015b54:	480a      	ldr	r0, [pc, #40]	; (8015b80 <ip_reass_dequeue_datagram+0x58>)
 8015b56:	f001 fc27 	bl	80173a8 <iprintf>
    prev->next = ipr->next;
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	681a      	ldr	r2, [r3, #0]
 8015b5e:	683b      	ldr	r3, [r7, #0]
 8015b60:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8015b62:	6879      	ldr	r1, [r7, #4]
 8015b64:	2003      	movs	r0, #3
 8015b66:	f7f8 fe57 	bl	800e818 <memp_free>
}
 8015b6a:	bf00      	nop
 8015b6c:	3708      	adds	r7, #8
 8015b6e:	46bd      	mov	sp, r7
 8015b70:	bd80      	pop	{r7, pc}
 8015b72:	bf00      	nop
 8015b74:	20004330 	.word	0x20004330
 8015b78:	08019fa4 	.word	0x08019fa4
 8015b7c:	0801a064 	.word	0x0801a064
 8015b80:	08019fec 	.word	0x08019fec

08015b84 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8015b84:	b580      	push	{r7, lr}
 8015b86:	b08c      	sub	sp, #48	; 0x30
 8015b88:	af00      	add	r7, sp, #0
 8015b8a:	60f8      	str	r0, [r7, #12]
 8015b8c:	60b9      	str	r1, [r7, #8]
 8015b8e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8015b90:	2300      	movs	r3, #0
 8015b92:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015b94:	2301      	movs	r3, #1
 8015b96:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8015b98:	68bb      	ldr	r3, [r7, #8]
 8015b9a:	685b      	ldr	r3, [r3, #4]
 8015b9c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8015b9e:	69fb      	ldr	r3, [r7, #28]
 8015ba0:	885b      	ldrh	r3, [r3, #2]
 8015ba2:	b29b      	uxth	r3, r3
 8015ba4:	4618      	mov	r0, r3
 8015ba6:	f7f8 f9f9 	bl	800df9c <lwip_htons>
 8015baa:	4603      	mov	r3, r0
 8015bac:	461a      	mov	r2, r3
 8015bae:	69fb      	ldr	r3, [r7, #28]
 8015bb0:	781b      	ldrb	r3, [r3, #0]
 8015bb2:	b29b      	uxth	r3, r3
 8015bb4:	f003 030f 	and.w	r3, r3, #15
 8015bb8:	b29b      	uxth	r3, r3
 8015bba:	009b      	lsls	r3, r3, #2
 8015bbc:	b29b      	uxth	r3, r3
 8015bbe:	1ad3      	subs	r3, r2, r3
 8015bc0:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8015bc2:	69fb      	ldr	r3, [r7, #28]
 8015bc4:	88db      	ldrh	r3, [r3, #6]
 8015bc6:	b29b      	uxth	r3, r3
 8015bc8:	4618      	mov	r0, r3
 8015bca:	f7f8 f9e7 	bl	800df9c <lwip_htons>
 8015bce:	4603      	mov	r3, r0
 8015bd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015bd4:	b29b      	uxth	r3, r3
 8015bd6:	00db      	lsls	r3, r3, #3
 8015bd8:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8015bda:	68bb      	ldr	r3, [r7, #8]
 8015bdc:	685b      	ldr	r3, [r3, #4]
 8015bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8015be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015be2:	2200      	movs	r2, #0
 8015be4:	701a      	strb	r2, [r3, #0]
 8015be6:	2200      	movs	r2, #0
 8015be8:	705a      	strb	r2, [r3, #1]
 8015bea:	2200      	movs	r2, #0
 8015bec:	709a      	strb	r2, [r3, #2]
 8015bee:	2200      	movs	r2, #0
 8015bf0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8015bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015bf4:	8b3a      	ldrh	r2, [r7, #24]
 8015bf6:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8015bf8:	8b3a      	ldrh	r2, [r7, #24]
 8015bfa:	8b7b      	ldrh	r3, [r7, #26]
 8015bfc:	4413      	add	r3, r2
 8015bfe:	b29a      	uxth	r2, r3
 8015c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c02:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	685b      	ldr	r3, [r3, #4]
 8015c08:	627b      	str	r3, [r7, #36]	; 0x24
 8015c0a:	e061      	b.n	8015cd0 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8015c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c0e:	685b      	ldr	r3, [r3, #4]
 8015c10:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 8015c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c14:	889b      	ldrh	r3, [r3, #4]
 8015c16:	b29a      	uxth	r2, r3
 8015c18:	697b      	ldr	r3, [r7, #20]
 8015c1a:	889b      	ldrh	r3, [r3, #4]
 8015c1c:	b29b      	uxth	r3, r3
 8015c1e:	429a      	cmp	r2, r3
 8015c20:	d232      	bcs.n	8015c88 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015c26:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8015c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	d01f      	beq.n	8015c6e <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8015c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c30:	889b      	ldrh	r3, [r3, #4]
 8015c32:	b29a      	uxth	r2, r3
 8015c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c36:	88db      	ldrh	r3, [r3, #6]
 8015c38:	b29b      	uxth	r3, r3
 8015c3a:	429a      	cmp	r2, r3
 8015c3c:	f0c0 80e3 	bcc.w	8015e06 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 8015c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c42:	88db      	ldrh	r3, [r3, #6]
 8015c44:	b29a      	uxth	r2, r3
 8015c46:	697b      	ldr	r3, [r7, #20]
 8015c48:	889b      	ldrh	r3, [r3, #4]
 8015c4a:	b29b      	uxth	r3, r3
 8015c4c:	429a      	cmp	r2, r3
 8015c4e:	f200 80da 	bhi.w	8015e06 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c54:	68ba      	ldr	r2, [r7, #8]
 8015c56:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8015c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c5a:	88db      	ldrh	r3, [r3, #6]
 8015c5c:	b29a      	uxth	r2, r3
 8015c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c60:	889b      	ldrh	r3, [r3, #4]
 8015c62:	b29b      	uxth	r3, r3
 8015c64:	429a      	cmp	r2, r3
 8015c66:	d037      	beq.n	8015cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015c68:	2300      	movs	r3, #0
 8015c6a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015c6c:	e034      	b.n	8015cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 8015c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c70:	88db      	ldrh	r3, [r3, #6]
 8015c72:	b29a      	uxth	r2, r3
 8015c74:	697b      	ldr	r3, [r7, #20]
 8015c76:	889b      	ldrh	r3, [r3, #4]
 8015c78:	b29b      	uxth	r3, r3
 8015c7a:	429a      	cmp	r2, r3
 8015c7c:	f200 80c5 	bhi.w	8015e0a <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 8015c80:	68fb      	ldr	r3, [r7, #12]
 8015c82:	68ba      	ldr	r2, [r7, #8]
 8015c84:	605a      	str	r2, [r3, #4]
      break;
 8015c86:	e027      	b.n	8015cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8015c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c8a:	889b      	ldrh	r3, [r3, #4]
 8015c8c:	b29a      	uxth	r2, r3
 8015c8e:	697b      	ldr	r3, [r7, #20]
 8015c90:	889b      	ldrh	r3, [r3, #4]
 8015c92:	b29b      	uxth	r3, r3
 8015c94:	429a      	cmp	r2, r3
 8015c96:	f000 80ba 	beq.w	8015e0e <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8015c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c9c:	889b      	ldrh	r3, [r3, #4]
 8015c9e:	b29a      	uxth	r2, r3
 8015ca0:	697b      	ldr	r3, [r7, #20]
 8015ca2:	88db      	ldrh	r3, [r3, #6]
 8015ca4:	b29b      	uxth	r3, r3
 8015ca6:	429a      	cmp	r2, r3
 8015ca8:	f0c0 80b3 	bcc.w	8015e12 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8015cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d009      	beq.n	8015cc6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8015cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015cb4:	88db      	ldrh	r3, [r3, #6]
 8015cb6:	b29a      	uxth	r2, r3
 8015cb8:	697b      	ldr	r3, [r7, #20]
 8015cba:	889b      	ldrh	r3, [r3, #4]
 8015cbc:	b29b      	uxth	r3, r3
 8015cbe:	429a      	cmp	r2, r3
 8015cc0:	d001      	beq.n	8015cc6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8015cc6:	697b      	ldr	r3, [r7, #20]
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8015ccc:	697b      	ldr	r3, [r7, #20]
 8015cce:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8015cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d19a      	bne.n	8015c0c <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8015cd6:	e000      	b.n	8015cda <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8015cd8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8015cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d12d      	bne.n	8015d3c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8015ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d01c      	beq.n	8015d20 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8015ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ce8:	88db      	ldrh	r3, [r3, #6]
 8015cea:	b29a      	uxth	r2, r3
 8015cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cee:	889b      	ldrh	r3, [r3, #4]
 8015cf0:	b29b      	uxth	r3, r3
 8015cf2:	429a      	cmp	r2, r3
 8015cf4:	d906      	bls.n	8015d04 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8015cf6:	4b51      	ldr	r3, [pc, #324]	; (8015e3c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8015cf8:	f240 12ab 	movw	r2, #427	; 0x1ab
 8015cfc:	4950      	ldr	r1, [pc, #320]	; (8015e40 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015cfe:	4851      	ldr	r0, [pc, #324]	; (8015e44 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8015d00:	f001 fb52 	bl	80173a8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d06:	68ba      	ldr	r2, [r7, #8]
 8015d08:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8015d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d0c:	88db      	ldrh	r3, [r3, #6]
 8015d0e:	b29a      	uxth	r2, r3
 8015d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d12:	889b      	ldrh	r3, [r3, #4]
 8015d14:	b29b      	uxth	r3, r3
 8015d16:	429a      	cmp	r2, r3
 8015d18:	d010      	beq.n	8015d3c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8015d1a:	2300      	movs	r3, #0
 8015d1c:	623b      	str	r3, [r7, #32]
 8015d1e:	e00d      	b.n	8015d3c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	685b      	ldr	r3, [r3, #4]
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d006      	beq.n	8015d36 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8015d28:	4b44      	ldr	r3, [pc, #272]	; (8015e3c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8015d2a:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 8015d2e:	4946      	ldr	r1, [pc, #280]	; (8015e48 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015d30:	4844      	ldr	r0, [pc, #272]	; (8015e44 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8015d32:	f001 fb39 	bl	80173a8 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015d36:	68fb      	ldr	r3, [r7, #12]
 8015d38:	68ba      	ldr	r2, [r7, #8]
 8015d3a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d105      	bne.n	8015d4e <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	7f9b      	ldrb	r3, [r3, #30]
 8015d46:	f003 0301 	and.w	r3, r3, #1
 8015d4a:	2b00      	cmp	r3, #0
 8015d4c:	d059      	beq.n	8015e02 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 8015d4e:	6a3b      	ldr	r3, [r7, #32]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d04f      	beq.n	8015df4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8015d54:	68fb      	ldr	r3, [r7, #12]
 8015d56:	685b      	ldr	r3, [r3, #4]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d006      	beq.n	8015d6a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8015d5c:	68fb      	ldr	r3, [r7, #12]
 8015d5e:	685b      	ldr	r3, [r3, #4]
 8015d60:	685b      	ldr	r3, [r3, #4]
 8015d62:	889b      	ldrh	r3, [r3, #4]
 8015d64:	b29b      	uxth	r3, r3
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d002      	beq.n	8015d70 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8015d6a:	2300      	movs	r3, #0
 8015d6c:	623b      	str	r3, [r7, #32]
 8015d6e:	e041      	b.n	8015df4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8015d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d72:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8015d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8015d7a:	e012      	b.n	8015da2 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8015d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d7e:	685b      	ldr	r3, [r3, #4]
 8015d80:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8015d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d84:	88db      	ldrh	r3, [r3, #6]
 8015d86:	b29a      	uxth	r2, r3
 8015d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d8a:	889b      	ldrh	r3, [r3, #4]
 8015d8c:	b29b      	uxth	r3, r3
 8015d8e:	429a      	cmp	r2, r3
 8015d90:	d002      	beq.n	8015d98 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8015d92:	2300      	movs	r3, #0
 8015d94:	623b      	str	r3, [r7, #32]
            break;
 8015d96:	e007      	b.n	8015da8 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8015d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d9a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8015d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d9e:	681b      	ldr	r3, [r3, #0]
 8015da0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8015da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d1e9      	bne.n	8015d7c <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8015da8:	6a3b      	ldr	r3, [r7, #32]
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	d022      	beq.n	8015df4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	685b      	ldr	r3, [r3, #4]
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d106      	bne.n	8015dc4 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8015db6:	4b21      	ldr	r3, [pc, #132]	; (8015e3c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8015db8:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8015dbc:	4923      	ldr	r1, [pc, #140]	; (8015e4c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8015dbe:	4821      	ldr	r0, [pc, #132]	; (8015e44 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8015dc0:	f001 faf2 	bl	80173a8 <iprintf>
          LWIP_ASSERT("sanity check",
 8015dc4:	68fb      	ldr	r3, [r7, #12]
 8015dc6:	685b      	ldr	r3, [r3, #4]
 8015dc8:	685b      	ldr	r3, [r3, #4]
 8015dca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015dcc:	429a      	cmp	r2, r3
 8015dce:	d106      	bne.n	8015dde <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8015dd0:	4b1a      	ldr	r3, [pc, #104]	; (8015e3c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8015dd2:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8015dd6:	491d      	ldr	r1, [pc, #116]	; (8015e4c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8015dd8:	481a      	ldr	r0, [pc, #104]	; (8015e44 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8015dda:	f001 fae5 	bl	80173a8 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8015dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d006      	beq.n	8015df4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8015de6:	4b15      	ldr	r3, [pc, #84]	; (8015e3c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8015de8:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8015dec:	4918      	ldr	r1, [pc, #96]	; (8015e50 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8015dee:	4815      	ldr	r0, [pc, #84]	; (8015e44 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8015df0:	f001 fada 	bl	80173a8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8015df4:	6a3b      	ldr	r3, [r7, #32]
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	bf14      	ite	ne
 8015dfa:	2301      	movne	r3, #1
 8015dfc:	2300      	moveq	r3, #0
 8015dfe:	b2db      	uxtb	r3, r3
 8015e00:	e018      	b.n	8015e34 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8015e02:	2300      	movs	r3, #0
 8015e04:	e016      	b.n	8015e34 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8015e06:	bf00      	nop
 8015e08:	e004      	b.n	8015e14 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8015e0a:	bf00      	nop
 8015e0c:	e002      	b.n	8015e14 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8015e0e:	bf00      	nop
 8015e10:	e000      	b.n	8015e14 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8015e12:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8015e14:	68b8      	ldr	r0, [r7, #8]
 8015e16:	f7f9 faeb 	bl	800f3f0 <pbuf_clen>
 8015e1a:	4603      	mov	r3, r0
 8015e1c:	461a      	mov	r2, r3
 8015e1e:	4b0d      	ldr	r3, [pc, #52]	; (8015e54 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8015e20:	881b      	ldrh	r3, [r3, #0]
 8015e22:	1a9b      	subs	r3, r3, r2
 8015e24:	b29a      	uxth	r2, r3
 8015e26:	4b0b      	ldr	r3, [pc, #44]	; (8015e54 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8015e28:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 8015e2a:	68b8      	ldr	r0, [r7, #8]
 8015e2c:	f7f9 fa46 	bl	800f2bc <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015e30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8015e34:	4618      	mov	r0, r3
 8015e36:	3730      	adds	r7, #48	; 0x30
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	bd80      	pop	{r7, pc}
 8015e3c:	08019fa4 	.word	0x08019fa4
 8015e40:	0801a080 	.word	0x0801a080
 8015e44:	08019fec 	.word	0x08019fec
 8015e48:	0801a0a0 	.word	0x0801a0a0
 8015e4c:	0801a0d8 	.word	0x0801a0d8
 8015e50:	0801a0e8 	.word	0x0801a0e8
 8015e54:	20004334 	.word	0x20004334

08015e58 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8015e58:	b580      	push	{r7, lr}
 8015e5a:	b08e      	sub	sp, #56	; 0x38
 8015e5c:	af00      	add	r7, sp, #0
 8015e5e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	685b      	ldr	r3, [r3, #4]
 8015e64:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8015e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e68:	781b      	ldrb	r3, [r3, #0]
 8015e6a:	f003 030f 	and.w	r3, r3, #15
 8015e6e:	009b      	lsls	r3, r3, #2
 8015e70:	2b14      	cmp	r3, #20
 8015e72:	f040 8131 	bne.w	80160d8 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8015e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e78:	88db      	ldrh	r3, [r3, #6]
 8015e7a:	b29b      	uxth	r3, r3
 8015e7c:	4618      	mov	r0, r3
 8015e7e:	f7f8 f88d 	bl	800df9c <lwip_htons>
 8015e82:	4603      	mov	r3, r0
 8015e84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015e88:	b29b      	uxth	r3, r3
 8015e8a:	00db      	lsls	r3, r3, #3
 8015e8c:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8015e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e90:	885b      	ldrh	r3, [r3, #2]
 8015e92:	b29b      	uxth	r3, r3
 8015e94:	4618      	mov	r0, r3
 8015e96:	f7f8 f881 	bl	800df9c <lwip_htons>
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	461a      	mov	r2, r3
 8015e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ea0:	781b      	ldrb	r3, [r3, #0]
 8015ea2:	b29b      	uxth	r3, r3
 8015ea4:	f003 030f 	and.w	r3, r3, #15
 8015ea8:	b29b      	uxth	r3, r3
 8015eaa:	009b      	lsls	r3, r3, #2
 8015eac:	b29b      	uxth	r3, r3
 8015eae:	1ad3      	subs	r3, r2, r3
 8015eb0:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8015eb2:	6878      	ldr	r0, [r7, #4]
 8015eb4:	f7f9 fa9c 	bl	800f3f0 <pbuf_clen>
 8015eb8:	4603      	mov	r3, r0
 8015eba:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8015ebc:	4b8d      	ldr	r3, [pc, #564]	; (80160f4 <ip4_reass+0x29c>)
 8015ebe:	881b      	ldrh	r3, [r3, #0]
 8015ec0:	461a      	mov	r2, r3
 8015ec2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015ec4:	4413      	add	r3, r2
 8015ec6:	2b0a      	cmp	r3, #10
 8015ec8:	dd10      	ble.n	8015eec <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015eca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015ecc:	4619      	mov	r1, r3
 8015ece:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015ed0:	f7ff fd8e 	bl	80159f0 <ip_reass_remove_oldest_datagram>
 8015ed4:	4603      	mov	r3, r0
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	f000 8100 	beq.w	80160dc <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8015edc:	4b85      	ldr	r3, [pc, #532]	; (80160f4 <ip4_reass+0x29c>)
 8015ede:	881b      	ldrh	r3, [r3, #0]
 8015ee0:	461a      	mov	r2, r3
 8015ee2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015ee4:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015ee6:	2b0a      	cmp	r3, #10
 8015ee8:	f300 80f8 	bgt.w	80160dc <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015eec:	4b82      	ldr	r3, [pc, #520]	; (80160f8 <ip4_reass+0x2a0>)
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	633b      	str	r3, [r7, #48]	; 0x30
 8015ef2:	e015      	b.n	8015f20 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8015ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015ef6:	695a      	ldr	r2, [r3, #20]
 8015ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015efa:	68db      	ldr	r3, [r3, #12]
 8015efc:	429a      	cmp	r2, r3
 8015efe:	d10c      	bne.n	8015f1a <ip4_reass+0xc2>
 8015f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f02:	699a      	ldr	r2, [r3, #24]
 8015f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f06:	691b      	ldr	r3, [r3, #16]
 8015f08:	429a      	cmp	r2, r3
 8015f0a:	d106      	bne.n	8015f1a <ip4_reass+0xc2>
 8015f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f0e:	899a      	ldrh	r2, [r3, #12]
 8015f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f12:	889b      	ldrh	r3, [r3, #4]
 8015f14:	b29b      	uxth	r3, r3
 8015f16:	429a      	cmp	r2, r3
 8015f18:	d006      	beq.n	8015f28 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f1c:	681b      	ldr	r3, [r3, #0]
 8015f1e:	633b      	str	r3, [r7, #48]	; 0x30
 8015f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d1e6      	bne.n	8015ef4 <ip4_reass+0x9c>
 8015f26:	e000      	b.n	8015f2a <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8015f28:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8015f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d109      	bne.n	8015f44 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8015f30:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015f32:	4619      	mov	r1, r3
 8015f34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015f36:	f7ff fdbd 	bl	8015ab4 <ip_reass_enqueue_new_datagram>
 8015f3a:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8015f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d11c      	bne.n	8015f7c <ip4_reass+0x124>
      goto nullreturn;
 8015f42:	e0ce      	b.n	80160e2 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f46:	88db      	ldrh	r3, [r3, #6]
 8015f48:	b29b      	uxth	r3, r3
 8015f4a:	4618      	mov	r0, r3
 8015f4c:	f7f8 f826 	bl	800df9c <lwip_htons>
 8015f50:	4603      	mov	r3, r0
 8015f52:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	d110      	bne.n	8015f7c <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8015f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f5c:	89db      	ldrh	r3, [r3, #14]
 8015f5e:	4618      	mov	r0, r3
 8015f60:	f7f8 f81c 	bl	800df9c <lwip_htons>
 8015f64:	4603      	mov	r3, r0
 8015f66:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	d006      	beq.n	8015f7c <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8015f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f70:	3308      	adds	r3, #8
 8015f72:	2214      	movs	r2, #20
 8015f74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8015f76:	4618      	mov	r0, r3
 8015f78:	f001 f95b 	bl	8017232 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8015f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f7e:	88db      	ldrh	r3, [r3, #6]
 8015f80:	b29b      	uxth	r3, r3
 8015f82:	f003 0320 	and.w	r3, r3, #32
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	bf0c      	ite	eq
 8015f8a:	2301      	moveq	r3, #1
 8015f8c:	2300      	movne	r3, #0
 8015f8e:	b2db      	uxtb	r3, r3
 8015f90:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8015f92:	69fb      	ldr	r3, [r7, #28]
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d00e      	beq.n	8015fb6 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8015f98:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8015f9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015f9c:	4413      	add	r3, r2
 8015f9e:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8015fa0:	8b7a      	ldrh	r2, [r7, #26]
 8015fa2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8015fa4:	429a      	cmp	r2, r3
 8015fa6:	f0c0 8099 	bcc.w	80160dc <ip4_reass+0x284>
 8015faa:	8b7b      	ldrh	r3, [r7, #26]
 8015fac:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8015fb0:	4293      	cmp	r3, r2
 8015fb2:	f200 8093 	bhi.w	80160dc <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8015fb6:	69fa      	ldr	r2, [r7, #28]
 8015fb8:	6879      	ldr	r1, [r7, #4]
 8015fba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015fbc:	f7ff fde2 	bl	8015b84 <ip_reass_chain_frag_into_datagram_and_validate>
 8015fc0:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8015fc2:	697b      	ldr	r3, [r7, #20]
 8015fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015fc8:	f000 808a 	beq.w	80160e0 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8015fcc:	4b49      	ldr	r3, [pc, #292]	; (80160f4 <ip4_reass+0x29c>)
 8015fce:	881a      	ldrh	r2, [r3, #0]
 8015fd0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015fd2:	4413      	add	r3, r2
 8015fd4:	b29a      	uxth	r2, r3
 8015fd6:	4b47      	ldr	r3, [pc, #284]	; (80160f4 <ip4_reass+0x29c>)
 8015fd8:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8015fda:	69fb      	ldr	r3, [r7, #28]
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	d00d      	beq.n	8015ffc <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8015fe0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8015fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015fe4:	4413      	add	r3, r2
 8015fe6:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8015fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fea:	8a7a      	ldrh	r2, [r7, #18]
 8015fec:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8015fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015ff0:	7f9b      	ldrb	r3, [r3, #30]
 8015ff2:	f043 0301 	orr.w	r3, r3, #1
 8015ff6:	b2da      	uxtb	r2, r3
 8015ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015ffa:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8015ffc:	697b      	ldr	r3, [r7, #20]
 8015ffe:	2b01      	cmp	r3, #1
 8016000:	d168      	bne.n	80160d4 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 8016002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016004:	8b9b      	ldrh	r3, [r3, #28]
 8016006:	3314      	adds	r3, #20
 8016008:	b29a      	uxth	r2, r3
 801600a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801600c:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801600e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016010:	685b      	ldr	r3, [r3, #4]
 8016012:	685b      	ldr	r3, [r3, #4]
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8016018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801601a:	685b      	ldr	r3, [r3, #4]
 801601c:	685b      	ldr	r3, [r3, #4]
 801601e:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8016020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016022:	3308      	adds	r3, #8
 8016024:	2214      	movs	r2, #20
 8016026:	4619      	mov	r1, r3
 8016028:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801602a:	f001 f902 	bl	8017232 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801602e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016030:	8b9b      	ldrh	r3, [r3, #28]
 8016032:	4618      	mov	r0, r3
 8016034:	f7f7 ffb2 	bl	800df9c <lwip_htons>
 8016038:	4603      	mov	r3, r0
 801603a:	461a      	mov	r2, r3
 801603c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801603e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8016040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016042:	2200      	movs	r2, #0
 8016044:	719a      	strb	r2, [r3, #6]
 8016046:	2200      	movs	r2, #0
 8016048:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801604a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801604c:	2200      	movs	r2, #0
 801604e:	729a      	strb	r2, [r3, #10]
 8016050:	2200      	movs	r2, #0
 8016052:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8016054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016056:	685b      	ldr	r3, [r3, #4]
 8016058:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801605a:	e00e      	b.n	801607a <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 801605c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801605e:	685b      	ldr	r3, [r3, #4]
 8016060:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 8016062:	f06f 0113 	mvn.w	r1, #19
 8016066:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8016068:	f7f9 f904 	bl	800f274 <pbuf_header>
      pbuf_cat(p, r);
 801606c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801606e:	6878      	ldr	r0, [r7, #4]
 8016070:	f7f9 f9fe 	bl	800f470 <pbuf_cat>
      r = iprh->next_pbuf;
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801607a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801607c:	2b00      	cmp	r3, #0
 801607e:	d1ed      	bne.n	801605c <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8016080:	4b1d      	ldr	r3, [pc, #116]	; (80160f8 <ip4_reass+0x2a0>)
 8016082:	681b      	ldr	r3, [r3, #0]
 8016084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016086:	429a      	cmp	r2, r3
 8016088:	d102      	bne.n	8016090 <ip4_reass+0x238>
      ipr_prev = NULL;
 801608a:	2300      	movs	r3, #0
 801608c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801608e:	e010      	b.n	80160b2 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8016090:	4b19      	ldr	r3, [pc, #100]	; (80160f8 <ip4_reass+0x2a0>)
 8016092:	681b      	ldr	r3, [r3, #0]
 8016094:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016096:	e007      	b.n	80160a8 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8016098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801609a:	681b      	ldr	r3, [r3, #0]
 801609c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801609e:	429a      	cmp	r2, r3
 80160a0:	d006      	beq.n	80160b0 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80160a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160a4:	681b      	ldr	r3, [r3, #0]
 80160a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80160a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d1f4      	bne.n	8016098 <ip4_reass+0x240>
 80160ae:	e000      	b.n	80160b2 <ip4_reass+0x25a>
          break;
 80160b0:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80160b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80160b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80160b6:	f7ff fd37 	bl	8015b28 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 80160ba:	6878      	ldr	r0, [r7, #4]
 80160bc:	f7f9 f998 	bl	800f3f0 <pbuf_clen>
 80160c0:	4603      	mov	r3, r0
 80160c2:	461a      	mov	r2, r3
 80160c4:	4b0b      	ldr	r3, [pc, #44]	; (80160f4 <ip4_reass+0x29c>)
 80160c6:	881b      	ldrh	r3, [r3, #0]
 80160c8:	1a9b      	subs	r3, r3, r2
 80160ca:	b29a      	uxth	r2, r3
 80160cc:	4b09      	ldr	r3, [pc, #36]	; (80160f4 <ip4_reass+0x29c>)
 80160ce:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	e00a      	b.n	80160ea <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80160d4:	2300      	movs	r3, #0
 80160d6:	e008      	b.n	80160ea <ip4_reass+0x292>
    goto nullreturn;
 80160d8:	bf00      	nop
 80160da:	e002      	b.n	80160e2 <ip4_reass+0x28a>

nullreturn:
 80160dc:	bf00      	nop
 80160de:	e000      	b.n	80160e2 <ip4_reass+0x28a>
    goto nullreturn;
 80160e0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80160e2:	6878      	ldr	r0, [r7, #4]
 80160e4:	f7f9 f8ea 	bl	800f2bc <pbuf_free>
  return NULL;
 80160e8:	2300      	movs	r3, #0
}
 80160ea:	4618      	mov	r0, r3
 80160ec:	3738      	adds	r7, #56	; 0x38
 80160ee:	46bd      	mov	sp, r7
 80160f0:	bd80      	pop	{r7, pc}
 80160f2:	bf00      	nop
 80160f4:	20004334 	.word	0x20004334
 80160f8:	20004330 	.word	0x20004330

080160fc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 80160fc:	b580      	push	{r7, lr}
 80160fe:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8016100:	2004      	movs	r0, #4
 8016102:	f7f8 fb37 	bl	800e774 <memp_malloc>
 8016106:	4603      	mov	r3, r0
}
 8016108:	4618      	mov	r0, r3
 801610a:	bd80      	pop	{r7, pc}

0801610c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 801610c:	b580      	push	{r7, lr}
 801610e:	b082      	sub	sp, #8
 8016110:	af00      	add	r7, sp, #0
 8016112:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	2b00      	cmp	r3, #0
 8016118:	d106      	bne.n	8016128 <ip_frag_free_pbuf_custom_ref+0x1c>
 801611a:	4b07      	ldr	r3, [pc, #28]	; (8016138 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801611c:	f240 22ae 	movw	r2, #686	; 0x2ae
 8016120:	4906      	ldr	r1, [pc, #24]	; (801613c <ip_frag_free_pbuf_custom_ref+0x30>)
 8016122:	4807      	ldr	r0, [pc, #28]	; (8016140 <ip_frag_free_pbuf_custom_ref+0x34>)
 8016124:	f001 f940 	bl	80173a8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8016128:	6879      	ldr	r1, [r7, #4]
 801612a:	2004      	movs	r0, #4
 801612c:	f7f8 fb74 	bl	800e818 <memp_free>
}
 8016130:	bf00      	nop
 8016132:	3708      	adds	r7, #8
 8016134:	46bd      	mov	sp, r7
 8016136:	bd80      	pop	{r7, pc}
 8016138:	08019fa4 	.word	0x08019fa4
 801613c:	0801a10c 	.word	0x0801a10c
 8016140:	08019fec 	.word	0x08019fec

08016144 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8016144:	b580      	push	{r7, lr}
 8016146:	b084      	sub	sp, #16
 8016148:	af00      	add	r7, sp, #0
 801614a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	2b00      	cmp	r3, #0
 8016154:	d106      	bne.n	8016164 <ipfrag_free_pbuf_custom+0x20>
 8016156:	4b11      	ldr	r3, [pc, #68]	; (801619c <ipfrag_free_pbuf_custom+0x58>)
 8016158:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 801615c:	4910      	ldr	r1, [pc, #64]	; (80161a0 <ipfrag_free_pbuf_custom+0x5c>)
 801615e:	4811      	ldr	r0, [pc, #68]	; (80161a4 <ipfrag_free_pbuf_custom+0x60>)
 8016160:	f001 f922 	bl	80173a8 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8016164:	68fa      	ldr	r2, [r7, #12]
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	429a      	cmp	r2, r3
 801616a:	d006      	beq.n	801617a <ipfrag_free_pbuf_custom+0x36>
 801616c:	4b0b      	ldr	r3, [pc, #44]	; (801619c <ipfrag_free_pbuf_custom+0x58>)
 801616e:	f240 22b9 	movw	r2, #697	; 0x2b9
 8016172:	490d      	ldr	r1, [pc, #52]	; (80161a8 <ipfrag_free_pbuf_custom+0x64>)
 8016174:	480b      	ldr	r0, [pc, #44]	; (80161a4 <ipfrag_free_pbuf_custom+0x60>)
 8016176:	f001 f917 	bl	80173a8 <iprintf>
  if (pcr->original != NULL) {
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	695b      	ldr	r3, [r3, #20]
 801617e:	2b00      	cmp	r3, #0
 8016180:	d004      	beq.n	801618c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8016182:	68fb      	ldr	r3, [r7, #12]
 8016184:	695b      	ldr	r3, [r3, #20]
 8016186:	4618      	mov	r0, r3
 8016188:	f7f9 f898 	bl	800f2bc <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801618c:	68f8      	ldr	r0, [r7, #12]
 801618e:	f7ff ffbd 	bl	801610c <ip_frag_free_pbuf_custom_ref>
}
 8016192:	bf00      	nop
 8016194:	3710      	adds	r7, #16
 8016196:	46bd      	mov	sp, r7
 8016198:	bd80      	pop	{r7, pc}
 801619a:	bf00      	nop
 801619c:	08019fa4 	.word	0x08019fa4
 80161a0:	0801a118 	.word	0x0801a118
 80161a4:	08019fec 	.word	0x08019fec
 80161a8:	0801a124 	.word	0x0801a124

080161ac <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80161ac:	b580      	push	{r7, lr}
 80161ae:	b092      	sub	sp, #72	; 0x48
 80161b0:	af02      	add	r7, sp, #8
 80161b2:	60f8      	str	r0, [r7, #12]
 80161b4:	60b9      	str	r1, [r7, #8]
 80161b6:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80161b8:	2300      	movs	r3, #0
 80161ba:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 80161bc:	68bb      	ldr	r3, [r7, #8]
 80161be:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80161c0:	3b14      	subs	r3, #20
 80161c2:	2b00      	cmp	r3, #0
 80161c4:	da00      	bge.n	80161c8 <ip4_frag+0x1c>
 80161c6:	3307      	adds	r3, #7
 80161c8:	10db      	asrs	r3, r3, #3
 80161ca:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80161cc:	2314      	movs	r3, #20
 80161ce:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 80161d0:	68fb      	ldr	r3, [r7, #12]
 80161d2:	685b      	ldr	r3, [r3, #4]
 80161d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 80161d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80161d8:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 80161da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80161dc:	781b      	ldrb	r3, [r3, #0]
 80161de:	f003 030f 	and.w	r3, r3, #15
 80161e2:	009b      	lsls	r3, r3, #2
 80161e4:	2b14      	cmp	r3, #20
 80161e6:	d009      	beq.n	80161fc <ip4_frag+0x50>
 80161e8:	4b79      	ldr	r3, [pc, #484]	; (80163d0 <ip4_frag+0x224>)
 80161ea:	f240 22e1 	movw	r2, #737	; 0x2e1
 80161ee:	4979      	ldr	r1, [pc, #484]	; (80163d4 <ip4_frag+0x228>)
 80161f0:	4879      	ldr	r0, [pc, #484]	; (80163d8 <ip4_frag+0x22c>)
 80161f2:	f001 f8d9 	bl	80173a8 <iprintf>
 80161f6:	f06f 0305 	mvn.w	r3, #5
 80161fa:	e0e5      	b.n	80163c8 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80161fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80161fe:	88db      	ldrh	r3, [r3, #6]
 8016200:	b29b      	uxth	r3, r3
 8016202:	4618      	mov	r0, r3
 8016204:	f7f7 feca 	bl	800df9c <lwip_htons>
 8016208:	4603      	mov	r3, r0
 801620a:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 801620c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801620e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016212:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8016214:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016216:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801621a:	2b00      	cmp	r3, #0
 801621c:	d009      	beq.n	8016232 <ip4_frag+0x86>
 801621e:	4b6c      	ldr	r3, [pc, #432]	; (80163d0 <ip4_frag+0x224>)
 8016220:	f240 22e6 	movw	r2, #742	; 0x2e6
 8016224:	496d      	ldr	r1, [pc, #436]	; (80163dc <ip4_frag+0x230>)
 8016226:	486c      	ldr	r0, [pc, #432]	; (80163d8 <ip4_frag+0x22c>)
 8016228:	f001 f8be 	bl	80173a8 <iprintf>
 801622c:	f06f 0305 	mvn.w	r3, #5
 8016230:	e0ca      	b.n	80163c8 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	891b      	ldrh	r3, [r3, #8]
 8016236:	3b14      	subs	r3, #20
 8016238:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 801623a:	e0bc      	b.n	80163b6 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 801623c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801623e:	00da      	lsls	r2, r3, #3
 8016240:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8016242:	4293      	cmp	r3, r2
 8016244:	bfa8      	it	ge
 8016246:	4613      	movge	r3, r2
 8016248:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801624a:	2200      	movs	r2, #0
 801624c:	2114      	movs	r1, #20
 801624e:	2002      	movs	r0, #2
 8016250:	f7f8 fcc2 	bl	800ebd8 <pbuf_alloc>
 8016254:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 8016256:	6a3b      	ldr	r3, [r7, #32]
 8016258:	2b00      	cmp	r3, #0
 801625a:	f000 80b2 	beq.w	80163c2 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801625e:	68fb      	ldr	r3, [r7, #12]
 8016260:	895b      	ldrh	r3, [r3, #10]
 8016262:	2b13      	cmp	r3, #19
 8016264:	d806      	bhi.n	8016274 <ip4_frag+0xc8>
 8016266:	4b5a      	ldr	r3, [pc, #360]	; (80163d0 <ip4_frag+0x224>)
 8016268:	f240 3209 	movw	r2, #777	; 0x309
 801626c:	495c      	ldr	r1, [pc, #368]	; (80163e0 <ip4_frag+0x234>)
 801626e:	485a      	ldr	r0, [pc, #360]	; (80163d8 <ip4_frag+0x22c>)
 8016270:	f001 f89a 	bl	80173a8 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8016274:	6a3b      	ldr	r3, [r7, #32]
 8016276:	685b      	ldr	r3, [r3, #4]
 8016278:	2214      	movs	r2, #20
 801627a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801627c:	4618      	mov	r0, r3
 801627e:	f000 ffd8 	bl	8017232 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8016282:	6a3b      	ldr	r3, [r7, #32]
 8016284:	685b      	ldr	r3, [r3, #4]
 8016286:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 8016288:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801628a:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 801628c:	e04f      	b.n	801632e <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 801628e:	68fb      	ldr	r3, [r7, #12]
 8016290:	895a      	ldrh	r2, [r3, #10]
 8016292:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8016294:	1ad3      	subs	r3, r2, r3
 8016296:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8016298:	8b7a      	ldrh	r2, [r7, #26]
 801629a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801629c:	4293      	cmp	r3, r2
 801629e:	bf28      	it	cs
 80162a0:	4613      	movcs	r3, r2
 80162a2:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80162a4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80162a6:	2b00      	cmp	r3, #0
 80162a8:	d105      	bne.n	80162b6 <ip4_frag+0x10a>
        poff = 0;
 80162aa:	2300      	movs	r3, #0
 80162ac:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80162ae:	68fb      	ldr	r3, [r7, #12]
 80162b0:	681b      	ldr	r3, [r3, #0]
 80162b2:	60fb      	str	r3, [r7, #12]
        continue;
 80162b4:	e03b      	b.n	801632e <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80162b6:	f7ff ff21 	bl	80160fc <ip_frag_alloc_pbuf_custom_ref>
 80162ba:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 80162bc:	697b      	ldr	r3, [r7, #20]
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d103      	bne.n	80162ca <ip4_frag+0x11e>
        pbuf_free(rambuf);
 80162c2:	6a38      	ldr	r0, [r7, #32]
 80162c4:	f7f8 fffa 	bl	800f2bc <pbuf_free>
        goto memerr;
 80162c8:	e07c      	b.n	80163c4 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80162ca:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 80162cc:	68fb      	ldr	r3, [r7, #12]
 80162ce:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80162d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80162d2:	4413      	add	r3, r2
 80162d4:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 80162d6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80162d8:	9201      	str	r2, [sp, #4]
 80162da:	9300      	str	r3, [sp, #0]
 80162dc:	4603      	mov	r3, r0
 80162de:	2202      	movs	r2, #2
 80162e0:	2004      	movs	r0, #4
 80162e2:	f7f8 fe0d 	bl	800ef00 <pbuf_alloced_custom>
 80162e6:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 80162e8:	693b      	ldr	r3, [r7, #16]
 80162ea:	2b00      	cmp	r3, #0
 80162ec:	d106      	bne.n	80162fc <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 80162ee:	6978      	ldr	r0, [r7, #20]
 80162f0:	f7ff ff0c 	bl	801610c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80162f4:	6a38      	ldr	r0, [r7, #32]
 80162f6:	f7f8 ffe1 	bl	800f2bc <pbuf_free>
        goto memerr;
 80162fa:	e063      	b.n	80163c4 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 80162fc:	68f8      	ldr	r0, [r7, #12]
 80162fe:	f7f9 f88f 	bl	800f420 <pbuf_ref>
      pcr->original = p;
 8016302:	697b      	ldr	r3, [r7, #20]
 8016304:	68fa      	ldr	r2, [r7, #12]
 8016306:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8016308:	697b      	ldr	r3, [r7, #20]
 801630a:	4a36      	ldr	r2, [pc, #216]	; (80163e4 <ip4_frag+0x238>)
 801630c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801630e:	6939      	ldr	r1, [r7, #16]
 8016310:	6a38      	ldr	r0, [r7, #32]
 8016312:	f7f9 f8ad 	bl	800f470 <pbuf_cat>
      left_to_copy -= newpbuflen;
 8016316:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8016318:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801631a:	1ad3      	subs	r3, r2, r3
 801631c:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801631e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016320:	2b00      	cmp	r3, #0
 8016322:	d004      	beq.n	801632e <ip4_frag+0x182>
        poff = 0;
 8016324:	2300      	movs	r3, #0
 8016326:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	681b      	ldr	r3, [r3, #0]
 801632c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801632e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016330:	2b00      	cmp	r3, #0
 8016332:	d1ac      	bne.n	801628e <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8016334:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8016336:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016338:	4413      	add	r3, r2
 801633a:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801633c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801633e:	68bb      	ldr	r3, [r7, #8]
 8016340:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8016342:	3b14      	subs	r3, #20
 8016344:	429a      	cmp	r2, r3
 8016346:	bfd4      	ite	le
 8016348:	2301      	movle	r3, #1
 801634a:	2300      	movgt	r3, #0
 801634c:	b2db      	uxtb	r3, r3
 801634e:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8016350:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016352:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016356:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8016358:	69fb      	ldr	r3, [r7, #28]
 801635a:	2b00      	cmp	r3, #0
 801635c:	d103      	bne.n	8016366 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 801635e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016360:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016364:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8016366:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016368:	4618      	mov	r0, r3
 801636a:	f7f7 fe17 	bl	800df9c <lwip_htons>
 801636e:	4603      	mov	r3, r0
 8016370:	461a      	mov	r2, r3
 8016372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016374:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8016376:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8016378:	3314      	adds	r3, #20
 801637a:	b29b      	uxth	r3, r3
 801637c:	4618      	mov	r0, r3
 801637e:	f7f7 fe0d 	bl	800df9c <lwip_htons>
 8016382:	4603      	mov	r3, r0
 8016384:	461a      	mov	r2, r3
 8016386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016388:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801638a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801638c:	2200      	movs	r2, #0
 801638e:	729a      	strb	r2, [r3, #10]
 8016390:	2200      	movs	r2, #0
 8016392:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8016394:	68bb      	ldr	r3, [r7, #8]
 8016396:	695b      	ldr	r3, [r3, #20]
 8016398:	687a      	ldr	r2, [r7, #4]
 801639a:	6a39      	ldr	r1, [r7, #32]
 801639c:	68b8      	ldr	r0, [r7, #8]
 801639e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80163a0:	6a38      	ldr	r0, [r7, #32]
 80163a2:	f7f8 ff8b 	bl	800f2bc <pbuf_free>
    left -= fragsize;
 80163a6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80163a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80163aa:	1ad3      	subs	r3, r2, r3
 80163ac:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 80163ae:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80163b0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80163b2:	4413      	add	r3, r2
 80163b4:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 80163b6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	f47f af3f 	bne.w	801623c <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80163be:	2300      	movs	r3, #0
 80163c0:	e002      	b.n	80163c8 <ip4_frag+0x21c>
      goto memerr;
 80163c2:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80163c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80163c8:	4618      	mov	r0, r3
 80163ca:	3740      	adds	r7, #64	; 0x40
 80163cc:	46bd      	mov	sp, r7
 80163ce:	bd80      	pop	{r7, pc}
 80163d0:	08019fa4 	.word	0x08019fa4
 80163d4:	0801a130 	.word	0x0801a130
 80163d8:	08019fec 	.word	0x08019fec
 80163dc:	0801a158 	.word	0x0801a158
 80163e0:	0801a174 	.word	0x0801a174
 80163e4:	08016145 	.word	0x08016145

080163e8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80163e8:	b580      	push	{r7, lr}
 80163ea:	b086      	sub	sp, #24
 80163ec:	af00      	add	r7, sp, #0
 80163ee:	6078      	str	r0, [r7, #4]
 80163f0:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 80163f2:	230e      	movs	r3, #14
 80163f4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	895b      	ldrh	r3, [r3, #10]
 80163fa:	2b0e      	cmp	r3, #14
 80163fc:	d977      	bls.n	80164ee <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	685b      	ldr	r3, [r3, #4]
 8016402:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8016404:	693b      	ldr	r3, [r7, #16]
 8016406:	7b1a      	ldrb	r2, [r3, #12]
 8016408:	7b5b      	ldrb	r3, [r3, #13]
 801640a:	021b      	lsls	r3, r3, #8
 801640c:	4313      	orrs	r3, r2
 801640e:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8016410:	693b      	ldr	r3, [r7, #16]
 8016412:	781b      	ldrb	r3, [r3, #0]
 8016414:	f003 0301 	and.w	r3, r3, #1
 8016418:	2b00      	cmp	r3, #0
 801641a:	d023      	beq.n	8016464 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801641c:	693b      	ldr	r3, [r7, #16]
 801641e:	781b      	ldrb	r3, [r3, #0]
 8016420:	2b01      	cmp	r3, #1
 8016422:	d10f      	bne.n	8016444 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8016424:	693b      	ldr	r3, [r7, #16]
 8016426:	785b      	ldrb	r3, [r3, #1]
 8016428:	2b00      	cmp	r3, #0
 801642a:	d11b      	bne.n	8016464 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801642c:	693b      	ldr	r3, [r7, #16]
 801642e:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8016430:	2b5e      	cmp	r3, #94	; 0x5e
 8016432:	d117      	bne.n	8016464 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	7b5b      	ldrb	r3, [r3, #13]
 8016438:	f043 0310 	orr.w	r3, r3, #16
 801643c:	b2da      	uxtb	r2, r3
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	735a      	strb	r2, [r3, #13]
 8016442:	e00f      	b.n	8016464 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8016444:	693b      	ldr	r3, [r7, #16]
 8016446:	2206      	movs	r2, #6
 8016448:	4930      	ldr	r1, [pc, #192]	; (801650c <ethernet_input+0x124>)
 801644a:	4618      	mov	r0, r3
 801644c:	f000 fee2 	bl	8017214 <memcmp>
 8016450:	4603      	mov	r3, r0
 8016452:	2b00      	cmp	r3, #0
 8016454:	d106      	bne.n	8016464 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	7b5b      	ldrb	r3, [r3, #13]
 801645a:	f043 0308 	orr.w	r3, r3, #8
 801645e:	b2da      	uxtb	r2, r3
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8016464:	89fb      	ldrh	r3, [r7, #14]
 8016466:	2b08      	cmp	r3, #8
 8016468:	d003      	beq.n	8016472 <ethernet_input+0x8a>
 801646a:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801646e:	d01e      	beq.n	80164ae <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8016470:	e044      	b.n	80164fc <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8016472:	683b      	ldr	r3, [r7, #0]
 8016474:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8016478:	f003 0308 	and.w	r3, r3, #8
 801647c:	2b00      	cmp	r3, #0
 801647e:	d038      	beq.n	80164f2 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	895b      	ldrh	r3, [r3, #10]
 8016484:	461a      	mov	r2, r3
 8016486:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801648a:	429a      	cmp	r2, r3
 801648c:	db33      	blt.n	80164f6 <ethernet_input+0x10e>
 801648e:	8afb      	ldrh	r3, [r7, #22]
 8016490:	425b      	negs	r3, r3
 8016492:	b29b      	uxth	r3, r3
 8016494:	b21b      	sxth	r3, r3
 8016496:	4619      	mov	r1, r3
 8016498:	6878      	ldr	r0, [r7, #4]
 801649a:	f7f8 feeb 	bl	800f274 <pbuf_header>
 801649e:	4603      	mov	r3, r0
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d128      	bne.n	80164f6 <ethernet_input+0x10e>
        ip4_input(p, netif);
 80164a4:	6839      	ldr	r1, [r7, #0]
 80164a6:	6878      	ldr	r0, [r7, #4]
 80164a8:	f7fe ff88 	bl	80153bc <ip4_input>
      break;
 80164ac:	e01d      	b.n	80164ea <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80164ae:	683b      	ldr	r3, [r7, #0]
 80164b0:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80164b4:	f003 0308 	and.w	r3, r3, #8
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d01e      	beq.n	80164fa <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	895b      	ldrh	r3, [r3, #10]
 80164c0:	461a      	mov	r2, r3
 80164c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80164c6:	429a      	cmp	r2, r3
 80164c8:	db15      	blt.n	80164f6 <ethernet_input+0x10e>
 80164ca:	8afb      	ldrh	r3, [r7, #22]
 80164cc:	425b      	negs	r3, r3
 80164ce:	b29b      	uxth	r3, r3
 80164d0:	b21b      	sxth	r3, r3
 80164d2:	4619      	mov	r1, r3
 80164d4:	6878      	ldr	r0, [r7, #4]
 80164d6:	f7f8 fecd 	bl	800f274 <pbuf_header>
 80164da:	4603      	mov	r3, r0
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d10a      	bne.n	80164f6 <ethernet_input+0x10e>
        etharp_input(p, netif);
 80164e0:	6839      	ldr	r1, [r7, #0]
 80164e2:	6878      	ldr	r0, [r7, #4]
 80164e4:	f7fe f956 	bl	8014794 <etharp_input>
      break;
 80164e8:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80164ea:	2300      	movs	r3, #0
 80164ec:	e00a      	b.n	8016504 <ethernet_input+0x11c>
    goto free_and_return;
 80164ee:	bf00      	nop
 80164f0:	e004      	b.n	80164fc <ethernet_input+0x114>
        goto free_and_return;
 80164f2:	bf00      	nop
 80164f4:	e002      	b.n	80164fc <ethernet_input+0x114>

free_and_return:
 80164f6:	bf00      	nop
 80164f8:	e000      	b.n	80164fc <ethernet_input+0x114>
        goto free_and_return;
 80164fa:	bf00      	nop
  pbuf_free(p);
 80164fc:	6878      	ldr	r0, [r7, #4]
 80164fe:	f7f8 fedd 	bl	800f2bc <pbuf_free>
  return ERR_OK;
 8016502:	2300      	movs	r3, #0
}
 8016504:	4618      	mov	r0, r3
 8016506:	3718      	adds	r7, #24
 8016508:	46bd      	mov	sp, r7
 801650a:	bd80      	pop	{r7, pc}
 801650c:	0801a38c 	.word	0x0801a38c

08016510 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8016510:	b580      	push	{r7, lr}
 8016512:	b086      	sub	sp, #24
 8016514:	af00      	add	r7, sp, #0
 8016516:	60f8      	str	r0, [r7, #12]
 8016518:	60b9      	str	r1, [r7, #8]
 801651a:	607a      	str	r2, [r7, #4]
 801651c:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801651e:	8c3b      	ldrh	r3, [r7, #32]
 8016520:	4618      	mov	r0, r3
 8016522:	f7f7 fd3b 	bl	800df9c <lwip_htons>
 8016526:	4603      	mov	r3, r0
 8016528:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 801652a:	210e      	movs	r1, #14
 801652c:	68b8      	ldr	r0, [r7, #8]
 801652e:	f7f8 fea1 	bl	800f274 <pbuf_header>
 8016532:	4603      	mov	r3, r0
 8016534:	2b00      	cmp	r3, #0
 8016536:	d125      	bne.n	8016584 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8016538:	68bb      	ldr	r3, [r7, #8]
 801653a:	685b      	ldr	r3, [r3, #4]
 801653c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801653e:	693b      	ldr	r3, [r7, #16]
 8016540:	8afa      	ldrh	r2, [r7, #22]
 8016542:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8016544:	693b      	ldr	r3, [r7, #16]
 8016546:	2206      	movs	r2, #6
 8016548:	6839      	ldr	r1, [r7, #0]
 801654a:	4618      	mov	r0, r3
 801654c:	f000 fe71 	bl	8017232 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8016550:	693b      	ldr	r3, [r7, #16]
 8016552:	3306      	adds	r3, #6
 8016554:	2206      	movs	r2, #6
 8016556:	6879      	ldr	r1, [r7, #4]
 8016558:	4618      	mov	r0, r3
 801655a:	f000 fe6a 	bl	8017232 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801655e:	68fb      	ldr	r3, [r7, #12]
 8016560:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016564:	2b06      	cmp	r3, #6
 8016566:	d006      	beq.n	8016576 <ethernet_output+0x66>
 8016568:	4b0a      	ldr	r3, [pc, #40]	; (8016594 <ethernet_output+0x84>)
 801656a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801656e:	490a      	ldr	r1, [pc, #40]	; (8016598 <ethernet_output+0x88>)
 8016570:	480a      	ldr	r0, [pc, #40]	; (801659c <ethernet_output+0x8c>)
 8016572:	f000 ff19 	bl	80173a8 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	699b      	ldr	r3, [r3, #24]
 801657a:	68b9      	ldr	r1, [r7, #8]
 801657c:	68f8      	ldr	r0, [r7, #12]
 801657e:	4798      	blx	r3
 8016580:	4603      	mov	r3, r0
 8016582:	e002      	b.n	801658a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8016584:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8016586:	f06f 0301 	mvn.w	r3, #1
}
 801658a:	4618      	mov	r0, r3
 801658c:	3718      	adds	r7, #24
 801658e:	46bd      	mov	sp, r7
 8016590:	bd80      	pop	{r7, pc}
 8016592:	bf00      	nop
 8016594:	0801a194 	.word	0x0801a194
 8016598:	0801a1cc 	.word	0x0801a1cc
 801659c:	0801a200 	.word	0x0801a200

080165a0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 80165a0:	b580      	push	{r7, lr}
 80165a2:	b086      	sub	sp, #24
 80165a4:	af00      	add	r7, sp, #0
 80165a6:	6078      	str	r0, [r7, #4]
 80165a8:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 80165aa:	683b      	ldr	r3, [r7, #0]
 80165ac:	60bb      	str	r3, [r7, #8]
 80165ae:	2304      	movs	r3, #4
 80165b0:	60fb      	str	r3, [r7, #12]
 80165b2:	2300      	movs	r3, #0
 80165b4:	613b      	str	r3, [r7, #16]
 80165b6:	2300      	movs	r3, #0
 80165b8:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 80165ba:	f107 0308 	add.w	r3, r7, #8
 80165be:	2100      	movs	r1, #0
 80165c0:	4618      	mov	r0, r3
 80165c2:	f7f4 fe9f 	bl	800b304 <osMessageCreate>
 80165c6:	4602      	mov	r2, r0
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	681b      	ldr	r3, [r3, #0]
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d102      	bne.n	80165da <sys_mbox_new+0x3a>
    return ERR_MEM;
 80165d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80165d8:	e000      	b.n	80165dc <sys_mbox_new+0x3c>

  return ERR_OK;
 80165da:	2300      	movs	r3, #0
}
 80165dc:	4618      	mov	r0, r3
 80165de:	3718      	adds	r7, #24
 80165e0:	46bd      	mov	sp, r7
 80165e2:	bd80      	pop	{r7, pc}

080165e4 <sys_mbox_post>:
}

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 80165e4:	b580      	push	{r7, lr}
 80165e6:	b082      	sub	sp, #8
 80165e8:	af00      	add	r7, sp, #0
 80165ea:	6078      	str	r0, [r7, #4]
 80165ec:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 80165ee:	bf00      	nop
 80165f0:	687b      	ldr	r3, [r7, #4]
 80165f2:	681b      	ldr	r3, [r3, #0]
 80165f4:	6839      	ldr	r1, [r7, #0]
 80165f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80165fa:	4618      	mov	r0, r3
 80165fc:	f7f4 feac 	bl	800b358 <osMessagePut>
 8016600:	4603      	mov	r3, r0
 8016602:	2b00      	cmp	r3, #0
 8016604:	d1f4      	bne.n	80165f0 <sys_mbox_post+0xc>
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
#endif
}
 8016606:	bf00      	nop
 8016608:	3708      	adds	r7, #8
 801660a:	46bd      	mov	sp, r7
 801660c:	bd80      	pop	{r7, pc}

0801660e <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801660e:	b580      	push	{r7, lr}
 8016610:	b084      	sub	sp, #16
 8016612:	af00      	add	r7, sp, #0
 8016614:	6078      	str	r0, [r7, #4]
 8016616:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	681b      	ldr	r3, [r3, #0]
 801661c:	6839      	ldr	r1, [r7, #0]
 801661e:	2200      	movs	r2, #0
 8016620:	4618      	mov	r0, r3
 8016622:	f7f4 fe99 	bl	800b358 <osMessagePut>
 8016626:	4603      	mov	r3, r0
 8016628:	2b00      	cmp	r3, #0
 801662a:	d102      	bne.n	8016632 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801662c:	2300      	movs	r3, #0
 801662e:	73fb      	strb	r3, [r7, #15]
 8016630:	e001      	b.n	8016636 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8016632:	23ff      	movs	r3, #255	; 0xff
 8016634:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8016636:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801663a:	4618      	mov	r0, r3
 801663c:	3710      	adds	r7, #16
 801663e:	46bd      	mov	sp, r7
 8016640:	bd80      	pop	{r7, pc}

08016642 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8016642:	b580      	push	{r7, lr}
 8016644:	b08c      	sub	sp, #48	; 0x30
 8016646:	af00      	add	r7, sp, #0
 8016648:	61f8      	str	r0, [r7, #28]
 801664a:	61b9      	str	r1, [r7, #24]
 801664c:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801664e:	f7f4 fc94 	bl	800af7a <osKernelSysTick>
 8016652:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8016654:	697b      	ldr	r3, [r7, #20]
 8016656:	2b00      	cmp	r3, #0
 8016658:	d017      	beq.n	801668a <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801665a:	69fb      	ldr	r3, [r7, #28]
 801665c:	6819      	ldr	r1, [r3, #0]
 801665e:	f107 0320 	add.w	r3, r7, #32
 8016662:	697a      	ldr	r2, [r7, #20]
 8016664:	4618      	mov	r0, r3
 8016666:	f7f4 feb7 	bl	800b3d8 <osMessageGet>

    if(event.status == osEventMessage)
 801666a:	6a3b      	ldr	r3, [r7, #32]
 801666c:	2b10      	cmp	r3, #16
 801666e:	d109      	bne.n	8016684 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8016670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016672:	461a      	mov	r2, r3
 8016674:	69bb      	ldr	r3, [r7, #24]
 8016676:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8016678:	f7f4 fc7f 	bl	800af7a <osKernelSysTick>
 801667c:	4602      	mov	r2, r0
 801667e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016680:	1ad3      	subs	r3, r2, r3
 8016682:	e019      	b.n	80166b8 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8016684:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016688:	e016      	b.n	80166b8 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801668a:	69fb      	ldr	r3, [r7, #28]
 801668c:	6819      	ldr	r1, [r3, #0]
 801668e:	463b      	mov	r3, r7
 8016690:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016694:	4618      	mov	r0, r3
 8016696:	f7f4 fe9f 	bl	800b3d8 <osMessageGet>
 801669a:	f107 0320 	add.w	r3, r7, #32
 801669e:	463a      	mov	r2, r7
 80166a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80166a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 80166a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166a8:	461a      	mov	r2, r3
 80166aa:	69bb      	ldr	r3, [r7, #24]
 80166ac:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 80166ae:	f7f4 fc64 	bl	800af7a <osKernelSysTick>
 80166b2:	4602      	mov	r2, r0
 80166b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80166b6:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80166b8:	4618      	mov	r0, r3
 80166ba:	3730      	adds	r7, #48	; 0x30
 80166bc:	46bd      	mov	sp, r7
 80166be:	bd80      	pop	{r7, pc}

080166c0 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 80166c0:	b480      	push	{r7}
 80166c2:	b083      	sub	sp, #12
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d101      	bne.n	80166d4 <sys_mbox_valid+0x14>
    return 0;
 80166d0:	2300      	movs	r3, #0
 80166d2:	e000      	b.n	80166d6 <sys_mbox_valid+0x16>
  else
    return 1;
 80166d4:	2301      	movs	r3, #1
}
 80166d6:	4618      	mov	r0, r3
 80166d8:	370c      	adds	r7, #12
 80166da:	46bd      	mov	sp, r7
 80166dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e0:	4770      	bx	lr
	...

080166e4 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 80166e4:	b580      	push	{r7, lr}
 80166e6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 80166e8:	4803      	ldr	r0, [pc, #12]	; (80166f8 <sys_init+0x14>)
 80166ea:	f7f4 fcb6 	bl	800b05a <osMutexCreate>
 80166ee:	4602      	mov	r2, r0
 80166f0:	4b02      	ldr	r3, [pc, #8]	; (80166fc <sys_init+0x18>)
 80166f2:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 80166f4:	bf00      	nop
 80166f6:	bd80      	pop	{r7, pc}
 80166f8:	0801a39c 	.word	0x0801a39c
 80166fc:	2000aca0 	.word	0x2000aca0

08016700 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8016700:	b580      	push	{r7, lr}
 8016702:	b084      	sub	sp, #16
 8016704:	af00      	add	r7, sp, #0
 8016706:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8016708:	2300      	movs	r3, #0
 801670a:	60bb      	str	r3, [r7, #8]
 801670c:	2300      	movs	r3, #0
 801670e:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8016710:	f107 0308 	add.w	r3, r7, #8
 8016714:	4618      	mov	r0, r3
 8016716:	f7f4 fca0 	bl	800b05a <osMutexCreate>
 801671a:	4602      	mov	r2, r0
 801671c:	687b      	ldr	r3, [r7, #4]
 801671e:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	681b      	ldr	r3, [r3, #0]
 8016724:	2b00      	cmp	r3, #0
 8016726:	d102      	bne.n	801672e <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8016728:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801672c:	e000      	b.n	8016730 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801672e:	2300      	movs	r3, #0
}
 8016730:	4618      	mov	r0, r3
 8016732:	3710      	adds	r7, #16
 8016734:	46bd      	mov	sp, r7
 8016736:	bd80      	pop	{r7, pc}

08016738 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8016738:	b580      	push	{r7, lr}
 801673a:	b082      	sub	sp, #8
 801673c:	af00      	add	r7, sp, #0
 801673e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	681b      	ldr	r3, [r3, #0]
 8016744:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8016748:	4618      	mov	r0, r3
 801674a:	f7f4 fc9f 	bl	800b08c <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801674e:	bf00      	nop
 8016750:	3708      	adds	r7, #8
 8016752:	46bd      	mov	sp, r7
 8016754:	bd80      	pop	{r7, pc}

08016756 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8016756:	b580      	push	{r7, lr}
 8016758:	b082      	sub	sp, #8
 801675a:	af00      	add	r7, sp, #0
 801675c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	681b      	ldr	r3, [r3, #0]
 8016762:	4618      	mov	r0, r3
 8016764:	f7f4 fce0 	bl	800b128 <osMutexRelease>
}
 8016768:	bf00      	nop
 801676a:	3708      	adds	r7, #8
 801676c:	46bd      	mov	sp, r7
 801676e:	bd80      	pop	{r7, pc}

08016770 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8016770:	b580      	push	{r7, lr}
 8016772:	b08c      	sub	sp, #48	; 0x30
 8016774:	af00      	add	r7, sp, #0
 8016776:	60f8      	str	r0, [r7, #12]
 8016778:	60b9      	str	r1, [r7, #8]
 801677a:	607a      	str	r2, [r7, #4]
 801677c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801677e:	f107 0314 	add.w	r3, r7, #20
 8016782:	2200      	movs	r2, #0
 8016784:	601a      	str	r2, [r3, #0]
 8016786:	605a      	str	r2, [r3, #4]
 8016788:	609a      	str	r2, [r3, #8]
 801678a:	60da      	str	r2, [r3, #12]
 801678c:	611a      	str	r2, [r3, #16]
 801678e:	615a      	str	r2, [r3, #20]
 8016790:	619a      	str	r2, [r3, #24]
 8016792:	68fb      	ldr	r3, [r7, #12]
 8016794:	617b      	str	r3, [r7, #20]
 8016796:	68bb      	ldr	r3, [r7, #8]
 8016798:	61bb      	str	r3, [r7, #24]
 801679a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801679c:	b21b      	sxth	r3, r3
 801679e:	83bb      	strh	r3, [r7, #28]
 80167a0:	683b      	ldr	r3, [r7, #0]
 80167a2:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 80167a4:	f107 0314 	add.w	r3, r7, #20
 80167a8:	6879      	ldr	r1, [r7, #4]
 80167aa:	4618      	mov	r0, r3
 80167ac:	f7f4 fbf5 	bl	800af9a <osThreadCreate>
 80167b0:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 80167b2:	4618      	mov	r0, r3
 80167b4:	3730      	adds	r7, #48	; 0x30
 80167b6:	46bd      	mov	sp, r7
 80167b8:	bd80      	pop	{r7, pc}
	...

080167bc <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 80167bc:	b580      	push	{r7, lr}
 80167be:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 80167c0:	4b04      	ldr	r3, [pc, #16]	; (80167d4 <sys_arch_protect+0x18>)
 80167c2:	681b      	ldr	r3, [r3, #0]
 80167c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80167c8:	4618      	mov	r0, r3
 80167ca:	f7f4 fc5f 	bl	800b08c <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 80167ce:	2301      	movs	r3, #1
}
 80167d0:	4618      	mov	r0, r3
 80167d2:	bd80      	pop	{r7, pc}
 80167d4:	2000aca0 	.word	0x2000aca0

080167d8 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 80167d8:	b580      	push	{r7, lr}
 80167da:	b082      	sub	sp, #8
 80167dc:	af00      	add	r7, sp, #0
 80167de:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 80167e0:	4b04      	ldr	r3, [pc, #16]	; (80167f4 <sys_arch_unprotect+0x1c>)
 80167e2:	681b      	ldr	r3, [r3, #0]
 80167e4:	4618      	mov	r0, r3
 80167e6:	f7f4 fc9f 	bl	800b128 <osMutexRelease>
}
 80167ea:	bf00      	nop
 80167ec:	3708      	adds	r7, #8
 80167ee:	46bd      	mov	sp, r7
 80167f0:	bd80      	pop	{r7, pc}
 80167f2:	bf00      	nop
 80167f4:	2000aca0 	.word	0x2000aca0

080167f8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80167f8:	b580      	push	{r7, lr}
 80167fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80167fc:	2200      	movs	r2, #0
 80167fe:	4912      	ldr	r1, [pc, #72]	; (8016848 <MX_USB_DEVICE_Init+0x50>)
 8016800:	4812      	ldr	r0, [pc, #72]	; (801684c <MX_USB_DEVICE_Init+0x54>)
 8016802:	f7f3 fb2e 	bl	8009e62 <USBD_Init>
 8016806:	4603      	mov	r3, r0
 8016808:	2b00      	cmp	r3, #0
 801680a:	d001      	beq.n	8016810 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801680c:	f7ea ff56 	bl	80016bc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8016810:	490f      	ldr	r1, [pc, #60]	; (8016850 <MX_USB_DEVICE_Init+0x58>)
 8016812:	480e      	ldr	r0, [pc, #56]	; (801684c <MX_USB_DEVICE_Init+0x54>)
 8016814:	f7f3 fb50 	bl	8009eb8 <USBD_RegisterClass>
 8016818:	4603      	mov	r3, r0
 801681a:	2b00      	cmp	r3, #0
 801681c:	d001      	beq.n	8016822 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801681e:	f7ea ff4d 	bl	80016bc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8016822:	490c      	ldr	r1, [pc, #48]	; (8016854 <MX_USB_DEVICE_Init+0x5c>)
 8016824:	4809      	ldr	r0, [pc, #36]	; (801684c <MX_USB_DEVICE_Init+0x54>)
 8016826:	f7f3 faad 	bl	8009d84 <USBD_CDC_RegisterInterface>
 801682a:	4603      	mov	r3, r0
 801682c:	2b00      	cmp	r3, #0
 801682e:	d001      	beq.n	8016834 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8016830:	f7ea ff44 	bl	80016bc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8016834:	4805      	ldr	r0, [pc, #20]	; (801684c <MX_USB_DEVICE_Init+0x54>)
 8016836:	f7f3 fb59 	bl	8009eec <USBD_Start>
 801683a:	4603      	mov	r3, r0
 801683c:	2b00      	cmp	r3, #0
 801683e:	d001      	beq.n	8016844 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8016840:	f7ea ff3c 	bl	80016bc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8016844:	bf00      	nop
 8016846:	bd80      	pop	{r7, pc}
 8016848:	20000130 	.word	0x20000130
 801684c:	2000aca4 	.word	0x2000aca4
 8016850:	20000014 	.word	0x20000014
 8016854:	20000120 	.word	0x20000120

08016858 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016858:	b580      	push	{r7, lr}
 801685a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801685c:	2200      	movs	r2, #0
 801685e:	4905      	ldr	r1, [pc, #20]	; (8016874 <CDC_Init_FS+0x1c>)
 8016860:	4805      	ldr	r0, [pc, #20]	; (8016878 <CDC_Init_FS+0x20>)
 8016862:	f7f3 faa6 	bl	8009db2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8016866:	4905      	ldr	r1, [pc, #20]	; (801687c <CDC_Init_FS+0x24>)
 8016868:	4803      	ldr	r0, [pc, #12]	; (8016878 <CDC_Init_FS+0x20>)
 801686a:	f7f3 fabc 	bl	8009de6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801686e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8016870:	4618      	mov	r0, r3
 8016872:	bd80      	pop	{r7, pc}
 8016874:	2000b740 	.word	0x2000b740
 8016878:	2000aca4 	.word	0x2000aca4
 801687c:	2000af40 	.word	0x2000af40

08016880 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8016880:	b480      	push	{r7}
 8016882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8016884:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8016886:	4618      	mov	r0, r3
 8016888:	46bd      	mov	sp, r7
 801688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801688e:	4770      	bx	lr

08016890 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016890:	b480      	push	{r7}
 8016892:	b083      	sub	sp, #12
 8016894:	af00      	add	r7, sp, #0
 8016896:	4603      	mov	r3, r0
 8016898:	6039      	str	r1, [r7, #0]
 801689a:	71fb      	strb	r3, [r7, #7]
 801689c:	4613      	mov	r3, r2
 801689e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80168a0:	79fb      	ldrb	r3, [r7, #7]
 80168a2:	2b23      	cmp	r3, #35	; 0x23
 80168a4:	d84a      	bhi.n	801693c <CDC_Control_FS+0xac>
 80168a6:	a201      	add	r2, pc, #4	; (adr r2, 80168ac <CDC_Control_FS+0x1c>)
 80168a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80168ac:	0801693d 	.word	0x0801693d
 80168b0:	0801693d 	.word	0x0801693d
 80168b4:	0801693d 	.word	0x0801693d
 80168b8:	0801693d 	.word	0x0801693d
 80168bc:	0801693d 	.word	0x0801693d
 80168c0:	0801693d 	.word	0x0801693d
 80168c4:	0801693d 	.word	0x0801693d
 80168c8:	0801693d 	.word	0x0801693d
 80168cc:	0801693d 	.word	0x0801693d
 80168d0:	0801693d 	.word	0x0801693d
 80168d4:	0801693d 	.word	0x0801693d
 80168d8:	0801693d 	.word	0x0801693d
 80168dc:	0801693d 	.word	0x0801693d
 80168e0:	0801693d 	.word	0x0801693d
 80168e4:	0801693d 	.word	0x0801693d
 80168e8:	0801693d 	.word	0x0801693d
 80168ec:	0801693d 	.word	0x0801693d
 80168f0:	0801693d 	.word	0x0801693d
 80168f4:	0801693d 	.word	0x0801693d
 80168f8:	0801693d 	.word	0x0801693d
 80168fc:	0801693d 	.word	0x0801693d
 8016900:	0801693d 	.word	0x0801693d
 8016904:	0801693d 	.word	0x0801693d
 8016908:	0801693d 	.word	0x0801693d
 801690c:	0801693d 	.word	0x0801693d
 8016910:	0801693d 	.word	0x0801693d
 8016914:	0801693d 	.word	0x0801693d
 8016918:	0801693d 	.word	0x0801693d
 801691c:	0801693d 	.word	0x0801693d
 8016920:	0801693d 	.word	0x0801693d
 8016924:	0801693d 	.word	0x0801693d
 8016928:	0801693d 	.word	0x0801693d
 801692c:	0801693d 	.word	0x0801693d
 8016930:	0801693d 	.word	0x0801693d
 8016934:	0801693d 	.word	0x0801693d
 8016938:	0801693d 	.word	0x0801693d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801693c:	bf00      	nop
  }

  return (USBD_OK);
 801693e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016940:	4618      	mov	r0, r3
 8016942:	370c      	adds	r7, #12
 8016944:	46bd      	mov	sp, r7
 8016946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801694a:	4770      	bx	lr

0801694c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801694c:	b580      	push	{r7, lr}
 801694e:	b082      	sub	sp, #8
 8016950:	af00      	add	r7, sp, #0
 8016952:	6078      	str	r0, [r7, #4]
 8016954:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8016956:	6879      	ldr	r1, [r7, #4]
 8016958:	4805      	ldr	r0, [pc, #20]	; (8016970 <CDC_Receive_FS+0x24>)
 801695a:	f7f3 fa44 	bl	8009de6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801695e:	4804      	ldr	r0, [pc, #16]	; (8016970 <CDC_Receive_FS+0x24>)
 8016960:	f7f3 fa55 	bl	8009e0e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8016964:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8016966:	4618      	mov	r0, r3
 8016968:	3708      	adds	r7, #8
 801696a:	46bd      	mov	sp, r7
 801696c:	bd80      	pop	{r7, pc}
 801696e:	bf00      	nop
 8016970:	2000aca4 	.word	0x2000aca4

08016974 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016974:	b480      	push	{r7}
 8016976:	b083      	sub	sp, #12
 8016978:	af00      	add	r7, sp, #0
 801697a:	4603      	mov	r3, r0
 801697c:	6039      	str	r1, [r7, #0]
 801697e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8016980:	683b      	ldr	r3, [r7, #0]
 8016982:	2212      	movs	r2, #18
 8016984:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8016986:	4b03      	ldr	r3, [pc, #12]	; (8016994 <USBD_FS_DeviceDescriptor+0x20>)
}
 8016988:	4618      	mov	r0, r3
 801698a:	370c      	adds	r7, #12
 801698c:	46bd      	mov	sp, r7
 801698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016992:	4770      	bx	lr
 8016994:	2000014c 	.word	0x2000014c

08016998 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016998:	b480      	push	{r7}
 801699a:	b083      	sub	sp, #12
 801699c:	af00      	add	r7, sp, #0
 801699e:	4603      	mov	r3, r0
 80169a0:	6039      	str	r1, [r7, #0]
 80169a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80169a4:	683b      	ldr	r3, [r7, #0]
 80169a6:	2204      	movs	r2, #4
 80169a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80169aa:	4b03      	ldr	r3, [pc, #12]	; (80169b8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80169ac:	4618      	mov	r0, r3
 80169ae:	370c      	adds	r7, #12
 80169b0:	46bd      	mov	sp, r7
 80169b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169b6:	4770      	bx	lr
 80169b8:	20000160 	.word	0x20000160

080169bc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80169bc:	b580      	push	{r7, lr}
 80169be:	b082      	sub	sp, #8
 80169c0:	af00      	add	r7, sp, #0
 80169c2:	4603      	mov	r3, r0
 80169c4:	6039      	str	r1, [r7, #0]
 80169c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80169c8:	79fb      	ldrb	r3, [r7, #7]
 80169ca:	2b00      	cmp	r3, #0
 80169cc:	d105      	bne.n	80169da <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80169ce:	683a      	ldr	r2, [r7, #0]
 80169d0:	4907      	ldr	r1, [pc, #28]	; (80169f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80169d2:	4808      	ldr	r0, [pc, #32]	; (80169f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80169d4:	f7f4 f9c2 	bl	800ad5c <USBD_GetString>
 80169d8:	e004      	b.n	80169e4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80169da:	683a      	ldr	r2, [r7, #0]
 80169dc:	4904      	ldr	r1, [pc, #16]	; (80169f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80169de:	4805      	ldr	r0, [pc, #20]	; (80169f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80169e0:	f7f4 f9bc 	bl	800ad5c <USBD_GetString>
  }
  return USBD_StrDesc;
 80169e4:	4b02      	ldr	r3, [pc, #8]	; (80169f0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80169e6:	4618      	mov	r0, r3
 80169e8:	3708      	adds	r7, #8
 80169ea:	46bd      	mov	sp, r7
 80169ec:	bd80      	pop	{r7, pc}
 80169ee:	bf00      	nop
 80169f0:	2000bf40 	.word	0x2000bf40
 80169f4:	0801a228 	.word	0x0801a228

080169f8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80169f8:	b580      	push	{r7, lr}
 80169fa:	b082      	sub	sp, #8
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	4603      	mov	r3, r0
 8016a00:	6039      	str	r1, [r7, #0]
 8016a02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016a04:	683a      	ldr	r2, [r7, #0]
 8016a06:	4904      	ldr	r1, [pc, #16]	; (8016a18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8016a08:	4804      	ldr	r0, [pc, #16]	; (8016a1c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8016a0a:	f7f4 f9a7 	bl	800ad5c <USBD_GetString>
  return USBD_StrDesc;
 8016a0e:	4b02      	ldr	r3, [pc, #8]	; (8016a18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8016a10:	4618      	mov	r0, r3
 8016a12:	3708      	adds	r7, #8
 8016a14:	46bd      	mov	sp, r7
 8016a16:	bd80      	pop	{r7, pc}
 8016a18:	2000bf40 	.word	0x2000bf40
 8016a1c:	0801a240 	.word	0x0801a240

08016a20 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a20:	b580      	push	{r7, lr}
 8016a22:	b082      	sub	sp, #8
 8016a24:	af00      	add	r7, sp, #0
 8016a26:	4603      	mov	r3, r0
 8016a28:	6039      	str	r1, [r7, #0]
 8016a2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016a2c:	683b      	ldr	r3, [r7, #0]
 8016a2e:	221a      	movs	r2, #26
 8016a30:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8016a32:	f000 f843 	bl	8016abc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8016a36:	4b02      	ldr	r3, [pc, #8]	; (8016a40 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8016a38:	4618      	mov	r0, r3
 8016a3a:	3708      	adds	r7, #8
 8016a3c:	46bd      	mov	sp, r7
 8016a3e:	bd80      	pop	{r7, pc}
 8016a40:	20000164 	.word	0x20000164

08016a44 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a44:	b580      	push	{r7, lr}
 8016a46:	b082      	sub	sp, #8
 8016a48:	af00      	add	r7, sp, #0
 8016a4a:	4603      	mov	r3, r0
 8016a4c:	6039      	str	r1, [r7, #0]
 8016a4e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016a50:	79fb      	ldrb	r3, [r7, #7]
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d105      	bne.n	8016a62 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016a56:	683a      	ldr	r2, [r7, #0]
 8016a58:	4907      	ldr	r1, [pc, #28]	; (8016a78 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016a5a:	4808      	ldr	r0, [pc, #32]	; (8016a7c <USBD_FS_ConfigStrDescriptor+0x38>)
 8016a5c:	f7f4 f97e 	bl	800ad5c <USBD_GetString>
 8016a60:	e004      	b.n	8016a6c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016a62:	683a      	ldr	r2, [r7, #0]
 8016a64:	4904      	ldr	r1, [pc, #16]	; (8016a78 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016a66:	4805      	ldr	r0, [pc, #20]	; (8016a7c <USBD_FS_ConfigStrDescriptor+0x38>)
 8016a68:	f7f4 f978 	bl	800ad5c <USBD_GetString>
  }
  return USBD_StrDesc;
 8016a6c:	4b02      	ldr	r3, [pc, #8]	; (8016a78 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8016a6e:	4618      	mov	r0, r3
 8016a70:	3708      	adds	r7, #8
 8016a72:	46bd      	mov	sp, r7
 8016a74:	bd80      	pop	{r7, pc}
 8016a76:	bf00      	nop
 8016a78:	2000bf40 	.word	0x2000bf40
 8016a7c:	0801a254 	.word	0x0801a254

08016a80 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a80:	b580      	push	{r7, lr}
 8016a82:	b082      	sub	sp, #8
 8016a84:	af00      	add	r7, sp, #0
 8016a86:	4603      	mov	r3, r0
 8016a88:	6039      	str	r1, [r7, #0]
 8016a8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016a8c:	79fb      	ldrb	r3, [r7, #7]
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d105      	bne.n	8016a9e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016a92:	683a      	ldr	r2, [r7, #0]
 8016a94:	4907      	ldr	r1, [pc, #28]	; (8016ab4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016a96:	4808      	ldr	r0, [pc, #32]	; (8016ab8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016a98:	f7f4 f960 	bl	800ad5c <USBD_GetString>
 8016a9c:	e004      	b.n	8016aa8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016a9e:	683a      	ldr	r2, [r7, #0]
 8016aa0:	4904      	ldr	r1, [pc, #16]	; (8016ab4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016aa2:	4805      	ldr	r0, [pc, #20]	; (8016ab8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016aa4:	f7f4 f95a 	bl	800ad5c <USBD_GetString>
  }
  return USBD_StrDesc;
 8016aa8:	4b02      	ldr	r3, [pc, #8]	; (8016ab4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8016aaa:	4618      	mov	r0, r3
 8016aac:	3708      	adds	r7, #8
 8016aae:	46bd      	mov	sp, r7
 8016ab0:	bd80      	pop	{r7, pc}
 8016ab2:	bf00      	nop
 8016ab4:	2000bf40 	.word	0x2000bf40
 8016ab8:	0801a260 	.word	0x0801a260

08016abc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016abc:	b580      	push	{r7, lr}
 8016abe:	b084      	sub	sp, #16
 8016ac0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016ac2:	4b0f      	ldr	r3, [pc, #60]	; (8016b00 <Get_SerialNum+0x44>)
 8016ac4:	681b      	ldr	r3, [r3, #0]
 8016ac6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016ac8:	4b0e      	ldr	r3, [pc, #56]	; (8016b04 <Get_SerialNum+0x48>)
 8016aca:	681b      	ldr	r3, [r3, #0]
 8016acc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016ace:	4b0e      	ldr	r3, [pc, #56]	; (8016b08 <Get_SerialNum+0x4c>)
 8016ad0:	681b      	ldr	r3, [r3, #0]
 8016ad2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016ad4:	68fa      	ldr	r2, [r7, #12]
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	4413      	add	r3, r2
 8016ada:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016adc:	68fb      	ldr	r3, [r7, #12]
 8016ade:	2b00      	cmp	r3, #0
 8016ae0:	d009      	beq.n	8016af6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016ae2:	2208      	movs	r2, #8
 8016ae4:	4909      	ldr	r1, [pc, #36]	; (8016b0c <Get_SerialNum+0x50>)
 8016ae6:	68f8      	ldr	r0, [r7, #12]
 8016ae8:	f000 f814 	bl	8016b14 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016aec:	2204      	movs	r2, #4
 8016aee:	4908      	ldr	r1, [pc, #32]	; (8016b10 <Get_SerialNum+0x54>)
 8016af0:	68b8      	ldr	r0, [r7, #8]
 8016af2:	f000 f80f 	bl	8016b14 <IntToUnicode>
  }
}
 8016af6:	bf00      	nop
 8016af8:	3710      	adds	r7, #16
 8016afa:	46bd      	mov	sp, r7
 8016afc:	bd80      	pop	{r7, pc}
 8016afe:	bf00      	nop
 8016b00:	1fff7a10 	.word	0x1fff7a10
 8016b04:	1fff7a14 	.word	0x1fff7a14
 8016b08:	1fff7a18 	.word	0x1fff7a18
 8016b0c:	20000166 	.word	0x20000166
 8016b10:	20000176 	.word	0x20000176

08016b14 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016b14:	b480      	push	{r7}
 8016b16:	b087      	sub	sp, #28
 8016b18:	af00      	add	r7, sp, #0
 8016b1a:	60f8      	str	r0, [r7, #12]
 8016b1c:	60b9      	str	r1, [r7, #8]
 8016b1e:	4613      	mov	r3, r2
 8016b20:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016b22:	2300      	movs	r3, #0
 8016b24:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016b26:	2300      	movs	r3, #0
 8016b28:	75fb      	strb	r3, [r7, #23]
 8016b2a:	e027      	b.n	8016b7c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	0f1b      	lsrs	r3, r3, #28
 8016b30:	2b09      	cmp	r3, #9
 8016b32:	d80b      	bhi.n	8016b4c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016b34:	68fb      	ldr	r3, [r7, #12]
 8016b36:	0f1b      	lsrs	r3, r3, #28
 8016b38:	b2da      	uxtb	r2, r3
 8016b3a:	7dfb      	ldrb	r3, [r7, #23]
 8016b3c:	005b      	lsls	r3, r3, #1
 8016b3e:	4619      	mov	r1, r3
 8016b40:	68bb      	ldr	r3, [r7, #8]
 8016b42:	440b      	add	r3, r1
 8016b44:	3230      	adds	r2, #48	; 0x30
 8016b46:	b2d2      	uxtb	r2, r2
 8016b48:	701a      	strb	r2, [r3, #0]
 8016b4a:	e00a      	b.n	8016b62 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016b4c:	68fb      	ldr	r3, [r7, #12]
 8016b4e:	0f1b      	lsrs	r3, r3, #28
 8016b50:	b2da      	uxtb	r2, r3
 8016b52:	7dfb      	ldrb	r3, [r7, #23]
 8016b54:	005b      	lsls	r3, r3, #1
 8016b56:	4619      	mov	r1, r3
 8016b58:	68bb      	ldr	r3, [r7, #8]
 8016b5a:	440b      	add	r3, r1
 8016b5c:	3237      	adds	r2, #55	; 0x37
 8016b5e:	b2d2      	uxtb	r2, r2
 8016b60:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016b62:	68fb      	ldr	r3, [r7, #12]
 8016b64:	011b      	lsls	r3, r3, #4
 8016b66:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016b68:	7dfb      	ldrb	r3, [r7, #23]
 8016b6a:	005b      	lsls	r3, r3, #1
 8016b6c:	3301      	adds	r3, #1
 8016b6e:	68ba      	ldr	r2, [r7, #8]
 8016b70:	4413      	add	r3, r2
 8016b72:	2200      	movs	r2, #0
 8016b74:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016b76:	7dfb      	ldrb	r3, [r7, #23]
 8016b78:	3301      	adds	r3, #1
 8016b7a:	75fb      	strb	r3, [r7, #23]
 8016b7c:	7dfa      	ldrb	r2, [r7, #23]
 8016b7e:	79fb      	ldrb	r3, [r7, #7]
 8016b80:	429a      	cmp	r2, r3
 8016b82:	d3d3      	bcc.n	8016b2c <IntToUnicode+0x18>
  }
}
 8016b84:	bf00      	nop
 8016b86:	371c      	adds	r7, #28
 8016b88:	46bd      	mov	sp, r7
 8016b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b8e:	4770      	bx	lr

08016b90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8016b90:	b580      	push	{r7, lr}
 8016b92:	b08a      	sub	sp, #40	; 0x28
 8016b94:	af00      	add	r7, sp, #0
 8016b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016b98:	f107 0314 	add.w	r3, r7, #20
 8016b9c:	2200      	movs	r2, #0
 8016b9e:	601a      	str	r2, [r3, #0]
 8016ba0:	605a      	str	r2, [r3, #4]
 8016ba2:	609a      	str	r2, [r3, #8]
 8016ba4:	60da      	str	r2, [r3, #12]
 8016ba6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8016ba8:	687b      	ldr	r3, [r7, #4]
 8016baa:	681b      	ldr	r3, [r3, #0]
 8016bac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8016bb0:	d147      	bne.n	8016c42 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8016bb2:	2300      	movs	r3, #0
 8016bb4:	613b      	str	r3, [r7, #16]
 8016bb6:	4b25      	ldr	r3, [pc, #148]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016bba:	4a24      	ldr	r2, [pc, #144]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016bbc:	f043 0301 	orr.w	r3, r3, #1
 8016bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8016bc2:	4b22      	ldr	r3, [pc, #136]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016bc6:	f003 0301 	and.w	r3, r3, #1
 8016bca:	613b      	str	r3, [r7, #16]
 8016bcc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8016bce:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8016bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016bd4:	2302      	movs	r3, #2
 8016bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016bd8:	2300      	movs	r3, #0
 8016bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8016bdc:	2303      	movs	r3, #3
 8016bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8016be0:	230a      	movs	r3, #10
 8016be2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016be4:	f107 0314 	add.w	r3, r7, #20
 8016be8:	4619      	mov	r1, r3
 8016bea:	4819      	ldr	r0, [pc, #100]	; (8016c50 <HAL_PCD_MspInit+0xc0>)
 8016bec:	f7ec fcfe 	bl	80035ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8016bf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8016bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8016bf6:	2300      	movs	r3, #0
 8016bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8016bfe:	f107 0314 	add.w	r3, r7, #20
 8016c02:	4619      	mov	r1, r3
 8016c04:	4812      	ldr	r0, [pc, #72]	; (8016c50 <HAL_PCD_MspInit+0xc0>)
 8016c06:	f7ec fcf1 	bl	80035ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8016c0a:	4b10      	ldr	r3, [pc, #64]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016c0e:	4a0f      	ldr	r2, [pc, #60]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016c10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016c14:	6353      	str	r3, [r2, #52]	; 0x34
 8016c16:	2300      	movs	r3, #0
 8016c18:	60fb      	str	r3, [r7, #12]
 8016c1a:	4b0c      	ldr	r3, [pc, #48]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c1e:	4a0b      	ldr	r2, [pc, #44]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016c20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016c24:	6453      	str	r3, [r2, #68]	; 0x44
 8016c26:	4b09      	ldr	r3, [pc, #36]	; (8016c4c <HAL_PCD_MspInit+0xbc>)
 8016c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8016c2e:	60fb      	str	r3, [r7, #12]
 8016c30:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8016c32:	2200      	movs	r2, #0
 8016c34:	2105      	movs	r1, #5
 8016c36:	2043      	movs	r0, #67	; 0x43
 8016c38:	f7eb fc7a 	bl	8002530 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8016c3c:	2043      	movs	r0, #67	; 0x43
 8016c3e:	f7eb fc93 	bl	8002568 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8016c42:	bf00      	nop
 8016c44:	3728      	adds	r7, #40	; 0x28
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}
 8016c4a:	bf00      	nop
 8016c4c:	40023800 	.word	0x40023800
 8016c50:	40020000 	.word	0x40020000

08016c54 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c54:	b580      	push	{r7, lr}
 8016c56:	b082      	sub	sp, #8
 8016c58:	af00      	add	r7, sp, #0
 8016c5a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8016c68:	4619      	mov	r1, r3
 8016c6a:	4610      	mov	r0, r2
 8016c6c:	f7f3 f987 	bl	8009f7e <USBD_LL_SetupStage>
}
 8016c70:	bf00      	nop
 8016c72:	3708      	adds	r7, #8
 8016c74:	46bd      	mov	sp, r7
 8016c76:	bd80      	pop	{r7, pc}

08016c78 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c78:	b580      	push	{r7, lr}
 8016c7a:	b082      	sub	sp, #8
 8016c7c:	af00      	add	r7, sp, #0
 8016c7e:	6078      	str	r0, [r7, #4]
 8016c80:	460b      	mov	r3, r1
 8016c82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8016c8a:	78fa      	ldrb	r2, [r7, #3]
 8016c8c:	6879      	ldr	r1, [r7, #4]
 8016c8e:	4613      	mov	r3, r2
 8016c90:	00db      	lsls	r3, r3, #3
 8016c92:	1a9b      	subs	r3, r3, r2
 8016c94:	009b      	lsls	r3, r3, #2
 8016c96:	440b      	add	r3, r1
 8016c98:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8016c9c:	681a      	ldr	r2, [r3, #0]
 8016c9e:	78fb      	ldrb	r3, [r7, #3]
 8016ca0:	4619      	mov	r1, r3
 8016ca2:	f7f3 f9b7 	bl	800a014 <USBD_LL_DataOutStage>
}
 8016ca6:	bf00      	nop
 8016ca8:	3708      	adds	r7, #8
 8016caa:	46bd      	mov	sp, r7
 8016cac:	bd80      	pop	{r7, pc}

08016cae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016cae:	b580      	push	{r7, lr}
 8016cb0:	b082      	sub	sp, #8
 8016cb2:	af00      	add	r7, sp, #0
 8016cb4:	6078      	str	r0, [r7, #4]
 8016cb6:	460b      	mov	r3, r1
 8016cb8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8016cc0:	78fa      	ldrb	r2, [r7, #3]
 8016cc2:	6879      	ldr	r1, [r7, #4]
 8016cc4:	4613      	mov	r3, r2
 8016cc6:	00db      	lsls	r3, r3, #3
 8016cc8:	1a9b      	subs	r3, r3, r2
 8016cca:	009b      	lsls	r3, r3, #2
 8016ccc:	440b      	add	r3, r1
 8016cce:	3348      	adds	r3, #72	; 0x48
 8016cd0:	681a      	ldr	r2, [r3, #0]
 8016cd2:	78fb      	ldrb	r3, [r7, #3]
 8016cd4:	4619      	mov	r1, r3
 8016cd6:	f7f3 fa0e 	bl	800a0f6 <USBD_LL_DataInStage>
}
 8016cda:	bf00      	nop
 8016cdc:	3708      	adds	r7, #8
 8016cde:	46bd      	mov	sp, r7
 8016ce0:	bd80      	pop	{r7, pc}

08016ce2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ce2:	b580      	push	{r7, lr}
 8016ce4:	b082      	sub	sp, #8
 8016ce6:	af00      	add	r7, sp, #0
 8016ce8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016cf0:	4618      	mov	r0, r3
 8016cf2:	f7f3 fb1c 	bl	800a32e <USBD_LL_SOF>
}
 8016cf6:	bf00      	nop
 8016cf8:	3708      	adds	r7, #8
 8016cfa:	46bd      	mov	sp, r7
 8016cfc:	bd80      	pop	{r7, pc}

08016cfe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8016cfe:	b580      	push	{r7, lr}
 8016d00:	b084      	sub	sp, #16
 8016d02:	af00      	add	r7, sp, #0
 8016d04:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016d06:	2301      	movs	r3, #1
 8016d08:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	68db      	ldr	r3, [r3, #12]
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d102      	bne.n	8016d18 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8016d12:	2300      	movs	r3, #0
 8016d14:	73fb      	strb	r3, [r7, #15]
 8016d16:	e008      	b.n	8016d2a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	68db      	ldr	r3, [r3, #12]
 8016d1c:	2b02      	cmp	r3, #2
 8016d1e:	d102      	bne.n	8016d26 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8016d20:	2301      	movs	r3, #1
 8016d22:	73fb      	strb	r3, [r7, #15]
 8016d24:	e001      	b.n	8016d2a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8016d26:	f7ea fcc9 	bl	80016bc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016d30:	7bfa      	ldrb	r2, [r7, #15]
 8016d32:	4611      	mov	r1, r2
 8016d34:	4618      	mov	r0, r3
 8016d36:	f7f3 fac4 	bl	800a2c2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016d40:	4618      	mov	r0, r3
 8016d42:	f7f3 fa7d 	bl	800a240 <USBD_LL_Reset>
}
 8016d46:	bf00      	nop
 8016d48:	3710      	adds	r7, #16
 8016d4a:	46bd      	mov	sp, r7
 8016d4c:	bd80      	pop	{r7, pc}
	...

08016d50 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d50:	b580      	push	{r7, lr}
 8016d52:	b082      	sub	sp, #8
 8016d54:	af00      	add	r7, sp, #0
 8016d56:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016d5e:	4618      	mov	r0, r3
 8016d60:	f7f3 fabf 	bl	800a2e2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	681b      	ldr	r3, [r3, #0]
 8016d68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016d6c:	681b      	ldr	r3, [r3, #0]
 8016d6e:	687a      	ldr	r2, [r7, #4]
 8016d70:	6812      	ldr	r2, [r2, #0]
 8016d72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016d76:	f043 0301 	orr.w	r3, r3, #1
 8016d7a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	6a1b      	ldr	r3, [r3, #32]
 8016d80:	2b00      	cmp	r3, #0
 8016d82:	d005      	beq.n	8016d90 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016d84:	4b04      	ldr	r3, [pc, #16]	; (8016d98 <HAL_PCD_SuspendCallback+0x48>)
 8016d86:	691b      	ldr	r3, [r3, #16]
 8016d88:	4a03      	ldr	r2, [pc, #12]	; (8016d98 <HAL_PCD_SuspendCallback+0x48>)
 8016d8a:	f043 0306 	orr.w	r3, r3, #6
 8016d8e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016d90:	bf00      	nop
 8016d92:	3708      	adds	r7, #8
 8016d94:	46bd      	mov	sp, r7
 8016d96:	bd80      	pop	{r7, pc}
 8016d98:	e000ed00 	.word	0xe000ed00

08016d9c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d9c:	b580      	push	{r7, lr}
 8016d9e:	b082      	sub	sp, #8
 8016da0:	af00      	add	r7, sp, #0
 8016da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016daa:	4618      	mov	r0, r3
 8016dac:	f7f3 faae 	bl	800a30c <USBD_LL_Resume>
}
 8016db0:	bf00      	nop
 8016db2:	3708      	adds	r7, #8
 8016db4:	46bd      	mov	sp, r7
 8016db6:	bd80      	pop	{r7, pc}

08016db8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016db8:	b580      	push	{r7, lr}
 8016dba:	b082      	sub	sp, #8
 8016dbc:	af00      	add	r7, sp, #0
 8016dbe:	6078      	str	r0, [r7, #4]
 8016dc0:	460b      	mov	r3, r1
 8016dc2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016dca:	78fa      	ldrb	r2, [r7, #3]
 8016dcc:	4611      	mov	r1, r2
 8016dce:	4618      	mov	r0, r3
 8016dd0:	f7f3 fad4 	bl	800a37c <USBD_LL_IsoOUTIncomplete>
}
 8016dd4:	bf00      	nop
 8016dd6:	3708      	adds	r7, #8
 8016dd8:	46bd      	mov	sp, r7
 8016dda:	bd80      	pop	{r7, pc}

08016ddc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ddc:	b580      	push	{r7, lr}
 8016dde:	b082      	sub	sp, #8
 8016de0:	af00      	add	r7, sp, #0
 8016de2:	6078      	str	r0, [r7, #4]
 8016de4:	460b      	mov	r3, r1
 8016de6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016de8:	687b      	ldr	r3, [r7, #4]
 8016dea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016dee:	78fa      	ldrb	r2, [r7, #3]
 8016df0:	4611      	mov	r1, r2
 8016df2:	4618      	mov	r0, r3
 8016df4:	f7f3 fab5 	bl	800a362 <USBD_LL_IsoINIncomplete>
}
 8016df8:	bf00      	nop
 8016dfa:	3708      	adds	r7, #8
 8016dfc:	46bd      	mov	sp, r7
 8016dfe:	bd80      	pop	{r7, pc}

08016e00 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e00:	b580      	push	{r7, lr}
 8016e02:	b082      	sub	sp, #8
 8016e04:	af00      	add	r7, sp, #0
 8016e06:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016e0e:	4618      	mov	r0, r3
 8016e10:	f7f3 fac1 	bl	800a396 <USBD_LL_DevConnected>
}
 8016e14:	bf00      	nop
 8016e16:	3708      	adds	r7, #8
 8016e18:	46bd      	mov	sp, r7
 8016e1a:	bd80      	pop	{r7, pc}

08016e1c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e1c:	b580      	push	{r7, lr}
 8016e1e:	b082      	sub	sp, #8
 8016e20:	af00      	add	r7, sp, #0
 8016e22:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016e2a:	4618      	mov	r0, r3
 8016e2c:	f7f3 fabe 	bl	800a3ac <USBD_LL_DevDisconnected>
}
 8016e30:	bf00      	nop
 8016e32:	3708      	adds	r7, #8
 8016e34:	46bd      	mov	sp, r7
 8016e36:	bd80      	pop	{r7, pc}

08016e38 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016e38:	b580      	push	{r7, lr}
 8016e3a:	b082      	sub	sp, #8
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	781b      	ldrb	r3, [r3, #0]
 8016e44:	2b00      	cmp	r3, #0
 8016e46:	d13c      	bne.n	8016ec2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8016e48:	4a20      	ldr	r2, [pc, #128]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	4a1e      	ldr	r2, [pc, #120]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e54:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8016e58:	4b1c      	ldr	r3, [pc, #112]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e5a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8016e5e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8016e60:	4b1a      	ldr	r3, [pc, #104]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e62:	2204      	movs	r2, #4
 8016e64:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8016e66:	4b19      	ldr	r3, [pc, #100]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e68:	2202      	movs	r2, #2
 8016e6a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8016e6c:	4b17      	ldr	r3, [pc, #92]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e6e:	2200      	movs	r2, #0
 8016e70:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8016e72:	4b16      	ldr	r3, [pc, #88]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e74:	2202      	movs	r2, #2
 8016e76:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8016e78:	4b14      	ldr	r3, [pc, #80]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e7a:	2201      	movs	r2, #1
 8016e7c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8016e7e:	4b13      	ldr	r3, [pc, #76]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e80:	2200      	movs	r2, #0
 8016e82:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8016e84:	4b11      	ldr	r3, [pc, #68]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e86:	2200      	movs	r2, #0
 8016e88:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8016e8a:	4b10      	ldr	r3, [pc, #64]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e8c:	2201      	movs	r2, #1
 8016e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8016e90:	4b0e      	ldr	r3, [pc, #56]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e92:	2200      	movs	r2, #0
 8016e94:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8016e96:	480d      	ldr	r0, [pc, #52]	; (8016ecc <USBD_LL_Init+0x94>)
 8016e98:	f7ec fd6b 	bl	8003972 <HAL_PCD_Init>
 8016e9c:	4603      	mov	r3, r0
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d001      	beq.n	8016ea6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8016ea2:	f7ea fc0b 	bl	80016bc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8016ea6:	2180      	movs	r1, #128	; 0x80
 8016ea8:	4808      	ldr	r0, [pc, #32]	; (8016ecc <USBD_LL_Init+0x94>)
 8016eaa:	f7ed fed0 	bl	8004c4e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8016eae:	2240      	movs	r2, #64	; 0x40
 8016eb0:	2100      	movs	r1, #0
 8016eb2:	4806      	ldr	r0, [pc, #24]	; (8016ecc <USBD_LL_Init+0x94>)
 8016eb4:	f7ed fe84 	bl	8004bc0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8016eb8:	2280      	movs	r2, #128	; 0x80
 8016eba:	2101      	movs	r1, #1
 8016ebc:	4803      	ldr	r0, [pc, #12]	; (8016ecc <USBD_LL_Init+0x94>)
 8016ebe:	f7ed fe7f 	bl	8004bc0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8016ec2:	2300      	movs	r3, #0
}
 8016ec4:	4618      	mov	r0, r3
 8016ec6:	3708      	adds	r7, #8
 8016ec8:	46bd      	mov	sp, r7
 8016eca:	bd80      	pop	{r7, pc}
 8016ecc:	2000c140 	.word	0x2000c140

08016ed0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016ed0:	b580      	push	{r7, lr}
 8016ed2:	b084      	sub	sp, #16
 8016ed4:	af00      	add	r7, sp, #0
 8016ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ed8:	2300      	movs	r3, #0
 8016eda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016edc:	2300      	movs	r3, #0
 8016ede:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8016ee6:	4618      	mov	r0, r3
 8016ee8:	f7ec fe60 	bl	8003bac <HAL_PCD_Start>
 8016eec:	4603      	mov	r3, r0
 8016eee:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8016ef0:	7bfb      	ldrb	r3, [r7, #15]
 8016ef2:	4618      	mov	r0, r3
 8016ef4:	f000 f92e 	bl	8017154 <USBD_Get_USB_Status>
 8016ef8:	4603      	mov	r3, r0
 8016efa:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8016efc:	7bbb      	ldrb	r3, [r7, #14]
}
 8016efe:	4618      	mov	r0, r3
 8016f00:	3710      	adds	r7, #16
 8016f02:	46bd      	mov	sp, r7
 8016f04:	bd80      	pop	{r7, pc}

08016f06 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016f06:	b580      	push	{r7, lr}
 8016f08:	b084      	sub	sp, #16
 8016f0a:	af00      	add	r7, sp, #0
 8016f0c:	6078      	str	r0, [r7, #4]
 8016f0e:	4608      	mov	r0, r1
 8016f10:	4611      	mov	r1, r2
 8016f12:	461a      	mov	r2, r3
 8016f14:	4603      	mov	r3, r0
 8016f16:	70fb      	strb	r3, [r7, #3]
 8016f18:	460b      	mov	r3, r1
 8016f1a:	70bb      	strb	r3, [r7, #2]
 8016f1c:	4613      	mov	r3, r2
 8016f1e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f20:	2300      	movs	r3, #0
 8016f22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f24:	2300      	movs	r3, #0
 8016f26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016f28:	687b      	ldr	r3, [r7, #4]
 8016f2a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8016f2e:	78bb      	ldrb	r3, [r7, #2]
 8016f30:	883a      	ldrh	r2, [r7, #0]
 8016f32:	78f9      	ldrb	r1, [r7, #3]
 8016f34:	f7ed fa35 	bl	80043a2 <HAL_PCD_EP_Open>
 8016f38:	4603      	mov	r3, r0
 8016f3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f3c:	7bfb      	ldrb	r3, [r7, #15]
 8016f3e:	4618      	mov	r0, r3
 8016f40:	f000 f908 	bl	8017154 <USBD_Get_USB_Status>
 8016f44:	4603      	mov	r3, r0
 8016f46:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8016f48:	7bbb      	ldrb	r3, [r7, #14]
}
 8016f4a:	4618      	mov	r0, r3
 8016f4c:	3710      	adds	r7, #16
 8016f4e:	46bd      	mov	sp, r7
 8016f50:	bd80      	pop	{r7, pc}

08016f52 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016f52:	b580      	push	{r7, lr}
 8016f54:	b084      	sub	sp, #16
 8016f56:	af00      	add	r7, sp, #0
 8016f58:	6078      	str	r0, [r7, #4]
 8016f5a:	460b      	mov	r3, r1
 8016f5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f5e:	2300      	movs	r3, #0
 8016f60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f62:	2300      	movs	r3, #0
 8016f64:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8016f6c:	78fa      	ldrb	r2, [r7, #3]
 8016f6e:	4611      	mov	r1, r2
 8016f70:	4618      	mov	r0, r3
 8016f72:	f7ed fa7e 	bl	8004472 <HAL_PCD_EP_Close>
 8016f76:	4603      	mov	r3, r0
 8016f78:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8016f7a:	7bfb      	ldrb	r3, [r7, #15]
 8016f7c:	4618      	mov	r0, r3
 8016f7e:	f000 f8e9 	bl	8017154 <USBD_Get_USB_Status>
 8016f82:	4603      	mov	r3, r0
 8016f84:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8016f86:	7bbb      	ldrb	r3, [r7, #14]
}
 8016f88:	4618      	mov	r0, r3
 8016f8a:	3710      	adds	r7, #16
 8016f8c:	46bd      	mov	sp, r7
 8016f8e:	bd80      	pop	{r7, pc}

08016f90 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016f90:	b580      	push	{r7, lr}
 8016f92:	b084      	sub	sp, #16
 8016f94:	af00      	add	r7, sp, #0
 8016f96:	6078      	str	r0, [r7, #4]
 8016f98:	460b      	mov	r3, r1
 8016f9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f9c:	2300      	movs	r3, #0
 8016f9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fa0:	2300      	movs	r3, #0
 8016fa2:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8016faa:	78fa      	ldrb	r2, [r7, #3]
 8016fac:	4611      	mov	r1, r2
 8016fae:	4618      	mov	r0, r3
 8016fb0:	f7ed fb56 	bl	8004660 <HAL_PCD_EP_SetStall>
 8016fb4:	4603      	mov	r3, r0
 8016fb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016fb8:	7bfb      	ldrb	r3, [r7, #15]
 8016fba:	4618      	mov	r0, r3
 8016fbc:	f000 f8ca 	bl	8017154 <USBD_Get_USB_Status>
 8016fc0:	4603      	mov	r3, r0
 8016fc2:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8016fc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8016fc6:	4618      	mov	r0, r3
 8016fc8:	3710      	adds	r7, #16
 8016fca:	46bd      	mov	sp, r7
 8016fcc:	bd80      	pop	{r7, pc}

08016fce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016fce:	b580      	push	{r7, lr}
 8016fd0:	b084      	sub	sp, #16
 8016fd2:	af00      	add	r7, sp, #0
 8016fd4:	6078      	str	r0, [r7, #4]
 8016fd6:	460b      	mov	r3, r1
 8016fd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016fda:	2300      	movs	r3, #0
 8016fdc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fde:	2300      	movs	r3, #0
 8016fe0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8016fe8:	78fa      	ldrb	r2, [r7, #3]
 8016fea:	4611      	mov	r1, r2
 8016fec:	4618      	mov	r0, r3
 8016fee:	f7ed fb9b 	bl	8004728 <HAL_PCD_EP_ClrStall>
 8016ff2:	4603      	mov	r3, r0
 8016ff4:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 8016ff6:	7bfb      	ldrb	r3, [r7, #15]
 8016ff8:	4618      	mov	r0, r3
 8016ffa:	f000 f8ab 	bl	8017154 <USBD_Get_USB_Status>
 8016ffe:	4603      	mov	r3, r0
 8017000:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 8017002:	7bbb      	ldrb	r3, [r7, #14]
}
 8017004:	4618      	mov	r0, r3
 8017006:	3710      	adds	r7, #16
 8017008:	46bd      	mov	sp, r7
 801700a:	bd80      	pop	{r7, pc}

0801700c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801700c:	b480      	push	{r7}
 801700e:	b085      	sub	sp, #20
 8017010:	af00      	add	r7, sp, #0
 8017012:	6078      	str	r0, [r7, #4]
 8017014:	460b      	mov	r3, r1
 8017016:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801701e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8017020:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017024:	2b00      	cmp	r3, #0
 8017026:	da0b      	bge.n	8017040 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8017028:	78fb      	ldrb	r3, [r7, #3]
 801702a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801702e:	68f9      	ldr	r1, [r7, #12]
 8017030:	4613      	mov	r3, r2
 8017032:	00db      	lsls	r3, r3, #3
 8017034:	1a9b      	subs	r3, r3, r2
 8017036:	009b      	lsls	r3, r3, #2
 8017038:	440b      	add	r3, r1
 801703a:	333e      	adds	r3, #62	; 0x3e
 801703c:	781b      	ldrb	r3, [r3, #0]
 801703e:	e00b      	b.n	8017058 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8017040:	78fb      	ldrb	r3, [r7, #3]
 8017042:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017046:	68f9      	ldr	r1, [r7, #12]
 8017048:	4613      	mov	r3, r2
 801704a:	00db      	lsls	r3, r3, #3
 801704c:	1a9b      	subs	r3, r3, r2
 801704e:	009b      	lsls	r3, r3, #2
 8017050:	440b      	add	r3, r1
 8017052:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017056:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017058:	4618      	mov	r0, r3
 801705a:	3714      	adds	r7, #20
 801705c:	46bd      	mov	sp, r7
 801705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017062:	4770      	bx	lr

08017064 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017064:	b580      	push	{r7, lr}
 8017066:	b084      	sub	sp, #16
 8017068:	af00      	add	r7, sp, #0
 801706a:	6078      	str	r0, [r7, #4]
 801706c:	460b      	mov	r3, r1
 801706e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017070:	2300      	movs	r3, #0
 8017072:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017074:	2300      	movs	r3, #0
 8017076:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801707e:	78fa      	ldrb	r2, [r7, #3]
 8017080:	4611      	mov	r1, r2
 8017082:	4618      	mov	r0, r3
 8017084:	f7ed f968 	bl	8004358 <HAL_PCD_SetAddress>
 8017088:	4603      	mov	r3, r0
 801708a:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 801708c:	7bfb      	ldrb	r3, [r7, #15]
 801708e:	4618      	mov	r0, r3
 8017090:	f000 f860 	bl	8017154 <USBD_Get_USB_Status>
 8017094:	4603      	mov	r3, r0
 8017096:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8017098:	7bbb      	ldrb	r3, [r7, #14]
}
 801709a:	4618      	mov	r0, r3
 801709c:	3710      	adds	r7, #16
 801709e:	46bd      	mov	sp, r7
 80170a0:	bd80      	pop	{r7, pc}

080170a2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80170a2:	b580      	push	{r7, lr}
 80170a4:	b086      	sub	sp, #24
 80170a6:	af00      	add	r7, sp, #0
 80170a8:	60f8      	str	r0, [r7, #12]
 80170aa:	607a      	str	r2, [r7, #4]
 80170ac:	461a      	mov	r2, r3
 80170ae:	460b      	mov	r3, r1
 80170b0:	72fb      	strb	r3, [r7, #11]
 80170b2:	4613      	mov	r3, r2
 80170b4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80170b6:	2300      	movs	r3, #0
 80170b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80170ba:	2300      	movs	r3, #0
 80170bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80170be:	68fb      	ldr	r3, [r7, #12]
 80170c0:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80170c4:	893b      	ldrh	r3, [r7, #8]
 80170c6:	7af9      	ldrb	r1, [r7, #11]
 80170c8:	687a      	ldr	r2, [r7, #4]
 80170ca:	f7ed fa7f 	bl	80045cc <HAL_PCD_EP_Transmit>
 80170ce:	4603      	mov	r3, r0
 80170d0:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 80170d2:	7dfb      	ldrb	r3, [r7, #23]
 80170d4:	4618      	mov	r0, r3
 80170d6:	f000 f83d 	bl	8017154 <USBD_Get_USB_Status>
 80170da:	4603      	mov	r3, r0
 80170dc:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80170de:	7dbb      	ldrb	r3, [r7, #22]
}
 80170e0:	4618      	mov	r0, r3
 80170e2:	3718      	adds	r7, #24
 80170e4:	46bd      	mov	sp, r7
 80170e6:	bd80      	pop	{r7, pc}

080170e8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80170e8:	b580      	push	{r7, lr}
 80170ea:	b086      	sub	sp, #24
 80170ec:	af00      	add	r7, sp, #0
 80170ee:	60f8      	str	r0, [r7, #12]
 80170f0:	607a      	str	r2, [r7, #4]
 80170f2:	461a      	mov	r2, r3
 80170f4:	460b      	mov	r3, r1
 80170f6:	72fb      	strb	r3, [r7, #11]
 80170f8:	4613      	mov	r3, r2
 80170fa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80170fc:	2300      	movs	r3, #0
 80170fe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017100:	2300      	movs	r3, #0
 8017102:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017104:	68fb      	ldr	r3, [r7, #12]
 8017106:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801710a:	893b      	ldrh	r3, [r7, #8]
 801710c:	7af9      	ldrb	r1, [r7, #11]
 801710e:	687a      	ldr	r2, [r7, #4]
 8017110:	f7ed f9f9 	bl	8004506 <HAL_PCD_EP_Receive>
 8017114:	4603      	mov	r3, r0
 8017116:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8017118:	7dfb      	ldrb	r3, [r7, #23]
 801711a:	4618      	mov	r0, r3
 801711c:	f000 f81a 	bl	8017154 <USBD_Get_USB_Status>
 8017120:	4603      	mov	r3, r0
 8017122:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 8017124:	7dbb      	ldrb	r3, [r7, #22]
}
 8017126:	4618      	mov	r0, r3
 8017128:	3718      	adds	r7, #24
 801712a:	46bd      	mov	sp, r7
 801712c:	bd80      	pop	{r7, pc}

0801712e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801712e:	b580      	push	{r7, lr}
 8017130:	b082      	sub	sp, #8
 8017132:	af00      	add	r7, sp, #0
 8017134:	6078      	str	r0, [r7, #4]
 8017136:	460b      	mov	r3, r1
 8017138:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8017140:	78fa      	ldrb	r2, [r7, #3]
 8017142:	4611      	mov	r1, r2
 8017144:	4618      	mov	r0, r3
 8017146:	f7ed fa29 	bl	800459c <HAL_PCD_EP_GetRxCount>
 801714a:	4603      	mov	r3, r0
}
 801714c:	4618      	mov	r0, r3
 801714e:	3708      	adds	r7, #8
 8017150:	46bd      	mov	sp, r7
 8017152:	bd80      	pop	{r7, pc}

08017154 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017154:	b480      	push	{r7}
 8017156:	b085      	sub	sp, #20
 8017158:	af00      	add	r7, sp, #0
 801715a:	4603      	mov	r3, r0
 801715c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801715e:	2300      	movs	r3, #0
 8017160:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017162:	79fb      	ldrb	r3, [r7, #7]
 8017164:	2b03      	cmp	r3, #3
 8017166:	d817      	bhi.n	8017198 <USBD_Get_USB_Status+0x44>
 8017168:	a201      	add	r2, pc, #4	; (adr r2, 8017170 <USBD_Get_USB_Status+0x1c>)
 801716a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801716e:	bf00      	nop
 8017170:	08017181 	.word	0x08017181
 8017174:	08017187 	.word	0x08017187
 8017178:	0801718d 	.word	0x0801718d
 801717c:	08017193 	.word	0x08017193
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017180:	2300      	movs	r3, #0
 8017182:	73fb      	strb	r3, [r7, #15]
    break;
 8017184:	e00b      	b.n	801719e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017186:	2302      	movs	r3, #2
 8017188:	73fb      	strb	r3, [r7, #15]
    break;
 801718a:	e008      	b.n	801719e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801718c:	2301      	movs	r3, #1
 801718e:	73fb      	strb	r3, [r7, #15]
    break;
 8017190:	e005      	b.n	801719e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017192:	2302      	movs	r3, #2
 8017194:	73fb      	strb	r3, [r7, #15]
    break;
 8017196:	e002      	b.n	801719e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017198:	2302      	movs	r3, #2
 801719a:	73fb      	strb	r3, [r7, #15]
    break;
 801719c:	bf00      	nop
  }
  return usb_status;
 801719e:	7bfb      	ldrb	r3, [r7, #15]
}
 80171a0:	4618      	mov	r0, r3
 80171a2:	3714      	adds	r7, #20
 80171a4:	46bd      	mov	sp, r7
 80171a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171aa:	4770      	bx	lr

080171ac <__libc_init_array>:
 80171ac:	b570      	push	{r4, r5, r6, lr}
 80171ae:	4e0d      	ldr	r6, [pc, #52]	; (80171e4 <__libc_init_array+0x38>)
 80171b0:	4c0d      	ldr	r4, [pc, #52]	; (80171e8 <__libc_init_array+0x3c>)
 80171b2:	1ba4      	subs	r4, r4, r6
 80171b4:	10a4      	asrs	r4, r4, #2
 80171b6:	2500      	movs	r5, #0
 80171b8:	42a5      	cmp	r5, r4
 80171ba:	d109      	bne.n	80171d0 <__libc_init_array+0x24>
 80171bc:	4e0b      	ldr	r6, [pc, #44]	; (80171ec <__libc_init_array+0x40>)
 80171be:	4c0c      	ldr	r4, [pc, #48]	; (80171f0 <__libc_init_array+0x44>)
 80171c0:	f001 f8e8 	bl	8018394 <_init>
 80171c4:	1ba4      	subs	r4, r4, r6
 80171c6:	10a4      	asrs	r4, r4, #2
 80171c8:	2500      	movs	r5, #0
 80171ca:	42a5      	cmp	r5, r4
 80171cc:	d105      	bne.n	80171da <__libc_init_array+0x2e>
 80171ce:	bd70      	pop	{r4, r5, r6, pc}
 80171d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80171d4:	4798      	blx	r3
 80171d6:	3501      	adds	r5, #1
 80171d8:	e7ee      	b.n	80171b8 <__libc_init_array+0xc>
 80171da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80171de:	4798      	blx	r3
 80171e0:	3501      	adds	r5, #1
 80171e2:	e7f2      	b.n	80171ca <__libc_init_array+0x1e>
 80171e4:	0801a444 	.word	0x0801a444
 80171e8:	0801a444 	.word	0x0801a444
 80171ec:	0801a444 	.word	0x0801a444
 80171f0:	0801a448 	.word	0x0801a448

080171f4 <malloc>:
 80171f4:	4b02      	ldr	r3, [pc, #8]	; (8017200 <malloc+0xc>)
 80171f6:	4601      	mov	r1, r0
 80171f8:	6818      	ldr	r0, [r3, #0]
 80171fa:	f000 b87b 	b.w	80172f4 <_malloc_r>
 80171fe:	bf00      	nop
 8017200:	20000180 	.word	0x20000180

08017204 <free>:
 8017204:	4b02      	ldr	r3, [pc, #8]	; (8017210 <free+0xc>)
 8017206:	4601      	mov	r1, r0
 8017208:	6818      	ldr	r0, [r3, #0]
 801720a:	f000 b825 	b.w	8017258 <_free_r>
 801720e:	bf00      	nop
 8017210:	20000180 	.word	0x20000180

08017214 <memcmp>:
 8017214:	b530      	push	{r4, r5, lr}
 8017216:	2400      	movs	r4, #0
 8017218:	42a2      	cmp	r2, r4
 801721a:	d101      	bne.n	8017220 <memcmp+0xc>
 801721c:	2000      	movs	r0, #0
 801721e:	e007      	b.n	8017230 <memcmp+0x1c>
 8017220:	5d03      	ldrb	r3, [r0, r4]
 8017222:	3401      	adds	r4, #1
 8017224:	190d      	adds	r5, r1, r4
 8017226:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801722a:	42ab      	cmp	r3, r5
 801722c:	d0f4      	beq.n	8017218 <memcmp+0x4>
 801722e:	1b58      	subs	r0, r3, r5
 8017230:	bd30      	pop	{r4, r5, pc}

08017232 <memcpy>:
 8017232:	b510      	push	{r4, lr}
 8017234:	1e43      	subs	r3, r0, #1
 8017236:	440a      	add	r2, r1
 8017238:	4291      	cmp	r1, r2
 801723a:	d100      	bne.n	801723e <memcpy+0xc>
 801723c:	bd10      	pop	{r4, pc}
 801723e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017242:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017246:	e7f7      	b.n	8017238 <memcpy+0x6>

08017248 <memset>:
 8017248:	4402      	add	r2, r0
 801724a:	4603      	mov	r3, r0
 801724c:	4293      	cmp	r3, r2
 801724e:	d100      	bne.n	8017252 <memset+0xa>
 8017250:	4770      	bx	lr
 8017252:	f803 1b01 	strb.w	r1, [r3], #1
 8017256:	e7f9      	b.n	801724c <memset+0x4>

08017258 <_free_r>:
 8017258:	b538      	push	{r3, r4, r5, lr}
 801725a:	4605      	mov	r5, r0
 801725c:	2900      	cmp	r1, #0
 801725e:	d045      	beq.n	80172ec <_free_r+0x94>
 8017260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017264:	1f0c      	subs	r4, r1, #4
 8017266:	2b00      	cmp	r3, #0
 8017268:	bfb8      	it	lt
 801726a:	18e4      	addlt	r4, r4, r3
 801726c:	f000 f9ae 	bl	80175cc <__malloc_lock>
 8017270:	4a1f      	ldr	r2, [pc, #124]	; (80172f0 <_free_r+0x98>)
 8017272:	6813      	ldr	r3, [r2, #0]
 8017274:	4610      	mov	r0, r2
 8017276:	b933      	cbnz	r3, 8017286 <_free_r+0x2e>
 8017278:	6063      	str	r3, [r4, #4]
 801727a:	6014      	str	r4, [r2, #0]
 801727c:	4628      	mov	r0, r5
 801727e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017282:	f000 b9a4 	b.w	80175ce <__malloc_unlock>
 8017286:	42a3      	cmp	r3, r4
 8017288:	d90c      	bls.n	80172a4 <_free_r+0x4c>
 801728a:	6821      	ldr	r1, [r4, #0]
 801728c:	1862      	adds	r2, r4, r1
 801728e:	4293      	cmp	r3, r2
 8017290:	bf04      	itt	eq
 8017292:	681a      	ldreq	r2, [r3, #0]
 8017294:	685b      	ldreq	r3, [r3, #4]
 8017296:	6063      	str	r3, [r4, #4]
 8017298:	bf04      	itt	eq
 801729a:	1852      	addeq	r2, r2, r1
 801729c:	6022      	streq	r2, [r4, #0]
 801729e:	6004      	str	r4, [r0, #0]
 80172a0:	e7ec      	b.n	801727c <_free_r+0x24>
 80172a2:	4613      	mov	r3, r2
 80172a4:	685a      	ldr	r2, [r3, #4]
 80172a6:	b10a      	cbz	r2, 80172ac <_free_r+0x54>
 80172a8:	42a2      	cmp	r2, r4
 80172aa:	d9fa      	bls.n	80172a2 <_free_r+0x4a>
 80172ac:	6819      	ldr	r1, [r3, #0]
 80172ae:	1858      	adds	r0, r3, r1
 80172b0:	42a0      	cmp	r0, r4
 80172b2:	d10b      	bne.n	80172cc <_free_r+0x74>
 80172b4:	6820      	ldr	r0, [r4, #0]
 80172b6:	4401      	add	r1, r0
 80172b8:	1858      	adds	r0, r3, r1
 80172ba:	4282      	cmp	r2, r0
 80172bc:	6019      	str	r1, [r3, #0]
 80172be:	d1dd      	bne.n	801727c <_free_r+0x24>
 80172c0:	6810      	ldr	r0, [r2, #0]
 80172c2:	6852      	ldr	r2, [r2, #4]
 80172c4:	605a      	str	r2, [r3, #4]
 80172c6:	4401      	add	r1, r0
 80172c8:	6019      	str	r1, [r3, #0]
 80172ca:	e7d7      	b.n	801727c <_free_r+0x24>
 80172cc:	d902      	bls.n	80172d4 <_free_r+0x7c>
 80172ce:	230c      	movs	r3, #12
 80172d0:	602b      	str	r3, [r5, #0]
 80172d2:	e7d3      	b.n	801727c <_free_r+0x24>
 80172d4:	6820      	ldr	r0, [r4, #0]
 80172d6:	1821      	adds	r1, r4, r0
 80172d8:	428a      	cmp	r2, r1
 80172da:	bf04      	itt	eq
 80172dc:	6811      	ldreq	r1, [r2, #0]
 80172de:	6852      	ldreq	r2, [r2, #4]
 80172e0:	6062      	str	r2, [r4, #4]
 80172e2:	bf04      	itt	eq
 80172e4:	1809      	addeq	r1, r1, r0
 80172e6:	6021      	streq	r1, [r4, #0]
 80172e8:	605c      	str	r4, [r3, #4]
 80172ea:	e7c7      	b.n	801727c <_free_r+0x24>
 80172ec:	bd38      	pop	{r3, r4, r5, pc}
 80172ee:	bf00      	nop
 80172f0:	20004338 	.word	0x20004338

080172f4 <_malloc_r>:
 80172f4:	b570      	push	{r4, r5, r6, lr}
 80172f6:	1ccd      	adds	r5, r1, #3
 80172f8:	f025 0503 	bic.w	r5, r5, #3
 80172fc:	3508      	adds	r5, #8
 80172fe:	2d0c      	cmp	r5, #12
 8017300:	bf38      	it	cc
 8017302:	250c      	movcc	r5, #12
 8017304:	2d00      	cmp	r5, #0
 8017306:	4606      	mov	r6, r0
 8017308:	db01      	blt.n	801730e <_malloc_r+0x1a>
 801730a:	42a9      	cmp	r1, r5
 801730c:	d903      	bls.n	8017316 <_malloc_r+0x22>
 801730e:	230c      	movs	r3, #12
 8017310:	6033      	str	r3, [r6, #0]
 8017312:	2000      	movs	r0, #0
 8017314:	bd70      	pop	{r4, r5, r6, pc}
 8017316:	f000 f959 	bl	80175cc <__malloc_lock>
 801731a:	4a21      	ldr	r2, [pc, #132]	; (80173a0 <_malloc_r+0xac>)
 801731c:	6814      	ldr	r4, [r2, #0]
 801731e:	4621      	mov	r1, r4
 8017320:	b991      	cbnz	r1, 8017348 <_malloc_r+0x54>
 8017322:	4c20      	ldr	r4, [pc, #128]	; (80173a4 <_malloc_r+0xb0>)
 8017324:	6823      	ldr	r3, [r4, #0]
 8017326:	b91b      	cbnz	r3, 8017330 <_malloc_r+0x3c>
 8017328:	4630      	mov	r0, r6
 801732a:	f000 f855 	bl	80173d8 <_sbrk_r>
 801732e:	6020      	str	r0, [r4, #0]
 8017330:	4629      	mov	r1, r5
 8017332:	4630      	mov	r0, r6
 8017334:	f000 f850 	bl	80173d8 <_sbrk_r>
 8017338:	1c43      	adds	r3, r0, #1
 801733a:	d124      	bne.n	8017386 <_malloc_r+0x92>
 801733c:	230c      	movs	r3, #12
 801733e:	6033      	str	r3, [r6, #0]
 8017340:	4630      	mov	r0, r6
 8017342:	f000 f944 	bl	80175ce <__malloc_unlock>
 8017346:	e7e4      	b.n	8017312 <_malloc_r+0x1e>
 8017348:	680b      	ldr	r3, [r1, #0]
 801734a:	1b5b      	subs	r3, r3, r5
 801734c:	d418      	bmi.n	8017380 <_malloc_r+0x8c>
 801734e:	2b0b      	cmp	r3, #11
 8017350:	d90f      	bls.n	8017372 <_malloc_r+0x7e>
 8017352:	600b      	str	r3, [r1, #0]
 8017354:	50cd      	str	r5, [r1, r3]
 8017356:	18cc      	adds	r4, r1, r3
 8017358:	4630      	mov	r0, r6
 801735a:	f000 f938 	bl	80175ce <__malloc_unlock>
 801735e:	f104 000b 	add.w	r0, r4, #11
 8017362:	1d23      	adds	r3, r4, #4
 8017364:	f020 0007 	bic.w	r0, r0, #7
 8017368:	1ac3      	subs	r3, r0, r3
 801736a:	d0d3      	beq.n	8017314 <_malloc_r+0x20>
 801736c:	425a      	negs	r2, r3
 801736e:	50e2      	str	r2, [r4, r3]
 8017370:	e7d0      	b.n	8017314 <_malloc_r+0x20>
 8017372:	428c      	cmp	r4, r1
 8017374:	684b      	ldr	r3, [r1, #4]
 8017376:	bf16      	itet	ne
 8017378:	6063      	strne	r3, [r4, #4]
 801737a:	6013      	streq	r3, [r2, #0]
 801737c:	460c      	movne	r4, r1
 801737e:	e7eb      	b.n	8017358 <_malloc_r+0x64>
 8017380:	460c      	mov	r4, r1
 8017382:	6849      	ldr	r1, [r1, #4]
 8017384:	e7cc      	b.n	8017320 <_malloc_r+0x2c>
 8017386:	1cc4      	adds	r4, r0, #3
 8017388:	f024 0403 	bic.w	r4, r4, #3
 801738c:	42a0      	cmp	r0, r4
 801738e:	d005      	beq.n	801739c <_malloc_r+0xa8>
 8017390:	1a21      	subs	r1, r4, r0
 8017392:	4630      	mov	r0, r6
 8017394:	f000 f820 	bl	80173d8 <_sbrk_r>
 8017398:	3001      	adds	r0, #1
 801739a:	d0cf      	beq.n	801733c <_malloc_r+0x48>
 801739c:	6025      	str	r5, [r4, #0]
 801739e:	e7db      	b.n	8017358 <_malloc_r+0x64>
 80173a0:	20004338 	.word	0x20004338
 80173a4:	2000433c 	.word	0x2000433c

080173a8 <iprintf>:
 80173a8:	b40f      	push	{r0, r1, r2, r3}
 80173aa:	4b0a      	ldr	r3, [pc, #40]	; (80173d4 <iprintf+0x2c>)
 80173ac:	b513      	push	{r0, r1, r4, lr}
 80173ae:	681c      	ldr	r4, [r3, #0]
 80173b0:	b124      	cbz	r4, 80173bc <iprintf+0x14>
 80173b2:	69a3      	ldr	r3, [r4, #24]
 80173b4:	b913      	cbnz	r3, 80173bc <iprintf+0x14>
 80173b6:	4620      	mov	r0, r4
 80173b8:	f000 f87e 	bl	80174b8 <__sinit>
 80173bc:	ab05      	add	r3, sp, #20
 80173be:	9a04      	ldr	r2, [sp, #16]
 80173c0:	68a1      	ldr	r1, [r4, #8]
 80173c2:	9301      	str	r3, [sp, #4]
 80173c4:	4620      	mov	r0, r4
 80173c6:	f000 fa7f 	bl	80178c8 <_vfiprintf_r>
 80173ca:	b002      	add	sp, #8
 80173cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80173d0:	b004      	add	sp, #16
 80173d2:	4770      	bx	lr
 80173d4:	20000180 	.word	0x20000180

080173d8 <_sbrk_r>:
 80173d8:	b538      	push	{r3, r4, r5, lr}
 80173da:	4c06      	ldr	r4, [pc, #24]	; (80173f4 <_sbrk_r+0x1c>)
 80173dc:	2300      	movs	r3, #0
 80173de:	4605      	mov	r5, r0
 80173e0:	4608      	mov	r0, r1
 80173e2:	6023      	str	r3, [r4, #0]
 80173e4:	f7ea fad4 	bl	8001990 <_sbrk>
 80173e8:	1c43      	adds	r3, r0, #1
 80173ea:	d102      	bne.n	80173f2 <_sbrk_r+0x1a>
 80173ec:	6823      	ldr	r3, [r4, #0]
 80173ee:	b103      	cbz	r3, 80173f2 <_sbrk_r+0x1a>
 80173f0:	602b      	str	r3, [r5, #0]
 80173f2:	bd38      	pop	{r3, r4, r5, pc}
 80173f4:	2000ac9c 	.word	0x2000ac9c

080173f8 <siprintf>:
 80173f8:	b40e      	push	{r1, r2, r3}
 80173fa:	b500      	push	{lr}
 80173fc:	b09c      	sub	sp, #112	; 0x70
 80173fe:	ab1d      	add	r3, sp, #116	; 0x74
 8017400:	9002      	str	r0, [sp, #8]
 8017402:	9006      	str	r0, [sp, #24]
 8017404:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017408:	4809      	ldr	r0, [pc, #36]	; (8017430 <siprintf+0x38>)
 801740a:	9107      	str	r1, [sp, #28]
 801740c:	9104      	str	r1, [sp, #16]
 801740e:	4909      	ldr	r1, [pc, #36]	; (8017434 <siprintf+0x3c>)
 8017410:	f853 2b04 	ldr.w	r2, [r3], #4
 8017414:	9105      	str	r1, [sp, #20]
 8017416:	6800      	ldr	r0, [r0, #0]
 8017418:	9301      	str	r3, [sp, #4]
 801741a:	a902      	add	r1, sp, #8
 801741c:	f000 f932 	bl	8017684 <_svfiprintf_r>
 8017420:	9b02      	ldr	r3, [sp, #8]
 8017422:	2200      	movs	r2, #0
 8017424:	701a      	strb	r2, [r3, #0]
 8017426:	b01c      	add	sp, #112	; 0x70
 8017428:	f85d eb04 	ldr.w	lr, [sp], #4
 801742c:	b003      	add	sp, #12
 801742e:	4770      	bx	lr
 8017430:	20000180 	.word	0x20000180
 8017434:	ffff0208 	.word	0xffff0208

08017438 <std>:
 8017438:	2300      	movs	r3, #0
 801743a:	b510      	push	{r4, lr}
 801743c:	4604      	mov	r4, r0
 801743e:	e9c0 3300 	strd	r3, r3, [r0]
 8017442:	6083      	str	r3, [r0, #8]
 8017444:	8181      	strh	r1, [r0, #12]
 8017446:	6643      	str	r3, [r0, #100]	; 0x64
 8017448:	81c2      	strh	r2, [r0, #14]
 801744a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801744e:	6183      	str	r3, [r0, #24]
 8017450:	4619      	mov	r1, r3
 8017452:	2208      	movs	r2, #8
 8017454:	305c      	adds	r0, #92	; 0x5c
 8017456:	f7ff fef7 	bl	8017248 <memset>
 801745a:	4b05      	ldr	r3, [pc, #20]	; (8017470 <std+0x38>)
 801745c:	6263      	str	r3, [r4, #36]	; 0x24
 801745e:	4b05      	ldr	r3, [pc, #20]	; (8017474 <std+0x3c>)
 8017460:	62a3      	str	r3, [r4, #40]	; 0x28
 8017462:	4b05      	ldr	r3, [pc, #20]	; (8017478 <std+0x40>)
 8017464:	62e3      	str	r3, [r4, #44]	; 0x2c
 8017466:	4b05      	ldr	r3, [pc, #20]	; (801747c <std+0x44>)
 8017468:	6224      	str	r4, [r4, #32]
 801746a:	6323      	str	r3, [r4, #48]	; 0x30
 801746c:	bd10      	pop	{r4, pc}
 801746e:	bf00      	nop
 8017470:	08017e05 	.word	0x08017e05
 8017474:	08017e27 	.word	0x08017e27
 8017478:	08017e5f 	.word	0x08017e5f
 801747c:	08017e83 	.word	0x08017e83

08017480 <_cleanup_r>:
 8017480:	4901      	ldr	r1, [pc, #4]	; (8017488 <_cleanup_r+0x8>)
 8017482:	f000 b885 	b.w	8017590 <_fwalk_reent>
 8017486:	bf00      	nop
 8017488:	0801815d 	.word	0x0801815d

0801748c <__sfmoreglue>:
 801748c:	b570      	push	{r4, r5, r6, lr}
 801748e:	1e4a      	subs	r2, r1, #1
 8017490:	2568      	movs	r5, #104	; 0x68
 8017492:	4355      	muls	r5, r2
 8017494:	460e      	mov	r6, r1
 8017496:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801749a:	f7ff ff2b 	bl	80172f4 <_malloc_r>
 801749e:	4604      	mov	r4, r0
 80174a0:	b140      	cbz	r0, 80174b4 <__sfmoreglue+0x28>
 80174a2:	2100      	movs	r1, #0
 80174a4:	e9c0 1600 	strd	r1, r6, [r0]
 80174a8:	300c      	adds	r0, #12
 80174aa:	60a0      	str	r0, [r4, #8]
 80174ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80174b0:	f7ff feca 	bl	8017248 <memset>
 80174b4:	4620      	mov	r0, r4
 80174b6:	bd70      	pop	{r4, r5, r6, pc}

080174b8 <__sinit>:
 80174b8:	6983      	ldr	r3, [r0, #24]
 80174ba:	b510      	push	{r4, lr}
 80174bc:	4604      	mov	r4, r0
 80174be:	bb33      	cbnz	r3, 801750e <__sinit+0x56>
 80174c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80174c4:	6503      	str	r3, [r0, #80]	; 0x50
 80174c6:	4b12      	ldr	r3, [pc, #72]	; (8017510 <__sinit+0x58>)
 80174c8:	4a12      	ldr	r2, [pc, #72]	; (8017514 <__sinit+0x5c>)
 80174ca:	681b      	ldr	r3, [r3, #0]
 80174cc:	6282      	str	r2, [r0, #40]	; 0x28
 80174ce:	4298      	cmp	r0, r3
 80174d0:	bf04      	itt	eq
 80174d2:	2301      	moveq	r3, #1
 80174d4:	6183      	streq	r3, [r0, #24]
 80174d6:	f000 f81f 	bl	8017518 <__sfp>
 80174da:	6060      	str	r0, [r4, #4]
 80174dc:	4620      	mov	r0, r4
 80174de:	f000 f81b 	bl	8017518 <__sfp>
 80174e2:	60a0      	str	r0, [r4, #8]
 80174e4:	4620      	mov	r0, r4
 80174e6:	f000 f817 	bl	8017518 <__sfp>
 80174ea:	2200      	movs	r2, #0
 80174ec:	60e0      	str	r0, [r4, #12]
 80174ee:	2104      	movs	r1, #4
 80174f0:	6860      	ldr	r0, [r4, #4]
 80174f2:	f7ff ffa1 	bl	8017438 <std>
 80174f6:	2201      	movs	r2, #1
 80174f8:	2109      	movs	r1, #9
 80174fa:	68a0      	ldr	r0, [r4, #8]
 80174fc:	f7ff ff9c 	bl	8017438 <std>
 8017500:	2202      	movs	r2, #2
 8017502:	2112      	movs	r1, #18
 8017504:	68e0      	ldr	r0, [r4, #12]
 8017506:	f7ff ff97 	bl	8017438 <std>
 801750a:	2301      	movs	r3, #1
 801750c:	61a3      	str	r3, [r4, #24]
 801750e:	bd10      	pop	{r4, pc}
 8017510:	0801a3a4 	.word	0x0801a3a4
 8017514:	08017481 	.word	0x08017481

08017518 <__sfp>:
 8017518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801751a:	4b1b      	ldr	r3, [pc, #108]	; (8017588 <__sfp+0x70>)
 801751c:	681e      	ldr	r6, [r3, #0]
 801751e:	69b3      	ldr	r3, [r6, #24]
 8017520:	4607      	mov	r7, r0
 8017522:	b913      	cbnz	r3, 801752a <__sfp+0x12>
 8017524:	4630      	mov	r0, r6
 8017526:	f7ff ffc7 	bl	80174b8 <__sinit>
 801752a:	3648      	adds	r6, #72	; 0x48
 801752c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017530:	3b01      	subs	r3, #1
 8017532:	d503      	bpl.n	801753c <__sfp+0x24>
 8017534:	6833      	ldr	r3, [r6, #0]
 8017536:	b133      	cbz	r3, 8017546 <__sfp+0x2e>
 8017538:	6836      	ldr	r6, [r6, #0]
 801753a:	e7f7      	b.n	801752c <__sfp+0x14>
 801753c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017540:	b16d      	cbz	r5, 801755e <__sfp+0x46>
 8017542:	3468      	adds	r4, #104	; 0x68
 8017544:	e7f4      	b.n	8017530 <__sfp+0x18>
 8017546:	2104      	movs	r1, #4
 8017548:	4638      	mov	r0, r7
 801754a:	f7ff ff9f 	bl	801748c <__sfmoreglue>
 801754e:	6030      	str	r0, [r6, #0]
 8017550:	2800      	cmp	r0, #0
 8017552:	d1f1      	bne.n	8017538 <__sfp+0x20>
 8017554:	230c      	movs	r3, #12
 8017556:	603b      	str	r3, [r7, #0]
 8017558:	4604      	mov	r4, r0
 801755a:	4620      	mov	r0, r4
 801755c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801755e:	4b0b      	ldr	r3, [pc, #44]	; (801758c <__sfp+0x74>)
 8017560:	6665      	str	r5, [r4, #100]	; 0x64
 8017562:	e9c4 5500 	strd	r5, r5, [r4]
 8017566:	60a5      	str	r5, [r4, #8]
 8017568:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801756c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8017570:	2208      	movs	r2, #8
 8017572:	4629      	mov	r1, r5
 8017574:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017578:	f7ff fe66 	bl	8017248 <memset>
 801757c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017580:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017584:	e7e9      	b.n	801755a <__sfp+0x42>
 8017586:	bf00      	nop
 8017588:	0801a3a4 	.word	0x0801a3a4
 801758c:	ffff0001 	.word	0xffff0001

08017590 <_fwalk_reent>:
 8017590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017594:	4680      	mov	r8, r0
 8017596:	4689      	mov	r9, r1
 8017598:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801759c:	2600      	movs	r6, #0
 801759e:	b914      	cbnz	r4, 80175a6 <_fwalk_reent+0x16>
 80175a0:	4630      	mov	r0, r6
 80175a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80175a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80175aa:	3f01      	subs	r7, #1
 80175ac:	d501      	bpl.n	80175b2 <_fwalk_reent+0x22>
 80175ae:	6824      	ldr	r4, [r4, #0]
 80175b0:	e7f5      	b.n	801759e <_fwalk_reent+0xe>
 80175b2:	89ab      	ldrh	r3, [r5, #12]
 80175b4:	2b01      	cmp	r3, #1
 80175b6:	d907      	bls.n	80175c8 <_fwalk_reent+0x38>
 80175b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80175bc:	3301      	adds	r3, #1
 80175be:	d003      	beq.n	80175c8 <_fwalk_reent+0x38>
 80175c0:	4629      	mov	r1, r5
 80175c2:	4640      	mov	r0, r8
 80175c4:	47c8      	blx	r9
 80175c6:	4306      	orrs	r6, r0
 80175c8:	3568      	adds	r5, #104	; 0x68
 80175ca:	e7ee      	b.n	80175aa <_fwalk_reent+0x1a>

080175cc <__malloc_lock>:
 80175cc:	4770      	bx	lr

080175ce <__malloc_unlock>:
 80175ce:	4770      	bx	lr

080175d0 <__ssputs_r>:
 80175d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80175d4:	688e      	ldr	r6, [r1, #8]
 80175d6:	429e      	cmp	r6, r3
 80175d8:	4682      	mov	sl, r0
 80175da:	460c      	mov	r4, r1
 80175dc:	4690      	mov	r8, r2
 80175de:	4699      	mov	r9, r3
 80175e0:	d837      	bhi.n	8017652 <__ssputs_r+0x82>
 80175e2:	898a      	ldrh	r2, [r1, #12]
 80175e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80175e8:	d031      	beq.n	801764e <__ssputs_r+0x7e>
 80175ea:	6825      	ldr	r5, [r4, #0]
 80175ec:	6909      	ldr	r1, [r1, #16]
 80175ee:	1a6f      	subs	r7, r5, r1
 80175f0:	6965      	ldr	r5, [r4, #20]
 80175f2:	2302      	movs	r3, #2
 80175f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80175f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80175fc:	f109 0301 	add.w	r3, r9, #1
 8017600:	443b      	add	r3, r7
 8017602:	429d      	cmp	r5, r3
 8017604:	bf38      	it	cc
 8017606:	461d      	movcc	r5, r3
 8017608:	0553      	lsls	r3, r2, #21
 801760a:	d530      	bpl.n	801766e <__ssputs_r+0x9e>
 801760c:	4629      	mov	r1, r5
 801760e:	f7ff fe71 	bl	80172f4 <_malloc_r>
 8017612:	4606      	mov	r6, r0
 8017614:	b950      	cbnz	r0, 801762c <__ssputs_r+0x5c>
 8017616:	230c      	movs	r3, #12
 8017618:	f8ca 3000 	str.w	r3, [sl]
 801761c:	89a3      	ldrh	r3, [r4, #12]
 801761e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017622:	81a3      	strh	r3, [r4, #12]
 8017624:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801762c:	463a      	mov	r2, r7
 801762e:	6921      	ldr	r1, [r4, #16]
 8017630:	f7ff fdff 	bl	8017232 <memcpy>
 8017634:	89a3      	ldrh	r3, [r4, #12]
 8017636:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801763a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801763e:	81a3      	strh	r3, [r4, #12]
 8017640:	6126      	str	r6, [r4, #16]
 8017642:	6165      	str	r5, [r4, #20]
 8017644:	443e      	add	r6, r7
 8017646:	1bed      	subs	r5, r5, r7
 8017648:	6026      	str	r6, [r4, #0]
 801764a:	60a5      	str	r5, [r4, #8]
 801764c:	464e      	mov	r6, r9
 801764e:	454e      	cmp	r6, r9
 8017650:	d900      	bls.n	8017654 <__ssputs_r+0x84>
 8017652:	464e      	mov	r6, r9
 8017654:	4632      	mov	r2, r6
 8017656:	4641      	mov	r1, r8
 8017658:	6820      	ldr	r0, [r4, #0]
 801765a:	f000 fe1f 	bl	801829c <memmove>
 801765e:	68a3      	ldr	r3, [r4, #8]
 8017660:	1b9b      	subs	r3, r3, r6
 8017662:	60a3      	str	r3, [r4, #8]
 8017664:	6823      	ldr	r3, [r4, #0]
 8017666:	441e      	add	r6, r3
 8017668:	6026      	str	r6, [r4, #0]
 801766a:	2000      	movs	r0, #0
 801766c:	e7dc      	b.n	8017628 <__ssputs_r+0x58>
 801766e:	462a      	mov	r2, r5
 8017670:	f000 fe2d 	bl	80182ce <_realloc_r>
 8017674:	4606      	mov	r6, r0
 8017676:	2800      	cmp	r0, #0
 8017678:	d1e2      	bne.n	8017640 <__ssputs_r+0x70>
 801767a:	6921      	ldr	r1, [r4, #16]
 801767c:	4650      	mov	r0, sl
 801767e:	f7ff fdeb 	bl	8017258 <_free_r>
 8017682:	e7c8      	b.n	8017616 <__ssputs_r+0x46>

08017684 <_svfiprintf_r>:
 8017684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017688:	461d      	mov	r5, r3
 801768a:	898b      	ldrh	r3, [r1, #12]
 801768c:	061f      	lsls	r7, r3, #24
 801768e:	b09d      	sub	sp, #116	; 0x74
 8017690:	4680      	mov	r8, r0
 8017692:	460c      	mov	r4, r1
 8017694:	4616      	mov	r6, r2
 8017696:	d50f      	bpl.n	80176b8 <_svfiprintf_r+0x34>
 8017698:	690b      	ldr	r3, [r1, #16]
 801769a:	b96b      	cbnz	r3, 80176b8 <_svfiprintf_r+0x34>
 801769c:	2140      	movs	r1, #64	; 0x40
 801769e:	f7ff fe29 	bl	80172f4 <_malloc_r>
 80176a2:	6020      	str	r0, [r4, #0]
 80176a4:	6120      	str	r0, [r4, #16]
 80176a6:	b928      	cbnz	r0, 80176b4 <_svfiprintf_r+0x30>
 80176a8:	230c      	movs	r3, #12
 80176aa:	f8c8 3000 	str.w	r3, [r8]
 80176ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80176b2:	e0c8      	b.n	8017846 <_svfiprintf_r+0x1c2>
 80176b4:	2340      	movs	r3, #64	; 0x40
 80176b6:	6163      	str	r3, [r4, #20]
 80176b8:	2300      	movs	r3, #0
 80176ba:	9309      	str	r3, [sp, #36]	; 0x24
 80176bc:	2320      	movs	r3, #32
 80176be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80176c2:	2330      	movs	r3, #48	; 0x30
 80176c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80176c8:	9503      	str	r5, [sp, #12]
 80176ca:	f04f 0b01 	mov.w	fp, #1
 80176ce:	4637      	mov	r7, r6
 80176d0:	463d      	mov	r5, r7
 80176d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80176d6:	b10b      	cbz	r3, 80176dc <_svfiprintf_r+0x58>
 80176d8:	2b25      	cmp	r3, #37	; 0x25
 80176da:	d13e      	bne.n	801775a <_svfiprintf_r+0xd6>
 80176dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80176e0:	d00b      	beq.n	80176fa <_svfiprintf_r+0x76>
 80176e2:	4653      	mov	r3, sl
 80176e4:	4632      	mov	r2, r6
 80176e6:	4621      	mov	r1, r4
 80176e8:	4640      	mov	r0, r8
 80176ea:	f7ff ff71 	bl	80175d0 <__ssputs_r>
 80176ee:	3001      	adds	r0, #1
 80176f0:	f000 80a4 	beq.w	801783c <_svfiprintf_r+0x1b8>
 80176f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80176f6:	4453      	add	r3, sl
 80176f8:	9309      	str	r3, [sp, #36]	; 0x24
 80176fa:	783b      	ldrb	r3, [r7, #0]
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	f000 809d 	beq.w	801783c <_svfiprintf_r+0x1b8>
 8017702:	2300      	movs	r3, #0
 8017704:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017708:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801770c:	9304      	str	r3, [sp, #16]
 801770e:	9307      	str	r3, [sp, #28]
 8017710:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017714:	931a      	str	r3, [sp, #104]	; 0x68
 8017716:	462f      	mov	r7, r5
 8017718:	2205      	movs	r2, #5
 801771a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801771e:	4850      	ldr	r0, [pc, #320]	; (8017860 <_svfiprintf_r+0x1dc>)
 8017720:	f7e8 fd66 	bl	80001f0 <memchr>
 8017724:	9b04      	ldr	r3, [sp, #16]
 8017726:	b9d0      	cbnz	r0, 801775e <_svfiprintf_r+0xda>
 8017728:	06d9      	lsls	r1, r3, #27
 801772a:	bf44      	itt	mi
 801772c:	2220      	movmi	r2, #32
 801772e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017732:	071a      	lsls	r2, r3, #28
 8017734:	bf44      	itt	mi
 8017736:	222b      	movmi	r2, #43	; 0x2b
 8017738:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801773c:	782a      	ldrb	r2, [r5, #0]
 801773e:	2a2a      	cmp	r2, #42	; 0x2a
 8017740:	d015      	beq.n	801776e <_svfiprintf_r+0xea>
 8017742:	9a07      	ldr	r2, [sp, #28]
 8017744:	462f      	mov	r7, r5
 8017746:	2000      	movs	r0, #0
 8017748:	250a      	movs	r5, #10
 801774a:	4639      	mov	r1, r7
 801774c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017750:	3b30      	subs	r3, #48	; 0x30
 8017752:	2b09      	cmp	r3, #9
 8017754:	d94d      	bls.n	80177f2 <_svfiprintf_r+0x16e>
 8017756:	b1b8      	cbz	r0, 8017788 <_svfiprintf_r+0x104>
 8017758:	e00f      	b.n	801777a <_svfiprintf_r+0xf6>
 801775a:	462f      	mov	r7, r5
 801775c:	e7b8      	b.n	80176d0 <_svfiprintf_r+0x4c>
 801775e:	4a40      	ldr	r2, [pc, #256]	; (8017860 <_svfiprintf_r+0x1dc>)
 8017760:	1a80      	subs	r0, r0, r2
 8017762:	fa0b f000 	lsl.w	r0, fp, r0
 8017766:	4318      	orrs	r0, r3
 8017768:	9004      	str	r0, [sp, #16]
 801776a:	463d      	mov	r5, r7
 801776c:	e7d3      	b.n	8017716 <_svfiprintf_r+0x92>
 801776e:	9a03      	ldr	r2, [sp, #12]
 8017770:	1d11      	adds	r1, r2, #4
 8017772:	6812      	ldr	r2, [r2, #0]
 8017774:	9103      	str	r1, [sp, #12]
 8017776:	2a00      	cmp	r2, #0
 8017778:	db01      	blt.n	801777e <_svfiprintf_r+0xfa>
 801777a:	9207      	str	r2, [sp, #28]
 801777c:	e004      	b.n	8017788 <_svfiprintf_r+0x104>
 801777e:	4252      	negs	r2, r2
 8017780:	f043 0302 	orr.w	r3, r3, #2
 8017784:	9207      	str	r2, [sp, #28]
 8017786:	9304      	str	r3, [sp, #16]
 8017788:	783b      	ldrb	r3, [r7, #0]
 801778a:	2b2e      	cmp	r3, #46	; 0x2e
 801778c:	d10c      	bne.n	80177a8 <_svfiprintf_r+0x124>
 801778e:	787b      	ldrb	r3, [r7, #1]
 8017790:	2b2a      	cmp	r3, #42	; 0x2a
 8017792:	d133      	bne.n	80177fc <_svfiprintf_r+0x178>
 8017794:	9b03      	ldr	r3, [sp, #12]
 8017796:	1d1a      	adds	r2, r3, #4
 8017798:	681b      	ldr	r3, [r3, #0]
 801779a:	9203      	str	r2, [sp, #12]
 801779c:	2b00      	cmp	r3, #0
 801779e:	bfb8      	it	lt
 80177a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80177a4:	3702      	adds	r7, #2
 80177a6:	9305      	str	r3, [sp, #20]
 80177a8:	4d2e      	ldr	r5, [pc, #184]	; (8017864 <_svfiprintf_r+0x1e0>)
 80177aa:	7839      	ldrb	r1, [r7, #0]
 80177ac:	2203      	movs	r2, #3
 80177ae:	4628      	mov	r0, r5
 80177b0:	f7e8 fd1e 	bl	80001f0 <memchr>
 80177b4:	b138      	cbz	r0, 80177c6 <_svfiprintf_r+0x142>
 80177b6:	2340      	movs	r3, #64	; 0x40
 80177b8:	1b40      	subs	r0, r0, r5
 80177ba:	fa03 f000 	lsl.w	r0, r3, r0
 80177be:	9b04      	ldr	r3, [sp, #16]
 80177c0:	4303      	orrs	r3, r0
 80177c2:	3701      	adds	r7, #1
 80177c4:	9304      	str	r3, [sp, #16]
 80177c6:	7839      	ldrb	r1, [r7, #0]
 80177c8:	4827      	ldr	r0, [pc, #156]	; (8017868 <_svfiprintf_r+0x1e4>)
 80177ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80177ce:	2206      	movs	r2, #6
 80177d0:	1c7e      	adds	r6, r7, #1
 80177d2:	f7e8 fd0d 	bl	80001f0 <memchr>
 80177d6:	2800      	cmp	r0, #0
 80177d8:	d038      	beq.n	801784c <_svfiprintf_r+0x1c8>
 80177da:	4b24      	ldr	r3, [pc, #144]	; (801786c <_svfiprintf_r+0x1e8>)
 80177dc:	bb13      	cbnz	r3, 8017824 <_svfiprintf_r+0x1a0>
 80177de:	9b03      	ldr	r3, [sp, #12]
 80177e0:	3307      	adds	r3, #7
 80177e2:	f023 0307 	bic.w	r3, r3, #7
 80177e6:	3308      	adds	r3, #8
 80177e8:	9303      	str	r3, [sp, #12]
 80177ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80177ec:	444b      	add	r3, r9
 80177ee:	9309      	str	r3, [sp, #36]	; 0x24
 80177f0:	e76d      	b.n	80176ce <_svfiprintf_r+0x4a>
 80177f2:	fb05 3202 	mla	r2, r5, r2, r3
 80177f6:	2001      	movs	r0, #1
 80177f8:	460f      	mov	r7, r1
 80177fa:	e7a6      	b.n	801774a <_svfiprintf_r+0xc6>
 80177fc:	2300      	movs	r3, #0
 80177fe:	3701      	adds	r7, #1
 8017800:	9305      	str	r3, [sp, #20]
 8017802:	4619      	mov	r1, r3
 8017804:	250a      	movs	r5, #10
 8017806:	4638      	mov	r0, r7
 8017808:	f810 2b01 	ldrb.w	r2, [r0], #1
 801780c:	3a30      	subs	r2, #48	; 0x30
 801780e:	2a09      	cmp	r2, #9
 8017810:	d903      	bls.n	801781a <_svfiprintf_r+0x196>
 8017812:	2b00      	cmp	r3, #0
 8017814:	d0c8      	beq.n	80177a8 <_svfiprintf_r+0x124>
 8017816:	9105      	str	r1, [sp, #20]
 8017818:	e7c6      	b.n	80177a8 <_svfiprintf_r+0x124>
 801781a:	fb05 2101 	mla	r1, r5, r1, r2
 801781e:	2301      	movs	r3, #1
 8017820:	4607      	mov	r7, r0
 8017822:	e7f0      	b.n	8017806 <_svfiprintf_r+0x182>
 8017824:	ab03      	add	r3, sp, #12
 8017826:	9300      	str	r3, [sp, #0]
 8017828:	4622      	mov	r2, r4
 801782a:	4b11      	ldr	r3, [pc, #68]	; (8017870 <_svfiprintf_r+0x1ec>)
 801782c:	a904      	add	r1, sp, #16
 801782e:	4640      	mov	r0, r8
 8017830:	f3af 8000 	nop.w
 8017834:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8017838:	4681      	mov	r9, r0
 801783a:	d1d6      	bne.n	80177ea <_svfiprintf_r+0x166>
 801783c:	89a3      	ldrh	r3, [r4, #12]
 801783e:	065b      	lsls	r3, r3, #25
 8017840:	f53f af35 	bmi.w	80176ae <_svfiprintf_r+0x2a>
 8017844:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017846:	b01d      	add	sp, #116	; 0x74
 8017848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801784c:	ab03      	add	r3, sp, #12
 801784e:	9300      	str	r3, [sp, #0]
 8017850:	4622      	mov	r2, r4
 8017852:	4b07      	ldr	r3, [pc, #28]	; (8017870 <_svfiprintf_r+0x1ec>)
 8017854:	a904      	add	r1, sp, #16
 8017856:	4640      	mov	r0, r8
 8017858:	f000 f9c2 	bl	8017be0 <_printf_i>
 801785c:	e7ea      	b.n	8017834 <_svfiprintf_r+0x1b0>
 801785e:	bf00      	nop
 8017860:	0801a408 	.word	0x0801a408
 8017864:	0801a40e 	.word	0x0801a40e
 8017868:	0801a412 	.word	0x0801a412
 801786c:	00000000 	.word	0x00000000
 8017870:	080175d1 	.word	0x080175d1

08017874 <__sfputc_r>:
 8017874:	6893      	ldr	r3, [r2, #8]
 8017876:	3b01      	subs	r3, #1
 8017878:	2b00      	cmp	r3, #0
 801787a:	b410      	push	{r4}
 801787c:	6093      	str	r3, [r2, #8]
 801787e:	da08      	bge.n	8017892 <__sfputc_r+0x1e>
 8017880:	6994      	ldr	r4, [r2, #24]
 8017882:	42a3      	cmp	r3, r4
 8017884:	db01      	blt.n	801788a <__sfputc_r+0x16>
 8017886:	290a      	cmp	r1, #10
 8017888:	d103      	bne.n	8017892 <__sfputc_r+0x1e>
 801788a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801788e:	f000 bafd 	b.w	8017e8c <__swbuf_r>
 8017892:	6813      	ldr	r3, [r2, #0]
 8017894:	1c58      	adds	r0, r3, #1
 8017896:	6010      	str	r0, [r2, #0]
 8017898:	7019      	strb	r1, [r3, #0]
 801789a:	4608      	mov	r0, r1
 801789c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80178a0:	4770      	bx	lr

080178a2 <__sfputs_r>:
 80178a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178a4:	4606      	mov	r6, r0
 80178a6:	460f      	mov	r7, r1
 80178a8:	4614      	mov	r4, r2
 80178aa:	18d5      	adds	r5, r2, r3
 80178ac:	42ac      	cmp	r4, r5
 80178ae:	d101      	bne.n	80178b4 <__sfputs_r+0x12>
 80178b0:	2000      	movs	r0, #0
 80178b2:	e007      	b.n	80178c4 <__sfputs_r+0x22>
 80178b4:	463a      	mov	r2, r7
 80178b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80178ba:	4630      	mov	r0, r6
 80178bc:	f7ff ffda 	bl	8017874 <__sfputc_r>
 80178c0:	1c43      	adds	r3, r0, #1
 80178c2:	d1f3      	bne.n	80178ac <__sfputs_r+0xa>
 80178c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080178c8 <_vfiprintf_r>:
 80178c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178cc:	460c      	mov	r4, r1
 80178ce:	b09d      	sub	sp, #116	; 0x74
 80178d0:	4617      	mov	r7, r2
 80178d2:	461d      	mov	r5, r3
 80178d4:	4606      	mov	r6, r0
 80178d6:	b118      	cbz	r0, 80178e0 <_vfiprintf_r+0x18>
 80178d8:	6983      	ldr	r3, [r0, #24]
 80178da:	b90b      	cbnz	r3, 80178e0 <_vfiprintf_r+0x18>
 80178dc:	f7ff fdec 	bl	80174b8 <__sinit>
 80178e0:	4b7c      	ldr	r3, [pc, #496]	; (8017ad4 <_vfiprintf_r+0x20c>)
 80178e2:	429c      	cmp	r4, r3
 80178e4:	d158      	bne.n	8017998 <_vfiprintf_r+0xd0>
 80178e6:	6874      	ldr	r4, [r6, #4]
 80178e8:	89a3      	ldrh	r3, [r4, #12]
 80178ea:	0718      	lsls	r0, r3, #28
 80178ec:	d55e      	bpl.n	80179ac <_vfiprintf_r+0xe4>
 80178ee:	6923      	ldr	r3, [r4, #16]
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	d05b      	beq.n	80179ac <_vfiprintf_r+0xe4>
 80178f4:	2300      	movs	r3, #0
 80178f6:	9309      	str	r3, [sp, #36]	; 0x24
 80178f8:	2320      	movs	r3, #32
 80178fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80178fe:	2330      	movs	r3, #48	; 0x30
 8017900:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017904:	9503      	str	r5, [sp, #12]
 8017906:	f04f 0b01 	mov.w	fp, #1
 801790a:	46b8      	mov	r8, r7
 801790c:	4645      	mov	r5, r8
 801790e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017912:	b10b      	cbz	r3, 8017918 <_vfiprintf_r+0x50>
 8017914:	2b25      	cmp	r3, #37	; 0x25
 8017916:	d154      	bne.n	80179c2 <_vfiprintf_r+0xfa>
 8017918:	ebb8 0a07 	subs.w	sl, r8, r7
 801791c:	d00b      	beq.n	8017936 <_vfiprintf_r+0x6e>
 801791e:	4653      	mov	r3, sl
 8017920:	463a      	mov	r2, r7
 8017922:	4621      	mov	r1, r4
 8017924:	4630      	mov	r0, r6
 8017926:	f7ff ffbc 	bl	80178a2 <__sfputs_r>
 801792a:	3001      	adds	r0, #1
 801792c:	f000 80c2 	beq.w	8017ab4 <_vfiprintf_r+0x1ec>
 8017930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017932:	4453      	add	r3, sl
 8017934:	9309      	str	r3, [sp, #36]	; 0x24
 8017936:	f898 3000 	ldrb.w	r3, [r8]
 801793a:	2b00      	cmp	r3, #0
 801793c:	f000 80ba 	beq.w	8017ab4 <_vfiprintf_r+0x1ec>
 8017940:	2300      	movs	r3, #0
 8017942:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017946:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801794a:	9304      	str	r3, [sp, #16]
 801794c:	9307      	str	r3, [sp, #28]
 801794e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017952:	931a      	str	r3, [sp, #104]	; 0x68
 8017954:	46a8      	mov	r8, r5
 8017956:	2205      	movs	r2, #5
 8017958:	f818 1b01 	ldrb.w	r1, [r8], #1
 801795c:	485e      	ldr	r0, [pc, #376]	; (8017ad8 <_vfiprintf_r+0x210>)
 801795e:	f7e8 fc47 	bl	80001f0 <memchr>
 8017962:	9b04      	ldr	r3, [sp, #16]
 8017964:	bb78      	cbnz	r0, 80179c6 <_vfiprintf_r+0xfe>
 8017966:	06d9      	lsls	r1, r3, #27
 8017968:	bf44      	itt	mi
 801796a:	2220      	movmi	r2, #32
 801796c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017970:	071a      	lsls	r2, r3, #28
 8017972:	bf44      	itt	mi
 8017974:	222b      	movmi	r2, #43	; 0x2b
 8017976:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801797a:	782a      	ldrb	r2, [r5, #0]
 801797c:	2a2a      	cmp	r2, #42	; 0x2a
 801797e:	d02a      	beq.n	80179d6 <_vfiprintf_r+0x10e>
 8017980:	9a07      	ldr	r2, [sp, #28]
 8017982:	46a8      	mov	r8, r5
 8017984:	2000      	movs	r0, #0
 8017986:	250a      	movs	r5, #10
 8017988:	4641      	mov	r1, r8
 801798a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801798e:	3b30      	subs	r3, #48	; 0x30
 8017990:	2b09      	cmp	r3, #9
 8017992:	d969      	bls.n	8017a68 <_vfiprintf_r+0x1a0>
 8017994:	b360      	cbz	r0, 80179f0 <_vfiprintf_r+0x128>
 8017996:	e024      	b.n	80179e2 <_vfiprintf_r+0x11a>
 8017998:	4b50      	ldr	r3, [pc, #320]	; (8017adc <_vfiprintf_r+0x214>)
 801799a:	429c      	cmp	r4, r3
 801799c:	d101      	bne.n	80179a2 <_vfiprintf_r+0xda>
 801799e:	68b4      	ldr	r4, [r6, #8]
 80179a0:	e7a2      	b.n	80178e8 <_vfiprintf_r+0x20>
 80179a2:	4b4f      	ldr	r3, [pc, #316]	; (8017ae0 <_vfiprintf_r+0x218>)
 80179a4:	429c      	cmp	r4, r3
 80179a6:	bf08      	it	eq
 80179a8:	68f4      	ldreq	r4, [r6, #12]
 80179aa:	e79d      	b.n	80178e8 <_vfiprintf_r+0x20>
 80179ac:	4621      	mov	r1, r4
 80179ae:	4630      	mov	r0, r6
 80179b0:	f000 fad0 	bl	8017f54 <__swsetup_r>
 80179b4:	2800      	cmp	r0, #0
 80179b6:	d09d      	beq.n	80178f4 <_vfiprintf_r+0x2c>
 80179b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80179bc:	b01d      	add	sp, #116	; 0x74
 80179be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179c2:	46a8      	mov	r8, r5
 80179c4:	e7a2      	b.n	801790c <_vfiprintf_r+0x44>
 80179c6:	4a44      	ldr	r2, [pc, #272]	; (8017ad8 <_vfiprintf_r+0x210>)
 80179c8:	1a80      	subs	r0, r0, r2
 80179ca:	fa0b f000 	lsl.w	r0, fp, r0
 80179ce:	4318      	orrs	r0, r3
 80179d0:	9004      	str	r0, [sp, #16]
 80179d2:	4645      	mov	r5, r8
 80179d4:	e7be      	b.n	8017954 <_vfiprintf_r+0x8c>
 80179d6:	9a03      	ldr	r2, [sp, #12]
 80179d8:	1d11      	adds	r1, r2, #4
 80179da:	6812      	ldr	r2, [r2, #0]
 80179dc:	9103      	str	r1, [sp, #12]
 80179de:	2a00      	cmp	r2, #0
 80179e0:	db01      	blt.n	80179e6 <_vfiprintf_r+0x11e>
 80179e2:	9207      	str	r2, [sp, #28]
 80179e4:	e004      	b.n	80179f0 <_vfiprintf_r+0x128>
 80179e6:	4252      	negs	r2, r2
 80179e8:	f043 0302 	orr.w	r3, r3, #2
 80179ec:	9207      	str	r2, [sp, #28]
 80179ee:	9304      	str	r3, [sp, #16]
 80179f0:	f898 3000 	ldrb.w	r3, [r8]
 80179f4:	2b2e      	cmp	r3, #46	; 0x2e
 80179f6:	d10e      	bne.n	8017a16 <_vfiprintf_r+0x14e>
 80179f8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80179fc:	2b2a      	cmp	r3, #42	; 0x2a
 80179fe:	d138      	bne.n	8017a72 <_vfiprintf_r+0x1aa>
 8017a00:	9b03      	ldr	r3, [sp, #12]
 8017a02:	1d1a      	adds	r2, r3, #4
 8017a04:	681b      	ldr	r3, [r3, #0]
 8017a06:	9203      	str	r2, [sp, #12]
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	bfb8      	it	lt
 8017a0c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8017a10:	f108 0802 	add.w	r8, r8, #2
 8017a14:	9305      	str	r3, [sp, #20]
 8017a16:	4d33      	ldr	r5, [pc, #204]	; (8017ae4 <_vfiprintf_r+0x21c>)
 8017a18:	f898 1000 	ldrb.w	r1, [r8]
 8017a1c:	2203      	movs	r2, #3
 8017a1e:	4628      	mov	r0, r5
 8017a20:	f7e8 fbe6 	bl	80001f0 <memchr>
 8017a24:	b140      	cbz	r0, 8017a38 <_vfiprintf_r+0x170>
 8017a26:	2340      	movs	r3, #64	; 0x40
 8017a28:	1b40      	subs	r0, r0, r5
 8017a2a:	fa03 f000 	lsl.w	r0, r3, r0
 8017a2e:	9b04      	ldr	r3, [sp, #16]
 8017a30:	4303      	orrs	r3, r0
 8017a32:	f108 0801 	add.w	r8, r8, #1
 8017a36:	9304      	str	r3, [sp, #16]
 8017a38:	f898 1000 	ldrb.w	r1, [r8]
 8017a3c:	482a      	ldr	r0, [pc, #168]	; (8017ae8 <_vfiprintf_r+0x220>)
 8017a3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017a42:	2206      	movs	r2, #6
 8017a44:	f108 0701 	add.w	r7, r8, #1
 8017a48:	f7e8 fbd2 	bl	80001f0 <memchr>
 8017a4c:	2800      	cmp	r0, #0
 8017a4e:	d037      	beq.n	8017ac0 <_vfiprintf_r+0x1f8>
 8017a50:	4b26      	ldr	r3, [pc, #152]	; (8017aec <_vfiprintf_r+0x224>)
 8017a52:	bb1b      	cbnz	r3, 8017a9c <_vfiprintf_r+0x1d4>
 8017a54:	9b03      	ldr	r3, [sp, #12]
 8017a56:	3307      	adds	r3, #7
 8017a58:	f023 0307 	bic.w	r3, r3, #7
 8017a5c:	3308      	adds	r3, #8
 8017a5e:	9303      	str	r3, [sp, #12]
 8017a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017a62:	444b      	add	r3, r9
 8017a64:	9309      	str	r3, [sp, #36]	; 0x24
 8017a66:	e750      	b.n	801790a <_vfiprintf_r+0x42>
 8017a68:	fb05 3202 	mla	r2, r5, r2, r3
 8017a6c:	2001      	movs	r0, #1
 8017a6e:	4688      	mov	r8, r1
 8017a70:	e78a      	b.n	8017988 <_vfiprintf_r+0xc0>
 8017a72:	2300      	movs	r3, #0
 8017a74:	f108 0801 	add.w	r8, r8, #1
 8017a78:	9305      	str	r3, [sp, #20]
 8017a7a:	4619      	mov	r1, r3
 8017a7c:	250a      	movs	r5, #10
 8017a7e:	4640      	mov	r0, r8
 8017a80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017a84:	3a30      	subs	r2, #48	; 0x30
 8017a86:	2a09      	cmp	r2, #9
 8017a88:	d903      	bls.n	8017a92 <_vfiprintf_r+0x1ca>
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	d0c3      	beq.n	8017a16 <_vfiprintf_r+0x14e>
 8017a8e:	9105      	str	r1, [sp, #20]
 8017a90:	e7c1      	b.n	8017a16 <_vfiprintf_r+0x14e>
 8017a92:	fb05 2101 	mla	r1, r5, r1, r2
 8017a96:	2301      	movs	r3, #1
 8017a98:	4680      	mov	r8, r0
 8017a9a:	e7f0      	b.n	8017a7e <_vfiprintf_r+0x1b6>
 8017a9c:	ab03      	add	r3, sp, #12
 8017a9e:	9300      	str	r3, [sp, #0]
 8017aa0:	4622      	mov	r2, r4
 8017aa2:	4b13      	ldr	r3, [pc, #76]	; (8017af0 <_vfiprintf_r+0x228>)
 8017aa4:	a904      	add	r1, sp, #16
 8017aa6:	4630      	mov	r0, r6
 8017aa8:	f3af 8000 	nop.w
 8017aac:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8017ab0:	4681      	mov	r9, r0
 8017ab2:	d1d5      	bne.n	8017a60 <_vfiprintf_r+0x198>
 8017ab4:	89a3      	ldrh	r3, [r4, #12]
 8017ab6:	065b      	lsls	r3, r3, #25
 8017ab8:	f53f af7e 	bmi.w	80179b8 <_vfiprintf_r+0xf0>
 8017abc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017abe:	e77d      	b.n	80179bc <_vfiprintf_r+0xf4>
 8017ac0:	ab03      	add	r3, sp, #12
 8017ac2:	9300      	str	r3, [sp, #0]
 8017ac4:	4622      	mov	r2, r4
 8017ac6:	4b0a      	ldr	r3, [pc, #40]	; (8017af0 <_vfiprintf_r+0x228>)
 8017ac8:	a904      	add	r1, sp, #16
 8017aca:	4630      	mov	r0, r6
 8017acc:	f000 f888 	bl	8017be0 <_printf_i>
 8017ad0:	e7ec      	b.n	8017aac <_vfiprintf_r+0x1e4>
 8017ad2:	bf00      	nop
 8017ad4:	0801a3c8 	.word	0x0801a3c8
 8017ad8:	0801a408 	.word	0x0801a408
 8017adc:	0801a3e8 	.word	0x0801a3e8
 8017ae0:	0801a3a8 	.word	0x0801a3a8
 8017ae4:	0801a40e 	.word	0x0801a40e
 8017ae8:	0801a412 	.word	0x0801a412
 8017aec:	00000000 	.word	0x00000000
 8017af0:	080178a3 	.word	0x080178a3

08017af4 <_printf_common>:
 8017af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017af8:	4691      	mov	r9, r2
 8017afa:	461f      	mov	r7, r3
 8017afc:	688a      	ldr	r2, [r1, #8]
 8017afe:	690b      	ldr	r3, [r1, #16]
 8017b00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017b04:	4293      	cmp	r3, r2
 8017b06:	bfb8      	it	lt
 8017b08:	4613      	movlt	r3, r2
 8017b0a:	f8c9 3000 	str.w	r3, [r9]
 8017b0e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8017b12:	4606      	mov	r6, r0
 8017b14:	460c      	mov	r4, r1
 8017b16:	b112      	cbz	r2, 8017b1e <_printf_common+0x2a>
 8017b18:	3301      	adds	r3, #1
 8017b1a:	f8c9 3000 	str.w	r3, [r9]
 8017b1e:	6823      	ldr	r3, [r4, #0]
 8017b20:	0699      	lsls	r1, r3, #26
 8017b22:	bf42      	ittt	mi
 8017b24:	f8d9 3000 	ldrmi.w	r3, [r9]
 8017b28:	3302      	addmi	r3, #2
 8017b2a:	f8c9 3000 	strmi.w	r3, [r9]
 8017b2e:	6825      	ldr	r5, [r4, #0]
 8017b30:	f015 0506 	ands.w	r5, r5, #6
 8017b34:	d107      	bne.n	8017b46 <_printf_common+0x52>
 8017b36:	f104 0a19 	add.w	sl, r4, #25
 8017b3a:	68e3      	ldr	r3, [r4, #12]
 8017b3c:	f8d9 2000 	ldr.w	r2, [r9]
 8017b40:	1a9b      	subs	r3, r3, r2
 8017b42:	42ab      	cmp	r3, r5
 8017b44:	dc28      	bgt.n	8017b98 <_printf_common+0xa4>
 8017b46:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8017b4a:	6822      	ldr	r2, [r4, #0]
 8017b4c:	3300      	adds	r3, #0
 8017b4e:	bf18      	it	ne
 8017b50:	2301      	movne	r3, #1
 8017b52:	0692      	lsls	r2, r2, #26
 8017b54:	d42d      	bmi.n	8017bb2 <_printf_common+0xbe>
 8017b56:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017b5a:	4639      	mov	r1, r7
 8017b5c:	4630      	mov	r0, r6
 8017b5e:	47c0      	blx	r8
 8017b60:	3001      	adds	r0, #1
 8017b62:	d020      	beq.n	8017ba6 <_printf_common+0xb2>
 8017b64:	6823      	ldr	r3, [r4, #0]
 8017b66:	68e5      	ldr	r5, [r4, #12]
 8017b68:	f8d9 2000 	ldr.w	r2, [r9]
 8017b6c:	f003 0306 	and.w	r3, r3, #6
 8017b70:	2b04      	cmp	r3, #4
 8017b72:	bf08      	it	eq
 8017b74:	1aad      	subeq	r5, r5, r2
 8017b76:	68a3      	ldr	r3, [r4, #8]
 8017b78:	6922      	ldr	r2, [r4, #16]
 8017b7a:	bf0c      	ite	eq
 8017b7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017b80:	2500      	movne	r5, #0
 8017b82:	4293      	cmp	r3, r2
 8017b84:	bfc4      	itt	gt
 8017b86:	1a9b      	subgt	r3, r3, r2
 8017b88:	18ed      	addgt	r5, r5, r3
 8017b8a:	f04f 0900 	mov.w	r9, #0
 8017b8e:	341a      	adds	r4, #26
 8017b90:	454d      	cmp	r5, r9
 8017b92:	d11a      	bne.n	8017bca <_printf_common+0xd6>
 8017b94:	2000      	movs	r0, #0
 8017b96:	e008      	b.n	8017baa <_printf_common+0xb6>
 8017b98:	2301      	movs	r3, #1
 8017b9a:	4652      	mov	r2, sl
 8017b9c:	4639      	mov	r1, r7
 8017b9e:	4630      	mov	r0, r6
 8017ba0:	47c0      	blx	r8
 8017ba2:	3001      	adds	r0, #1
 8017ba4:	d103      	bne.n	8017bae <_printf_common+0xba>
 8017ba6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017bae:	3501      	adds	r5, #1
 8017bb0:	e7c3      	b.n	8017b3a <_printf_common+0x46>
 8017bb2:	18e1      	adds	r1, r4, r3
 8017bb4:	1c5a      	adds	r2, r3, #1
 8017bb6:	2030      	movs	r0, #48	; 0x30
 8017bb8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017bbc:	4422      	add	r2, r4
 8017bbe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017bc2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017bc6:	3302      	adds	r3, #2
 8017bc8:	e7c5      	b.n	8017b56 <_printf_common+0x62>
 8017bca:	2301      	movs	r3, #1
 8017bcc:	4622      	mov	r2, r4
 8017bce:	4639      	mov	r1, r7
 8017bd0:	4630      	mov	r0, r6
 8017bd2:	47c0      	blx	r8
 8017bd4:	3001      	adds	r0, #1
 8017bd6:	d0e6      	beq.n	8017ba6 <_printf_common+0xb2>
 8017bd8:	f109 0901 	add.w	r9, r9, #1
 8017bdc:	e7d8      	b.n	8017b90 <_printf_common+0x9c>
	...

08017be0 <_printf_i>:
 8017be0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017be4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8017be8:	460c      	mov	r4, r1
 8017bea:	7e09      	ldrb	r1, [r1, #24]
 8017bec:	b085      	sub	sp, #20
 8017bee:	296e      	cmp	r1, #110	; 0x6e
 8017bf0:	4617      	mov	r7, r2
 8017bf2:	4606      	mov	r6, r0
 8017bf4:	4698      	mov	r8, r3
 8017bf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017bf8:	f000 80b3 	beq.w	8017d62 <_printf_i+0x182>
 8017bfc:	d822      	bhi.n	8017c44 <_printf_i+0x64>
 8017bfe:	2963      	cmp	r1, #99	; 0x63
 8017c00:	d036      	beq.n	8017c70 <_printf_i+0x90>
 8017c02:	d80a      	bhi.n	8017c1a <_printf_i+0x3a>
 8017c04:	2900      	cmp	r1, #0
 8017c06:	f000 80b9 	beq.w	8017d7c <_printf_i+0x19c>
 8017c0a:	2958      	cmp	r1, #88	; 0x58
 8017c0c:	f000 8083 	beq.w	8017d16 <_printf_i+0x136>
 8017c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017c14:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8017c18:	e032      	b.n	8017c80 <_printf_i+0xa0>
 8017c1a:	2964      	cmp	r1, #100	; 0x64
 8017c1c:	d001      	beq.n	8017c22 <_printf_i+0x42>
 8017c1e:	2969      	cmp	r1, #105	; 0x69
 8017c20:	d1f6      	bne.n	8017c10 <_printf_i+0x30>
 8017c22:	6820      	ldr	r0, [r4, #0]
 8017c24:	6813      	ldr	r3, [r2, #0]
 8017c26:	0605      	lsls	r5, r0, #24
 8017c28:	f103 0104 	add.w	r1, r3, #4
 8017c2c:	d52a      	bpl.n	8017c84 <_printf_i+0xa4>
 8017c2e:	681b      	ldr	r3, [r3, #0]
 8017c30:	6011      	str	r1, [r2, #0]
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	da03      	bge.n	8017c3e <_printf_i+0x5e>
 8017c36:	222d      	movs	r2, #45	; 0x2d
 8017c38:	425b      	negs	r3, r3
 8017c3a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8017c3e:	486f      	ldr	r0, [pc, #444]	; (8017dfc <_printf_i+0x21c>)
 8017c40:	220a      	movs	r2, #10
 8017c42:	e039      	b.n	8017cb8 <_printf_i+0xd8>
 8017c44:	2973      	cmp	r1, #115	; 0x73
 8017c46:	f000 809d 	beq.w	8017d84 <_printf_i+0x1a4>
 8017c4a:	d808      	bhi.n	8017c5e <_printf_i+0x7e>
 8017c4c:	296f      	cmp	r1, #111	; 0x6f
 8017c4e:	d020      	beq.n	8017c92 <_printf_i+0xb2>
 8017c50:	2970      	cmp	r1, #112	; 0x70
 8017c52:	d1dd      	bne.n	8017c10 <_printf_i+0x30>
 8017c54:	6823      	ldr	r3, [r4, #0]
 8017c56:	f043 0320 	orr.w	r3, r3, #32
 8017c5a:	6023      	str	r3, [r4, #0]
 8017c5c:	e003      	b.n	8017c66 <_printf_i+0x86>
 8017c5e:	2975      	cmp	r1, #117	; 0x75
 8017c60:	d017      	beq.n	8017c92 <_printf_i+0xb2>
 8017c62:	2978      	cmp	r1, #120	; 0x78
 8017c64:	d1d4      	bne.n	8017c10 <_printf_i+0x30>
 8017c66:	2378      	movs	r3, #120	; 0x78
 8017c68:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8017c6c:	4864      	ldr	r0, [pc, #400]	; (8017e00 <_printf_i+0x220>)
 8017c6e:	e055      	b.n	8017d1c <_printf_i+0x13c>
 8017c70:	6813      	ldr	r3, [r2, #0]
 8017c72:	1d19      	adds	r1, r3, #4
 8017c74:	681b      	ldr	r3, [r3, #0]
 8017c76:	6011      	str	r1, [r2, #0]
 8017c78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017c7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017c80:	2301      	movs	r3, #1
 8017c82:	e08c      	b.n	8017d9e <_printf_i+0x1be>
 8017c84:	681b      	ldr	r3, [r3, #0]
 8017c86:	6011      	str	r1, [r2, #0]
 8017c88:	f010 0f40 	tst.w	r0, #64	; 0x40
 8017c8c:	bf18      	it	ne
 8017c8e:	b21b      	sxthne	r3, r3
 8017c90:	e7cf      	b.n	8017c32 <_printf_i+0x52>
 8017c92:	6813      	ldr	r3, [r2, #0]
 8017c94:	6825      	ldr	r5, [r4, #0]
 8017c96:	1d18      	adds	r0, r3, #4
 8017c98:	6010      	str	r0, [r2, #0]
 8017c9a:	0628      	lsls	r0, r5, #24
 8017c9c:	d501      	bpl.n	8017ca2 <_printf_i+0xc2>
 8017c9e:	681b      	ldr	r3, [r3, #0]
 8017ca0:	e002      	b.n	8017ca8 <_printf_i+0xc8>
 8017ca2:	0668      	lsls	r0, r5, #25
 8017ca4:	d5fb      	bpl.n	8017c9e <_printf_i+0xbe>
 8017ca6:	881b      	ldrh	r3, [r3, #0]
 8017ca8:	4854      	ldr	r0, [pc, #336]	; (8017dfc <_printf_i+0x21c>)
 8017caa:	296f      	cmp	r1, #111	; 0x6f
 8017cac:	bf14      	ite	ne
 8017cae:	220a      	movne	r2, #10
 8017cb0:	2208      	moveq	r2, #8
 8017cb2:	2100      	movs	r1, #0
 8017cb4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017cb8:	6865      	ldr	r5, [r4, #4]
 8017cba:	60a5      	str	r5, [r4, #8]
 8017cbc:	2d00      	cmp	r5, #0
 8017cbe:	f2c0 8095 	blt.w	8017dec <_printf_i+0x20c>
 8017cc2:	6821      	ldr	r1, [r4, #0]
 8017cc4:	f021 0104 	bic.w	r1, r1, #4
 8017cc8:	6021      	str	r1, [r4, #0]
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d13d      	bne.n	8017d4a <_printf_i+0x16a>
 8017cce:	2d00      	cmp	r5, #0
 8017cd0:	f040 808e 	bne.w	8017df0 <_printf_i+0x210>
 8017cd4:	4665      	mov	r5, ip
 8017cd6:	2a08      	cmp	r2, #8
 8017cd8:	d10b      	bne.n	8017cf2 <_printf_i+0x112>
 8017cda:	6823      	ldr	r3, [r4, #0]
 8017cdc:	07db      	lsls	r3, r3, #31
 8017cde:	d508      	bpl.n	8017cf2 <_printf_i+0x112>
 8017ce0:	6923      	ldr	r3, [r4, #16]
 8017ce2:	6862      	ldr	r2, [r4, #4]
 8017ce4:	429a      	cmp	r2, r3
 8017ce6:	bfde      	ittt	le
 8017ce8:	2330      	movle	r3, #48	; 0x30
 8017cea:	f805 3c01 	strble.w	r3, [r5, #-1]
 8017cee:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8017cf2:	ebac 0305 	sub.w	r3, ip, r5
 8017cf6:	6123      	str	r3, [r4, #16]
 8017cf8:	f8cd 8000 	str.w	r8, [sp]
 8017cfc:	463b      	mov	r3, r7
 8017cfe:	aa03      	add	r2, sp, #12
 8017d00:	4621      	mov	r1, r4
 8017d02:	4630      	mov	r0, r6
 8017d04:	f7ff fef6 	bl	8017af4 <_printf_common>
 8017d08:	3001      	adds	r0, #1
 8017d0a:	d14d      	bne.n	8017da8 <_printf_i+0x1c8>
 8017d0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017d10:	b005      	add	sp, #20
 8017d12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d16:	4839      	ldr	r0, [pc, #228]	; (8017dfc <_printf_i+0x21c>)
 8017d18:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8017d1c:	6813      	ldr	r3, [r2, #0]
 8017d1e:	6821      	ldr	r1, [r4, #0]
 8017d20:	1d1d      	adds	r5, r3, #4
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	6015      	str	r5, [r2, #0]
 8017d26:	060a      	lsls	r2, r1, #24
 8017d28:	d50b      	bpl.n	8017d42 <_printf_i+0x162>
 8017d2a:	07ca      	lsls	r2, r1, #31
 8017d2c:	bf44      	itt	mi
 8017d2e:	f041 0120 	orrmi.w	r1, r1, #32
 8017d32:	6021      	strmi	r1, [r4, #0]
 8017d34:	b91b      	cbnz	r3, 8017d3e <_printf_i+0x15e>
 8017d36:	6822      	ldr	r2, [r4, #0]
 8017d38:	f022 0220 	bic.w	r2, r2, #32
 8017d3c:	6022      	str	r2, [r4, #0]
 8017d3e:	2210      	movs	r2, #16
 8017d40:	e7b7      	b.n	8017cb2 <_printf_i+0xd2>
 8017d42:	064d      	lsls	r5, r1, #25
 8017d44:	bf48      	it	mi
 8017d46:	b29b      	uxthmi	r3, r3
 8017d48:	e7ef      	b.n	8017d2a <_printf_i+0x14a>
 8017d4a:	4665      	mov	r5, ip
 8017d4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8017d50:	fb02 3311 	mls	r3, r2, r1, r3
 8017d54:	5cc3      	ldrb	r3, [r0, r3]
 8017d56:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8017d5a:	460b      	mov	r3, r1
 8017d5c:	2900      	cmp	r1, #0
 8017d5e:	d1f5      	bne.n	8017d4c <_printf_i+0x16c>
 8017d60:	e7b9      	b.n	8017cd6 <_printf_i+0xf6>
 8017d62:	6813      	ldr	r3, [r2, #0]
 8017d64:	6825      	ldr	r5, [r4, #0]
 8017d66:	6961      	ldr	r1, [r4, #20]
 8017d68:	1d18      	adds	r0, r3, #4
 8017d6a:	6010      	str	r0, [r2, #0]
 8017d6c:	0628      	lsls	r0, r5, #24
 8017d6e:	681b      	ldr	r3, [r3, #0]
 8017d70:	d501      	bpl.n	8017d76 <_printf_i+0x196>
 8017d72:	6019      	str	r1, [r3, #0]
 8017d74:	e002      	b.n	8017d7c <_printf_i+0x19c>
 8017d76:	066a      	lsls	r2, r5, #25
 8017d78:	d5fb      	bpl.n	8017d72 <_printf_i+0x192>
 8017d7a:	8019      	strh	r1, [r3, #0]
 8017d7c:	2300      	movs	r3, #0
 8017d7e:	6123      	str	r3, [r4, #16]
 8017d80:	4665      	mov	r5, ip
 8017d82:	e7b9      	b.n	8017cf8 <_printf_i+0x118>
 8017d84:	6813      	ldr	r3, [r2, #0]
 8017d86:	1d19      	adds	r1, r3, #4
 8017d88:	6011      	str	r1, [r2, #0]
 8017d8a:	681d      	ldr	r5, [r3, #0]
 8017d8c:	6862      	ldr	r2, [r4, #4]
 8017d8e:	2100      	movs	r1, #0
 8017d90:	4628      	mov	r0, r5
 8017d92:	f7e8 fa2d 	bl	80001f0 <memchr>
 8017d96:	b108      	cbz	r0, 8017d9c <_printf_i+0x1bc>
 8017d98:	1b40      	subs	r0, r0, r5
 8017d9a:	6060      	str	r0, [r4, #4]
 8017d9c:	6863      	ldr	r3, [r4, #4]
 8017d9e:	6123      	str	r3, [r4, #16]
 8017da0:	2300      	movs	r3, #0
 8017da2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017da6:	e7a7      	b.n	8017cf8 <_printf_i+0x118>
 8017da8:	6923      	ldr	r3, [r4, #16]
 8017daa:	462a      	mov	r2, r5
 8017dac:	4639      	mov	r1, r7
 8017dae:	4630      	mov	r0, r6
 8017db0:	47c0      	blx	r8
 8017db2:	3001      	adds	r0, #1
 8017db4:	d0aa      	beq.n	8017d0c <_printf_i+0x12c>
 8017db6:	6823      	ldr	r3, [r4, #0]
 8017db8:	079b      	lsls	r3, r3, #30
 8017dba:	d413      	bmi.n	8017de4 <_printf_i+0x204>
 8017dbc:	68e0      	ldr	r0, [r4, #12]
 8017dbe:	9b03      	ldr	r3, [sp, #12]
 8017dc0:	4298      	cmp	r0, r3
 8017dc2:	bfb8      	it	lt
 8017dc4:	4618      	movlt	r0, r3
 8017dc6:	e7a3      	b.n	8017d10 <_printf_i+0x130>
 8017dc8:	2301      	movs	r3, #1
 8017dca:	464a      	mov	r2, r9
 8017dcc:	4639      	mov	r1, r7
 8017dce:	4630      	mov	r0, r6
 8017dd0:	47c0      	blx	r8
 8017dd2:	3001      	adds	r0, #1
 8017dd4:	d09a      	beq.n	8017d0c <_printf_i+0x12c>
 8017dd6:	3501      	adds	r5, #1
 8017dd8:	68e3      	ldr	r3, [r4, #12]
 8017dda:	9a03      	ldr	r2, [sp, #12]
 8017ddc:	1a9b      	subs	r3, r3, r2
 8017dde:	42ab      	cmp	r3, r5
 8017de0:	dcf2      	bgt.n	8017dc8 <_printf_i+0x1e8>
 8017de2:	e7eb      	b.n	8017dbc <_printf_i+0x1dc>
 8017de4:	2500      	movs	r5, #0
 8017de6:	f104 0919 	add.w	r9, r4, #25
 8017dea:	e7f5      	b.n	8017dd8 <_printf_i+0x1f8>
 8017dec:	2b00      	cmp	r3, #0
 8017dee:	d1ac      	bne.n	8017d4a <_printf_i+0x16a>
 8017df0:	7803      	ldrb	r3, [r0, #0]
 8017df2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017df6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017dfa:	e76c      	b.n	8017cd6 <_printf_i+0xf6>
 8017dfc:	0801a419 	.word	0x0801a419
 8017e00:	0801a42a 	.word	0x0801a42a

08017e04 <__sread>:
 8017e04:	b510      	push	{r4, lr}
 8017e06:	460c      	mov	r4, r1
 8017e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e0c:	f000 fa86 	bl	801831c <_read_r>
 8017e10:	2800      	cmp	r0, #0
 8017e12:	bfab      	itete	ge
 8017e14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017e16:	89a3      	ldrhlt	r3, [r4, #12]
 8017e18:	181b      	addge	r3, r3, r0
 8017e1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017e1e:	bfac      	ite	ge
 8017e20:	6563      	strge	r3, [r4, #84]	; 0x54
 8017e22:	81a3      	strhlt	r3, [r4, #12]
 8017e24:	bd10      	pop	{r4, pc}

08017e26 <__swrite>:
 8017e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e2a:	461f      	mov	r7, r3
 8017e2c:	898b      	ldrh	r3, [r1, #12]
 8017e2e:	05db      	lsls	r3, r3, #23
 8017e30:	4605      	mov	r5, r0
 8017e32:	460c      	mov	r4, r1
 8017e34:	4616      	mov	r6, r2
 8017e36:	d505      	bpl.n	8017e44 <__swrite+0x1e>
 8017e38:	2302      	movs	r3, #2
 8017e3a:	2200      	movs	r2, #0
 8017e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e40:	f000 f9b6 	bl	80181b0 <_lseek_r>
 8017e44:	89a3      	ldrh	r3, [r4, #12]
 8017e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017e4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017e4e:	81a3      	strh	r3, [r4, #12]
 8017e50:	4632      	mov	r2, r6
 8017e52:	463b      	mov	r3, r7
 8017e54:	4628      	mov	r0, r5
 8017e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017e5a:	f000 b869 	b.w	8017f30 <_write_r>

08017e5e <__sseek>:
 8017e5e:	b510      	push	{r4, lr}
 8017e60:	460c      	mov	r4, r1
 8017e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e66:	f000 f9a3 	bl	80181b0 <_lseek_r>
 8017e6a:	1c43      	adds	r3, r0, #1
 8017e6c:	89a3      	ldrh	r3, [r4, #12]
 8017e6e:	bf15      	itete	ne
 8017e70:	6560      	strne	r0, [r4, #84]	; 0x54
 8017e72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017e76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017e7a:	81a3      	strheq	r3, [r4, #12]
 8017e7c:	bf18      	it	ne
 8017e7e:	81a3      	strhne	r3, [r4, #12]
 8017e80:	bd10      	pop	{r4, pc}

08017e82 <__sclose>:
 8017e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e86:	f000 b8d3 	b.w	8018030 <_close_r>
	...

08017e8c <__swbuf_r>:
 8017e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e8e:	460e      	mov	r6, r1
 8017e90:	4614      	mov	r4, r2
 8017e92:	4605      	mov	r5, r0
 8017e94:	b118      	cbz	r0, 8017e9e <__swbuf_r+0x12>
 8017e96:	6983      	ldr	r3, [r0, #24]
 8017e98:	b90b      	cbnz	r3, 8017e9e <__swbuf_r+0x12>
 8017e9a:	f7ff fb0d 	bl	80174b8 <__sinit>
 8017e9e:	4b21      	ldr	r3, [pc, #132]	; (8017f24 <__swbuf_r+0x98>)
 8017ea0:	429c      	cmp	r4, r3
 8017ea2:	d12a      	bne.n	8017efa <__swbuf_r+0x6e>
 8017ea4:	686c      	ldr	r4, [r5, #4]
 8017ea6:	69a3      	ldr	r3, [r4, #24]
 8017ea8:	60a3      	str	r3, [r4, #8]
 8017eaa:	89a3      	ldrh	r3, [r4, #12]
 8017eac:	071a      	lsls	r2, r3, #28
 8017eae:	d52e      	bpl.n	8017f0e <__swbuf_r+0x82>
 8017eb0:	6923      	ldr	r3, [r4, #16]
 8017eb2:	b363      	cbz	r3, 8017f0e <__swbuf_r+0x82>
 8017eb4:	6923      	ldr	r3, [r4, #16]
 8017eb6:	6820      	ldr	r0, [r4, #0]
 8017eb8:	1ac0      	subs	r0, r0, r3
 8017eba:	6963      	ldr	r3, [r4, #20]
 8017ebc:	b2f6      	uxtb	r6, r6
 8017ebe:	4283      	cmp	r3, r0
 8017ec0:	4637      	mov	r7, r6
 8017ec2:	dc04      	bgt.n	8017ece <__swbuf_r+0x42>
 8017ec4:	4621      	mov	r1, r4
 8017ec6:	4628      	mov	r0, r5
 8017ec8:	f000 f948 	bl	801815c <_fflush_r>
 8017ecc:	bb28      	cbnz	r0, 8017f1a <__swbuf_r+0x8e>
 8017ece:	68a3      	ldr	r3, [r4, #8]
 8017ed0:	3b01      	subs	r3, #1
 8017ed2:	60a3      	str	r3, [r4, #8]
 8017ed4:	6823      	ldr	r3, [r4, #0]
 8017ed6:	1c5a      	adds	r2, r3, #1
 8017ed8:	6022      	str	r2, [r4, #0]
 8017eda:	701e      	strb	r6, [r3, #0]
 8017edc:	6963      	ldr	r3, [r4, #20]
 8017ede:	3001      	adds	r0, #1
 8017ee0:	4283      	cmp	r3, r0
 8017ee2:	d004      	beq.n	8017eee <__swbuf_r+0x62>
 8017ee4:	89a3      	ldrh	r3, [r4, #12]
 8017ee6:	07db      	lsls	r3, r3, #31
 8017ee8:	d519      	bpl.n	8017f1e <__swbuf_r+0x92>
 8017eea:	2e0a      	cmp	r6, #10
 8017eec:	d117      	bne.n	8017f1e <__swbuf_r+0x92>
 8017eee:	4621      	mov	r1, r4
 8017ef0:	4628      	mov	r0, r5
 8017ef2:	f000 f933 	bl	801815c <_fflush_r>
 8017ef6:	b190      	cbz	r0, 8017f1e <__swbuf_r+0x92>
 8017ef8:	e00f      	b.n	8017f1a <__swbuf_r+0x8e>
 8017efa:	4b0b      	ldr	r3, [pc, #44]	; (8017f28 <__swbuf_r+0x9c>)
 8017efc:	429c      	cmp	r4, r3
 8017efe:	d101      	bne.n	8017f04 <__swbuf_r+0x78>
 8017f00:	68ac      	ldr	r4, [r5, #8]
 8017f02:	e7d0      	b.n	8017ea6 <__swbuf_r+0x1a>
 8017f04:	4b09      	ldr	r3, [pc, #36]	; (8017f2c <__swbuf_r+0xa0>)
 8017f06:	429c      	cmp	r4, r3
 8017f08:	bf08      	it	eq
 8017f0a:	68ec      	ldreq	r4, [r5, #12]
 8017f0c:	e7cb      	b.n	8017ea6 <__swbuf_r+0x1a>
 8017f0e:	4621      	mov	r1, r4
 8017f10:	4628      	mov	r0, r5
 8017f12:	f000 f81f 	bl	8017f54 <__swsetup_r>
 8017f16:	2800      	cmp	r0, #0
 8017f18:	d0cc      	beq.n	8017eb4 <__swbuf_r+0x28>
 8017f1a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8017f1e:	4638      	mov	r0, r7
 8017f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017f22:	bf00      	nop
 8017f24:	0801a3c8 	.word	0x0801a3c8
 8017f28:	0801a3e8 	.word	0x0801a3e8
 8017f2c:	0801a3a8 	.word	0x0801a3a8

08017f30 <_write_r>:
 8017f30:	b538      	push	{r3, r4, r5, lr}
 8017f32:	4c07      	ldr	r4, [pc, #28]	; (8017f50 <_write_r+0x20>)
 8017f34:	4605      	mov	r5, r0
 8017f36:	4608      	mov	r0, r1
 8017f38:	4611      	mov	r1, r2
 8017f3a:	2200      	movs	r2, #0
 8017f3c:	6022      	str	r2, [r4, #0]
 8017f3e:	461a      	mov	r2, r3
 8017f40:	f7e9 fcd5 	bl	80018ee <_write>
 8017f44:	1c43      	adds	r3, r0, #1
 8017f46:	d102      	bne.n	8017f4e <_write_r+0x1e>
 8017f48:	6823      	ldr	r3, [r4, #0]
 8017f4a:	b103      	cbz	r3, 8017f4e <_write_r+0x1e>
 8017f4c:	602b      	str	r3, [r5, #0]
 8017f4e:	bd38      	pop	{r3, r4, r5, pc}
 8017f50:	2000ac9c 	.word	0x2000ac9c

08017f54 <__swsetup_r>:
 8017f54:	4b32      	ldr	r3, [pc, #200]	; (8018020 <__swsetup_r+0xcc>)
 8017f56:	b570      	push	{r4, r5, r6, lr}
 8017f58:	681d      	ldr	r5, [r3, #0]
 8017f5a:	4606      	mov	r6, r0
 8017f5c:	460c      	mov	r4, r1
 8017f5e:	b125      	cbz	r5, 8017f6a <__swsetup_r+0x16>
 8017f60:	69ab      	ldr	r3, [r5, #24]
 8017f62:	b913      	cbnz	r3, 8017f6a <__swsetup_r+0x16>
 8017f64:	4628      	mov	r0, r5
 8017f66:	f7ff faa7 	bl	80174b8 <__sinit>
 8017f6a:	4b2e      	ldr	r3, [pc, #184]	; (8018024 <__swsetup_r+0xd0>)
 8017f6c:	429c      	cmp	r4, r3
 8017f6e:	d10f      	bne.n	8017f90 <__swsetup_r+0x3c>
 8017f70:	686c      	ldr	r4, [r5, #4]
 8017f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f76:	b29a      	uxth	r2, r3
 8017f78:	0715      	lsls	r5, r2, #28
 8017f7a:	d42c      	bmi.n	8017fd6 <__swsetup_r+0x82>
 8017f7c:	06d0      	lsls	r0, r2, #27
 8017f7e:	d411      	bmi.n	8017fa4 <__swsetup_r+0x50>
 8017f80:	2209      	movs	r2, #9
 8017f82:	6032      	str	r2, [r6, #0]
 8017f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017f88:	81a3      	strh	r3, [r4, #12]
 8017f8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017f8e:	e03e      	b.n	801800e <__swsetup_r+0xba>
 8017f90:	4b25      	ldr	r3, [pc, #148]	; (8018028 <__swsetup_r+0xd4>)
 8017f92:	429c      	cmp	r4, r3
 8017f94:	d101      	bne.n	8017f9a <__swsetup_r+0x46>
 8017f96:	68ac      	ldr	r4, [r5, #8]
 8017f98:	e7eb      	b.n	8017f72 <__swsetup_r+0x1e>
 8017f9a:	4b24      	ldr	r3, [pc, #144]	; (801802c <__swsetup_r+0xd8>)
 8017f9c:	429c      	cmp	r4, r3
 8017f9e:	bf08      	it	eq
 8017fa0:	68ec      	ldreq	r4, [r5, #12]
 8017fa2:	e7e6      	b.n	8017f72 <__swsetup_r+0x1e>
 8017fa4:	0751      	lsls	r1, r2, #29
 8017fa6:	d512      	bpl.n	8017fce <__swsetup_r+0x7a>
 8017fa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017faa:	b141      	cbz	r1, 8017fbe <__swsetup_r+0x6a>
 8017fac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017fb0:	4299      	cmp	r1, r3
 8017fb2:	d002      	beq.n	8017fba <__swsetup_r+0x66>
 8017fb4:	4630      	mov	r0, r6
 8017fb6:	f7ff f94f 	bl	8017258 <_free_r>
 8017fba:	2300      	movs	r3, #0
 8017fbc:	6363      	str	r3, [r4, #52]	; 0x34
 8017fbe:	89a3      	ldrh	r3, [r4, #12]
 8017fc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017fc4:	81a3      	strh	r3, [r4, #12]
 8017fc6:	2300      	movs	r3, #0
 8017fc8:	6063      	str	r3, [r4, #4]
 8017fca:	6923      	ldr	r3, [r4, #16]
 8017fcc:	6023      	str	r3, [r4, #0]
 8017fce:	89a3      	ldrh	r3, [r4, #12]
 8017fd0:	f043 0308 	orr.w	r3, r3, #8
 8017fd4:	81a3      	strh	r3, [r4, #12]
 8017fd6:	6923      	ldr	r3, [r4, #16]
 8017fd8:	b94b      	cbnz	r3, 8017fee <__swsetup_r+0x9a>
 8017fda:	89a3      	ldrh	r3, [r4, #12]
 8017fdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017fe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017fe4:	d003      	beq.n	8017fee <__swsetup_r+0x9a>
 8017fe6:	4621      	mov	r1, r4
 8017fe8:	4630      	mov	r0, r6
 8017fea:	f000 f917 	bl	801821c <__smakebuf_r>
 8017fee:	89a2      	ldrh	r2, [r4, #12]
 8017ff0:	f012 0301 	ands.w	r3, r2, #1
 8017ff4:	d00c      	beq.n	8018010 <__swsetup_r+0xbc>
 8017ff6:	2300      	movs	r3, #0
 8017ff8:	60a3      	str	r3, [r4, #8]
 8017ffa:	6963      	ldr	r3, [r4, #20]
 8017ffc:	425b      	negs	r3, r3
 8017ffe:	61a3      	str	r3, [r4, #24]
 8018000:	6923      	ldr	r3, [r4, #16]
 8018002:	b953      	cbnz	r3, 801801a <__swsetup_r+0xc6>
 8018004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018008:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801800c:	d1ba      	bne.n	8017f84 <__swsetup_r+0x30>
 801800e:	bd70      	pop	{r4, r5, r6, pc}
 8018010:	0792      	lsls	r2, r2, #30
 8018012:	bf58      	it	pl
 8018014:	6963      	ldrpl	r3, [r4, #20]
 8018016:	60a3      	str	r3, [r4, #8]
 8018018:	e7f2      	b.n	8018000 <__swsetup_r+0xac>
 801801a:	2000      	movs	r0, #0
 801801c:	e7f7      	b.n	801800e <__swsetup_r+0xba>
 801801e:	bf00      	nop
 8018020:	20000180 	.word	0x20000180
 8018024:	0801a3c8 	.word	0x0801a3c8
 8018028:	0801a3e8 	.word	0x0801a3e8
 801802c:	0801a3a8 	.word	0x0801a3a8

08018030 <_close_r>:
 8018030:	b538      	push	{r3, r4, r5, lr}
 8018032:	4c06      	ldr	r4, [pc, #24]	; (801804c <_close_r+0x1c>)
 8018034:	2300      	movs	r3, #0
 8018036:	4605      	mov	r5, r0
 8018038:	4608      	mov	r0, r1
 801803a:	6023      	str	r3, [r4, #0]
 801803c:	f7e9 fc73 	bl	8001926 <_close>
 8018040:	1c43      	adds	r3, r0, #1
 8018042:	d102      	bne.n	801804a <_close_r+0x1a>
 8018044:	6823      	ldr	r3, [r4, #0]
 8018046:	b103      	cbz	r3, 801804a <_close_r+0x1a>
 8018048:	602b      	str	r3, [r5, #0]
 801804a:	bd38      	pop	{r3, r4, r5, pc}
 801804c:	2000ac9c 	.word	0x2000ac9c

08018050 <__sflush_r>:
 8018050:	898a      	ldrh	r2, [r1, #12]
 8018052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018056:	4605      	mov	r5, r0
 8018058:	0710      	lsls	r0, r2, #28
 801805a:	460c      	mov	r4, r1
 801805c:	d458      	bmi.n	8018110 <__sflush_r+0xc0>
 801805e:	684b      	ldr	r3, [r1, #4]
 8018060:	2b00      	cmp	r3, #0
 8018062:	dc05      	bgt.n	8018070 <__sflush_r+0x20>
 8018064:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018066:	2b00      	cmp	r3, #0
 8018068:	dc02      	bgt.n	8018070 <__sflush_r+0x20>
 801806a:	2000      	movs	r0, #0
 801806c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018070:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018072:	2e00      	cmp	r6, #0
 8018074:	d0f9      	beq.n	801806a <__sflush_r+0x1a>
 8018076:	2300      	movs	r3, #0
 8018078:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801807c:	682f      	ldr	r7, [r5, #0]
 801807e:	6a21      	ldr	r1, [r4, #32]
 8018080:	602b      	str	r3, [r5, #0]
 8018082:	d032      	beq.n	80180ea <__sflush_r+0x9a>
 8018084:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018086:	89a3      	ldrh	r3, [r4, #12]
 8018088:	075a      	lsls	r2, r3, #29
 801808a:	d505      	bpl.n	8018098 <__sflush_r+0x48>
 801808c:	6863      	ldr	r3, [r4, #4]
 801808e:	1ac0      	subs	r0, r0, r3
 8018090:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018092:	b10b      	cbz	r3, 8018098 <__sflush_r+0x48>
 8018094:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018096:	1ac0      	subs	r0, r0, r3
 8018098:	2300      	movs	r3, #0
 801809a:	4602      	mov	r2, r0
 801809c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801809e:	6a21      	ldr	r1, [r4, #32]
 80180a0:	4628      	mov	r0, r5
 80180a2:	47b0      	blx	r6
 80180a4:	1c43      	adds	r3, r0, #1
 80180a6:	89a3      	ldrh	r3, [r4, #12]
 80180a8:	d106      	bne.n	80180b8 <__sflush_r+0x68>
 80180aa:	6829      	ldr	r1, [r5, #0]
 80180ac:	291d      	cmp	r1, #29
 80180ae:	d848      	bhi.n	8018142 <__sflush_r+0xf2>
 80180b0:	4a29      	ldr	r2, [pc, #164]	; (8018158 <__sflush_r+0x108>)
 80180b2:	40ca      	lsrs	r2, r1
 80180b4:	07d6      	lsls	r6, r2, #31
 80180b6:	d544      	bpl.n	8018142 <__sflush_r+0xf2>
 80180b8:	2200      	movs	r2, #0
 80180ba:	6062      	str	r2, [r4, #4]
 80180bc:	04d9      	lsls	r1, r3, #19
 80180be:	6922      	ldr	r2, [r4, #16]
 80180c0:	6022      	str	r2, [r4, #0]
 80180c2:	d504      	bpl.n	80180ce <__sflush_r+0x7e>
 80180c4:	1c42      	adds	r2, r0, #1
 80180c6:	d101      	bne.n	80180cc <__sflush_r+0x7c>
 80180c8:	682b      	ldr	r3, [r5, #0]
 80180ca:	b903      	cbnz	r3, 80180ce <__sflush_r+0x7e>
 80180cc:	6560      	str	r0, [r4, #84]	; 0x54
 80180ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80180d0:	602f      	str	r7, [r5, #0]
 80180d2:	2900      	cmp	r1, #0
 80180d4:	d0c9      	beq.n	801806a <__sflush_r+0x1a>
 80180d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80180da:	4299      	cmp	r1, r3
 80180dc:	d002      	beq.n	80180e4 <__sflush_r+0x94>
 80180de:	4628      	mov	r0, r5
 80180e0:	f7ff f8ba 	bl	8017258 <_free_r>
 80180e4:	2000      	movs	r0, #0
 80180e6:	6360      	str	r0, [r4, #52]	; 0x34
 80180e8:	e7c0      	b.n	801806c <__sflush_r+0x1c>
 80180ea:	2301      	movs	r3, #1
 80180ec:	4628      	mov	r0, r5
 80180ee:	47b0      	blx	r6
 80180f0:	1c41      	adds	r1, r0, #1
 80180f2:	d1c8      	bne.n	8018086 <__sflush_r+0x36>
 80180f4:	682b      	ldr	r3, [r5, #0]
 80180f6:	2b00      	cmp	r3, #0
 80180f8:	d0c5      	beq.n	8018086 <__sflush_r+0x36>
 80180fa:	2b1d      	cmp	r3, #29
 80180fc:	d001      	beq.n	8018102 <__sflush_r+0xb2>
 80180fe:	2b16      	cmp	r3, #22
 8018100:	d101      	bne.n	8018106 <__sflush_r+0xb6>
 8018102:	602f      	str	r7, [r5, #0]
 8018104:	e7b1      	b.n	801806a <__sflush_r+0x1a>
 8018106:	89a3      	ldrh	r3, [r4, #12]
 8018108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801810c:	81a3      	strh	r3, [r4, #12]
 801810e:	e7ad      	b.n	801806c <__sflush_r+0x1c>
 8018110:	690f      	ldr	r7, [r1, #16]
 8018112:	2f00      	cmp	r7, #0
 8018114:	d0a9      	beq.n	801806a <__sflush_r+0x1a>
 8018116:	0793      	lsls	r3, r2, #30
 8018118:	680e      	ldr	r6, [r1, #0]
 801811a:	bf08      	it	eq
 801811c:	694b      	ldreq	r3, [r1, #20]
 801811e:	600f      	str	r7, [r1, #0]
 8018120:	bf18      	it	ne
 8018122:	2300      	movne	r3, #0
 8018124:	eba6 0807 	sub.w	r8, r6, r7
 8018128:	608b      	str	r3, [r1, #8]
 801812a:	f1b8 0f00 	cmp.w	r8, #0
 801812e:	dd9c      	ble.n	801806a <__sflush_r+0x1a>
 8018130:	4643      	mov	r3, r8
 8018132:	463a      	mov	r2, r7
 8018134:	6a21      	ldr	r1, [r4, #32]
 8018136:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018138:	4628      	mov	r0, r5
 801813a:	47b0      	blx	r6
 801813c:	2800      	cmp	r0, #0
 801813e:	dc06      	bgt.n	801814e <__sflush_r+0xfe>
 8018140:	89a3      	ldrh	r3, [r4, #12]
 8018142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018146:	81a3      	strh	r3, [r4, #12]
 8018148:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801814c:	e78e      	b.n	801806c <__sflush_r+0x1c>
 801814e:	4407      	add	r7, r0
 8018150:	eba8 0800 	sub.w	r8, r8, r0
 8018154:	e7e9      	b.n	801812a <__sflush_r+0xda>
 8018156:	bf00      	nop
 8018158:	20400001 	.word	0x20400001

0801815c <_fflush_r>:
 801815c:	b538      	push	{r3, r4, r5, lr}
 801815e:	690b      	ldr	r3, [r1, #16]
 8018160:	4605      	mov	r5, r0
 8018162:	460c      	mov	r4, r1
 8018164:	b1db      	cbz	r3, 801819e <_fflush_r+0x42>
 8018166:	b118      	cbz	r0, 8018170 <_fflush_r+0x14>
 8018168:	6983      	ldr	r3, [r0, #24]
 801816a:	b90b      	cbnz	r3, 8018170 <_fflush_r+0x14>
 801816c:	f7ff f9a4 	bl	80174b8 <__sinit>
 8018170:	4b0c      	ldr	r3, [pc, #48]	; (80181a4 <_fflush_r+0x48>)
 8018172:	429c      	cmp	r4, r3
 8018174:	d109      	bne.n	801818a <_fflush_r+0x2e>
 8018176:	686c      	ldr	r4, [r5, #4]
 8018178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801817c:	b17b      	cbz	r3, 801819e <_fflush_r+0x42>
 801817e:	4621      	mov	r1, r4
 8018180:	4628      	mov	r0, r5
 8018182:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018186:	f7ff bf63 	b.w	8018050 <__sflush_r>
 801818a:	4b07      	ldr	r3, [pc, #28]	; (80181a8 <_fflush_r+0x4c>)
 801818c:	429c      	cmp	r4, r3
 801818e:	d101      	bne.n	8018194 <_fflush_r+0x38>
 8018190:	68ac      	ldr	r4, [r5, #8]
 8018192:	e7f1      	b.n	8018178 <_fflush_r+0x1c>
 8018194:	4b05      	ldr	r3, [pc, #20]	; (80181ac <_fflush_r+0x50>)
 8018196:	429c      	cmp	r4, r3
 8018198:	bf08      	it	eq
 801819a:	68ec      	ldreq	r4, [r5, #12]
 801819c:	e7ec      	b.n	8018178 <_fflush_r+0x1c>
 801819e:	2000      	movs	r0, #0
 80181a0:	bd38      	pop	{r3, r4, r5, pc}
 80181a2:	bf00      	nop
 80181a4:	0801a3c8 	.word	0x0801a3c8
 80181a8:	0801a3e8 	.word	0x0801a3e8
 80181ac:	0801a3a8 	.word	0x0801a3a8

080181b0 <_lseek_r>:
 80181b0:	b538      	push	{r3, r4, r5, lr}
 80181b2:	4c07      	ldr	r4, [pc, #28]	; (80181d0 <_lseek_r+0x20>)
 80181b4:	4605      	mov	r5, r0
 80181b6:	4608      	mov	r0, r1
 80181b8:	4611      	mov	r1, r2
 80181ba:	2200      	movs	r2, #0
 80181bc:	6022      	str	r2, [r4, #0]
 80181be:	461a      	mov	r2, r3
 80181c0:	f7e9 fbd8 	bl	8001974 <_lseek>
 80181c4:	1c43      	adds	r3, r0, #1
 80181c6:	d102      	bne.n	80181ce <_lseek_r+0x1e>
 80181c8:	6823      	ldr	r3, [r4, #0]
 80181ca:	b103      	cbz	r3, 80181ce <_lseek_r+0x1e>
 80181cc:	602b      	str	r3, [r5, #0]
 80181ce:	bd38      	pop	{r3, r4, r5, pc}
 80181d0:	2000ac9c 	.word	0x2000ac9c

080181d4 <__swhatbuf_r>:
 80181d4:	b570      	push	{r4, r5, r6, lr}
 80181d6:	460e      	mov	r6, r1
 80181d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80181dc:	2900      	cmp	r1, #0
 80181de:	b096      	sub	sp, #88	; 0x58
 80181e0:	4614      	mov	r4, r2
 80181e2:	461d      	mov	r5, r3
 80181e4:	da07      	bge.n	80181f6 <__swhatbuf_r+0x22>
 80181e6:	2300      	movs	r3, #0
 80181e8:	602b      	str	r3, [r5, #0]
 80181ea:	89b3      	ldrh	r3, [r6, #12]
 80181ec:	061a      	lsls	r2, r3, #24
 80181ee:	d410      	bmi.n	8018212 <__swhatbuf_r+0x3e>
 80181f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80181f4:	e00e      	b.n	8018214 <__swhatbuf_r+0x40>
 80181f6:	466a      	mov	r2, sp
 80181f8:	f000 f8a2 	bl	8018340 <_fstat_r>
 80181fc:	2800      	cmp	r0, #0
 80181fe:	dbf2      	blt.n	80181e6 <__swhatbuf_r+0x12>
 8018200:	9a01      	ldr	r2, [sp, #4]
 8018202:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8018206:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801820a:	425a      	negs	r2, r3
 801820c:	415a      	adcs	r2, r3
 801820e:	602a      	str	r2, [r5, #0]
 8018210:	e7ee      	b.n	80181f0 <__swhatbuf_r+0x1c>
 8018212:	2340      	movs	r3, #64	; 0x40
 8018214:	2000      	movs	r0, #0
 8018216:	6023      	str	r3, [r4, #0]
 8018218:	b016      	add	sp, #88	; 0x58
 801821a:	bd70      	pop	{r4, r5, r6, pc}

0801821c <__smakebuf_r>:
 801821c:	898b      	ldrh	r3, [r1, #12]
 801821e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018220:	079d      	lsls	r5, r3, #30
 8018222:	4606      	mov	r6, r0
 8018224:	460c      	mov	r4, r1
 8018226:	d507      	bpl.n	8018238 <__smakebuf_r+0x1c>
 8018228:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801822c:	6023      	str	r3, [r4, #0]
 801822e:	6123      	str	r3, [r4, #16]
 8018230:	2301      	movs	r3, #1
 8018232:	6163      	str	r3, [r4, #20]
 8018234:	b002      	add	sp, #8
 8018236:	bd70      	pop	{r4, r5, r6, pc}
 8018238:	ab01      	add	r3, sp, #4
 801823a:	466a      	mov	r2, sp
 801823c:	f7ff ffca 	bl	80181d4 <__swhatbuf_r>
 8018240:	9900      	ldr	r1, [sp, #0]
 8018242:	4605      	mov	r5, r0
 8018244:	4630      	mov	r0, r6
 8018246:	f7ff f855 	bl	80172f4 <_malloc_r>
 801824a:	b948      	cbnz	r0, 8018260 <__smakebuf_r+0x44>
 801824c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018250:	059a      	lsls	r2, r3, #22
 8018252:	d4ef      	bmi.n	8018234 <__smakebuf_r+0x18>
 8018254:	f023 0303 	bic.w	r3, r3, #3
 8018258:	f043 0302 	orr.w	r3, r3, #2
 801825c:	81a3      	strh	r3, [r4, #12]
 801825e:	e7e3      	b.n	8018228 <__smakebuf_r+0xc>
 8018260:	4b0d      	ldr	r3, [pc, #52]	; (8018298 <__smakebuf_r+0x7c>)
 8018262:	62b3      	str	r3, [r6, #40]	; 0x28
 8018264:	89a3      	ldrh	r3, [r4, #12]
 8018266:	6020      	str	r0, [r4, #0]
 8018268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801826c:	81a3      	strh	r3, [r4, #12]
 801826e:	9b00      	ldr	r3, [sp, #0]
 8018270:	6163      	str	r3, [r4, #20]
 8018272:	9b01      	ldr	r3, [sp, #4]
 8018274:	6120      	str	r0, [r4, #16]
 8018276:	b15b      	cbz	r3, 8018290 <__smakebuf_r+0x74>
 8018278:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801827c:	4630      	mov	r0, r6
 801827e:	f000 f871 	bl	8018364 <_isatty_r>
 8018282:	b128      	cbz	r0, 8018290 <__smakebuf_r+0x74>
 8018284:	89a3      	ldrh	r3, [r4, #12]
 8018286:	f023 0303 	bic.w	r3, r3, #3
 801828a:	f043 0301 	orr.w	r3, r3, #1
 801828e:	81a3      	strh	r3, [r4, #12]
 8018290:	89a3      	ldrh	r3, [r4, #12]
 8018292:	431d      	orrs	r5, r3
 8018294:	81a5      	strh	r5, [r4, #12]
 8018296:	e7cd      	b.n	8018234 <__smakebuf_r+0x18>
 8018298:	08017481 	.word	0x08017481

0801829c <memmove>:
 801829c:	4288      	cmp	r0, r1
 801829e:	b510      	push	{r4, lr}
 80182a0:	eb01 0302 	add.w	r3, r1, r2
 80182a4:	d807      	bhi.n	80182b6 <memmove+0x1a>
 80182a6:	1e42      	subs	r2, r0, #1
 80182a8:	4299      	cmp	r1, r3
 80182aa:	d00a      	beq.n	80182c2 <memmove+0x26>
 80182ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80182b0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80182b4:	e7f8      	b.n	80182a8 <memmove+0xc>
 80182b6:	4283      	cmp	r3, r0
 80182b8:	d9f5      	bls.n	80182a6 <memmove+0xa>
 80182ba:	1881      	adds	r1, r0, r2
 80182bc:	1ad2      	subs	r2, r2, r3
 80182be:	42d3      	cmn	r3, r2
 80182c0:	d100      	bne.n	80182c4 <memmove+0x28>
 80182c2:	bd10      	pop	{r4, pc}
 80182c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80182c8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80182cc:	e7f7      	b.n	80182be <memmove+0x22>

080182ce <_realloc_r>:
 80182ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182d0:	4607      	mov	r7, r0
 80182d2:	4614      	mov	r4, r2
 80182d4:	460e      	mov	r6, r1
 80182d6:	b921      	cbnz	r1, 80182e2 <_realloc_r+0x14>
 80182d8:	4611      	mov	r1, r2
 80182da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80182de:	f7ff b809 	b.w	80172f4 <_malloc_r>
 80182e2:	b922      	cbnz	r2, 80182ee <_realloc_r+0x20>
 80182e4:	f7fe ffb8 	bl	8017258 <_free_r>
 80182e8:	4625      	mov	r5, r4
 80182ea:	4628      	mov	r0, r5
 80182ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80182ee:	f000 f849 	bl	8018384 <_malloc_usable_size_r>
 80182f2:	42a0      	cmp	r0, r4
 80182f4:	d20f      	bcs.n	8018316 <_realloc_r+0x48>
 80182f6:	4621      	mov	r1, r4
 80182f8:	4638      	mov	r0, r7
 80182fa:	f7fe fffb 	bl	80172f4 <_malloc_r>
 80182fe:	4605      	mov	r5, r0
 8018300:	2800      	cmp	r0, #0
 8018302:	d0f2      	beq.n	80182ea <_realloc_r+0x1c>
 8018304:	4631      	mov	r1, r6
 8018306:	4622      	mov	r2, r4
 8018308:	f7fe ff93 	bl	8017232 <memcpy>
 801830c:	4631      	mov	r1, r6
 801830e:	4638      	mov	r0, r7
 8018310:	f7fe ffa2 	bl	8017258 <_free_r>
 8018314:	e7e9      	b.n	80182ea <_realloc_r+0x1c>
 8018316:	4635      	mov	r5, r6
 8018318:	e7e7      	b.n	80182ea <_realloc_r+0x1c>
	...

0801831c <_read_r>:
 801831c:	b538      	push	{r3, r4, r5, lr}
 801831e:	4c07      	ldr	r4, [pc, #28]	; (801833c <_read_r+0x20>)
 8018320:	4605      	mov	r5, r0
 8018322:	4608      	mov	r0, r1
 8018324:	4611      	mov	r1, r2
 8018326:	2200      	movs	r2, #0
 8018328:	6022      	str	r2, [r4, #0]
 801832a:	461a      	mov	r2, r3
 801832c:	f7e9 fac2 	bl	80018b4 <_read>
 8018330:	1c43      	adds	r3, r0, #1
 8018332:	d102      	bne.n	801833a <_read_r+0x1e>
 8018334:	6823      	ldr	r3, [r4, #0]
 8018336:	b103      	cbz	r3, 801833a <_read_r+0x1e>
 8018338:	602b      	str	r3, [r5, #0]
 801833a:	bd38      	pop	{r3, r4, r5, pc}
 801833c:	2000ac9c 	.word	0x2000ac9c

08018340 <_fstat_r>:
 8018340:	b538      	push	{r3, r4, r5, lr}
 8018342:	4c07      	ldr	r4, [pc, #28]	; (8018360 <_fstat_r+0x20>)
 8018344:	2300      	movs	r3, #0
 8018346:	4605      	mov	r5, r0
 8018348:	4608      	mov	r0, r1
 801834a:	4611      	mov	r1, r2
 801834c:	6023      	str	r3, [r4, #0]
 801834e:	f7e9 faf6 	bl	800193e <_fstat>
 8018352:	1c43      	adds	r3, r0, #1
 8018354:	d102      	bne.n	801835c <_fstat_r+0x1c>
 8018356:	6823      	ldr	r3, [r4, #0]
 8018358:	b103      	cbz	r3, 801835c <_fstat_r+0x1c>
 801835a:	602b      	str	r3, [r5, #0]
 801835c:	bd38      	pop	{r3, r4, r5, pc}
 801835e:	bf00      	nop
 8018360:	2000ac9c 	.word	0x2000ac9c

08018364 <_isatty_r>:
 8018364:	b538      	push	{r3, r4, r5, lr}
 8018366:	4c06      	ldr	r4, [pc, #24]	; (8018380 <_isatty_r+0x1c>)
 8018368:	2300      	movs	r3, #0
 801836a:	4605      	mov	r5, r0
 801836c:	4608      	mov	r0, r1
 801836e:	6023      	str	r3, [r4, #0]
 8018370:	f7e9 faf5 	bl	800195e <_isatty>
 8018374:	1c43      	adds	r3, r0, #1
 8018376:	d102      	bne.n	801837e <_isatty_r+0x1a>
 8018378:	6823      	ldr	r3, [r4, #0]
 801837a:	b103      	cbz	r3, 801837e <_isatty_r+0x1a>
 801837c:	602b      	str	r3, [r5, #0]
 801837e:	bd38      	pop	{r3, r4, r5, pc}
 8018380:	2000ac9c 	.word	0x2000ac9c

08018384 <_malloc_usable_size_r>:
 8018384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018388:	1f18      	subs	r0, r3, #4
 801838a:	2b00      	cmp	r3, #0
 801838c:	bfbc      	itt	lt
 801838e:	580b      	ldrlt	r3, [r1, r0]
 8018390:	18c0      	addlt	r0, r0, r3
 8018392:	4770      	bx	lr

08018394 <_init>:
 8018394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018396:	bf00      	nop
 8018398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801839a:	bc08      	pop	{r3}
 801839c:	469e      	mov	lr, r3
 801839e:	4770      	bx	lr

080183a0 <_fini>:
 80183a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80183a2:	bf00      	nop
 80183a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80183a6:	bc08      	pop	{r3}
 80183a8:	469e      	mov	lr, r3
 80183aa:	4770      	bx	lr
