

================================================================
== Vivado HLS Report for 'stream_deconv1'
================================================================
* Date:           Tue Oct 30 18:51:19 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_generalized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24077|  24077|  24077|  24077|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_Buf           |     10|     10|         2|          1|          1|    10|    yes   |
        |- L_OH_L_OW_L_OC  |  24064|  24064|        47|          -|          -|   512|    no    |
        | + L_IC           |     44|     44|        36|          1|          1|    10|    yes   |
        +------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    246|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    2077|   1582|
|Memory           |        0|      -|      36|      3|
|Multiplexer      |        -|      -|       -|    212|
|Register         |        0|      -|     266|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|    2379|   2139|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |deconv_sdiv_30ns_fYi_U15  |deconv_sdiv_30ns_fYi  |        0|      0|  2077|  1582|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|      0|  2077|  1582|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |deconv_mul_mul_18g8j_U16  |deconv_mul_mul_18g8j  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |in_buf_V_U  |stream_deconv1_ineOg  |        0|  36|   3|    10|   18|     1|          180|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                      |        0|  36|   3|    10|   18|     1|          180|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |ic_V_1_fu_293_p2                    |     +    |      0|  0|  13|           4|           1|
    |ic_V_fu_264_p2                      |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_281_p2       |     +    |      0|  0|  17|          10|           1|
    |tmp_V_10_fu_327_p2                  |     +    |      0|  0|  25|          18|          18|
    |op_V_read_assign_fu_332_p2          |     -    |      0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state41_pp1_stage0_iter35  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5                     |    and   |      0|  0|   8|           1|           1|
    |ap_block_state7_pp1_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_258_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_flatten_fu_275_p2          |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_287_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |ifzero_fu_304_p2                    |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp1_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   8|           1|           1|
    |ap_block_state8_pp1_stage0_iter2    |    or    |      0|  0|   8|           1|           1|
    |tmp_V_13_fu_368_p3                  |  select  |      0|  0|  17|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 246|          89|          79|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  38|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter35  |   9|          2|    1|          2|
    |bias_V_V_blk_n            |   9|          2|    1|          2|
    |in_buf_V_address0         |  15|          3|    4|         12|
    |indvar_flatten_reg_226    |   9|          2|   10|         20|
    |kernel_0_V_V_blk_n        |   9|          2|    1|          2|
    |mean_V_V_blk_n            |   9|          2|    1|          2|
    |p_4_phi_fu_251_p4         |   9|          2|    4|          8|
    |p_4_reg_247               |   9|          2|    4|          8|
    |p_s_phi_fu_218_p4         |   9|          2|    4|          8|
    |p_s_reg_214               |   9|          2|    4|          8|
    |std_V_V_blk_n             |   9|          2|    1|          2|
    |stream_i_V_V_blk_n        |   9|          2|    1|          2|
    |stream_o_0_V_V_blk_n      |   9|          2|    1|          2|
    |tmp_V8_phi_fu_240_p4      |   9|          2|   18|         36|
    |tmp_V8_reg_237            |   9|          2|   18|         36|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 212|         45|   77|        164|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |agg_result_V_i_reg_429       |  18|   0|   18|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9      |   1|   0|    1|          0|
    |exitcond1_reg_388            |   1|   0|    1|          0|
    |exitcond_reg_411             |   1|   0|    1|          0|
    |ic_V_1_reg_415               |   4|   0|    4|          0|
    |ic_V_reg_392                 |   4|   0|    4|          0|
    |ifzero_reg_425               |   1|   0|    1|          0|
    |indvar_flatten_next_reg_401  |  10|   0|   10|          0|
    |indvar_flatten_reg_226       |  10|   0|   10|          0|
    |p_4_reg_247                  |   4|   0|    4|          0|
    |p_s_reg_214                  |   4|   0|    4|          0|
    |tmp_V8_reg_237               |  18|   0|   18|          0|
    |tmp_V_10_reg_434             |  18|   0|   18|          0|
    |exitcond_reg_411             |  64|  48|    1|          0|
    |ifzero_reg_425               |  64|  48|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 266|  96|  140|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | stream_deconv1 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | stream_deconv1 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | stream_deconv1 | return value |
|ap_done                | out |    1| ap_ctrl_hs | stream_deconv1 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | stream_deconv1 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | stream_deconv1 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | stream_deconv1 | return value |
|stream_i_V_V_dout      |  in |   18|   ap_fifo  |  stream_i_V_V  |    pointer   |
|stream_i_V_V_empty_n   |  in |    1|   ap_fifo  |  stream_i_V_V  |    pointer   |
|stream_i_V_V_read      | out |    1|   ap_fifo  |  stream_i_V_V  |    pointer   |
|kernel_0_V_V_dout      |  in |   18|   ap_fifo  |  kernel_0_V_V  |    pointer   |
|kernel_0_V_V_empty_n   |  in |    1|   ap_fifo  |  kernel_0_V_V  |    pointer   |
|kernel_0_V_V_read      | out |    1|   ap_fifo  |  kernel_0_V_V  |    pointer   |
|bias_V_V_dout          |  in |   18|   ap_fifo  |    bias_V_V    |    pointer   |
|bias_V_V_empty_n       |  in |    1|   ap_fifo  |    bias_V_V    |    pointer   |
|bias_V_V_read          | out |    1|   ap_fifo  |    bias_V_V    |    pointer   |
|mean_V_V_dout          |  in |   18|   ap_fifo  |    mean_V_V    |    pointer   |
|mean_V_V_empty_n       |  in |    1|   ap_fifo  |    mean_V_V    |    pointer   |
|mean_V_V_read          | out |    1|   ap_fifo  |    mean_V_V    |    pointer   |
|std_V_V_dout           |  in |   18|   ap_fifo  |     std_V_V    |    pointer   |
|std_V_V_empty_n        |  in |    1|   ap_fifo  |     std_V_V    |    pointer   |
|std_V_V_read           | out |    1|   ap_fifo  |     std_V_V    |    pointer   |
|stream_o_0_V_V_din     | out |   18|   ap_fifo  | stream_o_0_V_V |    pointer   |
|stream_o_0_V_V_full_n  |  in |    1|   ap_fifo  | stream_o_0_V_V |    pointer   |
|stream_o_0_V_V_write   | out |    1|   ap_fifo  | stream_o_0_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

