digraph "1_u-boot_master_10@del" {
"1000125" [label="(Call,qrio_gpio_direction_output(GPIO_A, FPGA_PROG_L, 0))"];
"1000121" [label="(Call,qrio_gpio_direction_output(GPIO_A, CONF_SEL_L, 0))"];
"1000135" [label="(Call,qrio_get_gpio(GPIO_A, FPGA_INIT_L))"];
"1000133" [label="(Call,init_l = qrio_get_gpio(GPIO_A, FPGA_INIT_L))"];
"1000154" [label="(Call,qrio_set_gpio(GPIO_A, FPGA_PROG_L, 1))"];
"1000127" [label="(Identifier,FPGA_PROG_L)"];
"1000126" [label="(Identifier,GPIO_A)"];
"1000154" [label="(Call,qrio_set_gpio(GPIO_A, FPGA_PROG_L, 1))"];
"1000124" [label="(Literal,0)"];
"1000159" [label="(Identifier,ret)"];
"1000125" [label="(Call,qrio_gpio_direction_output(GPIO_A, FPGA_PROG_L, 0))"];
"1000136" [label="(Identifier,GPIO_A)"];
"1000156" [label="(Identifier,FPGA_PROG_L)"];
"1000135" [label="(Call,qrio_get_gpio(GPIO_A, FPGA_INIT_L))"];
"1000157" [label="(Literal,1)"];
"1000133" [label="(Call,init_l = qrio_get_gpio(GPIO_A, FPGA_INIT_L))"];
"1000137" [label="(Identifier,FPGA_INIT_L)"];
"1000132" [label="(Block,)"];
"1000160" [label="(MethodReturn,int)"];
"1000134" [label="(Identifier,init_l)"];
"1000122" [label="(Identifier,GPIO_A)"];
"1000121" [label="(Call,qrio_gpio_direction_output(GPIO_A, CONF_SEL_L, 0))"];
"1000141" [label="(Identifier,timeout)"];
"1000123" [label="(Identifier,CONF_SEL_L)"];
"1000128" [label="(Literal,0)"];
"1000109" [label="(Block,)"];
"1000155" [label="(Identifier,GPIO_A)"];
"1000130" [label="(Literal,10)"];
"1000125" -> "1000109"  [label="AST: "];
"1000125" -> "1000128"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="AST: "];
"1000128" -> "1000125"  [label="AST: "];
"1000130" -> "1000125"  [label="CFG: "];
"1000125" -> "1000160"  [label="DDG: "];
"1000121" -> "1000125"  [label="DDG: "];
"1000125" -> "1000135"  [label="DDG: "];
"1000125" -> "1000154"  [label="DDG: "];
"1000121" -> "1000109"  [label="AST: "];
"1000121" -> "1000124"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="AST: "];
"1000126" -> "1000121"  [label="CFG: "];
"1000121" -> "1000160"  [label="DDG: "];
"1000121" -> "1000160"  [label="DDG: "];
"1000135" -> "1000133"  [label="AST: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000137" -> "1000135"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000135" -> "1000160"  [label="DDG: "];
"1000135" -> "1000133"  [label="DDG: "];
"1000135" -> "1000133"  [label="DDG: "];
"1000135" -> "1000154"  [label="DDG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000134" -> "1000133"  [label="AST: "];
"1000141" -> "1000133"  [label="CFG: "];
"1000133" -> "1000160"  [label="DDG: "];
"1000133" -> "1000160"  [label="DDG: "];
"1000154" -> "1000109"  [label="AST: "];
"1000154" -> "1000157"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000156" -> "1000154"  [label="AST: "];
"1000157" -> "1000154"  [label="AST: "];
"1000159" -> "1000154"  [label="CFG: "];
"1000154" -> "1000160"  [label="DDG: "];
"1000154" -> "1000160"  [label="DDG: "];
"1000154" -> "1000160"  [label="DDG: "];
}
