{
    "testinfo": {
        "level_up": [
            {
                "hw": "1"
            }
        ]
    }, 
    "name": "Systolic Array Implementation (CL)", 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/mmult.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "platform_type": "pcie", 
    "host": {
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }, 
        "host_exe": "host"
    }, 
    "Key Concepts": [
        "Kernel Optimization", 
        "Systolic Array"
    ], 
    "Keywords": [
        "__attribute__((xcl_pipeline_loop))", 
        "__attribute__((xcl_array_partition(<type>,<dimension>)))"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "name": "mmult", 
                    "location": "src/mmult.cl"
                }
            ], 
            "name": "mmult"
        }
    ], 
    "description": [
        "This is a simple example of matrix multiplication (Row x Col) to help developers learn systolic array based algorithm design. Note: Systolic array based algorithm design is well suited for FPGA."
    ]
}