FIRRTL version 1.2.0
circuit Forwarding :
  module Forwarding :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1_id : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs2_id : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs1_ex : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs2_ex : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rd_mem : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_reg_write_enable_mem : UInt<1> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rd_wb : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_reg_write_enable_wb : UInt<1> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg1_forward_id : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg2_forward_id : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg1_forward_ex : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg2_forward_ex : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]

    node _T = eq(io_rs1_ex, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:45]
    node _T_1 = and(io_reg_write_enable_mem, _T) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:32]
    node _T_2 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:72]
    node _T_3 = and(_T_1, _T_2) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:59]
    node _T_4 = eq(io_rs1_ex, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:50]
    node _T_5 = and(io_reg_write_enable_wb, _T_4) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:37]
    node _T_6 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:75]
    node _T_7 = and(_T_5, _T_6) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:63]
    node _GEN_0 = mux(_T_7, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:84 87:24 90:24]
    node _GEN_1 = mux(_T_3, UInt<2>("h1"), _GEN_0) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:81 83:24]
    node _T_8 = eq(io_rs2_ex, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:45]
    node _T_9 = and(io_reg_write_enable_mem, _T_8) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:32]
    node _T_10 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:72]
    node _T_11 = and(_T_9, _T_10) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:59]
    node _T_12 = eq(io_rs2_ex, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:50]
    node _T_13 = and(io_reg_write_enable_wb, _T_12) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:37]
    node _T_14 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:75]
    node _T_15 = and(_T_13, _T_14) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:63]
    node _GEN_2 = mux(_T_15, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 100:24 103:24 98:84]
    node _GEN_3 = mux(_T_11, UInt<2>("h1"), _GEN_2) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:81 97:24]
    node _T_16 = eq(io_rs1_id, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:45]
    node _T_17 = and(io_reg_write_enable_mem, _T_16) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:32]
    node _T_18 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:72]
    node _T_19 = and(_T_17, _T_18) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:59]
    node _T_20 = eq(io_rs1_id, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:50]
    node _T_21 = and(io_reg_write_enable_wb, _T_20) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:37]
    node _T_22 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:75]
    node _T_23 = and(_T_21, _T_22) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:63]
    node _GEN_4 = mux(_T_23, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:84 119:24 122:24]
    node _GEN_5 = mux(_T_19, UInt<2>("h1"), _GEN_4) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:81 116:24]
    node _T_24 = eq(io_rs2_id, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:45]
    node _T_25 = and(io_reg_write_enable_mem, _T_24) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:32]
    node _T_26 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:72]
    node _T_27 = and(_T_25, _T_26) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:59]
    node _T_28 = eq(io_rs2_id, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:50]
    node _T_29 = and(io_reg_write_enable_wb, _T_28) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:37]
    node _T_30 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:75]
    node _T_31 = and(_T_29, _T_30) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:63]
    node _GEN_6 = mux(_T_31, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:84 133:24 136:24]
    node _GEN_7 = mux(_T_27, UInt<2>("h1"), _GEN_6) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:81 130:24]
    io_reg1_forward_id <= _GEN_5
    io_reg2_forward_id <= _GEN_7
    io_reg1_forward_ex <= _GEN_1
    io_reg2_forward_ex <= _GEN_3
