
---------- Begin Simulation Statistics ----------
final_tick                                45270240250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 402267                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   403057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.59                       # Real time elapsed on the host
host_tick_rate                              182107183                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045270                       # Number of seconds simulated
sim_ticks                                 45270240250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694502                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101814                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727668                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477742                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.810810                       # CPI: cycles per instruction
system.cpu.discardedOps                        190646                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610072                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402321                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001398                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        48253944                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.552239                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        181080961                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132827017                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            471                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111090                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56787                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136117                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19973184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19973184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200992                       # Request fanout histogram
system.membus.respLayer1.occupancy         1063419802                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           873423250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746629                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425248                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86215360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86282496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168348                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           880672                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000673                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025940                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 880079     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    593      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             880672                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          673715000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         533682996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            560250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511249                       # number of demand (read+write) hits
system.l2.demand_hits::total                   511328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data              511249                       # number of overall hits
system.l2.overall_hits::total                  511328                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200328                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200996                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            200328                       # number of overall misses
system.l2.overall_misses::total                200996                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44463750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14332423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14376886750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44463750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14332423000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14376886750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711577                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712324                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711577                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712324                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282169                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282169                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 66562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71544.781558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71528.223198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 66562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71544.781558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71528.223198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111090                       # number of writebacks
system.l2.writebacks::total                    111090                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41123750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13330595500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13371719250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41123750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13330595500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13371719250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282164                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66545.174318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66528.614323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66545.174318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66528.614323                       # average overall mshr miss latency
system.l2.replacements                         168348                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635539                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635539                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150212                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10031656500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10031656500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73698.777522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73698.777522                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9351076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9351076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68698.814255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68698.814255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44463750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44463750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 66562.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 66562.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41123750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41123750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61562.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61562.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4300766500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4300766500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 66978.656305                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 66978.656305                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3979519000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3979519000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61979.519367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61979.519367                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31513.508187                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423053                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201116                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.075782                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.610924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        86.300715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31387.596548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8771                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11585580                       # Number of tag accesses
system.l2.tags.data_accesses                 11585580                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111090                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111090                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            944373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         283203092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             284147465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       944373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           944373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      157051519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            157051519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      157051519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           944373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        283203092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            441198984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001600483932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              513130                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104454                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111090                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111090                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2712109826                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  753990664                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6096627620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13495.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30337.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   141586                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69791                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.433708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.819051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.145970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66303     65.89%     65.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13410     13.33%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2796      2.78%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1313      1.30%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8770      8.72%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          500      0.50%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          555      0.55%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      0.59%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6393      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100630                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.126837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.664108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.298603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6506     97.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.51%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.90%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.651274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.623053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4589     68.80%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      0.63%     69.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1819     27.27%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              216      3.24%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7108096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       284.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    284.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    157.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45270230000                       # Total gap between requests
system.mem_ctrls.avgGap                     145058.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7108096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 944373.163559696288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 283155024.784742534161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157014762.032326519489                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111090                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17227384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6079400236                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1080526148594                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25789.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30347.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9726583.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         527929182.143994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         260544027.744003                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        664493592.671964                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       280409246.880004                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3747109838.303601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     15150127245.792229                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7360107250.608067                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       27990720384.144096                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.302890                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16419518564                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1511380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27339341686                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         532417354.559995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         262759343.616004                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        665545938.623961                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       284652398.688004                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3747109838.303601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     15446154462.816103                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     7111175272.656106                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       28049814609.264130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.608256                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15858942714                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1511380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27899917536                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662716                       # number of overall hits
system.cpu.icache.overall_hits::total         9662716                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45822000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45822000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45822000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45822000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663463                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61341.365462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61341.365462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61341.365462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61341.365462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45448500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45448500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60841.365462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60841.365462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60841.365462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60841.365462                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662716                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45822000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45822000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61341.365462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61341.365462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45448500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45448500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60841.365462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60841.365462                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           358.876525                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.362784                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   358.876525                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.700931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.700931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327673                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51306041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51306041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51306549                       # number of overall hits
system.cpu.dcache.overall_hits::total        51306549                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       770088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         770088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       777999                       # number of overall misses
system.cpu.dcache.overall_misses::total        777999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18965077000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18965077000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18965077000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18965077000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076129                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076129                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084548                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014937                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24627.155598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24627.155598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24376.736988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24376.736988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       412519                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5993                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.833472                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635539                       # number of writebacks
system.cpu.dcache.writebacks::total            635539                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        66417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        66417                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66417                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703671                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703671                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711577                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711577                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16970581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16970581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17552631249                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17552631249                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24117.210316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24117.210316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24667.226806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24667.226806                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710552                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40708013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40708013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6168808250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6168808250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41126028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41126028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14757.384902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14757.384902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          673                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          673                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5934702750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5934702750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14220.238438                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14220.238438                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10598028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10598028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       352073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       352073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12796268750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12796268750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36345.498661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36345.498661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        65744                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        65744                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11035878750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11035878750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38542.651111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38542.651111                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    582049749                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    582049749                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73621.268530                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73621.268530                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1000.960090                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018201                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711576                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.102804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1000.960090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104880824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104880824                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  45270240250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
