<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p295" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_295{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_295{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_295{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_295{left:388px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.59px;}
#t5_295{left:497px;bottom:1027px;letter-spacing:0.22px;word-spacing:0.59px;}
#t6_295{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_295{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_295{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_295{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_295{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_295{left:69px;bottom:829px;letter-spacing:0.16px;}
#tc_295{left:150px;bottom:829px;letter-spacing:0.22px;word-spacing:-0.04px;}
#td_295{left:69px;bottom:804px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_295{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.29px;}
#tf_295{left:299px;bottom:787px;letter-spacing:-0.14px;}
#tg_295{left:376px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_295{left:69px;bottom:770px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ti_295{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tj_295{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tk_295{left:69px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#tl_295{left:69px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_295{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#tn_295{left:599px;bottom:677px;}
#to_295{left:610px;bottom:671px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#tp_295{left:69px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tq_295{left:69px;bottom:595px;letter-spacing:0.13px;}
#tr_295{left:151px;bottom:595px;letter-spacing:0.15px;}
#ts_295{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tt_295{left:69px;bottom:554px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_295{left:69px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_295{left:69px;bottom:506px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tw_295{left:69px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_295{left:69px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_295{left:69px;bottom:413px;letter-spacing:0.13px;}
#tz_295{left:151px;bottom:413px;letter-spacing:0.15px;word-spacing:0.01px;}
#t10_295{left:151px;bottom:392px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t11_295{left:69px;bottom:368px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_295{left:69px;bottom:351px;letter-spacing:-0.12px;}
#t13_295{left:69px;bottom:327px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_295{left:69px;bottom:310px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#t15_295{left:69px;bottom:293px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t16_295{left:69px;bottom:235px;letter-spacing:0.13px;}
#t17_295{left:151px;bottom:235px;letter-spacing:0.15px;word-spacing:0.01px;}
#t18_295{left:69px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t19_295{left:69px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1a_295{left:69px;bottom:177px;letter-spacing:-0.11px;}
#t1b_295{left:69px;bottom:133px;letter-spacing:-0.09px;}
#t1c_295{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1d_295{left:91px;bottom:116px;letter-spacing:-0.1px;}

.s1_295{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_295{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_295{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_295{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_295{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_295{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_295{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts295" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg295Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg295" style="-webkit-user-select: none;"><object width="935" height="1210" data="295/295.svg" type="image/svg+xml" id="pdf295" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_295" class="t s1_295">Vol. 1 </span><span id="t2_295" class="t s1_295">12-1 </span>
<span id="t3_295" class="t s2_295">CHAPTER 12 </span>
<span id="t4_295" class="t s2_295">PROGRAMMING WITH INTEL® SSE3, SSSE3, </span>
<span id="t5_295" class="t s2_295">INTEL® SSE4, AND INTEL® AES-NI </span>
<span id="t6_295" class="t s3_295">This chapter describes the Intel SSE3, SSSE3, and Intel SSE4 instructions, and provides information to assist in </span>
<span id="t7_295" class="t s3_295">writing application programs that use these extensions. </span>
<span id="t8_295" class="t s3_295">Intel AES-NI and PCLMLQDQ are instruction extensions targeted to accelerate high-speed block encryption and </span>
<span id="t9_295" class="t s3_295">cryptographic processing. Section 12.13 covers these instructions and their relationship to the Advanced Encryp- </span>
<span id="ta_295" class="t s3_295">tion Standard (AES). </span>
<span id="tb_295" class="t s4_295">12.1 </span><span id="tc_295" class="t s4_295">PROGRAMMING ENVIRONMENT AND DATA TYPES </span>
<span id="td_295" class="t s3_295">The programming environment for using Intel SSE3, SSSE3, and Intel SSE4 is unchanged from those shown in </span>
<span id="te_295" class="t s3_295">Figure 3-1 and Figure 3-2. These </span><span id="tf_295" class="t s3_295">extensions </span><span id="tg_295" class="t s3_295">do not introduce new data types. XMM registers are used to operate </span>
<span id="th_295" class="t s3_295">on packed integer data, single precision floating-point data, or double precision floating-point data. </span>
<span id="ti_295" class="t s3_295">One Intel SSE3 instruction uses the x87 FPU for x87-style programming. There are two Intel SSE3 instructions that </span>
<span id="tj_295" class="t s3_295">use the general registers for thread synchronization. The MXCSR register governs SIMD floating-point operations. </span>
<span id="tk_295" class="t s3_295">Note, however, that the x87FPU control word does not affect the Intel SSE3 instruction that is executed by the x87 </span>
<span id="tl_295" class="t s3_295">FPU (FISTTP), other than by unmasking an invalid operand or inexact result exception. </span>
<span id="tm_295" class="t s3_295">Intel SSE4 instructions do not use MMX registers. The majority of Intel SSE4.2 </span>
<span id="tn_295" class="t s5_295">1 </span>
<span id="to_295" class="t s3_295">and SSE4.1 instructions operate on </span>
<span id="tp_295" class="t s3_295">XMM registers. </span>
<span id="tq_295" class="t s6_295">12.1.1 </span><span id="tr_295" class="t s6_295">Intel® SSE3, SSSE3, and Intel® SSE4 in 64-Bit Mode and Compatibility Mode </span>
<span id="ts_295" class="t s3_295">In compatibility mode, Intel SSE3, SSSE3, and Intel SSE4 function like they do in protected mode. In 64-bit mode, </span>
<span id="tt_295" class="t s3_295">eight additional XMM registers are accessible. Registers XMM8-XMM15 are accessed by using REX prefixes. </span>
<span id="tu_295" class="t s3_295">Memory operands are specified using the ModR/M, SIB encoding described in Section 3.7.5. </span>
<span id="tv_295" class="t s3_295">Some Intel SSE3, SSSE3, and Intel SSE4 instructions may be used to operate on general-purpose registers. Use </span>
<span id="tw_295" class="t s3_295">the REX.W prefix to access 64-bit general-purpose registers. Note that if a REX prefix is used when it has no </span>
<span id="tx_295" class="t s3_295">meaning, the prefix is ignored. </span>
<span id="ty_295" class="t s6_295">12.1.2 </span><span id="tz_295" class="t s6_295">Compatibility of Intel® SSE3 and SSSE3 with MMX Technology, the x87 FPU </span>
<span id="t10_295" class="t s6_295">Environment, and Intel® SSE and SSE2 </span>
<span id="t11_295" class="t s3_295">Intel SSE3, SSSE3, and Intel SSE4 do not introduce any new state to the Intel 64 and IA-32 execution environ- </span>
<span id="t12_295" class="t s3_295">ments. </span>
<span id="t13_295" class="t s3_295">For SIMD and x87 programming, the FXSAVE and FXRSTOR instructions save and restore the architectural states </span>
<span id="t14_295" class="t s3_295">of XMM, MXCSR, x87 FPU, and MMX registers. The MONITOR and MWAIT instructions use general purpose registers </span>
<span id="t15_295" class="t s3_295">on input, they do not modify the content of those registers. </span>
<span id="t16_295" class="t s6_295">12.1.3 </span><span id="t17_295" class="t s6_295">Horizontal and Asymmetric Processing </span>
<span id="t18_295" class="t s3_295">Many of the Intel SSE/SSE2/SSE3 and SSSE3 instructions accelerate SIMD data processing using a model referred </span>
<span id="t19_295" class="t s3_295">to as vertical computation. Using this model, data flow is vertical between the data elements of the inputs and the </span>
<span id="t1a_295" class="t s3_295">output. </span>
<span id="t1b_295" class="t s7_295">1. </span><span id="t1c_295" class="t s7_295">Although the presence of CRC32 support is enumerated by CPUID.01:ECX[SSE4.2] = 1, CRC32 operates on general purpose regis- </span>
<span id="t1d_295" class="t s7_295">ters. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
