// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module BlackScholes_CND (
        ap_clk,
        ap_rst,
        X,
        ap_return,
        ap_ce
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_true = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv64_3FF0000000000000 = 64'b11111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FCDA6711871100E = 64'b11111111001101101001100111000100011000011100010001000000001110;
parameter    ap_const_lv64_BFD6D1F0E5A8325B = 64'b1011111111010110110100011111000011100101101010000011001001011011;
parameter    ap_const_lv64_BFE0000000000000 = 64'b1011111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FD470BF3A92F8EC = 64'b11111111010100011100001011111100111010100100101111100011101100;
parameter    ap_const_lv64_3FFC80EF025F5E68 = 64'b11111111111100100000001110111100000010010111110101111001101000;
parameter    ap_const_lv64_BFFD23DD4EF278D0 = 64'b1011111111111101001000111101110101001110111100100111100011010000;
parameter    ap_const_lv64_3FF548CDD6F42943 = 64'b11111111110101010010001100110111010110111101000010100101000011;
parameter    ap_const_lv64_3FD9884533D43651 = 64'b11111111011001100010000100010100110011110101000011011001010001;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv5_4 = 5'b100;

input   ap_clk;
input   ap_rst;
input  [63:0] X;
output  [63:0] ap_return;
input   ap_ce;

reg   [63:0] X_read_reg_182;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it1;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it2;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it3;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it4;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it5;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it6;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it7;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it8;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it9;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it10;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it11;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it12;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it13;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it14;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it15;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it16;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it17;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it18;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it19;
reg   [63:0] ap_reg_ppstg_X_read_reg_182_pp0_it20;
wire   [63:0] grp_fu_73_p2;
reg   [63:0] tmp_s_reg_194;
wire   [63:0] grp_fu_47_p2;
reg   [63:0] tmp_11_reg_199;
wire   [63:0] grp_fu_146_p2;
reg   [63:0] K_reg_204;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it22;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it23;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it24;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it25;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it26;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it27;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it28;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it29;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it30;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it31;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it32;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it33;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it34;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it35;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it36;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it37;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it38;
reg   [63:0] ap_reg_ppstg_K_reg_204_pp0_it39;
wire   [0:0] grp_fu_141_p2;
reg   [0:0] tmp_29_reg_216;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it52;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it53;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it54;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it55;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it56;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it57;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it58;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it59;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it60;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it61;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it62;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it63;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it64;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it65;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it66;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_216_pp0_it67;
wire   [63:0] grp_fu_78_p2;
reg   [63:0] tmp_12_reg_221;
wire   [63:0] grp_fu_82_p2;
reg   [63:0] pow7_reg_226;
wire   [63:0] grp_fu_86_p2;
reg   [63:0] tmp_17_reg_231;
wire   [63:0] grp_fu_91_p2;
reg   [63:0] tmp_13_reg_236;
wire   [63:0] grp_fu_96_p2;
reg   [63:0] tmp_20_reg_241;
reg   [63:0] ap_reg_ppstg_tmp_20_reg_241_pp0_it34;
wire   [63:0] grp_fu_100_p2;
reg   [63:0] tmp_16_reg_247;
wire   [63:0] grp_fu_105_p2;
reg   [63:0] tmp_18_reg_252;
wire   [63:0] grp_fu_109_p2;
reg   [63:0] tmp_23_reg_257;
wire   [63:0] grp_fu_52_p2;
reg   [63:0] tmp_19_reg_263;
wire   [63:0] grp_fu_113_p2;
reg   [63:0] tmp_21_reg_268;
wire   [63:0] grp_fu_56_p2;
reg   [63:0] tmp_22_reg_273;
wire   [63:0] grp_fu_118_p2;
reg   [63:0] tmp_24_reg_278;
wire   [63:0] grp_fu_123_p2;
reg   [63:0] tmp_26_reg_283;
wire   [63:0] grp_fu_151_p2;
reg   [63:0] tmp_14_reg_288;
wire   [63:0] grp_fu_60_p2;
reg   [63:0] tmp_25_reg_293;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_293_pp0_it51;
wire   [63:0] grp_fu_127_p2;
reg   [63:0] tmp_27_reg_298;
wire   [63:0] grp_fu_132_p2;
reg   [63:0] tmp_15_reg_303;
wire   [63:0] grp_fu_64_p2;
reg   [63:0] tmp_28_reg_308;
wire   [63:0] grp_fu_137_p2;
reg   [63:0] w_reg_313;
reg   [63:0] ap_reg_ppstg_w_reg_313_pp0_it63;
reg   [63:0] ap_reg_ppstg_w_reg_313_pp0_it64;
reg   [63:0] ap_reg_ppstg_w_reg_313_pp0_it65;
reg   [63:0] ap_reg_ppstg_w_reg_313_pp0_it66;
reg   [63:0] ap_reg_ppstg_w_reg_313_pp0_it67;
wire   [63:0] grp_fu_68_p2;
reg   [63:0] tmp_30_reg_319;
wire   [63:0] grp_fu_47_p0;
wire   [63:0] grp_fu_47_p1;
wire   [63:0] grp_fu_52_p0;
wire   [63:0] grp_fu_52_p1;
wire   [63:0] grp_fu_56_p0;
wire   [63:0] grp_fu_56_p1;
wire   [63:0] grp_fu_60_p0;
wire   [63:0] grp_fu_60_p1;
wire   [63:0] grp_fu_64_p0;
wire   [63:0] grp_fu_64_p1;
wire   [63:0] grp_fu_68_p0;
wire   [63:0] grp_fu_68_p1;
wire   [63:0] grp_fu_73_p0;
wire   [63:0] grp_fu_73_p1;
wire   [63:0] grp_fu_78_p0;
wire   [63:0] grp_fu_78_p1;
wire   [63:0] grp_fu_82_p0;
wire   [63:0] grp_fu_82_p1;
wire   [63:0] grp_fu_86_p0;
wire   [63:0] grp_fu_86_p1;
wire   [63:0] grp_fu_91_p0;
wire   [63:0] grp_fu_91_p1;
wire   [63:0] grp_fu_96_p0;
wire   [63:0] grp_fu_96_p1;
wire   [63:0] grp_fu_100_p0;
wire   [63:0] grp_fu_100_p1;
wire   [63:0] grp_fu_105_p0;
wire   [63:0] grp_fu_105_p1;
wire   [63:0] grp_fu_109_p0;
wire   [63:0] grp_fu_109_p1;
wire   [63:0] grp_fu_113_p0;
wire   [63:0] grp_fu_113_p1;
wire   [63:0] grp_fu_118_p0;
wire   [63:0] grp_fu_118_p1;
wire   [63:0] grp_fu_123_p0;
wire   [63:0] grp_fu_123_p1;
wire   [63:0] grp_fu_127_p0;
wire   [63:0] grp_fu_127_p1;
wire   [63:0] grp_fu_132_p0;
wire   [63:0] grp_fu_132_p1;
wire   [63:0] grp_fu_137_p0;
wire   [63:0] grp_fu_137_p1;
wire   [63:0] grp_fu_141_p0;
wire   [63:0] grp_fu_141_p1;
wire   [63:0] grp_fu_146_p1;
wire   [63:0] grp_fu_151_p1;
wire   [63:0] p_Val2_s_fu_156_p1;
wire   [62:0] tmp_fu_160_p1;
wire   [63:0] p_Result_s_fu_164_p3;
reg    grp_fu_47_ce;
reg    grp_fu_52_ce;
reg    grp_fu_56_ce;
reg    grp_fu_60_ce;
reg    grp_fu_64_ce;
reg    grp_fu_68_ce;
reg    grp_fu_73_ce;
reg    grp_fu_78_ce;
reg    grp_fu_82_ce;
reg    grp_fu_86_ce;
reg    grp_fu_91_ce;
reg    grp_fu_96_ce;
reg    grp_fu_100_ce;
reg    grp_fu_105_ce;
reg    grp_fu_109_ce;
reg    grp_fu_113_ce;
reg    grp_fu_118_ce;
reg    grp_fu_123_ce;
reg    grp_fu_127_ce;
reg    grp_fu_132_ce;
reg    grp_fu_137_ce;
reg    grp_fu_141_ce;
wire   [4:0] grp_fu_141_opcode;
wire   [63:0] grp_fu_146_p0;
reg    grp_fu_146_ce;
wire   [63:0] grp_fu_151_p0;
reg    grp_fu_151_ce;


BlackScholes_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 2 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_47_p0 ),
    .din1( grp_fu_47_p1 ),
    .ce( grp_fu_47_ce ),
    .dout( grp_fu_47_p2 )
);

BlackScholes_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 3 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_52_p0 ),
    .din1( grp_fu_52_p1 ),
    .ce( grp_fu_52_ce ),
    .dout( grp_fu_52_p2 )
);

BlackScholes_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 4 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_56_p0 ),
    .din1( grp_fu_56_p1 ),
    .ce( grp_fu_56_ce ),
    .dout( grp_fu_56_p2 )
);

BlackScholes_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 5 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_60_p0 ),
    .din1( grp_fu_60_p1 ),
    .ce( grp_fu_60_ce ),
    .dout( grp_fu_60_p2 )
);

BlackScholes_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 6 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_64_p0 ),
    .din1( grp_fu_64_p1 ),
    .ce( grp_fu_64_ce ),
    .dout( grp_fu_64_p2 )
);

BlackScholes_dsub_64ns_64ns_64_5_full_dsp #(
    .ID( 7 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dsub_64ns_64ns_64_5_full_dsp_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_68_p0 ),
    .din1( grp_fu_68_p1 ),
    .ce( grp_fu_68_ce ),
    .dout( grp_fu_68_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 8 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_73_p0 ),
    .din1( grp_fu_73_p1 ),
    .ce( grp_fu_73_ce ),
    .dout( grp_fu_73_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 9 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_78_p0 ),
    .din1( grp_fu_78_p1 ),
    .ce( grp_fu_78_ce ),
    .dout( grp_fu_78_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 10 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_82_p0 ),
    .din1( grp_fu_82_p1 ),
    .ce( grp_fu_82_ce ),
    .dout( grp_fu_82_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 11 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_86_p0 ),
    .din1( grp_fu_86_p1 ),
    .ce( grp_fu_86_ce ),
    .dout( grp_fu_86_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 12 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_91_p0 ),
    .din1( grp_fu_91_p1 ),
    .ce( grp_fu_91_ce ),
    .dout( grp_fu_91_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 13 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_96_p0 ),
    .din1( grp_fu_96_p1 ),
    .ce( grp_fu_96_ce ),
    .dout( grp_fu_96_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 14 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_100_p0 ),
    .din1( grp_fu_100_p1 ),
    .ce( grp_fu_100_ce ),
    .dout( grp_fu_100_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 15 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_105_p0 ),
    .din1( grp_fu_105_p1 ),
    .ce( grp_fu_105_ce ),
    .dout( grp_fu_105_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 16 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_109_p0 ),
    .din1( grp_fu_109_p1 ),
    .ce( grp_fu_109_ce ),
    .dout( grp_fu_109_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 17 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_113_p0 ),
    .din1( grp_fu_113_p1 ),
    .ce( grp_fu_113_ce ),
    .dout( grp_fu_113_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 18 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_118_p0 ),
    .din1( grp_fu_118_p1 ),
    .ce( grp_fu_118_ce ),
    .dout( grp_fu_118_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 19 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_123_p0 ),
    .din1( grp_fu_123_p1 ),
    .ce( grp_fu_123_ce ),
    .dout( grp_fu_123_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 20 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_127_p0 ),
    .din1( grp_fu_127_p1 ),
    .ce( grp_fu_127_ce ),
    .dout( grp_fu_127_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 21 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_132_p0 ),
    .din1( grp_fu_132_p1 ),
    .ce( grp_fu_132_ce ),
    .dout( grp_fu_132_p2 )
);

BlackScholes_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 22 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_137_p0 ),
    .din1( grp_fu_137_p1 ),
    .ce( grp_fu_137_ce ),
    .dout( grp_fu_137_p2 )
);

BlackScholes_dcmp_64ns_64ns_1_3 #(
    .ID( 23 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
BlackScholes_dcmp_64ns_64ns_1_3_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_141_p0 ),
    .din1( grp_fu_141_p1 ),
    .ce( grp_fu_141_ce ),
    .opcode( grp_fu_141_opcode ),
    .dout( grp_fu_141_p2 )
);

BlackScholes_drecip_64ns_64ns_64_11 #(
    .ID( 24 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_drecip_64ns_64ns_64_11_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_146_p0 ),
    .din1( grp_fu_146_p1 ),
    .ce( grp_fu_146_ce ),
    .dout( grp_fu_146_p2 )
);

BlackScholes_dexp_64ns_64ns_64_18_full_dsp #(
    .ID( 25 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholes_dexp_64ns_64ns_64_18_full_dsp_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_151_p0 ),
    .din1( grp_fu_151_p1 ),
    .ce( grp_fu_151_ce ),
    .dout( grp_fu_151_p2 )
);



/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        K_reg_204 <= grp_fu_146_p2;
        X_read_reg_182 <= X;
        ap_reg_ppstg_K_reg_204_pp0_it22 <= K_reg_204;
        ap_reg_ppstg_K_reg_204_pp0_it23 <= ap_reg_ppstg_K_reg_204_pp0_it22;
        ap_reg_ppstg_K_reg_204_pp0_it24 <= ap_reg_ppstg_K_reg_204_pp0_it23;
        ap_reg_ppstg_K_reg_204_pp0_it25 <= ap_reg_ppstg_K_reg_204_pp0_it24;
        ap_reg_ppstg_K_reg_204_pp0_it26 <= ap_reg_ppstg_K_reg_204_pp0_it25;
        ap_reg_ppstg_K_reg_204_pp0_it27 <= ap_reg_ppstg_K_reg_204_pp0_it26;
        ap_reg_ppstg_K_reg_204_pp0_it28 <= ap_reg_ppstg_K_reg_204_pp0_it27;
        ap_reg_ppstg_K_reg_204_pp0_it29 <= ap_reg_ppstg_K_reg_204_pp0_it28;
        ap_reg_ppstg_K_reg_204_pp0_it30 <= ap_reg_ppstg_K_reg_204_pp0_it29;
        ap_reg_ppstg_K_reg_204_pp0_it31 <= ap_reg_ppstg_K_reg_204_pp0_it30;
        ap_reg_ppstg_K_reg_204_pp0_it32 <= ap_reg_ppstg_K_reg_204_pp0_it31;
        ap_reg_ppstg_K_reg_204_pp0_it33 <= ap_reg_ppstg_K_reg_204_pp0_it32;
        ap_reg_ppstg_K_reg_204_pp0_it34 <= ap_reg_ppstg_K_reg_204_pp0_it33;
        ap_reg_ppstg_K_reg_204_pp0_it35 <= ap_reg_ppstg_K_reg_204_pp0_it34;
        ap_reg_ppstg_K_reg_204_pp0_it36 <= ap_reg_ppstg_K_reg_204_pp0_it35;
        ap_reg_ppstg_K_reg_204_pp0_it37 <= ap_reg_ppstg_K_reg_204_pp0_it36;
        ap_reg_ppstg_K_reg_204_pp0_it38 <= ap_reg_ppstg_K_reg_204_pp0_it37;
        ap_reg_ppstg_K_reg_204_pp0_it39 <= ap_reg_ppstg_K_reg_204_pp0_it38;
        ap_reg_ppstg_X_read_reg_182_pp0_it1 <= X_read_reg_182;
        ap_reg_ppstg_X_read_reg_182_pp0_it10 <= ap_reg_ppstg_X_read_reg_182_pp0_it9;
        ap_reg_ppstg_X_read_reg_182_pp0_it11 <= ap_reg_ppstg_X_read_reg_182_pp0_it10;
        ap_reg_ppstg_X_read_reg_182_pp0_it12 <= ap_reg_ppstg_X_read_reg_182_pp0_it11;
        ap_reg_ppstg_X_read_reg_182_pp0_it13 <= ap_reg_ppstg_X_read_reg_182_pp0_it12;
        ap_reg_ppstg_X_read_reg_182_pp0_it14 <= ap_reg_ppstg_X_read_reg_182_pp0_it13;
        ap_reg_ppstg_X_read_reg_182_pp0_it15 <= ap_reg_ppstg_X_read_reg_182_pp0_it14;
        ap_reg_ppstg_X_read_reg_182_pp0_it16 <= ap_reg_ppstg_X_read_reg_182_pp0_it15;
        ap_reg_ppstg_X_read_reg_182_pp0_it17 <= ap_reg_ppstg_X_read_reg_182_pp0_it16;
        ap_reg_ppstg_X_read_reg_182_pp0_it18 <= ap_reg_ppstg_X_read_reg_182_pp0_it17;
        ap_reg_ppstg_X_read_reg_182_pp0_it19 <= ap_reg_ppstg_X_read_reg_182_pp0_it18;
        ap_reg_ppstg_X_read_reg_182_pp0_it2 <= ap_reg_ppstg_X_read_reg_182_pp0_it1;
        ap_reg_ppstg_X_read_reg_182_pp0_it20 <= ap_reg_ppstg_X_read_reg_182_pp0_it19;
        ap_reg_ppstg_X_read_reg_182_pp0_it3 <= ap_reg_ppstg_X_read_reg_182_pp0_it2;
        ap_reg_ppstg_X_read_reg_182_pp0_it4 <= ap_reg_ppstg_X_read_reg_182_pp0_it3;
        ap_reg_ppstg_X_read_reg_182_pp0_it5 <= ap_reg_ppstg_X_read_reg_182_pp0_it4;
        ap_reg_ppstg_X_read_reg_182_pp0_it6 <= ap_reg_ppstg_X_read_reg_182_pp0_it5;
        ap_reg_ppstg_X_read_reg_182_pp0_it7 <= ap_reg_ppstg_X_read_reg_182_pp0_it6;
        ap_reg_ppstg_X_read_reg_182_pp0_it8 <= ap_reg_ppstg_X_read_reg_182_pp0_it7;
        ap_reg_ppstg_X_read_reg_182_pp0_it9 <= ap_reg_ppstg_X_read_reg_182_pp0_it8;
        ap_reg_ppstg_tmp_20_reg_241_pp0_it34 <= tmp_20_reg_241;
        ap_reg_ppstg_tmp_25_reg_293_pp0_it51 <= tmp_25_reg_293;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it24 <= tmp_29_reg_216;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it25 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it24;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it26 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it25;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it27 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it26;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it28 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it27;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it29 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it28;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it30 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it29;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it31 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it30;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it32 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it31;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it33 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it32;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it34 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it33;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it35 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it34;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it36 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it35;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it37 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it36;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it38 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it37;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it39 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it38;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it40 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it39;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it41 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it40;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it42 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it41;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it43 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it42;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it44 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it43;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it45 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it44;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it46 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it45;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it47 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it46;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it48 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it47;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it49 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it48;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it50 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it49;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it51 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it50;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it52 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it51;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it53 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it52;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it54 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it53;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it55 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it54;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it56 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it55;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it57 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it56;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it58 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it57;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it59 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it58;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it60 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it59;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it61 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it60;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it62 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it61;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it63 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it62;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it64 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it63;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it65 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it64;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it66 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it65;
        ap_reg_ppstg_tmp_29_reg_216_pp0_it67 <= ap_reg_ppstg_tmp_29_reg_216_pp0_it66;
        ap_reg_ppstg_w_reg_313_pp0_it63 <= w_reg_313;
        ap_reg_ppstg_w_reg_313_pp0_it64 <= ap_reg_ppstg_w_reg_313_pp0_it63;
        ap_reg_ppstg_w_reg_313_pp0_it65 <= ap_reg_ppstg_w_reg_313_pp0_it64;
        ap_reg_ppstg_w_reg_313_pp0_it66 <= ap_reg_ppstg_w_reg_313_pp0_it65;
        ap_reg_ppstg_w_reg_313_pp0_it67 <= ap_reg_ppstg_w_reg_313_pp0_it66;
        pow7_reg_226 <= grp_fu_82_p2;
        tmp_11_reg_199 <= grp_fu_47_p2;
        tmp_12_reg_221 <= grp_fu_78_p2;
        tmp_13_reg_236 <= grp_fu_91_p2;
        tmp_14_reg_288 <= grp_fu_151_p2;
        tmp_15_reg_303 <= grp_fu_132_p2;
        tmp_16_reg_247 <= grp_fu_100_p2;
        tmp_17_reg_231 <= grp_fu_86_p2;
        tmp_18_reg_252 <= grp_fu_105_p2;
        tmp_19_reg_263 <= grp_fu_52_p2;
        tmp_20_reg_241 <= grp_fu_96_p2;
        tmp_21_reg_268 <= grp_fu_113_p2;
        tmp_22_reg_273 <= grp_fu_56_p2;
        tmp_23_reg_257 <= grp_fu_109_p2;
        tmp_24_reg_278 <= grp_fu_118_p2;
        tmp_25_reg_293 <= grp_fu_60_p2;
        tmp_26_reg_283 <= grp_fu_123_p2;
        tmp_27_reg_298 <= grp_fu_127_p2;
        tmp_28_reg_308 <= grp_fu_64_p2;
        tmp_29_reg_216 <= grp_fu_141_p2;
        tmp_s_reg_194 <= grp_fu_73_p2;
        w_reg_313 <= grp_fu_137_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_29_reg_216_pp0_it66 == ap_const_lv1_0))) begin
        tmp_30_reg_319 <= grp_fu_68_p2;
    end
end

/// grp_fu_100_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_100_ce = ap_const_logic_0;
    end else begin
        grp_fu_100_ce = ap_const_logic_1;
    end
end

/// grp_fu_105_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_105_ce = ap_const_logic_0;
    end else begin
        grp_fu_105_ce = ap_const_logic_1;
    end
end

/// grp_fu_109_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_109_ce = ap_const_logic_0;
    end else begin
        grp_fu_109_ce = ap_const_logic_1;
    end
end

/// grp_fu_113_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_113_ce = ap_const_logic_0;
    end else begin
        grp_fu_113_ce = ap_const_logic_1;
    end
end

/// grp_fu_118_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_118_ce = ap_const_logic_0;
    end else begin
        grp_fu_118_ce = ap_const_logic_1;
    end
end

/// grp_fu_123_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_123_ce = ap_const_logic_0;
    end else begin
        grp_fu_123_ce = ap_const_logic_1;
    end
end

/// grp_fu_127_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_127_ce = ap_const_logic_0;
    end else begin
        grp_fu_127_ce = ap_const_logic_1;
    end
end

/// grp_fu_132_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_132_ce = ap_const_logic_0;
    end else begin
        grp_fu_132_ce = ap_const_logic_1;
    end
end

/// grp_fu_137_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_137_ce = ap_const_logic_0;
    end else begin
        grp_fu_137_ce = ap_const_logic_1;
    end
end

/// grp_fu_141_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_141_ce = ap_const_logic_0;
    end else begin
        grp_fu_141_ce = ap_const_logic_1;
    end
end

/// grp_fu_146_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_146_ce = ap_const_logic_0;
    end else begin
        grp_fu_146_ce = ap_const_logic_1;
    end
end

/// grp_fu_151_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_151_ce = ap_const_logic_0;
    end else begin
        grp_fu_151_ce = ap_const_logic_1;
    end
end

/// grp_fu_47_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_47_ce = ap_const_logic_0;
    end else begin
        grp_fu_47_ce = ap_const_logic_1;
    end
end

/// grp_fu_52_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_52_ce = ap_const_logic_0;
    end else begin
        grp_fu_52_ce = ap_const_logic_1;
    end
end

/// grp_fu_56_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_56_ce = ap_const_logic_0;
    end else begin
        grp_fu_56_ce = ap_const_logic_1;
    end
end

/// grp_fu_60_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_60_ce = ap_const_logic_0;
    end else begin
        grp_fu_60_ce = ap_const_logic_1;
    end
end

/// grp_fu_64_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_64_ce = ap_const_logic_0;
    end else begin
        grp_fu_64_ce = ap_const_logic_1;
    end
end

/// grp_fu_68_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_29_reg_216_pp0_it62 or ap_reg_ppstg_tmp_29_reg_216_pp0_it63 or ap_reg_ppstg_tmp_29_reg_216_pp0_it64 or ap_reg_ppstg_tmp_29_reg_216_pp0_it65 or ap_reg_ppstg_tmp_29_reg_216_pp0_it66)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_29_reg_216_pp0_it66 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_29_reg_216_pp0_it62 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_29_reg_216_pp0_it63 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_29_reg_216_pp0_it64 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_29_reg_216_pp0_it65 == ap_const_lv1_0)))) begin
        grp_fu_68_ce = ap_const_logic_1;
    end else begin
        grp_fu_68_ce = ap_const_logic_0;
    end
end

/// grp_fu_73_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_73_ce = ap_const_logic_0;
    end else begin
        grp_fu_73_ce = ap_const_logic_1;
    end
end

/// grp_fu_78_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_78_ce = ap_const_logic_0;
    end else begin
        grp_fu_78_ce = ap_const_logic_1;
    end
end

/// grp_fu_82_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_82_ce = ap_const_logic_0;
    end else begin
        grp_fu_82_ce = ap_const_logic_1;
    end
end

/// grp_fu_86_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_86_ce = ap_const_logic_0;
    end else begin
        grp_fu_86_ce = ap_const_logic_1;
    end
end

/// grp_fu_91_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_91_ce = ap_const_logic_0;
    end else begin
        grp_fu_91_ce = ap_const_logic_1;
    end
end

/// grp_fu_96_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_96_ce = ap_const_logic_0;
    end else begin
        grp_fu_96_ce = ap_const_logic_1;
    end
end
assign ap_return = ((ap_reg_ppstg_tmp_29_reg_216_pp0_it67)? ap_reg_ppstg_w_reg_313_pp0_it67: tmp_30_reg_319);
assign grp_fu_100_p0 = ap_reg_ppstg_K_reg_204_pp0_it29;
assign grp_fu_100_p1 = ap_const_lv64_3FD470BF3A92F8EC;
assign grp_fu_105_p0 = tmp_17_reg_231;
assign grp_fu_105_p1 = ap_reg_ppstg_K_reg_204_pp0_it29;
assign grp_fu_109_p0 = tmp_20_reg_241;
assign grp_fu_109_p1 = ap_reg_ppstg_K_reg_204_pp0_it33;
assign grp_fu_113_p0 = ap_reg_ppstg_tmp_20_reg_241_pp0_it34;
assign grp_fu_113_p1 = ap_const_lv64_3FFC80EF025F5E68;
assign grp_fu_118_p0 = tmp_23_reg_257;
assign grp_fu_118_p1 = ap_const_lv64_BFFD23DD4EF278D0;
assign grp_fu_123_p0 = tmp_23_reg_257;
assign grp_fu_123_p1 = ap_reg_ppstg_K_reg_204_pp0_it39;
assign grp_fu_127_p0 = tmp_26_reg_283;
assign grp_fu_127_p1 = ap_const_lv64_3FF548CDD6F42943;
assign grp_fu_132_p0 = tmp_14_reg_288;
assign grp_fu_132_p1 = ap_const_lv64_3FD9884533D43651;
assign grp_fu_137_p0 = tmp_15_reg_303;
assign grp_fu_137_p1 = tmp_28_reg_308;
assign grp_fu_141_opcode = ap_const_lv5_4;
assign grp_fu_141_p0 = ap_reg_ppstg_X_read_reg_182_pp0_it20;
assign grp_fu_141_p1 = ap_const_lv64_0;
assign grp_fu_146_p0 = ap_const_lv64_0;
assign grp_fu_146_p1 = tmp_11_reg_199;
assign grp_fu_151_p0 = ap_const_lv64_0;
assign grp_fu_151_p1 = tmp_13_reg_236;
assign grp_fu_47_p0 = tmp_s_reg_194;
assign grp_fu_47_p1 = ap_const_lv64_3FF0000000000000;
assign grp_fu_52_p0 = tmp_16_reg_247;
assign grp_fu_52_p1 = tmp_18_reg_252;
assign grp_fu_56_p0 = tmp_19_reg_263;
assign grp_fu_56_p1 = tmp_21_reg_268;
assign grp_fu_60_p0 = tmp_22_reg_273;
assign grp_fu_60_p1 = tmp_24_reg_278;
assign grp_fu_64_p0 = ap_reg_ppstg_tmp_25_reg_293_pp0_it51;
assign grp_fu_64_p1 = tmp_27_reg_298;
assign grp_fu_68_p0 = ap_const_lv64_3FF0000000000000;
assign grp_fu_68_p1 = w_reg_313;
assign grp_fu_73_p0 = p_Result_s_fu_164_p3;
assign grp_fu_73_p1 = ap_const_lv64_3FCDA6711871100E;
assign grp_fu_78_p0 = ap_reg_ppstg_X_read_reg_182_pp0_it20;
assign grp_fu_78_p1 = ap_reg_ppstg_X_read_reg_182_pp0_it20;
assign grp_fu_82_p0 = K_reg_204;
assign grp_fu_82_p1 = K_reg_204;
assign grp_fu_86_p0 = ap_reg_ppstg_K_reg_204_pp0_it23;
assign grp_fu_86_p1 = ap_const_lv64_BFD6D1F0E5A8325B;
assign grp_fu_91_p0 = tmp_12_reg_221;
assign grp_fu_91_p1 = ap_const_lv64_BFE0000000000000;
assign grp_fu_96_p0 = pow7_reg_226;
assign grp_fu_96_p1 = ap_reg_ppstg_K_reg_204_pp0_it27;
assign p_Result_s_fu_164_p3 = {{ap_const_lv1_0}, {tmp_fu_160_p1}};
assign p_Val2_s_fu_156_p1 = X;
assign tmp_fu_160_p1 = p_Val2_s_fu_156_p1[62:0];


endmodule //BlackScholes_CND

