
kiera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005608  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080057c4  080057c4  000157c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800583c  0800583c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800583c  0800583c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800583c  0800583c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800583c  0800583c  0001583c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005840  08005840  00015840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005844  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  2000000c  08005850  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08005850  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018199  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ba1  00000000  00000000  000381d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  0003ad78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b8  00000000  00000000  0003c148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030684  00000000  00000000  0003d400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a5b  00000000  00000000  0006da84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012a17f  00000000  00000000  000824df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ac65e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005504  00000000  00000000  001ac6b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080057ac 	.word	0x080057ac

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	080057ac 	.word	0x080057ac

080001fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001fc:	b590      	push	{r4, r7, lr}
 80001fe:	b08d      	sub	sp, #52	; 0x34
 8000200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8000202:	f000 ffe0 	bl	80011c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000206:	f000 f87b 	bl	8000300 <_Z18SystemClock_Configv>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800020a:	f000 f8ce 	bl	80003aa <_Z24PeriphCommonClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800020e:	f000 fa6d 	bl	80006ec <_ZL12MX_GPIO_Initv>
  MX_CAN1_Init();
 8000212:	f000 f9f1 	bl	80005f8 <_ZL12MX_CAN1_Initv>
  MX_DMA_Init();
 8000216:	f000 fa2b 	bl	8000670 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 800021a:	f000 f8f7 	bl	800040c <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 800021e:	f000 f97b 	bl	8000518 <_ZL12MX_ADC2_Initv>
  /* USER CODE BEGIN 2 */
  //  HAL_ADC_Start_IT(&hadc1);

  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterBank = 0;
 8000222:	2300      	movs	r3, #0
 8000224:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000226:	2300      	movs	r3, #0
 8000228:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800022a:	2301      	movs	r3, #1
 800022c:	623b      	str	r3, [r7, #32]
  sFilterConfig.FilterIdHigh = 0x0000;
 800022e:	2300      	movs	r3, #0
 8000230:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterIdLow = 0x0000;
 8000232:	2300      	movs	r3, #0
 8000234:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000236:	2300      	movs	r3, #0
 8000238:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800023a:	2300      	movs	r3, #0
 800023c:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800023e:	2300      	movs	r3, #0
 8000240:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterActivation = ENABLE;
 8000242:	2301      	movs	r3, #1
 8000244:	627b      	str	r3, [r7, #36]	; 0x24


	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	4619      	mov	r1, r3
 800024a:	4829      	ldr	r0, [pc, #164]	; (80002f0 <main+0xf4>)
 800024c:	f002 faff 	bl	800284e <HAL_CAN_ConfigFilter>
 8000250:	4603      	mov	r3, r0
 8000252:	2b00      	cmp	r3, #0
 8000254:	bf14      	ite	ne
 8000256:	2301      	movne	r3, #1
 8000258:	2300      	moveq	r3, #0
 800025a:	b2db      	uxtb	r3, r3
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <main+0x68>
		Error_Handler();
 8000260:	f000 fd1c 	bl	8000c9c <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8000264:	4822      	ldr	r0, [pc, #136]	; (80002f0 <main+0xf4>)
 8000266:	f002 fbbc 	bl	80029e2 <HAL_CAN_Start>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	bf14      	ite	ne
 8000270:	2301      	movne	r3, #1
 8000272:	2300      	moveq	r3, #0
 8000274:	b2db      	uxtb	r3, r3
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <main+0x82>
		Error_Handler();
 800027a:	f000 fd0f 	bl	8000c9c <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK) {
 800027e:	2103      	movs	r1, #3
 8000280:	481b      	ldr	r0, [pc, #108]	; (80002f0 <main+0xf4>)
 8000282:	f002 fcc2 	bl	8002c0a <HAL_CAN_ActivateNotification>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	bf14      	ite	ne
 800028c:	2301      	movne	r3, #1
 800028e:	2300      	moveq	r3, #0
 8000290:	b2db      	uxtb	r3, r3
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <main+0x9e>
		Error_Handler();
 8000296:	f000 fd01 	bl	8000c9c <Error_Handler>
	}


  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)left_adc_reading, 10);
 800029a:	220a      	movs	r2, #10
 800029c:	4915      	ldr	r1, [pc, #84]	; (80002f4 <main+0xf8>)
 800029e:	4816      	ldr	r0, [pc, #88]	; (80002f8 <main+0xfc>)
 80002a0:	f001 fb28 	bl	80018f4 <HAL_ADC_Start_DMA>


  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80002a4:	2102      	movs	r1, #2
 80002a6:	4812      	ldr	r0, [pc, #72]	; (80002f0 <main+0xf4>)
 80002a8:	f002 fcaf 	bl	8002c0a <HAL_CAN_ActivateNotification>
  //  HAL_ADC_Start_IT(&hadc2);
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)right_adc_reading, 10);
 80002ac:	220a      	movs	r2, #10
 80002ae:	4913      	ldr	r1, [pc, #76]	; (80002fc <main+0x100>)
 80002b0:	4811      	ldr	r0, [pc, #68]	; (80002f8 <main+0xfc>)
 80002b2:	f001 fb1f 	bl	80018f4 <HAL_ADC_Start_DMA>
  uint32_t timer = HAL_GetTick();
 80002b6:	f000 ffb3 	bl	8001220 <HAL_GetTick>
 80002ba:	62f8      	str	r0, [r7, #44]	; 0x2c
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  toggle diode
	  choose_left_scroll_state();
 80002bc:	f000 fbf8 	bl	8000ab0 <choose_left_scroll_state>
	  wait_for_second_button();
 80002c0:	f000 fb5e 	bl	8000980 <wait_for_second_button>
	  reset_flags();
 80002c4:	f000 fcbc 	bl	8000c40 <reset_flags>

	  if (timer + 500 < HAL_GetTick())
 80002c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80002ca:	f503 74fa 	add.w	r4, r3, #500	; 0x1f4
 80002ce:	f000 ffa7 	bl	8001220 <HAL_GetTick>
 80002d2:	4603      	mov	r3, r0
 80002d4:	429c      	cmp	r4, r3
 80002d6:	bf34      	ite	cc
 80002d8:	2301      	movcc	r3, #1
 80002da:	2300      	movcs	r3, #0
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d0ec      	beq.n	80002bc <main+0xc0>
	  {
		  heartbeat();
 80002e2:	f000 fb15 	bl	8000910 <heartbeat>
		  timer = HAL_GetTick();
 80002e6:	f000 ff9b 	bl	8001220 <HAL_GetTick>
 80002ea:	62f8      	str	r0, [r7, #44]	; 0x2c
	  choose_left_scroll_state();
 80002ec:	e7e6      	b.n	80002bc <main+0xc0>
 80002ee:	bf00      	nop
 80002f0:	200001b8 	.word	0x200001b8
 80002f4:	200001e0 	.word	0x200001e0
 80002f8:	20000028 	.word	0x20000028
 80002fc:	200001f4 	.word	0x200001f4

08000300 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b098      	sub	sp, #96	; 0x60
 8000304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000306:	f107 0318 	add.w	r3, r7, #24
 800030a:	2248      	movs	r2, #72	; 0x48
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f005 fa44 	bl	800579c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000314:	1d3b      	adds	r3, r7, #4
 8000316:	2200      	movs	r2, #0
 8000318:	601a      	str	r2, [r3, #0]
 800031a:	605a      	str	r2, [r3, #4]
 800031c:	609a      	str	r2, [r3, #8]
 800031e:	60da      	str	r2, [r3, #12]
 8000320:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000322:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000326:	f003 f9e7 	bl	80036f8 <HAL_PWREx_ControlVoltageScaling>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	bf14      	ite	ne
 8000330:	2301      	movne	r3, #1
 8000332:	2300      	moveq	r3, #0
 8000334:	b2db      	uxtb	r3, r3
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 800033a:	f000 fcaf 	bl	8000c9c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800033e:	2310      	movs	r3, #16
 8000340:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000342:	2301      	movs	r3, #1
 8000344:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000346:	2300      	movs	r3, #0
 8000348:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 800034a:	2380      	movs	r3, #128	; 0x80
 800034c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800034e:	2300      	movs	r3, #0
 8000350:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000352:	f107 0318 	add.w	r3, r7, #24
 8000356:	4618      	mov	r0, r3
 8000358:	f003 fa72 	bl	8003840 <HAL_RCC_OscConfig>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	bf14      	ite	ne
 8000362:	2301      	movne	r3, #1
 8000364:	2300      	moveq	r3, #0
 8000366:	b2db      	uxtb	r3, r3
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 800036c:	f000 fc96 	bl	8000c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000370:	230f      	movs	r3, #15
 8000372:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000374:	2300      	movs	r3, #0
 8000376:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	2100      	movs	r1, #0
 8000388:	4618      	mov	r0, r3
 800038a:	f003 fed5 	bl	8004138 <HAL_RCC_ClockConfig>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	bf14      	ite	ne
 8000394:	2301      	movne	r3, #1
 8000396:	2300      	moveq	r3, #0
 8000398:	b2db      	uxtb	r3, r3
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800039e:	f000 fc7d 	bl	8000c9c <Error_Handler>
  }
}
 80003a2:	bf00      	nop
 80003a4:	3760      	adds	r7, #96	; 0x60
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}

080003aa <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80003aa:	b580      	push	{r7, lr}
 80003ac:	b0a6      	sub	sp, #152	; 0x98
 80003ae:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003b0:	463b      	mov	r3, r7
 80003b2:	2298      	movs	r2, #152	; 0x98
 80003b4:	2100      	movs	r1, #0
 80003b6:	4618      	mov	r0, r3
 80003b8:	f005 f9f0 	bl	800579c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80003c0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80003c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80003c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80003ca:	2301      	movs	r3, #1
 80003cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 80003ce:	2302      	movs	r3, #2
 80003d0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80003d2:	2308      	movs	r3, #8
 80003d4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80003d6:	2302      	movs	r3, #2
 80003d8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80003da:	2302      	movs	r3, #2
 80003dc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80003de:	2302      	movs	r3, #2
 80003e0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80003e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80003e6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e8:	463b      	mov	r3, r7
 80003ea:	4618      	mov	r0, r3
 80003ec:	f004 f97e 	bl	80046ec <HAL_RCCEx_PeriphCLKConfig>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	bf14      	ite	ne
 80003f6:	2301      	movne	r3, #1
 80003f8:	2300      	moveq	r3, #0
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d001      	beq.n	8000404 <_Z24PeriphCommonClock_Configv+0x5a>
  {
    Error_Handler();
 8000400:	f000 fc4c 	bl	8000c9c <Error_Handler>
  }
}
 8000404:	bf00      	nop
 8000406:	3798      	adds	r7, #152	; 0x98
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}

0800040c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b08a      	sub	sp, #40	; 0x28
 8000410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000412:	f107 031c 	add.w	r3, r7, #28
 8000416:	2200      	movs	r2, #0
 8000418:	601a      	str	r2, [r3, #0]
 800041a:	605a      	str	r2, [r3, #4]
 800041c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800041e:	1d3b      	adds	r3, r7, #4
 8000420:	2200      	movs	r2, #0
 8000422:	601a      	str	r2, [r3, #0]
 8000424:	605a      	str	r2, [r3, #4]
 8000426:	609a      	str	r2, [r3, #8]
 8000428:	60da      	str	r2, [r3, #12]
 800042a:	611a      	str	r2, [r3, #16]
 800042c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800042e:	4b37      	ldr	r3, [pc, #220]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000430:	4a37      	ldr	r2, [pc, #220]	; (8000510 <_ZL12MX_ADC1_Initv+0x104>)
 8000432:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000434:	4b35      	ldr	r3, [pc, #212]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000436:	f44f 12a0 	mov.w	r2, #1310720	; 0x140000
 800043a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800043c:	4b33      	ldr	r3, [pc, #204]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 800043e:	2200      	movs	r2, #0
 8000440:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000442:	4b32      	ldr	r3, [pc, #200]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000444:	2200      	movs	r2, #0
 8000446:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000448:	4b30      	ldr	r3, [pc, #192]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 800044a:	2200      	movs	r2, #0
 800044c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800044e:	4b2f      	ldr	r3, [pc, #188]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000450:	2204      	movs	r2, #4
 8000452:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000454:	4b2d      	ldr	r3, [pc, #180]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000456:	2200      	movs	r2, #0
 8000458:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800045a:	4b2c      	ldr	r3, [pc, #176]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 800045c:	2201      	movs	r2, #1
 800045e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000460:	4b2a      	ldr	r3, [pc, #168]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000462:	2201      	movs	r2, #1
 8000464:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000466:	4b29      	ldr	r3, [pc, #164]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000468:	2200      	movs	r2, #0
 800046a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800046e:	4b27      	ldr	r3, [pc, #156]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000470:	2200      	movs	r2, #0
 8000472:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000474:	4b25      	ldr	r3, [pc, #148]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000476:	2200      	movs	r2, #0
 8000478:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800047a:	4b24      	ldr	r3, [pc, #144]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 800047c:	2201      	movs	r2, #1
 800047e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000482:	4b22      	ldr	r3, [pc, #136]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000484:	2200      	movs	r2, #0
 8000486:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000488:	4b20      	ldr	r3, [pc, #128]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 800048a:	2200      	movs	r2, #0
 800048c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000490:	481e      	ldr	r0, [pc, #120]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 8000492:	f001 f8dd 	bl	8001650 <HAL_ADC_Init>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	bf14      	ite	ne
 800049c:	2301      	movne	r3, #1
 800049e:	2300      	moveq	r3, #0
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <_ZL12MX_ADC1_Initv+0x9e>
  {
    Error_Handler();
 80004a6:	f000 fbf9 	bl	8000c9c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80004aa:	2300      	movs	r3, #0
 80004ac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80004ae:	f107 031c 	add.w	r3, r7, #28
 80004b2:	4619      	mov	r1, r3
 80004b4:	4815      	ldr	r0, [pc, #84]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 80004b6:	f002 f82b 	bl	8002510 <HAL_ADCEx_MultiModeConfigChannel>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	bf14      	ite	ne
 80004c0:	2301      	movne	r3, #1
 80004c2:	2300      	moveq	r3, #0
 80004c4:	b2db      	uxtb	r3, r3
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 80004ca:	f000 fbe7 	bl	8000c9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004ce:	4b11      	ldr	r3, [pc, #68]	; (8000514 <_ZL12MX_ADC1_Initv+0x108>)
 80004d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004d2:	2306      	movs	r3, #6
 80004d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80004d6:	2307      	movs	r3, #7
 80004d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004da:	237f      	movs	r3, #127	; 0x7f
 80004dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004de:	2304      	movs	r3, #4
 80004e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80004e2:	2300      	movs	r3, #0
 80004e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004e6:	1d3b      	adds	r3, r7, #4
 80004e8:	4619      	mov	r1, r3
 80004ea:	4808      	ldr	r0, [pc, #32]	; (800050c <_ZL12MX_ADC1_Initv+0x100>)
 80004ec:	f001 fad4 	bl	8001a98 <HAL_ADC_ConfigChannel>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	bf14      	ite	ne
 80004f6:	2301      	movne	r3, #1
 80004f8:	2300      	moveq	r3, #0
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <_ZL12MX_ADC1_Initv+0xf8>
  {
    Error_Handler();
 8000500:	f000 fbcc 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000504:	bf00      	nop
 8000506:	3728      	adds	r7, #40	; 0x28
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000028 	.word	0x20000028
 8000510:	50040000 	.word	0x50040000
 8000514:	19200040 	.word	0x19200040

08000518 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b086      	sub	sp, #24
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800051e:	463b      	mov	r3, r7
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	60da      	str	r2, [r3, #12]
 800052a:	611a      	str	r2, [r3, #16]
 800052c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800052e:	4b2e      	ldr	r3, [pc, #184]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000530:	4a2e      	ldr	r2, [pc, #184]	; (80005ec <_ZL12MX_ADC2_Initv+0xd4>)
 8000532:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000534:	4b2c      	ldr	r3, [pc, #176]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000536:	f44f 12a0 	mov.w	r2, #1310720	; 0x140000
 800053a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800053c:	4b2a      	ldr	r3, [pc, #168]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 800053e:	2200      	movs	r2, #0
 8000540:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000542:	4b29      	ldr	r3, [pc, #164]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000544:	2200      	movs	r2, #0
 8000546:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000548:	4b27      	ldr	r3, [pc, #156]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 800054a:	2200      	movs	r2, #0
 800054c:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800054e:	4b26      	ldr	r3, [pc, #152]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000550:	2204      	movs	r2, #4
 8000552:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000554:	4b24      	ldr	r3, [pc, #144]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000556:	2200      	movs	r2, #0
 8000558:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800055a:	4b23      	ldr	r3, [pc, #140]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 800055c:	2201      	movs	r2, #1
 800055e:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000560:	4b21      	ldr	r3, [pc, #132]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000562:	2201      	movs	r2, #1
 8000564:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000566:	4b20      	ldr	r3, [pc, #128]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000568:	2200      	movs	r2, #0
 800056a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800056e:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000570:	2200      	movs	r2, #0
 8000572:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000574:	4b1c      	ldr	r3, [pc, #112]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000576:	2200      	movs	r2, #0
 8000578:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800057a:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 800057c:	2201      	movs	r2, #1
 800057e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000582:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000584:	2200      	movs	r2, #0
 8000586:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000588:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 800058a:	2200      	movs	r2, #0
 800058c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000590:	4815      	ldr	r0, [pc, #84]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 8000592:	f001 f85d 	bl	8001650 <HAL_ADC_Init>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	bf14      	ite	ne
 800059c:	2301      	movne	r3, #1
 800059e:	2300      	moveq	r3, #0
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <_ZL12MX_ADC2_Initv+0x92>
  {
    Error_Handler();
 80005a6:	f000 fb79 	bl	8000c9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80005aa:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <_ZL12MX_ADC2_Initv+0xd8>)
 80005ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ae:	2306      	movs	r3, #6
 80005b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80005b6:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <_ZL12MX_ADC2_Initv+0xdc>)
 80005b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005ba:	2304      	movs	r3, #4
 80005bc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80005c2:	463b      	mov	r3, r7
 80005c4:	4619      	mov	r1, r3
 80005c6:	4808      	ldr	r0, [pc, #32]	; (80005e8 <_ZL12MX_ADC2_Initv+0xd0>)
 80005c8:	f001 fa66 	bl	8001a98 <HAL_ADC_ConfigChannel>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	bf14      	ite	ne
 80005d2:	2301      	movne	r3, #1
 80005d4:	2300      	moveq	r3, #0
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <_ZL12MX_ADC2_Initv+0xc8>
  {
    Error_Handler();
 80005dc:	f000 fb5e 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80005e0:	bf00      	nop
 80005e2:	3718      	adds	r7, #24
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000090 	.word	0x20000090
 80005ec:	50040100 	.word	0x50040100
 80005f0:	1d500080 	.word	0x1d500080
 80005f4:	407f0000 	.word	0x407f0000

080005f8 <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005fc:	4b1a      	ldr	r3, [pc, #104]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 80005fe:	4a1b      	ldr	r2, [pc, #108]	; (800066c <_ZL12MX_CAN1_Initv+0x74>)
 8000600:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 8000602:	4b19      	ldr	r3, [pc, #100]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000604:	2201      	movs	r2, #1
 8000606:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8000608:	4b17      	ldr	r3, [pc, #92]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 800060a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800060e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000610:	4b15      	ldr	r3, [pc, #84]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000616:	4b14      	ldr	r3, [pc, #80]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000618:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800061c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800061e:	4b12      	ldr	r3, [pc, #72]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000620:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000624:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000626:	4b10      	ldr	r3, [pc, #64]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000628:	2200      	movs	r2, #0
 800062a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800062c:	4b0e      	ldr	r3, [pc, #56]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 800062e:	2200      	movs	r2, #0
 8000630:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000632:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000634:	2200      	movs	r2, #0
 8000636:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 800063a:	2201      	movs	r2, #1
 800063c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800063e:	4b0a      	ldr	r3, [pc, #40]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000640:	2200      	movs	r2, #0
 8000642:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000644:	4b08      	ldr	r3, [pc, #32]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 8000646:	2200      	movs	r2, #0
 8000648:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800064a:	4807      	ldr	r0, [pc, #28]	; (8000668 <_ZL12MX_CAN1_Initv+0x70>)
 800064c:	f002 f804 	bl	8002658 <HAL_CAN_Init>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	bf14      	ite	ne
 8000656:	2301      	movne	r3, #1
 8000658:	2300      	moveq	r3, #0
 800065a:	b2db      	uxtb	r3, r3
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <_ZL12MX_CAN1_Initv+0x6c>
  {
    Error_Handler();
 8000660:	f000 fb1c 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000664:	bf00      	nop
 8000666:	bd80      	pop	{r7, pc}
 8000668:	200001b8 	.word	0x200001b8
 800066c:	40006400 	.word	0x40006400

08000670 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000676:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 8000678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800067a:	4a1b      	ldr	r2, [pc, #108]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	6493      	str	r3, [r2, #72]	; 0x48
 8000682:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 8000684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000686:	f003 0304 	and.w	r3, r3, #4
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800068e:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 8000690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000692:	4a15      	ldr	r2, [pc, #84]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6493      	str	r3, [r2, #72]	; 0x48
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 800069c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006a6:	4b10      	ldr	r3, [pc, #64]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 80006a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006aa:	4a0f      	ldr	r2, [pc, #60]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 80006ac:	f043 0302 	orr.w	r3, r3, #2
 80006b0:	6493      	str	r3, [r2, #72]	; 0x48
 80006b2:	4b0d      	ldr	r3, [pc, #52]	; (80006e8 <_ZL11MX_DMA_Initv+0x78>)
 80006b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006b6:	f003 0302 	and.w	r3, r3, #2
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	2100      	movs	r1, #0
 80006c2:	2010      	movs	r0, #16
 80006c4:	f002 fb80 	bl	8002dc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80006c8:	2010      	movs	r0, #16
 80006ca:	f002 fb99 	bl	8002e00 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2100      	movs	r1, #0
 80006d2:	2045      	movs	r0, #69	; 0x45
 80006d4:	f002 fb78 	bl	8002dc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80006d8:	2045      	movs	r0, #69	; 0x45
 80006da:	f002 fb91 	bl	8002e00 <HAL_NVIC_EnableIRQ>

}
 80006de:	bf00      	nop
 80006e0:	3710      	adds	r7, #16
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40021000 	.word	0x40021000

080006ec <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	; 0x28
 80006f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
 80006fe:	60da      	str	r2, [r3, #12]
 8000700:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000702:	4b56      	ldr	r3, [pc, #344]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000706:	4a55      	ldr	r2, [pc, #340]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000708:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800070c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800070e:	4b53      	ldr	r3, [pc, #332]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000716:	613b      	str	r3, [r7, #16]
 8000718:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	4b50      	ldr	r3, [pc, #320]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800071e:	4a4f      	ldr	r2, [pc, #316]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000720:	f043 0301 	orr.w	r3, r3, #1
 8000724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000726:	4b4d      	ldr	r3, [pc, #308]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072a:	f003 0301 	and.w	r3, r3, #1
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000732:	4b4a      	ldr	r3, [pc, #296]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000736:	4a49      	ldr	r2, [pc, #292]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000738:	f043 0304 	orr.w	r3, r3, #4
 800073c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800073e:	4b47      	ldr	r3, [pc, #284]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000742:	f003 0304 	and.w	r3, r3, #4
 8000746:	60bb      	str	r3, [r7, #8]
 8000748:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800074a:	4b44      	ldr	r3, [pc, #272]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074e:	4a43      	ldr	r2, [pc, #268]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000750:	f043 0308 	orr.w	r3, r3, #8
 8000754:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000756:	4b41      	ldr	r3, [pc, #260]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075a:	f003 0308 	and.w	r3, r3, #8
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000762:	4b3e      	ldr	r3, [pc, #248]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000766:	4a3d      	ldr	r2, [pc, #244]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000768:	f043 0302 	orr.w	r3, r3, #2
 800076c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800076e:	4b3b      	ldr	r3, [pc, #236]	; (800085c <_ZL12MX_GPIO_Initv+0x170>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	f003 0302 	and.w	r3, r3, #2
 8000776:	603b      	str	r3, [r7, #0]
 8000778:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ControlLed4_Pin|ControlLed3_Pin|ControlLed2_Pin|ControlLed1_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	21f0      	movs	r1, #240	; 0xf0
 800077e:	4838      	ldr	r0, [pc, #224]	; (8000860 <_ZL12MX_GPIO_Initv+0x174>)
 8000780:	f002 ff50 	bl	8003624 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000784:	23f0      	movs	r3, #240	; 0xf0
 8000786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000788:	2302      	movs	r3, #2
 800078a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000790:	2303      	movs	r3, #3
 8000792:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000794:	2305      	movs	r3, #5
 8000796:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000798:	f107 0314 	add.w	r3, r7, #20
 800079c:	4619      	mov	r1, r3
 800079e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a2:	f002 fdad 	bl	8003300 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 SW4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|SW4_Pin;
 80007a6:	f44f 6303 	mov.w	r3, #2096	; 0x830
 80007aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	4619      	mov	r1, r3
 80007bc:	4829      	ldr	r0, [pc, #164]	; (8000864 <_ZL12MX_GPIO_Initv+0x178>)
 80007be:	f002 fd9f 	bl	8003300 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW3_Pin SW5_Pin */
  GPIO_InitStruct.Pin = SW3_Pin|SW5_Pin;
 80007c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80007cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	4822      	ldr	r0, [pc, #136]	; (8000864 <_ZL12MX_GPIO_Initv+0x178>)
 80007da:	f002 fd91 	bl	8003300 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW6_Pin */
  GPIO_InitStruct.Pin = SW6_Pin;
 80007de:	2304      	movs	r3, #4
 80007e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007e2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80007e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW6_GPIO_Port, &GPIO_InitStruct);
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	4619      	mov	r1, r3
 80007f2:	481d      	ldr	r0, [pc, #116]	; (8000868 <_ZL12MX_GPIO_Initv+0x17c>)
 80007f4:	f002 fd84 	bl	8003300 <HAL_GPIO_Init>

  /*Configure GPIO pins : ControlLed4_Pin ControlLed3_Pin ControlLed2_Pin ControlLed1_Pin */
  GPIO_InitStruct.Pin = ControlLed4_Pin|ControlLed3_Pin|ControlLed2_Pin|ControlLed1_Pin;
 80007f8:	23f0      	movs	r3, #240	; 0xf0
 80007fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fc:	2301      	movs	r3, #1
 80007fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	2300      	movs	r3, #0
 8000806:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4619      	mov	r1, r3
 800080e:	4814      	ldr	r0, [pc, #80]	; (8000860 <_ZL12MX_GPIO_Initv+0x174>)
 8000810:	f002 fd76 	bl	8003300 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000814:	2200      	movs	r2, #0
 8000816:	2100      	movs	r1, #0
 8000818:	2008      	movs	r0, #8
 800081a:	f002 fad5 	bl	8002dc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800081e:	2008      	movs	r0, #8
 8000820:	f002 faee 	bl	8002e00 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000824:	2200      	movs	r2, #0
 8000826:	2100      	movs	r1, #0
 8000828:	200a      	movs	r0, #10
 800082a:	f002 facd 	bl	8002dc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800082e:	200a      	movs	r0, #10
 8000830:	f002 fae6 	bl	8002e00 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000834:	2200      	movs	r2, #0
 8000836:	2100      	movs	r1, #0
 8000838:	2017      	movs	r0, #23
 800083a:	f002 fac5 	bl	8002dc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800083e:	2017      	movs	r0, #23
 8000840:	f002 fade 	bl	8002e00 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000844:	2200      	movs	r2, #0
 8000846:	2100      	movs	r1, #0
 8000848:	2028      	movs	r0, #40	; 0x28
 800084a:	f002 fabd 	bl	8002dc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800084e:	2028      	movs	r0, #40	; 0x28
 8000850:	f002 fad6 	bl	8002e00 <HAL_NVIC_EnableIRQ>

}
 8000854:	bf00      	nop
 8000856:	3728      	adds	r7, #40	; 0x28
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40021000 	.word	0x40021000
 8000860:	48000400 	.word	0x48000400
 8000864:	48000800 	.word	0x48000800
 8000868:	48000c00 	.word	0x48000c00

0800086c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	80fb      	strh	r3, [r7, #6]
	timer = HAL_GetTick();
 8000876:	f000 fcd3 	bl	8001220 <HAL_GetTick>
 800087a:	4603      	mov	r3, r0
 800087c:	4a11      	ldr	r2, [pc, #68]	; (80008c4 <HAL_GPIO_EXTI_Callback+0x58>)
 800087e:	6013      	str	r3, [r2, #0]

	if (GPIO_Pin == SW3_Pin)
 8000880:	88fb      	ldrh	r3, [r7, #6]
 8000882:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000886:	d103      	bne.n	8000890 <HAL_GPIO_EXTI_Callback+0x24>
	{
		sw3_pressed = 1;
 8000888:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <HAL_GPIO_EXTI_Callback+0x5c>)
 800088a:	2201      	movs	r2, #1
 800088c:	701a      	strb	r2, [r3, #0]
		sw5_pressed = 1;
	} else if (GPIO_Pin == SW6_Pin)
	{
		sw6_pressed = 1;
	}
}
 800088e:	e015      	b.n	80008bc <HAL_GPIO_EXTI_Callback+0x50>
	} else if (GPIO_Pin == SW4_Pin)
 8000890:	88fb      	ldrh	r3, [r7, #6]
 8000892:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000896:	d103      	bne.n	80008a0 <HAL_GPIO_EXTI_Callback+0x34>
		sw4_pressed = 1;
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <HAL_GPIO_EXTI_Callback+0x60>)
 800089a:	2201      	movs	r2, #1
 800089c:	701a      	strb	r2, [r3, #0]
}
 800089e:	e00d      	b.n	80008bc <HAL_GPIO_EXTI_Callback+0x50>
	} else if (GPIO_Pin == SW5_Pin)
 80008a0:	88fb      	ldrh	r3, [r7, #6]
 80008a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80008a6:	d103      	bne.n	80008b0 <HAL_GPIO_EXTI_Callback+0x44>
		sw5_pressed = 1;
 80008a8:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <HAL_GPIO_EXTI_Callback+0x64>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	701a      	strb	r2, [r3, #0]
}
 80008ae:	e005      	b.n	80008bc <HAL_GPIO_EXTI_Callback+0x50>
	} else if (GPIO_Pin == SW6_Pin)
 80008b0:	88fb      	ldrh	r3, [r7, #6]
 80008b2:	2b04      	cmp	r3, #4
 80008b4:	d102      	bne.n	80008bc <HAL_GPIO_EXTI_Callback+0x50>
		sw6_pressed = 1;
 80008b6:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <HAL_GPIO_EXTI_Callback+0x68>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	701a      	strb	r2, [r3, #0]
}
 80008bc:	bf00      	nop
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000208 	.word	0x20000208
 80008c8:	20000210 	.word	0x20000210
 80008cc:	20000211 	.word	0x20000211
 80008d0:	20000212 	.word	0x20000212
 80008d4:	20000213 	.word	0x20000213

080008d8 <_ZN8PUTM_CAN14Can_tx_messageI19Steering_Wheel_mainEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
template <typename T> class Can_tx_message {
public:
  CAN_TxHeaderTypeDef header;
  uint8_t buff[max_dlc_size];

  constexpr Can_tx_message(const T &data,
 80008d8:	b5b0      	push	{r4, r5, r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	607a      	str	r2, [r7, #4]
                           const CAN_TxHeaderTypeDef &message_header)
      : header{message_header} {
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4614      	mov	r4, r2
 80008ea:	461d      	mov	r5, r3
 80008ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80008f4:	e884 0003 	stmia.w	r4, {r0, r1}
    static_assert(std::is_standard_layout<T>(), "Object must by C like struct");
    static_assert(std::is_trivially_copyable<T>(),
                  "Object must by C like struct");
    static_assert(sizeof(T) <= max_dlc_size,
                  "Object size must be less than 8bytes");
    std::memcpy(this->buff, &data, sizeof(T));
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	3318      	adds	r3, #24
 80008fc:	2203      	movs	r2, #3
 80008fe:	68b9      	ldr	r1, [r7, #8]
 8000900:	4618      	mov	r0, r3
 8000902:	f004 ff3d 	bl	8005780 <memcpy>
  }
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	4618      	mov	r0, r3
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bdb0      	pop	{r4, r5, r7, pc}

08000910 <heartbeat>:

void heartbeat()
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af00      	add	r7, sp, #0

	Steering_Wheel_main pcb_alive{0, Steering_Wheel_states::OK};
 8000916:	2300      	movs	r3, #0
 8000918:	84bb      	strh	r3, [r7, #36]	; 0x24
 800091a:	2300      	movs	r3, #0
 800091c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	auto steering_wheel_heartbeat = PUTM_CAN::Can_tx_message<Steering_Wheel_main>
	(pcb_alive, can_tx_header_STEERING_WHEEL_MAIN);
 8000920:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	4a06      	ldr	r2, [pc, #24]	; (8000940 <heartbeat+0x30>)
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ffd5 	bl	80008d8 <_ZN8PUTM_CAN14Can_tx_messageI19Steering_Wheel_mainEC1ERKS1_RK19CAN_TxHeaderTypeDef>

 	steering_wheel_heartbeat.send(hcan1);
 800092e:	1d3b      	adds	r3, r7, #4
 8000930:	4904      	ldr	r1, [pc, #16]	; (8000944 <heartbeat+0x34>)
 8000932:	4618      	mov	r0, r3
 8000934:	f000 f9b8 	bl	8000ca8 <_ZN8PUTM_CAN14Can_tx_messageI19Steering_Wheel_mainE4sendER19__CAN_HandleTypeDef>
}
 8000938:	bf00      	nop
 800093a:	3728      	adds	r7, #40	; 0x28
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	080057c4 	.word	0x080057c4
 8000944:	200001b8 	.word	0x200001b8

08000948 <_ZN8PUTM_CAN14Can_tx_messageI20Steering_Wheel_eventEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8000948:	b5b0      	push	{r4, r5, r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4614      	mov	r4, r2
 800095a:	461d      	mov	r5, r3
 800095c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800095e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000960:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000964:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	3318      	adds	r3, #24
 800096c:	2203      	movs	r2, #3
 800096e:	68b9      	ldr	r1, [r7, #8]
 8000970:	4618      	mov	r0, r3
 8000972:	f004 ff05 	bl	8005780 <memcpy>
  }
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	4618      	mov	r0, r3
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bdb0      	pop	{r4, r5, r7, pc}

08000980 <wait_for_second_button>:

void wait_for_second_button()
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08a      	sub	sp, #40	; 0x28
 8000984:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8000986:	2032      	movs	r0, #50	; 0x32
 8000988:	f000 fc56 	bl	8001238 <HAL_Delay>
	Steering_Wheel_event button_pressed{};
 800098c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000990:	2100      	movs	r1, #0
 8000992:	460a      	mov	r2, r1
 8000994:	801a      	strh	r2, [r3, #0]
 8000996:	460a      	mov	r2, r1
 8000998:	709a      	strb	r2, [r3, #2]

	if (sw3_pressed && sw4_pressed)
 800099a:	4b3e      	ldr	r3, [pc, #248]	; (8000a94 <wait_for_second_button+0x114>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d007      	beq.n	80009b2 <wait_for_second_button+0x32>
 80009a2:	4b3d      	ldr	r3, [pc, #244]	; (8000a98 <wait_for_second_button+0x118>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d003      	beq.n	80009b2 <wait_for_second_button+0x32>
	{
		button_pressed.button = buttonStates::button1_2;
 80009aa:	2305      	movs	r3, #5
 80009ac:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80009b0:	e05e      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw3_pressed && sw5_pressed)
 80009b2:	4b38      	ldr	r3, [pc, #224]	; (8000a94 <wait_for_second_button+0x114>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d007      	beq.n	80009ca <wait_for_second_button+0x4a>
 80009ba:	4b38      	ldr	r3, [pc, #224]	; (8000a9c <wait_for_second_button+0x11c>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d003      	beq.n	80009ca <wait_for_second_button+0x4a>
	{
		button_pressed.button = buttonStates::button1_3;
 80009c2:	2306      	movs	r3, #6
 80009c4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80009c8:	e052      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw3_pressed && sw6_pressed)
 80009ca:	4b32      	ldr	r3, [pc, #200]	; (8000a94 <wait_for_second_button+0x114>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d007      	beq.n	80009e2 <wait_for_second_button+0x62>
 80009d2:	4b33      	ldr	r3, [pc, #204]	; (8000aa0 <wait_for_second_button+0x120>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d003      	beq.n	80009e2 <wait_for_second_button+0x62>
	{
		button_pressed.button = buttonStates::button1_4;
 80009da:	2307      	movs	r3, #7
 80009dc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80009e0:	e046      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw4_pressed && sw5_pressed)
 80009e2:	4b2d      	ldr	r3, [pc, #180]	; (8000a98 <wait_for_second_button+0x118>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d007      	beq.n	80009fa <wait_for_second_button+0x7a>
 80009ea:	4b2c      	ldr	r3, [pc, #176]	; (8000a9c <wait_for_second_button+0x11c>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d003      	beq.n	80009fa <wait_for_second_button+0x7a>
	{
		button_pressed.button = buttonStates::button2_3;
 80009f2:	2308      	movs	r3, #8
 80009f4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80009f8:	e03a      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw4_pressed && sw6_pressed)
 80009fa:	4b27      	ldr	r3, [pc, #156]	; (8000a98 <wait_for_second_button+0x118>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d007      	beq.n	8000a12 <wait_for_second_button+0x92>
 8000a02:	4b27      	ldr	r3, [pc, #156]	; (8000aa0 <wait_for_second_button+0x120>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d003      	beq.n	8000a12 <wait_for_second_button+0x92>
	{
		button_pressed.button = buttonStates::button2_4;
 8000a0a:	2309      	movs	r3, #9
 8000a0c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8000a10:	e02e      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw5_pressed && sw6_pressed)
 8000a12:	4b22      	ldr	r3, [pc, #136]	; (8000a9c <wait_for_second_button+0x11c>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d007      	beq.n	8000a2a <wait_for_second_button+0xaa>
 8000a1a:	4b21      	ldr	r3, [pc, #132]	; (8000aa0 <wait_for_second_button+0x120>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d003      	beq.n	8000a2a <wait_for_second_button+0xaa>
	{
		button_pressed.button = buttonStates::button3_4;
 8000a22:	230a      	movs	r3, #10
 8000a24:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8000a28:	e022      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw3_pressed) {
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	; (8000a94 <wait_for_second_button+0x114>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d007      	beq.n	8000a42 <wait_for_second_button+0xc2>
		button_pressed.button = buttonStates::button1;
 8000a32:	2301      	movs	r3, #1
 8000a34:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		HAL_GPIO_TogglePin(ControlLed1_GPIO_Port, ControlLed1_Pin);
 8000a38:	2180      	movs	r1, #128	; 0x80
 8000a3a:	481a      	ldr	r0, [pc, #104]	; (8000aa4 <wait_for_second_button+0x124>)
 8000a3c:	f002 fe0a 	bl	8003654 <HAL_GPIO_TogglePin>
 8000a40:	e016      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw4_pressed) {
 8000a42:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <wait_for_second_button+0x118>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d003      	beq.n	8000a52 <wait_for_second_button+0xd2>
		button_pressed.button = buttonStates::button2;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8000a50:	e00e      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw5_pressed) {
 8000a52:	4b12      	ldr	r3, [pc, #72]	; (8000a9c <wait_for_second_button+0x11c>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d003      	beq.n	8000a62 <wait_for_second_button+0xe2>
		button_pressed.button = buttonStates::button3;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8000a60:	e006      	b.n	8000a70 <wait_for_second_button+0xf0>
	} else if (sw6_pressed) {
 8000a62:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <wait_for_second_button+0x120>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d002      	beq.n	8000a70 <wait_for_second_button+0xf0>
		button_pressed.button = buttonStates::button4;
 8000a6a:	2304      	movs	r3, #4
 8000a6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}

	auto steering_wheel_frame = PUTM_CAN::Can_tx_message<Steering_Wheel_event>
	(button_pressed, can_tx_header_STEERING_WHEEL_EVENT);
 8000a70:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000a74:	1d3b      	adds	r3, r7, #4
 8000a76:	4a0c      	ldr	r2, [pc, #48]	; (8000aa8 <wait_for_second_button+0x128>)
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff ff65 	bl	8000948 <_ZN8PUTM_CAN14Can_tx_messageI20Steering_Wheel_eventEC1ERKS1_RK19CAN_TxHeaderTypeDef>

	if (steering_wheel_frame.send(hcan1));
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	490a      	ldr	r1, [pc, #40]	; (8000aac <wait_for_second_button+0x12c>)
 8000a82:	4618      	mov	r0, r3
 8000a84:	f000 f924 	bl	8000cd0 <_ZN8PUTM_CAN14Can_tx_messageI20Steering_Wheel_eventE4sendER19__CAN_HandleTypeDef>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0

}
 8000a8c:	bf00      	nop
 8000a8e:	3728      	adds	r7, #40	; 0x28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	20000210 	.word	0x20000210
 8000a98:	20000211 	.word	0x20000211
 8000a9c:	20000212 	.word	0x20000212
 8000aa0:	20000213 	.word	0x20000213
 8000aa4:	48000400 	.word	0x48000400
 8000aa8:	080057dc 	.word	0x080057dc
 8000aac:	200001b8 	.word	0x200001b8

08000ab0 <choose_left_scroll_state>:

void choose_left_scroll_state()
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
	float average_adc = 0;
 8000ab6:	f04f 0300 	mov.w	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]

	//	  calculate average adc
	for (int i = 0; i < 10; i++) {
 8000abc:	2300      	movs	r3, #0
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	2b09      	cmp	r3, #9
 8000ac4:	dc11      	bgt.n	8000aea <choose_left_scroll_state+0x3a>
		average_adc = average_adc + left_adc_reading[i];
 8000ac6:	4a53      	ldr	r2, [pc, #332]	; (8000c14 <choose_left_scroll_state+0x164>)
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ace:	ee07 3a90 	vmov	s15, r3
 8000ad2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ad6:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ade:	edc7 7a03 	vstr	s15, [r7, #12]
	for (int i = 0; i < 10; i++) {
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	e7ea      	b.n	8000ac0 <choose_left_scroll_state+0x10>
	}

	average_adc = average_adc / 10;
 8000aea:	ed97 7a03 	vldr	s14, [r7, #12]
 8000aee:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000af6:	edc7 7a03 	vstr	s15, [r7, #12]

	int lss = 0; // Left Scroll State
 8000afa:	2300      	movs	r3, #0
 8000afc:	607b      	str	r3, [r7, #4]

	if (1110 < average_adc && average_adc < 1115)
 8000afe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b02:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8000c18 <choose_left_scroll_state+0x168>
 8000b06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b0e:	dd0b      	ble.n	8000b28 <choose_left_scroll_state+0x78>
 8000b10:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b14:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8000c1c <choose_left_scroll_state+0x16c>
 8000b18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b20:	d502      	bpl.n	8000b28 <choose_left_scroll_state+0x78>
	{
		lss = 1;
 8000b22:	2301      	movs	r3, #1
 8000b24:	607b      	str	r3, [r7, #4]
 8000b26:	e03d      	b.n	8000ba4 <choose_left_scroll_state+0xf4>
	} else if (3129 < average_adc && average_adc < 3133)
 8000b28:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b2c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8000c20 <choose_left_scroll_state+0x170>
 8000b30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b38:	dd0b      	ble.n	8000b52 <choose_left_scroll_state+0xa2>
 8000b3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b3e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8000c24 <choose_left_scroll_state+0x174>
 8000b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b4a:	d502      	bpl.n	8000b52 <choose_left_scroll_state+0xa2>
	{
		lss = 2;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	e028      	b.n	8000ba4 <choose_left_scroll_state+0xf4>
	} else if (3715 < average_adc && average_adc < 3721)
 8000b52:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b56:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8000c28 <choose_left_scroll_state+0x178>
 8000b5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b62:	dd0b      	ble.n	8000b7c <choose_left_scroll_state+0xcc>
 8000b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b68:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8000c2c <choose_left_scroll_state+0x17c>
 8000b6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b74:	d502      	bpl.n	8000b7c <choose_left_scroll_state+0xcc>
	{
		lss = 3;
 8000b76:	2303      	movs	r3, #3
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	e013      	b.n	8000ba4 <choose_left_scroll_state+0xf4>
	} else if (3970 < average_adc && average_adc < 3975)
 8000b7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b80:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8000c30 <choose_left_scroll_state+0x180>
 8000b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b8c:	dd0a      	ble.n	8000ba4 <choose_left_scroll_state+0xf4>
 8000b8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b92:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000c34 <choose_left_scroll_state+0x184>
 8000b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b9e:	d501      	bpl.n	8000ba4 <choose_left_scroll_state+0xf4>
	{
		lss = 4;
 8000ba0:	2304      	movs	r3, #4
 8000ba2:	607b      	str	r3, [r7, #4]
	}


	if (lss != left_last_state)
 8000ba4:	4b24      	ldr	r3, [pc, #144]	; (8000c38 <choose_left_scroll_state+0x188>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d02e      	beq.n	8000c0c <choose_left_scroll_state+0x15c>
	{
		switch (lss)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	2b03      	cmp	r3, #3
 8000bb4:	d82a      	bhi.n	8000c0c <choose_left_scroll_state+0x15c>
 8000bb6:	a201      	add	r2, pc, #4	; (adr r2, 8000bbc <choose_left_scroll_state+0x10c>)
 8000bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bbc:	08000bcd 	.word	0x08000bcd
 8000bc0:	08000bdd 	.word	0x08000bdd
 8000bc4:	08000bed 	.word	0x08000bed
 8000bc8:	08000bfd 	.word	0x08000bfd
		{
		case 1:
			HAL_GPIO_TogglePin(ControlLed1_GPIO_Port, ControlLed1_Pin);
 8000bcc:	2180      	movs	r1, #128	; 0x80
 8000bce:	481b      	ldr	r0, [pc, #108]	; (8000c3c <choose_left_scroll_state+0x18c>)
 8000bd0:	f002 fd40 	bl	8003654 <HAL_GPIO_TogglePin>
//			HAL_Delay(200);
			left_last_state = lss;
 8000bd4:	4a18      	ldr	r2, [pc, #96]	; (8000c38 <choose_left_scroll_state+0x188>)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6013      	str	r3, [r2, #0]
			break;
 8000bda:	e017      	b.n	8000c0c <choose_left_scroll_state+0x15c>
		case 2:
			HAL_GPIO_TogglePin(ControlLed2_GPIO_Port, ControlLed2_Pin);
 8000bdc:	2140      	movs	r1, #64	; 0x40
 8000bde:	4817      	ldr	r0, [pc, #92]	; (8000c3c <choose_left_scroll_state+0x18c>)
 8000be0:	f002 fd38 	bl	8003654 <HAL_GPIO_TogglePin>
//			HAL_Delay(200);
			left_last_state = lss;
 8000be4:	4a14      	ldr	r2, [pc, #80]	; (8000c38 <choose_left_scroll_state+0x188>)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6013      	str	r3, [r2, #0]
			break;
 8000bea:	e00f      	b.n	8000c0c <choose_left_scroll_state+0x15c>
		case 3:
			HAL_GPIO_TogglePin(ControlLed3_GPIO_Port, ControlLed3_Pin);
 8000bec:	2120      	movs	r1, #32
 8000bee:	4813      	ldr	r0, [pc, #76]	; (8000c3c <choose_left_scroll_state+0x18c>)
 8000bf0:	f002 fd30 	bl	8003654 <HAL_GPIO_TogglePin>
//			HAL_Delay(200);
			left_last_state = lss;
 8000bf4:	4a10      	ldr	r2, [pc, #64]	; (8000c38 <choose_left_scroll_state+0x188>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6013      	str	r3, [r2, #0]
			break;
 8000bfa:	e007      	b.n	8000c0c <choose_left_scroll_state+0x15c>
		case 4:
			HAL_GPIO_TogglePin(ControlLed4_GPIO_Port, ControlLed4_Pin);
 8000bfc:	2110      	movs	r1, #16
 8000bfe:	480f      	ldr	r0, [pc, #60]	; (8000c3c <choose_left_scroll_state+0x18c>)
 8000c00:	f002 fd28 	bl	8003654 <HAL_GPIO_TogglePin>
//			HAL_Delay(200);
			left_last_state = lss;
 8000c04:	4a0c      	ldr	r2, [pc, #48]	; (8000c38 <choose_left_scroll_state+0x188>)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6013      	str	r3, [r2, #0]
			break;
 8000c0a:	bf00      	nop
		}
	}
}
 8000c0c:	bf00      	nop
 8000c0e:	3710      	adds	r7, #16
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	200001e0 	.word	0x200001e0
 8000c18:	448ac000 	.word	0x448ac000
 8000c1c:	448b6000 	.word	0x448b6000
 8000c20:	45439000 	.word	0x45439000
 8000c24:	4543d000 	.word	0x4543d000
 8000c28:	45683000 	.word	0x45683000
 8000c2c:	45689000 	.word	0x45689000
 8000c30:	45782000 	.word	0x45782000
 8000c34:	45787000 	.word	0x45787000
 8000c38:	2000020c 	.word	0x2000020c
 8000c3c:	48000400 	.word	0x48000400

08000c40 <reset_flags>:
		}
	}
}

void reset_flags()
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
	sw3_pressed = 0;
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <reset_flags+0x28>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]
	sw4_pressed = 0;
 8000c4a:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <reset_flags+0x2c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]
	sw5_pressed = 0;
 8000c50:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <reset_flags+0x30>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	701a      	strb	r2, [r3, #0]
	sw6_pressed = 0;
 8000c56:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <reset_flags+0x34>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	701a      	strb	r2, [r3, #0]
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000210 	.word	0x20000210
 8000c6c:	20000211 	.word	0x20000211
 8000c70:	20000212 	.word	0x20000212
 8000c74:	20000213 	.word	0x20000213

08000c78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a04      	ldr	r2, [pc, #16]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d101      	bne.n	8000c8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c8a:	f000 fab5 	bl	80011f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40012c00 	.word	0x40012c00

08000c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca0:	b672      	cpsid	i
}
 8000ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca4:	e7fe      	b.n	8000ca4 <Error_Handler+0x8>
	...

08000ca8 <_ZN8PUTM_CAN14Can_tx_messageI19Steering_Wheel_mainE4sendER19__CAN_HandleTypeDef>:

  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
    static uint32_t TxMailbox(0);
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	f103 0218 	add.w	r2, r3, #24
 8000cba:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <_ZN8PUTM_CAN14Can_tx_messageI19Steering_Wheel_mainE4sendER19__CAN_HandleTypeDef+0x24>)
 8000cbc:	6838      	ldr	r0, [r7, #0]
 8000cbe:	f001 fed4 	bl	8002a6a <HAL_CAN_AddTxMessage>
 8000cc2:	4603      	mov	r3, r0
  }
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000214 	.word	0x20000214

08000cd0 <_ZN8PUTM_CAN14Can_tx_messageI20Steering_Wheel_eventE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f103 0218 	add.w	r2, r3, #24
 8000ce2:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <_ZN8PUTM_CAN14Can_tx_messageI20Steering_Wheel_eventE4sendER19__CAN_HandleTypeDef+0x24>)
 8000ce4:	6838      	ldr	r0, [r7, #0]
 8000ce6:	f001 fec0 	bl	8002a6a <HAL_CAN_AddTxMessage>
 8000cea:	4603      	mov	r3, r0
  }
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000218 	.word	0x20000218

08000cf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <HAL_MspInit+0x44>)
 8000d00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d02:	4a0e      	ldr	r2, [pc, #56]	; (8000d3c <HAL_MspInit+0x44>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6613      	str	r3, [r2, #96]	; 0x60
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <HAL_MspInit+0x44>)
 8000d0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d16:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <HAL_MspInit+0x44>)
 8000d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d1a:	4a08      	ldr	r2, [pc, #32]	; (8000d3c <HAL_MspInit+0x44>)
 8000d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d20:	6593      	str	r3, [r2, #88]	; 0x58
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <HAL_MspInit+0x44>)
 8000d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	603b      	str	r3, [r7, #0]
 8000d2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	40021000 	.word	0x40021000

08000d40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08c      	sub	sp, #48	; 0x30
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 031c 	add.w	r3, r7, #28
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
 8000d56:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a5f      	ldr	r2, [pc, #380]	; (8000edc <HAL_ADC_MspInit+0x19c>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d159      	bne.n	8000e16 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8000d62:	4b5f      	ldr	r3, [pc, #380]	; (8000ee0 <HAL_ADC_MspInit+0x1a0>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	3301      	adds	r3, #1
 8000d68:	4a5d      	ldr	r2, [pc, #372]	; (8000ee0 <HAL_ADC_MspInit+0x1a0>)
 8000d6a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000d6c:	4b5c      	ldr	r3, [pc, #368]	; (8000ee0 <HAL_ADC_MspInit+0x1a0>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d10b      	bne.n	8000d8c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000d74:	4b5b      	ldr	r3, [pc, #364]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d78:	4a5a      	ldr	r2, [pc, #360]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000d7a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d80:	4b58      	ldr	r3, [pc, #352]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d88:	61bb      	str	r3, [r7, #24]
 8000d8a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8c:	4b55      	ldr	r3, [pc, #340]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d90:	4a54      	ldr	r2, [pc, #336]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000d92:	f043 0301 	orr.w	r3, r3, #1
 8000d96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d98:	4b52      	ldr	r3, [pc, #328]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9c:	f003 0301 	and.w	r3, r3, #1
 8000da0:	617b      	str	r3, [r7, #20]
 8000da2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = SW1_Pin;
 8000da4:	2302      	movs	r3, #2
 8000da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000da8:	230b      	movs	r3, #11
 8000daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000db0:	f107 031c 	add.w	r3, r7, #28
 8000db4:	4619      	mov	r1, r3
 8000db6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dba:	f002 faa1 	bl	8003300 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel6;
 8000dbe:	4b4a      	ldr	r3, [pc, #296]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dc0:	4a4a      	ldr	r2, [pc, #296]	; (8000eec <HAL_ADC_MspInit+0x1ac>)
 8000dc2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000dc4:	4b48      	ldr	r3, [pc, #288]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dc6:	2205      	movs	r2, #5
 8000dc8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dca:	4b47      	ldr	r3, [pc, #284]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dd0:	4b45      	ldr	r3, [pc, #276]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dd6:	4b44      	ldr	r3, [pc, #272]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dd8:	2280      	movs	r2, #128	; 0x80
 8000dda:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ddc:	4b42      	ldr	r3, [pc, #264]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000de2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000de4:	4b40      	ldr	r3, [pc, #256]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000de6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dea:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000dec:	4b3e      	ldr	r3, [pc, #248]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dee:	2220      	movs	r2, #32
 8000df0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000df2:	4b3d      	ldr	r3, [pc, #244]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000df8:	483b      	ldr	r0, [pc, #236]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000dfa:	f002 f80f 	bl	8002e1c <HAL_DMA_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000e04:	f7ff ff4a 	bl	8000c9c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4a37      	ldr	r2, [pc, #220]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000e0c:	651a      	str	r2, [r3, #80]	; 0x50
 8000e0e:	4a36      	ldr	r2, [pc, #216]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000e14:	e05d      	b.n	8000ed2 <HAL_ADC_MspInit+0x192>
  else if(hadc->Instance==ADC2)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a35      	ldr	r2, [pc, #212]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d158      	bne.n	8000ed2 <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC_CLK_ENABLED++;
 8000e20:	4b2f      	ldr	r3, [pc, #188]	; (8000ee0 <HAL_ADC_MspInit+0x1a0>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	3301      	adds	r3, #1
 8000e26:	4a2e      	ldr	r2, [pc, #184]	; (8000ee0 <HAL_ADC_MspInit+0x1a0>)
 8000e28:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000e2a:	4b2d      	ldr	r3, [pc, #180]	; (8000ee0 <HAL_ADC_MspInit+0x1a0>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d10b      	bne.n	8000e4a <HAL_ADC_MspInit+0x10a>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000e32:	4b2c      	ldr	r3, [pc, #176]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e36:	4a2b      	ldr	r2, [pc, #172]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e3e:	4b29      	ldr	r3, [pc, #164]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e46:	613b      	str	r3, [r7, #16]
 8000e48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4a:	4b26      	ldr	r3, [pc, #152]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e4e:	4a25      	ldr	r2, [pc, #148]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e56:	4b23      	ldr	r3, [pc, #140]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SW2_Pin|GPIO_PIN_3;
 8000e62:	230c      	movs	r3, #12
 8000e64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e66:	230b      	movs	r3, #11
 8000e68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6e:	f107 031c 	add.w	r3, r7, #28
 8000e72:	4619      	mov	r1, r3
 8000e74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e78:	f002 fa42 	bl	8003300 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel7;
 8000e7c:	4b1d      	ldr	r3, [pc, #116]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000e7e:	4a1e      	ldr	r2, [pc, #120]	; (8000ef8 <HAL_ADC_MspInit+0x1b8>)
 8000e80:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000e82:	4b1c      	ldr	r3, [pc, #112]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000e84:	2206      	movs	r2, #6
 8000e86:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e88:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e8e:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000e94:	4b17      	ldr	r3, [pc, #92]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000e96:	2280      	movs	r2, #128	; 0x80
 8000e98:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e9a:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000e9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ea0:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ea2:	4b14      	ldr	r3, [pc, #80]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000ea4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ea8:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000eaa:	4b12      	ldr	r3, [pc, #72]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000eac:	2220      	movs	r2, #32
 8000eae:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000eb0:	4b10      	ldr	r3, [pc, #64]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000eb6:	480f      	ldr	r0, [pc, #60]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000eb8:	f001 ffb0 	bl	8002e1c <HAL_DMA_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <HAL_ADC_MspInit+0x186>
      Error_Handler();
 8000ec2:	f7ff feeb 	bl	8000c9c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a0a      	ldr	r2, [pc, #40]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000eca:	651a      	str	r2, [r3, #80]	; 0x50
 8000ecc:	4a09      	ldr	r2, [pc, #36]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6293      	str	r3, [r2, #40]	; 0x28
}
 8000ed2:	bf00      	nop
 8000ed4:	3730      	adds	r7, #48	; 0x30
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	50040000 	.word	0x50040000
 8000ee0:	2000021c 	.word	0x2000021c
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	200000f8 	.word	0x200000f8
 8000eec:	4002006c 	.word	0x4002006c
 8000ef0:	50040100 	.word	0x50040100
 8000ef4:	20000158 	.word	0x20000158
 8000ef8:	40020480 	.word	0x40020480

08000efc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	; 0x28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a18      	ldr	r2, [pc, #96]	; (8000f7c <HAL_CAN_MspInit+0x80>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d129      	bne.n	8000f72 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f1e:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <HAL_CAN_MspInit+0x84>)
 8000f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f22:	4a17      	ldr	r2, [pc, #92]	; (8000f80 <HAL_CAN_MspInit+0x84>)
 8000f24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f28:	6593      	str	r3, [r2, #88]	; 0x58
 8000f2a:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <HAL_CAN_MspInit+0x84>)
 8000f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <HAL_CAN_MspInit+0x84>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3a:	4a11      	ldr	r2, [pc, #68]	; (8000f80 <HAL_CAN_MspInit+0x84>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f42:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <HAL_CAN_MspInit+0x84>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f4e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f60:	2309      	movs	r3, #9
 8000f62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f6e:	f002 f9c7 	bl	8003300 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000f72:	bf00      	nop
 8000f74:	3728      	adds	r7, #40	; 0x28
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40006400 	.word	0x40006400
 8000f80:	40021000 	.word	0x40021000

08000f84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08c      	sub	sp, #48	; 0x30
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000f94:	2200      	movs	r2, #0
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	2019      	movs	r0, #25
 8000f9a:	f001 ff15 	bl	8002dc8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000f9e:	2019      	movs	r0, #25
 8000fa0:	f001 ff2e 	bl	8002e00 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa4:	4b1e      	ldr	r3, [pc, #120]	; (8001020 <HAL_InitTick+0x9c>)
 8000fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fa8:	4a1d      	ldr	r2, [pc, #116]	; (8001020 <HAL_InitTick+0x9c>)
 8000faa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fae:	6613      	str	r3, [r2, #96]	; 0x60
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	; (8001020 <HAL_InitTick+0x9c>)
 8000fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fbc:	f107 0210 	add.w	r2, r7, #16
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4611      	mov	r1, r2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 fa9e 	bl	8004508 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000fcc:	f003 fa86 	bl	80044dc <HAL_RCC_GetPCLK2Freq>
 8000fd0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fd4:	4a13      	ldr	r2, [pc, #76]	; (8001024 <HAL_InitTick+0xa0>)
 8000fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fda:	0c9b      	lsrs	r3, r3, #18
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <HAL_InitTick+0xa4>)
 8000fe2:	4a12      	ldr	r2, [pc, #72]	; (800102c <HAL_InitTick+0xa8>)
 8000fe4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <HAL_InitTick+0xa4>)
 8000fe8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fec:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000fee:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <HAL_InitTick+0xa4>)
 8000ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <HAL_InitTick+0xa4>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <HAL_InitTick+0xa4>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001000:	4809      	ldr	r0, [pc, #36]	; (8001028 <HAL_InitTick+0xa4>)
 8001002:	f004 f8c7 	bl	8005194 <HAL_TIM_Base_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d104      	bne.n	8001016 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800100c:	4806      	ldr	r0, [pc, #24]	; (8001028 <HAL_InitTick+0xa4>)
 800100e:	f004 f923 	bl	8005258 <HAL_TIM_Base_Start_IT>
 8001012:	4603      	mov	r3, r0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3730      	adds	r7, #48	; 0x30
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021000 	.word	0x40021000
 8001024:	431bde83 	.word	0x431bde83
 8001028:	20000220 	.word	0x20000220
 800102c:	40012c00 	.word	0x40012c00

08001030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001034:	e7fe      	b.n	8001034 <NMI_Handler+0x4>

08001036 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800103a:	e7fe      	b.n	800103a <HardFault_Handler+0x4>

0800103c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001040:	e7fe      	b.n	8001040 <MemManage_Handler+0x4>

08001042 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001042:	b480      	push	{r7}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001046:	e7fe      	b.n	8001046 <BusFault_Handler+0x4>

08001048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800104c:	e7fe      	b.n	800104c <UsageFault_Handler+0x4>

0800104e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW6_Pin);
 800108a:	2004      	movs	r0, #4
 800108c:	f002 fafc 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001098:	2010      	movs	r0, #16
 800109a:	f002 faf5 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80010a8:	4802      	ldr	r0, [pc, #8]	; (80010b4 <DMA1_Channel6_IRQHandler+0x10>)
 80010aa:	f001 ffda 	bl	8003062 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	200000f8 	.word	0x200000f8

080010b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80010bc:	2020      	movs	r0, #32
 80010be:	f002 fae3 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80010ce:	f004 f933 	bl	8005338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000220 	.word	0x20000220

080010dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW3_Pin);
 80010e0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80010e4:	f002 fad0 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW4_Pin);
 80010e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80010ec:	f002 facc 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW5_Pin);
 80010f0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80010f4:	f002 fac8 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}

080010fc <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001100:	4802      	ldr	r0, [pc, #8]	; (800110c <DMA2_Channel7_IRQHandler+0x10>)
 8001102:	f001 ffae 	bl	8003062 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000158 	.word	0x20000158

08001110 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001114:	4b15      	ldr	r3, [pc, #84]	; (800116c <SystemInit+0x5c>)
 8001116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800111a:	4a14      	ldr	r2, [pc, #80]	; (800116c <SystemInit+0x5c>)
 800111c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001120:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <SystemInit+0x60>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a11      	ldr	r2, [pc, #68]	; (8001170 <SystemInit+0x60>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001130:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <SystemInit+0x60>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001136:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <SystemInit+0x60>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a0d      	ldr	r2, [pc, #52]	; (8001170 <SystemInit+0x60>)
 800113c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001140:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001144:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001146:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <SystemInit+0x60>)
 8001148:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800114c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800114e:	4b08      	ldr	r3, [pc, #32]	; (8001170 <SystemInit+0x60>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a07      	ldr	r2, [pc, #28]	; (8001170 <SystemInit+0x60>)
 8001154:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001158:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800115a:	4b05      	ldr	r3, [pc, #20]	; (8001170 <SystemInit+0x60>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00
 8001170:	40021000 	.word	0x40021000

08001174 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001174:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001178:	f7ff ffca 	bl	8001110 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800117c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800117e:	e003      	b.n	8001188 <LoopCopyDataInit>

08001180 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001182:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001184:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001186:	3104      	adds	r1, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001188:	480a      	ldr	r0, [pc, #40]	; (80011b4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800118c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800118e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001190:	d3f6      	bcc.n	8001180 <CopyDataInit>
	ldr	r2, =_sbss
 8001192:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <LoopForever+0x12>)
	b	LoopFillZerobss
 8001194:	e002      	b.n	800119c <LoopFillZerobss>

08001196 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001196:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001198:	f842 3b04 	str.w	r3, [r2], #4

0800119c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <LoopForever+0x16>)
	cmp	r2, r3
 800119e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80011a0:	d3f9      	bcc.n	8001196 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011a2:	f004 fac9 	bl	8005738 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011a6:	f7ff f829 	bl	80001fc <main>

080011aa <LoopForever>:

LoopForever:
    b LoopForever
 80011aa:	e7fe      	b.n	80011aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011ac:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 80011b0:	08005844 	.word	0x08005844
	ldr	r0, =_sdata
 80011b4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80011b8:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80011bc:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80011c0:	20000270 	.word	0x20000270

080011c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011c4:	e7fe      	b.n	80011c4 <ADC1_2_IRQHandler>

080011c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b082      	sub	sp, #8
 80011ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011cc:	2300      	movs	r3, #0
 80011ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011d0:	2003      	movs	r0, #3
 80011d2:	f001 fdee 	bl	8002db2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011d6:	200f      	movs	r0, #15
 80011d8:	f7ff fed4 	bl	8000f84 <HAL_InitTick>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d002      	beq.n	80011e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	71fb      	strb	r3, [r7, #7]
 80011e6:	e001      	b.n	80011ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011e8:	f7ff fd86 	bl	8000cf8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011ec:	79fb      	ldrb	r3, [r7, #7]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <HAL_IncTick+0x20>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <HAL_IncTick+0x24>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4413      	add	r3, r2
 8001208:	4a04      	ldr	r2, [pc, #16]	; (800121c <HAL_IncTick+0x24>)
 800120a:	6013      	str	r3, [r2, #0]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000008 	.word	0x20000008
 800121c:	2000026c 	.word	0x2000026c

08001220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return uwTick;
 8001224:	4b03      	ldr	r3, [pc, #12]	; (8001234 <HAL_GetTick+0x14>)
 8001226:	681b      	ldr	r3, [r3, #0]
}
 8001228:	4618      	mov	r0, r3
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	2000026c 	.word	0x2000026c

08001238 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001240:	f7ff ffee 	bl	8001220 <HAL_GetTick>
 8001244:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001250:	d005      	beq.n	800125e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001252:	4b0a      	ldr	r3, [pc, #40]	; (800127c <HAL_Delay+0x44>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	461a      	mov	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800125e:	bf00      	nop
 8001260:	f7ff ffde 	bl	8001220 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	429a      	cmp	r2, r3
 800126e:	d8f7      	bhi.n	8001260 <HAL_Delay+0x28>
  {
  }
}
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000008 	.word	0x20000008

08001280 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	431a      	orrs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	609a      	str	r2, [r3, #8]
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
 80012ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	431a      	orrs	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	609a      	str	r2, [r3, #8]
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80012dc:	4618      	mov	r0, r3
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b087      	sub	sp, #28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
 80012f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3360      	adds	r3, #96	; 0x60
 80012fa:	461a      	mov	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b08      	ldr	r3, [pc, #32]	; (800132c <LL_ADC_SetOffset+0x44>)
 800130a:	4013      	ands	r3, r2
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	430a      	orrs	r2, r1
 8001316:	4313      	orrs	r3, r2
 8001318:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001320:	bf00      	nop
 8001322:	371c      	adds	r7, #28
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	03fff000 	.word	0x03fff000

08001330 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	3360      	adds	r3, #96	; 0x60
 800133e:	461a      	mov	r2, r3
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001350:	4618      	mov	r0, r3
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800135c:	b480      	push	{r7}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	3360      	adds	r3, #96	; 0x60
 800136c:	461a      	mov	r2, r3
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	431a      	orrs	r2, r3
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001386:	bf00      	nop
 8001388:	371c      	adds	r7, #28
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001392:	b480      	push	{r7}
 8001394:	b083      	sub	sp, #12
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	695b      	ldr	r3, [r3, #20]
 80013a0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	615a      	str	r2, [r3, #20]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d101      	bne.n	80013d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80013cc:	2301      	movs	r3, #1
 80013ce:	e000      	b.n	80013d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80013de:	b480      	push	{r7}
 80013e0:	b087      	sub	sp, #28
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	60f8      	str	r0, [r7, #12]
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	3330      	adds	r3, #48	; 0x30
 80013ee:	461a      	mov	r2, r3
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	0a1b      	lsrs	r3, r3, #8
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	f003 030c 	and.w	r3, r3, #12
 80013fa:	4413      	add	r3, r2
 80013fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	f003 031f 	and.w	r3, r3, #31
 8001408:	211f      	movs	r1, #31
 800140a:	fa01 f303 	lsl.w	r3, r1, r3
 800140e:	43db      	mvns	r3, r3
 8001410:	401a      	ands	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	0e9b      	lsrs	r3, r3, #26
 8001416:	f003 011f 	and.w	r1, r3, #31
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	f003 031f 	and.w	r3, r3, #31
 8001420:	fa01 f303 	lsl.w	r3, r1, r3
 8001424:	431a      	orrs	r2, r3
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800142a:	bf00      	nop
 800142c:	371c      	adds	r7, #28
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001436:	b480      	push	{r7}
 8001438:	b087      	sub	sp, #28
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	3314      	adds	r3, #20
 8001446:	461a      	mov	r2, r3
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	0e5b      	lsrs	r3, r3, #25
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	4413      	add	r3, r2
 8001454:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	0d1b      	lsrs	r3, r3, #20
 800145e:	f003 031f 	and.w	r3, r3, #31
 8001462:	2107      	movs	r1, #7
 8001464:	fa01 f303 	lsl.w	r3, r1, r3
 8001468:	43db      	mvns	r3, r3
 800146a:	401a      	ands	r2, r3
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	0d1b      	lsrs	r3, r3, #20
 8001470:	f003 031f 	and.w	r3, r3, #31
 8001474:	6879      	ldr	r1, [r7, #4]
 8001476:	fa01 f303 	lsl.w	r3, r1, r3
 800147a:	431a      	orrs	r2, r3
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001480:	bf00      	nop
 8001482:	371c      	adds	r7, #28
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014a4:	43db      	mvns	r3, r3
 80014a6:	401a      	ands	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f003 0318 	and.w	r3, r3, #24
 80014ae:	4908      	ldr	r1, [pc, #32]	; (80014d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80014b0:	40d9      	lsrs	r1, r3
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	400b      	ands	r3, r1
 80014b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014ba:	431a      	orrs	r2, r3
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80014c2:	bf00      	nop
 80014c4:	3714      	adds	r7, #20
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	0007ffff 	.word	0x0007ffff

080014d4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f003 031f 	and.w	r3, r3, #31
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001500:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6093      	str	r3, [r2, #8]
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001524:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001528:	d101      	bne.n	800152e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800152a:	2301      	movs	r3, #1
 800152c:	e000      	b.n	8001530 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800154c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001550:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001574:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001578:	d101      	bne.n	800157e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800157a:	2301      	movs	r3, #1
 800157c:	e000      	b.n	8001580 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800159c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015a0:	f043 0201 	orr.w	r2, r3, #1
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d101      	bne.n	80015cc <LL_ADC_IsEnabled+0x18>
 80015c8:	2301      	movs	r3, #1
 80015ca:	e000      	b.n	80015ce <LL_ADC_IsEnabled+0x1a>
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015ee:	f043 0204 	orr.w	r2, r3, #4
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	2b04      	cmp	r3, #4
 8001614:	d101      	bne.n	800161a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001616:	2301      	movs	r3, #1
 8001618:	e000      	b.n	800161c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 0308 	and.w	r3, r3, #8
 8001638:	2b08      	cmp	r3, #8
 800163a:	d101      	bne.n	8001640 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800163c:	2301      	movs	r3, #1
 800163e:	e000      	b.n	8001642 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
	...

08001650 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b089      	sub	sp, #36	; 0x24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001658:	2300      	movs	r3, #0
 800165a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800165c:	2300      	movs	r3, #0
 800165e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e134      	b.n	80018d4 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001674:	2b00      	cmp	r3, #0
 8001676:	d109      	bne.n	800168c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff fb61 	bl	8000d40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff3f 	bl	8001514 <LL_ADC_IsDeepPowerDownEnabled>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d004      	beq.n	80016a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff25 	bl	80014f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ff5a 	bl	8001564 <LL_ADC_IsInternalRegulatorEnabled>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d115      	bne.n	80016e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ff3e 	bl	800153c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80016c0:	4b86      	ldr	r3, [pc, #536]	; (80018dc <HAL_ADC_Init+0x28c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	099b      	lsrs	r3, r3, #6
 80016c6:	4a86      	ldr	r2, [pc, #536]	; (80018e0 <HAL_ADC_Init+0x290>)
 80016c8:	fba2 2303 	umull	r2, r3, r2, r3
 80016cc:	099b      	lsrs	r3, r3, #6
 80016ce:	3301      	adds	r3, #1
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80016d4:	e002      	b.n	80016dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	3b01      	subs	r3, #1
 80016da:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f9      	bne.n	80016d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff ff3c 	bl	8001564 <LL_ADC_IsInternalRegulatorEnabled>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d10d      	bne.n	800170e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f6:	f043 0210 	orr.w	r2, r3, #16
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001702:	f043 0201 	orr.w	r2, r3, #1
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff ff75 	bl	8001602 <LL_ADC_REG_IsConversionOngoing>
 8001718:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171e:	f003 0310 	and.w	r3, r3, #16
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 80cd 	bne.w	80018c2 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	2b00      	cmp	r3, #0
 800172c:	f040 80c9 	bne.w	80018c2 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001734:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001738:	f043 0202 	orr.w	r2, r3, #2
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff35 	bl	80015b4 <LL_ADC_IsEnabled>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d110      	bne.n	8001772 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001750:	4864      	ldr	r0, [pc, #400]	; (80018e4 <HAL_ADC_Init+0x294>)
 8001752:	f7ff ff2f 	bl	80015b4 <LL_ADC_IsEnabled>
 8001756:	4604      	mov	r4, r0
 8001758:	4863      	ldr	r0, [pc, #396]	; (80018e8 <HAL_ADC_Init+0x298>)
 800175a:	f7ff ff2b 	bl	80015b4 <LL_ADC_IsEnabled>
 800175e:	4603      	mov	r3, r0
 8001760:	4323      	orrs	r3, r4
 8001762:	2b00      	cmp	r3, #0
 8001764:	d105      	bne.n	8001772 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	4619      	mov	r1, r3
 800176c:	485f      	ldr	r0, [pc, #380]	; (80018ec <HAL_ADC_Init+0x29c>)
 800176e:	f7ff fd87 	bl	8001280 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	7e5b      	ldrb	r3, [r3, #25]
 8001776:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800177c:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001782:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001788:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001790:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001792:	4313      	orrs	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f893 3020 	ldrb.w	r3, [r3, #32]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d106      	bne.n	80017ae <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a4:	3b01      	subs	r3, #1
 80017a6:	045b      	lsls	r3, r3, #17
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d009      	beq.n	80017ca <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ba:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	4b47      	ldr	r3, [pc, #284]	; (80018f0 <HAL_ADC_Init+0x2a0>)
 80017d2:	4013      	ands	r3, r2
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6812      	ldr	r2, [r2, #0]
 80017d8:	69b9      	ldr	r1, [r7, #24]
 80017da:	430b      	orrs	r3, r1
 80017dc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff ff0d 	bl	8001602 <LL_ADC_REG_IsConversionOngoing>
 80017e8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff ff1a 	bl	8001628 <LL_ADC_INJ_IsConversionOngoing>
 80017f4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d140      	bne.n	800187e <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d13d      	bne.n	800187e <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	7e1b      	ldrb	r3, [r3, #24]
 800180a:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800180c:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001814:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001816:	4313      	orrs	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001824:	f023 0306 	bic.w	r3, r3, #6
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	6812      	ldr	r2, [r2, #0]
 800182c:	69b9      	ldr	r1, [r7, #24]
 800182e:	430b      	orrs	r3, r1
 8001830:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001838:	2b01      	cmp	r3, #1
 800183a:	d118      	bne.n	800186e <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001846:	f023 0304 	bic.w	r3, r3, #4
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001852:	4311      	orrs	r1, r2
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001858:	4311      	orrs	r1, r2
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800185e:	430a      	orrs	r2, r1
 8001860:	431a      	orrs	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f042 0201 	orr.w	r2, r2, #1
 800186a:	611a      	str	r2, [r3, #16]
 800186c:	e007      	b.n	800187e <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	691a      	ldr	r2, [r3, #16]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 0201 	bic.w	r2, r2, #1
 800187c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d10c      	bne.n	80018a0 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	f023 010f 	bic.w	r1, r3, #15
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	1e5a      	subs	r2, r3, #1
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	430a      	orrs	r2, r1
 800189c:	631a      	str	r2, [r3, #48]	; 0x30
 800189e:	e007      	b.n	80018b0 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 020f 	bic.w	r2, r2, #15
 80018ae:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b4:	f023 0303 	bic.w	r3, r3, #3
 80018b8:	f043 0201 	orr.w	r2, r3, #1
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	659a      	str	r2, [r3, #88]	; 0x58
 80018c0:	e007      	b.n	80018d2 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c6:	f043 0210 	orr.w	r2, r3, #16
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80018d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3724      	adds	r7, #36	; 0x24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd90      	pop	{r4, r7, pc}
 80018dc:	20000000 	.word	0x20000000
 80018e0:	053e2d63 	.word	0x053e2d63
 80018e4:	50040000 	.word	0x50040000
 80018e8:	50040100 	.word	0x50040100
 80018ec:	50040300 	.word	0x50040300
 80018f0:	fff0c007 	.word	0xfff0c007

080018f4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001900:	4850      	ldr	r0, [pc, #320]	; (8001a44 <HAL_ADC_Start_DMA+0x150>)
 8001902:	f7ff fde7 	bl	80014d4 <LL_ADC_GetMultimode>
 8001906:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fe78 	bl	8001602 <LL_ADC_REG_IsConversionOngoing>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	f040 808e 	bne.w	8001a36 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001920:	2b01      	cmp	r3, #1
 8001922:	d101      	bne.n	8001928 <HAL_ADC_Start_DMA+0x34>
 8001924:	2302      	movs	r3, #2
 8001926:	e089      	b.n	8001a3c <HAL_ADC_Start_DMA+0x148>
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d005      	beq.n	8001942 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	2b05      	cmp	r3, #5
 800193a:	d002      	beq.n	8001942 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	2b09      	cmp	r3, #9
 8001940:	d172      	bne.n	8001a28 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	f000 fca4 	bl	8002290 <ADC_Enable>
 8001948:	4603      	mov	r3, r0
 800194a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800194c:	7dfb      	ldrb	r3, [r7, #23]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d165      	bne.n	8001a1e <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001956:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800195a:	f023 0301 	bic.w	r3, r3, #1
 800195e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a37      	ldr	r2, [pc, #220]	; (8001a48 <HAL_ADC_Start_DMA+0x154>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d002      	beq.n	8001976 <HAL_ADC_Start_DMA+0x82>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	e000      	b.n	8001978 <HAL_ADC_Start_DMA+0x84>
 8001976:	4b35      	ldr	r3, [pc, #212]	; (8001a4c <HAL_ADC_Start_DMA+0x158>)
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	4293      	cmp	r3, r2
 800197e:	d002      	beq.n	8001986 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d105      	bne.n	8001992 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800198a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001996:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d006      	beq.n	80019ac <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019a2:	f023 0206 	bic.w	r2, r3, #6
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80019aa:	e002      	b.n	80019b2 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2200      	movs	r2, #0
 80019b0:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019b6:	4a26      	ldr	r2, [pc, #152]	; (8001a50 <HAL_ADC_Start_DMA+0x15c>)
 80019b8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019be:	4a25      	ldr	r2, [pc, #148]	; (8001a54 <HAL_ADC_Start_DMA+0x160>)
 80019c0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019c6:	4a24      	ldr	r2, [pc, #144]	; (8001a58 <HAL_ADC_Start_DMA+0x164>)
 80019c8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	221c      	movs	r2, #28
 80019d0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f042 0210 	orr.w	r2, r2, #16
 80019e8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68da      	ldr	r2, [r3, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f042 0201 	orr.w	r2, r2, #1
 80019f8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3340      	adds	r3, #64	; 0x40
 8001a04:	4619      	mov	r1, r3
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f001 faaf 	bl	8002f6c <HAL_DMA_Start_IT>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fddf 	bl	80015da <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001a1c:	e00d      	b.n	8001a3a <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2200      	movs	r2, #0
 8001a22:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      if (tmp_hal_status == HAL_OK)
 8001a26:	e008      	b.n	8001a3a <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8001a34:	e001      	b.n	8001a3a <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a36:	2302      	movs	r3, #2
 8001a38:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	50040300 	.word	0x50040300
 8001a48:	50040100 	.word	0x50040100
 8001a4c:	50040000 	.word	0x50040000
 8001a50:	0800239d 	.word	0x0800239d
 8001a54:	08002475 	.word	0x08002475
 8001a58:	08002491 	.word	0x08002491

08001a5c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b0b6      	sub	sp, #216	; 0xd8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d101      	bne.n	8001aba <HAL_ADC_ConfigChannel+0x22>
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	e3d5      	b.n	8002266 <HAL_ADC_ConfigChannel+0x7ce>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff fd9b 	bl	8001602 <LL_ADC_REG_IsConversionOngoing>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f040 83ba 	bne.w	8002248 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b05      	cmp	r3, #5
 8001ada:	d824      	bhi.n	8001b26 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	3b02      	subs	r3, #2
 8001ae2:	2b03      	cmp	r3, #3
 8001ae4:	d81b      	bhi.n	8001b1e <HAL_ADC_ConfigChannel+0x86>
 8001ae6:	a201      	add	r2, pc, #4	; (adr r2, 8001aec <HAL_ADC_ConfigChannel+0x54>)
 8001ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aec:	08001afd 	.word	0x08001afd
 8001af0:	08001b05 	.word	0x08001b05
 8001af4:	08001b0d 	.word	0x08001b0d
 8001af8:	08001b15 	.word	0x08001b15
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	220c      	movs	r2, #12
 8001b00:	605a      	str	r2, [r3, #4]
          break;
 8001b02:	e011      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	2212      	movs	r2, #18
 8001b08:	605a      	str	r2, [r3, #4]
          break;
 8001b0a:	e00d      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	2218      	movs	r2, #24
 8001b10:	605a      	str	r2, [r3, #4]
          break;
 8001b12:	e009      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b1a:	605a      	str	r2, [r3, #4]
          break;
 8001b1c:	e004      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	2206      	movs	r2, #6
 8001b22:	605a      	str	r2, [r3, #4]
          break;
 8001b24:	e000      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001b26:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6818      	ldr	r0, [r3, #0]
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	6859      	ldr	r1, [r3, #4]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	461a      	mov	r2, r3
 8001b36:	f7ff fc52 	bl	80013de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fd5f 	bl	8001602 <LL_ADC_REG_IsConversionOngoing>
 8001b44:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fd6b 	bl	8001628 <LL_ADC_INJ_IsConversionOngoing>
 8001b52:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b56:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f040 81c1 	bne.w	8001ee2 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f040 81bc 	bne.w	8001ee2 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001b72:	d10f      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	4619      	mov	r1, r3
 8001b80:	f7ff fc59 	bl	8001436 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fc00 	bl	8001392 <LL_ADC_SetSamplingTimeCommonConfig>
 8001b92:	e00e      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6818      	ldr	r0, [r3, #0]
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	f7ff fc48 	bl	8001436 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff fbf0 	bl	8001392 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	695a      	ldr	r2, [r3, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	08db      	lsrs	r3, r3, #3
 8001bbe:	f003 0303 	and.w	r3, r3, #3
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d00a      	beq.n	8001bea <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6818      	ldr	r0, [r3, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	6919      	ldr	r1, [r3, #16]
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001be4:	f7ff fb80 	bl	80012e8 <LL_ADC_SetOffset>
 8001be8:	e17b      	b.n	8001ee2 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff fb9d 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10a      	bne.n	8001c16 <HAL_ADC_ConfigChannel+0x17e>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2100      	movs	r1, #0
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fb92 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	0e9b      	lsrs	r3, r3, #26
 8001c10:	f003 021f 	and.w	r2, r3, #31
 8001c14:	e01e      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x1bc>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fb87 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c2c:	fa93 f3a3 	rbit	r3, r3
 8001c30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001c38:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d101      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8001c44:	2320      	movs	r3, #32
 8001c46:	e004      	b.n	8001c52 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8001c48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c4c:	fab3 f383 	clz	r3, r3
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d105      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x1d4>
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	0e9b      	lsrs	r3, r3, #26
 8001c66:	f003 031f 	and.w	r3, r3, #31
 8001c6a:	e018      	b.n	8001c9e <HAL_ADC_ConfigChannel+0x206>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001c78:	fa93 f3a3 	rbit	r3, r3
 8001c7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001c80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001c84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001c88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d101      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8001c90:	2320      	movs	r3, #32
 8001c92:	e004      	b.n	8001c9e <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8001c94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001c98:	fab3 f383 	clz	r3, r3
 8001c9c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d106      	bne.n	8001cb0 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff fb56 	bl	800135c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fb3a 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10a      	bne.n	8001cdc <HAL_ADC_ConfigChannel+0x244>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2101      	movs	r1, #1
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fb2f 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	0e9b      	lsrs	r3, r3, #26
 8001cd6:	f003 021f 	and.w	r2, r3, #31
 8001cda:	e01e      	b.n	8001d1a <HAL_ADC_ConfigChannel+0x282>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff fb24 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001cf2:	fa93 f3a3 	rbit	r3, r3
 8001cf6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001cfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001cfe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001d02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8001d0a:	2320      	movs	r3, #32
 8001d0c:	e004      	b.n	8001d18 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8001d0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d12:	fab3 f383 	clz	r3, r3
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d105      	bne.n	8001d32 <HAL_ADC_ConfigChannel+0x29a>
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	0e9b      	lsrs	r3, r3, #26
 8001d2c:	f003 031f 	and.w	r3, r3, #31
 8001d30:	e018      	b.n	8001d64 <HAL_ADC_ConfigChannel+0x2cc>
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d3e:	fa93 f3a3 	rbit	r3, r3
 8001d42:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001d46:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001d4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001d4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8001d56:	2320      	movs	r3, #32
 8001d58:	e004      	b.n	8001d64 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8001d5a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d5e:	fab3 f383 	clz	r3, r3
 8001d62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d106      	bne.n	8001d76 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2101      	movs	r1, #1
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff faf3 	bl	800135c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2102      	movs	r1, #2
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fad7 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001d82:	4603      	mov	r3, r0
 8001d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10a      	bne.n	8001da2 <HAL_ADC_ConfigChannel+0x30a>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2102      	movs	r1, #2
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff facc 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	0e9b      	lsrs	r3, r3, #26
 8001d9c:	f003 021f 	and.w	r2, r3, #31
 8001da0:	e01e      	b.n	8001de0 <HAL_ADC_ConfigChannel+0x348>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2102      	movs	r1, #2
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff fac1 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001dae:	4603      	mov	r3, r0
 8001db0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001db8:	fa93 f3a3 	rbit	r3, r3
 8001dbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001dc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001dc4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001dc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8001dd0:	2320      	movs	r3, #32
 8001dd2:	e004      	b.n	8001dde <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8001dd4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d105      	bne.n	8001df8 <HAL_ADC_ConfigChannel+0x360>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	0e9b      	lsrs	r3, r3, #26
 8001df2:	f003 031f 	and.w	r3, r3, #31
 8001df6:	e016      	b.n	8001e26 <HAL_ADC_ConfigChannel+0x38e>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e00:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e04:	fa93 f3a3 	rbit	r3, r3
 8001e08:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001e0a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001e10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d101      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8001e18:	2320      	movs	r3, #32
 8001e1a:	e004      	b.n	8001e26 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8001e1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e20:	fab3 f383 	clz	r3, r3
 8001e24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d106      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2102      	movs	r1, #2
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff fa92 	bl	800135c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2103      	movs	r1, #3
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fa76 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001e44:	4603      	mov	r3, r0
 8001e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d10a      	bne.n	8001e64 <HAL_ADC_ConfigChannel+0x3cc>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2103      	movs	r1, #3
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fa6b 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	0e9b      	lsrs	r3, r3, #26
 8001e5e:	f003 021f 	and.w	r2, r3, #31
 8001e62:	e017      	b.n	8001e94 <HAL_ADC_ConfigChannel+0x3fc>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2103      	movs	r1, #3
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff fa60 	bl	8001330 <LL_ADC_GetOffsetChannel>
 8001e70:	4603      	mov	r3, r0
 8001e72:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e76:	fa93 f3a3 	rbit	r3, r3
 8001e7a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001e7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e7e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001e80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8001e86:	2320      	movs	r3, #32
 8001e88:	e003      	b.n	8001e92 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8001e8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e8c:	fab3 f383 	clz	r3, r3
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d105      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x414>
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	0e9b      	lsrs	r3, r3, #26
 8001ea6:	f003 031f 	and.w	r3, r3, #31
 8001eaa:	e011      	b.n	8001ed0 <HAL_ADC_ConfigChannel+0x438>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001eb4:	fa93 f3a3 	rbit	r3, r3
 8001eb8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001eba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ebc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001ec4:	2320      	movs	r3, #32
 8001ec6:	e003      	b.n	8001ed0 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8001ec8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001eca:	fab3 f383 	clz	r3, r3
 8001ece:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d106      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2103      	movs	r1, #3
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fa3d 	bl	800135c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff fb64 	bl	80015b4 <LL_ADC_IsEnabled>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f040 8140 	bne.w	8002174 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6818      	ldr	r0, [r3, #0]
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	6819      	ldr	r1, [r3, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	461a      	mov	r2, r3
 8001f02:	f7ff fac3 	bl	800148c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	4a8f      	ldr	r2, [pc, #572]	; (8002148 <HAL_ADC_ConfigChannel+0x6b0>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	f040 8131 	bne.w	8002174 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d10b      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x4a2>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	0e9b      	lsrs	r3, r3, #26
 8001f28:	3301      	adds	r3, #1
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	2b09      	cmp	r3, #9
 8001f30:	bf94      	ite	ls
 8001f32:	2301      	movls	r3, #1
 8001f34:	2300      	movhi	r3, #0
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	e019      	b.n	8001f6e <HAL_ADC_ConfigChannel+0x4d6>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f42:	fa93 f3a3 	rbit	r3, r3
 8001f46:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001f48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f4a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001f4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8001f52:	2320      	movs	r3, #32
 8001f54:	e003      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8001f56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f58:	fab3 f383 	clz	r3, r3
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	3301      	adds	r3, #1
 8001f60:	f003 031f 	and.w	r3, r3, #31
 8001f64:	2b09      	cmp	r3, #9
 8001f66:	bf94      	ite	ls
 8001f68:	2301      	movls	r3, #1
 8001f6a:	2300      	movhi	r3, #0
 8001f6c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d079      	beq.n	8002066 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d107      	bne.n	8001f8e <HAL_ADC_ConfigChannel+0x4f6>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	0e9b      	lsrs	r3, r3, #26
 8001f84:	3301      	adds	r3, #1
 8001f86:	069b      	lsls	r3, r3, #26
 8001f88:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f8c:	e015      	b.n	8001fba <HAL_ADC_ConfigChannel+0x522>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f96:	fa93 f3a3 	rbit	r3, r3
 8001f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f9e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001fa0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8001fa6:	2320      	movs	r3, #32
 8001fa8:	e003      	b.n	8001fb2 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8001faa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fac:	fab3 f383 	clz	r3, r3
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	069b      	lsls	r3, r3, #26
 8001fb6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d109      	bne.n	8001fda <HAL_ADC_ConfigChannel+0x542>
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	0e9b      	lsrs	r3, r3, #26
 8001fcc:	3301      	adds	r3, #1
 8001fce:	f003 031f 	and.w	r3, r3, #31
 8001fd2:	2101      	movs	r1, #1
 8001fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd8:	e017      	b.n	800200a <HAL_ADC_ConfigChannel+0x572>
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fe2:	fa93 f3a3 	rbit	r3, r3
 8001fe6:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001fe8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8001ff2:	2320      	movs	r3, #32
 8001ff4:	e003      	b.n	8001ffe <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8001ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ff8:	fab3 f383 	clz	r3, r3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	3301      	adds	r3, #1
 8002000:	f003 031f 	and.w	r3, r3, #31
 8002004:	2101      	movs	r1, #1
 8002006:	fa01 f303 	lsl.w	r3, r1, r3
 800200a:	ea42 0103 	orr.w	r1, r2, r3
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10a      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x598>
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	0e9b      	lsrs	r3, r3, #26
 8002020:	3301      	adds	r3, #1
 8002022:	f003 021f 	and.w	r2, r3, #31
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	051b      	lsls	r3, r3, #20
 800202e:	e018      	b.n	8002062 <HAL_ADC_ConfigChannel+0x5ca>
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002038:	fa93 f3a3 	rbit	r3, r3
 800203c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800203e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002040:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002044:	2b00      	cmp	r3, #0
 8002046:	d101      	bne.n	800204c <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8002048:	2320      	movs	r3, #32
 800204a:	e003      	b.n	8002054 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 800204c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800204e:	fab3 f383 	clz	r3, r3
 8002052:	b2db      	uxtb	r3, r3
 8002054:	3301      	adds	r3, #1
 8002056:	f003 021f 	and.w	r2, r3, #31
 800205a:	4613      	mov	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	4413      	add	r3, r2
 8002060:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002062:	430b      	orrs	r3, r1
 8002064:	e081      	b.n	800216a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800206e:	2b00      	cmp	r3, #0
 8002070:	d107      	bne.n	8002082 <HAL_ADC_ConfigChannel+0x5ea>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	0e9b      	lsrs	r3, r3, #26
 8002078:	3301      	adds	r3, #1
 800207a:	069b      	lsls	r3, r3, #26
 800207c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002080:	e015      	b.n	80020ae <HAL_ADC_ConfigChannel+0x616>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208a:	fa93 f3a3 	rbit	r3, r3
 800208e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002092:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800209a:	2320      	movs	r3, #32
 800209c:	e003      	b.n	80020a6 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800209e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020a0:	fab3 f383 	clz	r3, r3
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	3301      	adds	r3, #1
 80020a8:	069b      	lsls	r3, r3, #26
 80020aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d109      	bne.n	80020ce <HAL_ADC_ConfigChannel+0x636>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	0e9b      	lsrs	r3, r3, #26
 80020c0:	3301      	adds	r3, #1
 80020c2:	f003 031f 	and.w	r3, r3, #31
 80020c6:	2101      	movs	r1, #1
 80020c8:	fa01 f303 	lsl.w	r3, r1, r3
 80020cc:	e017      	b.n	80020fe <HAL_ADC_ConfigChannel+0x666>
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d4:	6a3b      	ldr	r3, [r7, #32]
 80020d6:	fa93 f3a3 	rbit	r3, r3
 80020da:	61fb      	str	r3, [r7, #28]
  return result;
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80020e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80020e6:	2320      	movs	r3, #32
 80020e8:	e003      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	fab3 f383 	clz	r3, r3
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	3301      	adds	r3, #1
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	2101      	movs	r1, #1
 80020fa:	fa01 f303 	lsl.w	r3, r1, r3
 80020fe:	ea42 0103 	orr.w	r1, r2, r3
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10d      	bne.n	800212a <HAL_ADC_ConfigChannel+0x692>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	0e9b      	lsrs	r3, r3, #26
 8002114:	3301      	adds	r3, #1
 8002116:	f003 021f 	and.w	r2, r3, #31
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	3b1e      	subs	r3, #30
 8002122:	051b      	lsls	r3, r3, #20
 8002124:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002128:	e01e      	b.n	8002168 <HAL_ADC_ConfigChannel+0x6d0>
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	fa93 f3a3 	rbit	r3, r3
 8002136:	613b      	str	r3, [r7, #16]
  return result;
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d104      	bne.n	800214c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002142:	2320      	movs	r3, #32
 8002144:	e006      	b.n	8002154 <HAL_ADC_ConfigChannel+0x6bc>
 8002146:	bf00      	nop
 8002148:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	fab3 f383 	clz	r3, r3
 8002152:	b2db      	uxtb	r3, r3
 8002154:	3301      	adds	r3, #1
 8002156:	f003 021f 	and.w	r2, r3, #31
 800215a:	4613      	mov	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	4413      	add	r3, r2
 8002160:	3b1e      	subs	r3, #30
 8002162:	051b      	lsls	r3, r3, #20
 8002164:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002168:	430b      	orrs	r3, r1
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	6892      	ldr	r2, [r2, #8]
 800216e:	4619      	mov	r1, r3
 8002170:	f7ff f961 	bl	8001436 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b3d      	ldr	r3, [pc, #244]	; (8002270 <HAL_ADC_ConfigChannel+0x7d8>)
 800217a:	4013      	ands	r3, r2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d06c      	beq.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002180:	483c      	ldr	r0, [pc, #240]	; (8002274 <HAL_ADC_ConfigChannel+0x7dc>)
 8002182:	f7ff f8a3 	bl	80012cc <LL_ADC_GetCommonPathInternalCh>
 8002186:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a3a      	ldr	r2, [pc, #232]	; (8002278 <HAL_ADC_ConfigChannel+0x7e0>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d127      	bne.n	80021e4 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002194:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002198:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d121      	bne.n	80021e4 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a35      	ldr	r2, [pc, #212]	; (800227c <HAL_ADC_ConfigChannel+0x7e4>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d157      	bne.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021ae:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021b2:	4619      	mov	r1, r3
 80021b4:	482f      	ldr	r0, [pc, #188]	; (8002274 <HAL_ADC_ConfigChannel+0x7dc>)
 80021b6:	f7ff f876 	bl	80012a6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021ba:	4b31      	ldr	r3, [pc, #196]	; (8002280 <HAL_ADC_ConfigChannel+0x7e8>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	099b      	lsrs	r3, r3, #6
 80021c0:	4a30      	ldr	r2, [pc, #192]	; (8002284 <HAL_ADC_ConfigChannel+0x7ec>)
 80021c2:	fba2 2303 	umull	r2, r3, r2, r3
 80021c6:	099b      	lsrs	r3, r3, #6
 80021c8:	1c5a      	adds	r2, r3, #1
 80021ca:	4613      	mov	r3, r2
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021d4:	e002      	b.n	80021dc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	3b01      	subs	r3, #1
 80021da:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f9      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021e2:	e03a      	b.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a27      	ldr	r2, [pc, #156]	; (8002288 <HAL_ADC_ConfigChannel+0x7f0>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d113      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x77e>
 80021ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10d      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a1f      	ldr	r2, [pc, #124]	; (800227c <HAL_ADC_ConfigChannel+0x7e4>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d12a      	bne.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002204:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002208:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800220c:	4619      	mov	r1, r3
 800220e:	4819      	ldr	r0, [pc, #100]	; (8002274 <HAL_ADC_ConfigChannel+0x7dc>)
 8002210:	f7ff f849 	bl	80012a6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002214:	e021      	b.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1c      	ldr	r2, [pc, #112]	; (800228c <HAL_ADC_ConfigChannel+0x7f4>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d11c      	bne.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002220:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002224:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d116      	bne.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a12      	ldr	r2, [pc, #72]	; (800227c <HAL_ADC_ConfigChannel+0x7e4>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d111      	bne.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002236:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800223a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800223e:	4619      	mov	r1, r3
 8002240:	480c      	ldr	r0, [pc, #48]	; (8002274 <HAL_ADC_ConfigChannel+0x7dc>)
 8002242:	f7ff f830 	bl	80012a6 <LL_ADC_SetCommonPathInternalCh>
 8002246:	e008      	b.n	800225a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224c:	f043 0220 	orr.w	r2, r3, #32
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002262:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002266:	4618      	mov	r0, r3
 8002268:	37d8      	adds	r7, #216	; 0xd8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	80080000 	.word	0x80080000
 8002274:	50040300 	.word	0x50040300
 8002278:	c7520000 	.word	0xc7520000
 800227c:	50040000 	.word	0x50040000
 8002280:	20000000 	.word	0x20000000
 8002284:	053e2d63 	.word	0x053e2d63
 8002288:	cb840000 	.word	0xcb840000
 800228c:	80000001 	.word	0x80000001

08002290 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002298:	2300      	movs	r3, #0
 800229a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff f987 	bl	80015b4 <LL_ADC_IsEnabled>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d169      	bne.n	8002380 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	4b36      	ldr	r3, [pc, #216]	; (800238c <ADC_Enable+0xfc>)
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00d      	beq.n	80022d6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022be:	f043 0210 	orr.w	r2, r3, #16
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ca:	f043 0201 	orr.w	r2, r3, #1
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e055      	b.n	8002382 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff f956 	bl	800158c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80022e0:	482b      	ldr	r0, [pc, #172]	; (8002390 <ADC_Enable+0x100>)
 80022e2:	f7fe fff3 	bl	80012cc <LL_ADC_GetCommonPathInternalCh>
 80022e6:	4603      	mov	r3, r0
 80022e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d013      	beq.n	8002318 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022f0:	4b28      	ldr	r3, [pc, #160]	; (8002394 <ADC_Enable+0x104>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	099b      	lsrs	r3, r3, #6
 80022f6:	4a28      	ldr	r2, [pc, #160]	; (8002398 <ADC_Enable+0x108>)
 80022f8:	fba2 2303 	umull	r2, r3, r2, r3
 80022fc:	099b      	lsrs	r3, r3, #6
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	4613      	mov	r3, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4413      	add	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800230a:	e002      	b.n	8002312 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	3b01      	subs	r3, #1
 8002310:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1f9      	bne.n	800230c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002318:	f7fe ff82 	bl	8001220 <HAL_GetTick>
 800231c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800231e:	e028      	b.n	8002372 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff f945 	bl	80015b4 <LL_ADC_IsEnabled>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d104      	bne.n	800233a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff f929 	bl	800158c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800233a:	f7fe ff71 	bl	8001220 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d914      	bls.n	8002372 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b01      	cmp	r3, #1
 8002354:	d00d      	beq.n	8002372 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800235a:	f043 0210 	orr.w	r2, r3, #16
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002366:	f043 0201 	orr.w	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e007      	b.n	8002382 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	2b01      	cmp	r3, #1
 800237e:	d1cf      	bne.n	8002320 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	8000003f 	.word	0x8000003f
 8002390:	50040300 	.word	0x50040300
 8002394:	20000000 	.word	0x20000000
 8002398:	053e2d63 	.word	0x053e2d63

0800239c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ae:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d14b      	bne.n	800244e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d021      	beq.n	8002414 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe ffef 	bl	80013b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d032      	beq.n	8002446 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d12b      	bne.n	8002446 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d11f      	bne.n	8002446 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240a:	f043 0201 	orr.w	r2, r3, #1
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	659a      	str	r2, [r3, #88]	; 0x58
 8002412:	e018      	b.n	8002446 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d111      	bne.n	8002446 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002426:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002432:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d105      	bne.n	8002446 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800243e:	f043 0201 	orr.w	r2, r3, #1
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f7ff fb08 	bl	8001a5c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800244c:	e00e      	b.n	800246c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002452:	f003 0310 	and.w	r3, r3, #16
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800245a:	68f8      	ldr	r0, [r7, #12]
 800245c:	f7ff fb12 	bl	8001a84 <HAL_ADC_ErrorCallback>
}
 8002460:	e004      	b.n	800246c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	4798      	blx	r3
}
 800246c:	bf00      	nop
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002480:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f7ff faf4 	bl	8001a70 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002488:	bf00      	nop
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ae:	f043 0204 	orr.w	r2, r3, #4
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f7ff fae4 	bl	8001a84 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024bc:	bf00      	nop
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <LL_ADC_IsEnabled>:
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d101      	bne.n	80024dc <LL_ADC_IsEnabled+0x18>
 80024d8:	2301      	movs	r3, #1
 80024da:	e000      	b.n	80024de <LL_ADC_IsEnabled+0x1a>
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <LL_ADC_REG_IsConversionOngoing>:
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f003 0304 	and.w	r3, r3, #4
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	d101      	bne.n	8002502 <LL_ADC_REG_IsConversionOngoing+0x18>
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002510:	b590      	push	{r4, r7, lr}
 8002512:	b0a1      	sub	sp, #132	; 0x84
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800251a:	2300      	movs	r3, #0
 800251c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002526:	2b01      	cmp	r3, #1
 8002528:	d101      	bne.n	800252e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800252a:	2302      	movs	r3, #2
 800252c:	e089      	b.n	8002642 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002536:	2300      	movs	r3, #0
 8002538:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800253a:	2300      	movs	r3, #0
 800253c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a42      	ldr	r2, [pc, #264]	; (800264c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d102      	bne.n	800254e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002548:	4b41      	ldr	r3, [pc, #260]	; (8002650 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	e001      	b.n	8002552 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10b      	bne.n	8002570 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800255c:	f043 0220 	orr.w	r2, r3, #32
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e068      	b.n	8002642 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff ffb9 	bl	80024ea <LL_ADC_REG_IsConversionOngoing>
 8002578:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff ffb3 	bl	80024ea <LL_ADC_REG_IsConversionOngoing>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d14a      	bne.n	8002620 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800258a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800258c:	2b00      	cmp	r3, #0
 800258e:	d147      	bne.n	8002620 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002590:	4b30      	ldr	r3, [pc, #192]	; (8002654 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002592:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d027      	beq.n	80025ec <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800259c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	6859      	ldr	r1, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025ae:	035b      	lsls	r3, r3, #13
 80025b0:	430b      	orrs	r3, r1
 80025b2:	431a      	orrs	r2, r3
 80025b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025b6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025b8:	4824      	ldr	r0, [pc, #144]	; (800264c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80025ba:	f7ff ff83 	bl	80024c4 <LL_ADC_IsEnabled>
 80025be:	4604      	mov	r4, r0
 80025c0:	4823      	ldr	r0, [pc, #140]	; (8002650 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025c2:	f7ff ff7f 	bl	80024c4 <LL_ADC_IsEnabled>
 80025c6:	4603      	mov	r3, r0
 80025c8:	4323      	orrs	r3, r4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d132      	bne.n	8002634 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80025ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80025d6:	f023 030f 	bic.w	r3, r3, #15
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	6811      	ldr	r1, [r2, #0]
 80025de:	683a      	ldr	r2, [r7, #0]
 80025e0:	6892      	ldr	r2, [r2, #8]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	431a      	orrs	r2, r3
 80025e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025e8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80025ea:	e023      	b.n	8002634 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80025ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025f6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025f8:	4814      	ldr	r0, [pc, #80]	; (800264c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80025fa:	f7ff ff63 	bl	80024c4 <LL_ADC_IsEnabled>
 80025fe:	4604      	mov	r4, r0
 8002600:	4813      	ldr	r0, [pc, #76]	; (8002650 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002602:	f7ff ff5f 	bl	80024c4 <LL_ADC_IsEnabled>
 8002606:	4603      	mov	r3, r0
 8002608:	4323      	orrs	r3, r4
 800260a:	2b00      	cmp	r3, #0
 800260c:	d112      	bne.n	8002634 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800260e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002616:	f023 030f 	bic.w	r3, r3, #15
 800261a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800261c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800261e:	e009      	b.n	8002634 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002624:	f043 0220 	orr.w	r2, r3, #32
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002632:	e000      	b.n	8002636 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002634:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800263e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002642:	4618      	mov	r0, r3
 8002644:	3784      	adds	r7, #132	; 0x84
 8002646:	46bd      	mov	sp, r7
 8002648:	bd90      	pop	{r4, r7, pc}
 800264a:	bf00      	nop
 800264c:	50040000 	.word	0x50040000
 8002650:	50040100 	.word	0x50040100
 8002654:	50040300 	.word	0x50040300

08002658 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e0ed      	b.n	8002846 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d102      	bne.n	800267c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f7fe fc40 	bl	8000efc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0201 	orr.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800268c:	f7fe fdc8 	bl	8001220 <HAL_GetTick>
 8002690:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002692:	e012      	b.n	80026ba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002694:	f7fe fdc4 	bl	8001220 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b0a      	cmp	r3, #10
 80026a0:	d90b      	bls.n	80026ba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2205      	movs	r2, #5
 80026b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e0c5      	b.n	8002846 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0e5      	beq.n	8002694 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0202 	bic.w	r2, r2, #2
 80026d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026d8:	f7fe fda2 	bl	8001220 <HAL_GetTick>
 80026dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80026de:	e012      	b.n	8002706 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026e0:	f7fe fd9e 	bl	8001220 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b0a      	cmp	r3, #10
 80026ec:	d90b      	bls.n	8002706 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2205      	movs	r2, #5
 80026fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e09f      	b.n	8002846 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1e5      	bne.n	80026e0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	7e1b      	ldrb	r3, [r3, #24]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d108      	bne.n	800272e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	e007      	b.n	800273e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800273c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7e5b      	ldrb	r3, [r3, #25]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d108      	bne.n	8002758 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002754:	601a      	str	r2, [r3, #0]
 8002756:	e007      	b.n	8002768 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002766:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	7e9b      	ldrb	r3, [r3, #26]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d108      	bne.n	8002782 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f042 0220 	orr.w	r2, r2, #32
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	e007      	b.n	8002792 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 0220 	bic.w	r2, r2, #32
 8002790:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	7edb      	ldrb	r3, [r3, #27]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d108      	bne.n	80027ac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0210 	bic.w	r2, r2, #16
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	e007      	b.n	80027bc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 0210 	orr.w	r2, r2, #16
 80027ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	7f1b      	ldrb	r3, [r3, #28]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d108      	bne.n	80027d6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 0208 	orr.w	r2, r2, #8
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	e007      	b.n	80027e6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0208 	bic.w	r2, r2, #8
 80027e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	7f5b      	ldrb	r3, [r3, #29]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d108      	bne.n	8002800 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f042 0204 	orr.w	r2, r2, #4
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	e007      	b.n	8002810 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0204 	bic.w	r2, r2, #4
 800280e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	431a      	orrs	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	431a      	orrs	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	695b      	ldr	r3, [r3, #20]
 8002824:	ea42 0103 	orr.w	r1, r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	1e5a      	subs	r2, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800284e:	b480      	push	{r7}
 8002850:	b087      	sub	sp, #28
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002864:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002866:	7cfb      	ldrb	r3, [r7, #19]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d003      	beq.n	8002874 <HAL_CAN_ConfigFilter+0x26>
 800286c:	7cfb      	ldrb	r3, [r7, #19]
 800286e:	2b02      	cmp	r3, #2
 8002870:	f040 80aa 	bne.w	80029c8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800287a:	f043 0201 	orr.w	r2, r3, #1
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	f003 031f 	and.w	r3, r3, #31
 800288c:	2201      	movs	r2, #1
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	43db      	mvns	r3, r3
 800289e:	401a      	ands	r2, r3
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d123      	bne.n	80028f6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	43db      	mvns	r3, r3
 80028b8:	401a      	ands	r2, r3
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80028d0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	3248      	adds	r2, #72	; 0x48
 80028d6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028ea:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028ec:	6979      	ldr	r1, [r7, #20]
 80028ee:	3348      	adds	r3, #72	; 0x48
 80028f0:	00db      	lsls	r3, r3, #3
 80028f2:	440b      	add	r3, r1
 80028f4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d122      	bne.n	8002944 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	431a      	orrs	r2, r3
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800291e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	3248      	adds	r2, #72	; 0x48
 8002924:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002938:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800293a:	6979      	ldr	r1, [r7, #20]
 800293c:	3348      	adds	r3, #72	; 0x48
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	440b      	add	r3, r1
 8002942:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d109      	bne.n	8002960 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	43db      	mvns	r3, r3
 8002956:	401a      	ands	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800295e:	e007      	b.n	8002970 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	431a      	orrs	r2, r3
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d109      	bne.n	800298c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	43db      	mvns	r3, r3
 8002982:	401a      	ands	r2, r3
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800298a:	e007      	b.n	800299c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	431a      	orrs	r2, r3
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d107      	bne.n	80029b4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	431a      	orrs	r2, r3
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80029ba:	f023 0201 	bic.w	r2, r3, #1
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e006      	b.n	80029d6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029cc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
  }
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	371c      	adds	r7, #28
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d12e      	bne.n	8002a54 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2202      	movs	r2, #2
 80029fa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 0201 	bic.w	r2, r2, #1
 8002a0c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002a0e:	f7fe fc07 	bl	8001220 <HAL_GetTick>
 8002a12:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002a14:	e012      	b.n	8002a3c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a16:	f7fe fc03 	bl	8001220 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b0a      	cmp	r3, #10
 8002a22:	d90b      	bls.n	8002a3c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2205      	movs	r2, #5
 8002a34:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e012      	b.n	8002a62 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1e5      	bne.n	8002a16 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002a50:	2300      	movs	r3, #0
 8002a52:	e006      	b.n	8002a62 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
  }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b089      	sub	sp, #36	; 0x24
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	607a      	str	r2, [r7, #4]
 8002a76:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a7e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a88:	7ffb      	ldrb	r3, [r7, #31]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d003      	beq.n	8002a96 <HAL_CAN_AddTxMessage+0x2c>
 8002a8e:	7ffb      	ldrb	r3, [r7, #31]
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	f040 80ad 	bne.w	8002bf0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10a      	bne.n	8002ab6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d105      	bne.n	8002ab6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 8095 	beq.w	8002be0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	0e1b      	lsrs	r3, r3, #24
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	409a      	lsls	r2, r3
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10d      	bne.n	8002aee <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002adc:	68f9      	ldr	r1, [r7, #12]
 8002ade:	6809      	ldr	r1, [r1, #0]
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	3318      	adds	r3, #24
 8002ae6:	011b      	lsls	r3, r3, #4
 8002ae8:	440b      	add	r3, r1
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	e00f      	b.n	8002b0e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002af8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002afe:	68f9      	ldr	r1, [r7, #12]
 8002b00:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002b02:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	3318      	adds	r3, #24
 8002b08:	011b      	lsls	r3, r3, #4
 8002b0a:	440b      	add	r3, r1
 8002b0c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6819      	ldr	r1, [r3, #0]
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	691a      	ldr	r2, [r3, #16]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	3318      	adds	r3, #24
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	440b      	add	r3, r1
 8002b1e:	3304      	adds	r3, #4
 8002b20:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	7d1b      	ldrb	r3, [r3, #20]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d111      	bne.n	8002b4e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	3318      	adds	r3, #24
 8002b32:	011b      	lsls	r3, r3, #4
 8002b34:	4413      	add	r3, r2
 8002b36:	3304      	adds	r3, #4
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	6811      	ldr	r1, [r2, #0]
 8002b3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	3318      	adds	r3, #24
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	440b      	add	r3, r1
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	3307      	adds	r3, #7
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	061a      	lsls	r2, r3, #24
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3306      	adds	r3, #6
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	041b      	lsls	r3, r3, #16
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3305      	adds	r3, #5
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	021b      	lsls	r3, r3, #8
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	3204      	adds	r2, #4
 8002b6e:	7812      	ldrb	r2, [r2, #0]
 8002b70:	4610      	mov	r0, r2
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	6811      	ldr	r1, [r2, #0]
 8002b76:	ea43 0200 	orr.w	r2, r3, r0
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	011b      	lsls	r3, r3, #4
 8002b7e:	440b      	add	r3, r1
 8002b80:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002b84:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	3303      	adds	r3, #3
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	061a      	lsls	r2, r3, #24
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	3302      	adds	r3, #2
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	041b      	lsls	r3, r3, #16
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	021b      	lsls	r3, r3, #8
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	7812      	ldrb	r2, [r2, #0]
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	6811      	ldr	r1, [r2, #0]
 8002bac:	ea43 0200 	orr.w	r2, r3, r0
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	440b      	add	r3, r1
 8002bb6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002bba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	3318      	adds	r3, #24
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	4413      	add	r3, r2
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	6811      	ldr	r1, [r2, #0]
 8002bce:	f043 0201 	orr.w	r2, r3, #1
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	3318      	adds	r3, #24
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	440b      	add	r3, r1
 8002bda:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	e00e      	b.n	8002bfe <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e006      	b.n	8002bfe <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
  }
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3724      	adds	r7, #36	; 0x24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b085      	sub	sp, #20
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c1a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d002      	beq.n	8002c28 <HAL_CAN_ActivateNotification+0x1e>
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d109      	bne.n	8002c3c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6959      	ldr	r1, [r3, #20]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	e006      	b.n	8002c4a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
  }
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
	...

08002c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c68:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c74:	4013      	ands	r3, r2
 8002c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c8a:	4a04      	ldr	r2, [pc, #16]	; (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	60d3      	str	r3, [r2, #12]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ca4:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	0a1b      	lsrs	r3, r3, #8
 8002caa:	f003 0307 	and.w	r3, r3, #7
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	db0b      	blt.n	8002ce6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	f003 021f 	and.w	r2, r3, #31
 8002cd4:	4907      	ldr	r1, [pc, #28]	; (8002cf4 <__NVIC_EnableIRQ+0x38>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	2001      	movs	r0, #1
 8002cde:	fa00 f202 	lsl.w	r2, r0, r2
 8002ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	e000e100 	.word	0xe000e100

08002cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	6039      	str	r1, [r7, #0]
 8002d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	db0a      	blt.n	8002d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	490c      	ldr	r1, [pc, #48]	; (8002d44 <__NVIC_SetPriority+0x4c>)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	0112      	lsls	r2, r2, #4
 8002d18:	b2d2      	uxtb	r2, r2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d20:	e00a      	b.n	8002d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	4908      	ldr	r1, [pc, #32]	; (8002d48 <__NVIC_SetPriority+0x50>)
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	3b04      	subs	r3, #4
 8002d30:	0112      	lsls	r2, r2, #4
 8002d32:	b2d2      	uxtb	r2, r2
 8002d34:	440b      	add	r3, r1
 8002d36:	761a      	strb	r2, [r3, #24]
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	e000e100 	.word	0xe000e100
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b089      	sub	sp, #36	; 0x24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	f1c3 0307 	rsb	r3, r3, #7
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	bf28      	it	cs
 8002d6a:	2304      	movcs	r3, #4
 8002d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	3304      	adds	r3, #4
 8002d72:	2b06      	cmp	r3, #6
 8002d74:	d902      	bls.n	8002d7c <NVIC_EncodePriority+0x30>
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3b03      	subs	r3, #3
 8002d7a:	e000      	b.n	8002d7e <NVIC_EncodePriority+0x32>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d80:	f04f 32ff 	mov.w	r2, #4294967295
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43da      	mvns	r2, r3
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	401a      	ands	r2, r3
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d94:	f04f 31ff 	mov.w	r1, #4294967295
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9e:	43d9      	mvns	r1, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da4:	4313      	orrs	r3, r2
         );
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3724      	adds	r7, #36	; 0x24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ff4c 	bl	8002c58 <__NVIC_SetPriorityGrouping>
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002dda:	f7ff ff61 	bl	8002ca0 <__NVIC_GetPriorityGrouping>
 8002dde:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	68b9      	ldr	r1, [r7, #8]
 8002de4:	6978      	ldr	r0, [r7, #20]
 8002de6:	f7ff ffb1 	bl	8002d4c <NVIC_EncodePriority>
 8002dea:	4602      	mov	r2, r0
 8002dec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002df0:	4611      	mov	r1, r2
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff ff80 	bl	8002cf8 <__NVIC_SetPriority>
}
 8002df8:	bf00      	nop
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	4603      	mov	r3, r0
 8002e08:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff ff54 	bl	8002cbc <__NVIC_EnableIRQ>
}
 8002e14:	bf00      	nop
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e08d      	b.n	8002f4a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	4b47      	ldr	r3, [pc, #284]	; (8002f54 <HAL_DMA_Init+0x138>)
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d80f      	bhi.n	8002e5a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	4b45      	ldr	r3, [pc, #276]	; (8002f58 <HAL_DMA_Init+0x13c>)
 8002e42:	4413      	add	r3, r2
 8002e44:	4a45      	ldr	r2, [pc, #276]	; (8002f5c <HAL_DMA_Init+0x140>)
 8002e46:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4a:	091b      	lsrs	r3, r3, #4
 8002e4c:	009a      	lsls	r2, r3, #2
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a42      	ldr	r2, [pc, #264]	; (8002f60 <HAL_DMA_Init+0x144>)
 8002e56:	641a      	str	r2, [r3, #64]	; 0x40
 8002e58:	e00e      	b.n	8002e78 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	4b40      	ldr	r3, [pc, #256]	; (8002f64 <HAL_DMA_Init+0x148>)
 8002e62:	4413      	add	r3, r2
 8002e64:	4a3d      	ldr	r2, [pc, #244]	; (8002f5c <HAL_DMA_Init+0x140>)
 8002e66:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6a:	091b      	lsrs	r3, r3, #4
 8002e6c:	009a      	lsls	r2, r3, #2
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a3c      	ldr	r2, [pc, #240]	; (8002f68 <HAL_DMA_Init+0x14c>)
 8002e76:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f9b6 	bl	800323c <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ed8:	d102      	bne.n	8002ee0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ef4:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d010      	beq.n	8002f20 <HAL_DMA_Init+0x104>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b04      	cmp	r3, #4
 8002f04:	d80c      	bhi.n	8002f20 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 f9d6 	bl	80032b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002f1c:	605a      	str	r2, [r3, #4]
 8002f1e:	e008      	b.n	8002f32 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	40020407 	.word	0x40020407
 8002f58:	bffdfff8 	.word	0xbffdfff8
 8002f5c:	cccccccd 	.word	0xcccccccd
 8002f60:	40020000 	.word	0x40020000
 8002f64:	bffdfbf8 	.word	0xbffdfbf8
 8002f68:	40020400 	.word	0x40020400

08002f6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
 8002f78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_DMA_Start_IT+0x20>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e066      	b.n	800305a <HAL_DMA_Start_IT+0xee>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d155      	bne.n	800304c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0201 	bic.w	r2, r2, #1
 8002fbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	68b9      	ldr	r1, [r7, #8]
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f000 f8fb 	bl	80031c0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d008      	beq.n	8002fe4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 020e 	orr.w	r2, r2, #14
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	e00f      	b.n	8003004 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0204 	bic.w	r2, r2, #4
 8002ff2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 020a 	orr.w	r2, r2, #10
 8003002:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d007      	beq.n	8003022 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800301c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003020:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003026:	2b00      	cmp	r3, #0
 8003028:	d007      	beq.n	800303a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003034:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003038:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0201 	orr.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	e005      	b.n	8003058 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003054:	2302      	movs	r3, #2
 8003056:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003058:	7dfb      	ldrb	r3, [r7, #23]
}
 800305a:	4618      	mov	r0, r3
 800305c:	3718      	adds	r7, #24
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b084      	sub	sp, #16
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	f003 031c 	and.w	r3, r3, #28
 8003082:	2204      	movs	r2, #4
 8003084:	409a      	lsls	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4013      	ands	r3, r2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d026      	beq.n	80030dc <HAL_DMA_IRQHandler+0x7a>
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	f003 0304 	and.w	r3, r3, #4
 8003094:	2b00      	cmp	r3, #0
 8003096:	d021      	beq.n	80030dc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0320 	and.w	r3, r3, #32
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d107      	bne.n	80030b6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0204 	bic.w	r2, r2, #4
 80030b4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ba:	f003 021c 	and.w	r2, r3, #28
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	2104      	movs	r1, #4
 80030c4:	fa01 f202 	lsl.w	r2, r1, r2
 80030c8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d071      	beq.n	80031b6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80030da:	e06c      	b.n	80031b6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e0:	f003 031c 	and.w	r3, r3, #28
 80030e4:	2202      	movs	r2, #2
 80030e6:	409a      	lsls	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d02e      	beq.n	800314e <HAL_DMA_IRQHandler+0xec>
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d029      	beq.n	800314e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0320 	and.w	r3, r3, #32
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10b      	bne.n	8003120 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 020a 	bic.w	r2, r2, #10
 8003116:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003124:	f003 021c 	and.w	r2, r3, #28
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	2102      	movs	r1, #2
 800312e:	fa01 f202 	lsl.w	r2, r1, r2
 8003132:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003140:	2b00      	cmp	r3, #0
 8003142:	d038      	beq.n	80031b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800314c:	e033      	b.n	80031b6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003152:	f003 031c 	and.w	r3, r3, #28
 8003156:	2208      	movs	r2, #8
 8003158:	409a      	lsls	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	4013      	ands	r3, r2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d02a      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x156>
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f003 0308 	and.w	r3, r3, #8
 8003168:	2b00      	cmp	r3, #0
 800316a:	d025      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 020e 	bic.w	r2, r2, #14
 800317a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003180:	f003 021c 	and.w	r2, r3, #28
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	2101      	movs	r1, #1
 800318a:	fa01 f202 	lsl.w	r2, r1, r2
 800318e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d004      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80031b6:	bf00      	nop
 80031b8:	bf00      	nop
}
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80031d6:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d004      	beq.n	80031ea <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80031e8:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	f003 021c 	and.w	r2, r3, #28
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	2101      	movs	r1, #1
 80031f8:	fa01 f202 	lsl.w	r2, r1, r2
 80031fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	2b10      	cmp	r3, #16
 800320c:	d108      	bne.n	8003220 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800321e:	e007      	b.n	8003230 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68ba      	ldr	r2, [r7, #8]
 8003226:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	60da      	str	r2, [r3, #12]
}
 8003230:	bf00      	nop
 8003232:	3714      	adds	r7, #20
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	461a      	mov	r2, r3
 800324a:	4b17      	ldr	r3, [pc, #92]	; (80032a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800324c:	429a      	cmp	r2, r3
 800324e:	d80a      	bhi.n	8003266 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003254:	089b      	lsrs	r3, r3, #2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800325c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6493      	str	r3, [r2, #72]	; 0x48
 8003264:	e007      	b.n	8003276 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326a:	089b      	lsrs	r3, r3, #2
 800326c:	009a      	lsls	r2, r3, #2
 800326e:	4b0f      	ldr	r3, [pc, #60]	; (80032ac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003270:	4413      	add	r3, r2
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	b2db      	uxtb	r3, r3
 800327c:	3b08      	subs	r3, #8
 800327e:	4a0c      	ldr	r2, [pc, #48]	; (80032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	091b      	lsrs	r3, r3, #4
 8003286:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a0a      	ldr	r2, [pc, #40]	; (80032b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800328c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	2201      	movs	r2, #1
 8003296:	409a      	lsls	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800329c:	bf00      	nop
 800329e:	3714      	adds	r7, #20
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	40020407 	.word	0x40020407
 80032ac:	4002081c 	.word	0x4002081c
 80032b0:	cccccccd 	.word	0xcccccccd
 80032b4:	40020880 	.word	0x40020880

080032b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	4b0b      	ldr	r3, [pc, #44]	; (80032f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	461a      	mov	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a08      	ldr	r2, [pc, #32]	; (80032fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80032da:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	3b01      	subs	r3, #1
 80032e0:	f003 0303 	and.w	r3, r3, #3
 80032e4:	2201      	movs	r2, #1
 80032e6:	409a      	lsls	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80032ec:	bf00      	nop
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	1000823f 	.word	0x1000823f
 80032fc:	40020940 	.word	0x40020940

08003300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003300:	b480      	push	{r7}
 8003302:	b087      	sub	sp, #28
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800330a:	2300      	movs	r3, #0
 800330c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800330e:	e166      	b.n	80035de <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	2101      	movs	r1, #1
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	fa01 f303 	lsl.w	r3, r1, r3
 800331c:	4013      	ands	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 8158 	beq.w	80035d8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b01      	cmp	r3, #1
 8003332:	d005      	beq.n	8003340 <HAL_GPIO_Init+0x40>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d130      	bne.n	80033a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	2203      	movs	r2, #3
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	4013      	ands	r3, r2
 8003356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	68da      	ldr	r2, [r3, #12]
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003376:	2201      	movs	r2, #1
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43db      	mvns	r3, r3
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	4013      	ands	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	091b      	lsrs	r3, r3, #4
 800338c:	f003 0201 	and.w	r2, r3, #1
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	4313      	orrs	r3, r2
 800339a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	2b03      	cmp	r3, #3
 80033ac:	d017      	beq.n	80033de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	2203      	movs	r2, #3
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43db      	mvns	r3, r3
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4013      	ands	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	fa02 f303 	lsl.w	r3, r2, r3
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d123      	bne.n	8003432 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	08da      	lsrs	r2, r3, #3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	3208      	adds	r2, #8
 80033f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	f003 0307 	and.w	r3, r3, #7
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	220f      	movs	r2, #15
 8003402:	fa02 f303 	lsl.w	r3, r2, r3
 8003406:	43db      	mvns	r3, r3
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	4013      	ands	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	691a      	ldr	r2, [r3, #16]
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	fa02 f303 	lsl.w	r3, r2, r3
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4313      	orrs	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	08da      	lsrs	r2, r3, #3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	3208      	adds	r2, #8
 800342c:	6939      	ldr	r1, [r7, #16]
 800342e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	2203      	movs	r2, #3
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4013      	ands	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f003 0203 	and.w	r2, r3, #3
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	4313      	orrs	r3, r2
 800345e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 80b2 	beq.w	80035d8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003474:	4b61      	ldr	r3, [pc, #388]	; (80035fc <HAL_GPIO_Init+0x2fc>)
 8003476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003478:	4a60      	ldr	r2, [pc, #384]	; (80035fc <HAL_GPIO_Init+0x2fc>)
 800347a:	f043 0301 	orr.w	r3, r3, #1
 800347e:	6613      	str	r3, [r2, #96]	; 0x60
 8003480:	4b5e      	ldr	r3, [pc, #376]	; (80035fc <HAL_GPIO_Init+0x2fc>)
 8003482:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800348c:	4a5c      	ldr	r2, [pc, #368]	; (8003600 <HAL_GPIO_Init+0x300>)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	089b      	lsrs	r3, r3, #2
 8003492:	3302      	adds	r3, #2
 8003494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003498:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	220f      	movs	r2, #15
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	43db      	mvns	r3, r3
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	4013      	ands	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80034b6:	d02b      	beq.n	8003510 <HAL_GPIO_Init+0x210>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a52      	ldr	r2, [pc, #328]	; (8003604 <HAL_GPIO_Init+0x304>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d025      	beq.n	800350c <HAL_GPIO_Init+0x20c>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a51      	ldr	r2, [pc, #324]	; (8003608 <HAL_GPIO_Init+0x308>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d01f      	beq.n	8003508 <HAL_GPIO_Init+0x208>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a50      	ldr	r2, [pc, #320]	; (800360c <HAL_GPIO_Init+0x30c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d019      	beq.n	8003504 <HAL_GPIO_Init+0x204>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a4f      	ldr	r2, [pc, #316]	; (8003610 <HAL_GPIO_Init+0x310>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d013      	beq.n	8003500 <HAL_GPIO_Init+0x200>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a4e      	ldr	r2, [pc, #312]	; (8003614 <HAL_GPIO_Init+0x314>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d00d      	beq.n	80034fc <HAL_GPIO_Init+0x1fc>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a4d      	ldr	r2, [pc, #308]	; (8003618 <HAL_GPIO_Init+0x318>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d007      	beq.n	80034f8 <HAL_GPIO_Init+0x1f8>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a4c      	ldr	r2, [pc, #304]	; (800361c <HAL_GPIO_Init+0x31c>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d101      	bne.n	80034f4 <HAL_GPIO_Init+0x1f4>
 80034f0:	2307      	movs	r3, #7
 80034f2:	e00e      	b.n	8003512 <HAL_GPIO_Init+0x212>
 80034f4:	2308      	movs	r3, #8
 80034f6:	e00c      	b.n	8003512 <HAL_GPIO_Init+0x212>
 80034f8:	2306      	movs	r3, #6
 80034fa:	e00a      	b.n	8003512 <HAL_GPIO_Init+0x212>
 80034fc:	2305      	movs	r3, #5
 80034fe:	e008      	b.n	8003512 <HAL_GPIO_Init+0x212>
 8003500:	2304      	movs	r3, #4
 8003502:	e006      	b.n	8003512 <HAL_GPIO_Init+0x212>
 8003504:	2303      	movs	r3, #3
 8003506:	e004      	b.n	8003512 <HAL_GPIO_Init+0x212>
 8003508:	2302      	movs	r3, #2
 800350a:	e002      	b.n	8003512 <HAL_GPIO_Init+0x212>
 800350c:	2301      	movs	r3, #1
 800350e:	e000      	b.n	8003512 <HAL_GPIO_Init+0x212>
 8003510:	2300      	movs	r3, #0
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	f002 0203 	and.w	r2, r2, #3
 8003518:	0092      	lsls	r2, r2, #2
 800351a:	4093      	lsls	r3, r2
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003522:	4937      	ldr	r1, [pc, #220]	; (8003600 <HAL_GPIO_Init+0x300>)
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	089b      	lsrs	r3, r3, #2
 8003528:	3302      	adds	r3, #2
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003530:	4b3b      	ldr	r3, [pc, #236]	; (8003620 <HAL_GPIO_Init+0x320>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	43db      	mvns	r3, r3
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003554:	4a32      	ldr	r2, [pc, #200]	; (8003620 <HAL_GPIO_Init+0x320>)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800355a:	4b31      	ldr	r3, [pc, #196]	; (8003620 <HAL_GPIO_Init+0x320>)
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	43db      	mvns	r3, r3
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4013      	ands	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4313      	orrs	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800357e:	4a28      	ldr	r2, [pc, #160]	; (8003620 <HAL_GPIO_Init+0x320>)
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003584:	4b26      	ldr	r3, [pc, #152]	; (8003620 <HAL_GPIO_Init+0x320>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	43db      	mvns	r3, r3
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035a8:	4a1d      	ldr	r2, [pc, #116]	; (8003620 <HAL_GPIO_Init+0x320>)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80035ae:	4b1c      	ldr	r3, [pc, #112]	; (8003620 <HAL_GPIO_Init+0x320>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	43db      	mvns	r3, r3
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	4013      	ands	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d003      	beq.n	80035d2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035d2:	4a13      	ldr	r2, [pc, #76]	; (8003620 <HAL_GPIO_Init+0x320>)
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	3301      	adds	r3, #1
 80035dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	fa22 f303 	lsr.w	r3, r2, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f47f ae91 	bne.w	8003310 <HAL_GPIO_Init+0x10>
  }
}
 80035ee:	bf00      	nop
 80035f0:	bf00      	nop
 80035f2:	371c      	adds	r7, #28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	40021000 	.word	0x40021000
 8003600:	40010000 	.word	0x40010000
 8003604:	48000400 	.word	0x48000400
 8003608:	48000800 	.word	0x48000800
 800360c:	48000c00 	.word	0x48000c00
 8003610:	48001000 	.word	0x48001000
 8003614:	48001400 	.word	0x48001400
 8003618:	48001800 	.word	0x48001800
 800361c:	48001c00 	.word	0x48001c00
 8003620:	40010400 	.word	0x40010400

08003624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	807b      	strh	r3, [r7, #2]
 8003630:	4613      	mov	r3, r2
 8003632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003634:	787b      	ldrb	r3, [r7, #1]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d003      	beq.n	8003642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800363a:	887a      	ldrh	r2, [r7, #2]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003640:	e002      	b.n	8003648 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003642:	887a      	ldrh	r2, [r7, #2]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	460b      	mov	r3, r1
 800365e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003666:	887a      	ldrh	r2, [r7, #2]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4013      	ands	r3, r2
 800366c:	041a      	lsls	r2, r3, #16
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	43d9      	mvns	r1, r3
 8003672:	887b      	ldrh	r3, [r7, #2]
 8003674:	400b      	ands	r3, r1
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	619a      	str	r2, [r3, #24]
}
 800367c:	bf00      	nop
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003692:	4b08      	ldr	r3, [pc, #32]	; (80036b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003694:	695a      	ldr	r2, [r3, #20]
 8003696:	88fb      	ldrh	r3, [r7, #6]
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d006      	beq.n	80036ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800369e:	4a05      	ldr	r2, [pc, #20]	; (80036b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036a0:	88fb      	ldrh	r3, [r7, #6]
 80036a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80036a4:	88fb      	ldrh	r3, [r7, #6]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7fd f8e0 	bl	800086c <HAL_GPIO_EXTI_Callback>
  }
}
 80036ac:	bf00      	nop
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40010400 	.word	0x40010400

080036b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036bc:	4b0d      	ldr	r3, [pc, #52]	; (80036f4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036c8:	d102      	bne.n	80036d0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80036ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036ce:	e00b      	b.n	80036e8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80036d0:	4b08      	ldr	r3, [pc, #32]	; (80036f4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80036d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036de:	d102      	bne.n	80036e6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80036e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036e4:	e000      	b.n	80036e8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80036e6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	40007000 	.word	0x40007000

080036f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d141      	bne.n	800378a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003706:	4b4b      	ldr	r3, [pc, #300]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800370e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003712:	d131      	bne.n	8003778 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003714:	4b47      	ldr	r3, [pc, #284]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003716:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800371a:	4a46      	ldr	r2, [pc, #280]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003720:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003724:	4b43      	ldr	r3, [pc, #268]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800372c:	4a41      	ldr	r2, [pc, #260]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800372e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003732:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003734:	4b40      	ldr	r3, [pc, #256]	; (8003838 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2232      	movs	r2, #50	; 0x32
 800373a:	fb02 f303 	mul.w	r3, r2, r3
 800373e:	4a3f      	ldr	r2, [pc, #252]	; (800383c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003740:	fba2 2303 	umull	r2, r3, r2, r3
 8003744:	0c9b      	lsrs	r3, r3, #18
 8003746:	3301      	adds	r3, #1
 8003748:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800374a:	e002      	b.n	8003752 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	3b01      	subs	r3, #1
 8003750:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003752:	4b38      	ldr	r3, [pc, #224]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800375a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800375e:	d102      	bne.n	8003766 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f2      	bne.n	800374c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003766:	4b33      	ldr	r3, [pc, #204]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800376e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003772:	d158      	bne.n	8003826 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e057      	b.n	8003828 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003778:	4b2e      	ldr	r3, [pc, #184]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800377a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800377e:	4a2d      	ldr	r2, [pc, #180]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003788:	e04d      	b.n	8003826 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003790:	d141      	bne.n	8003816 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003792:	4b28      	ldr	r3, [pc, #160]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800379a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800379e:	d131      	bne.n	8003804 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037a0:	4b24      	ldr	r3, [pc, #144]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037a6:	4a23      	ldr	r2, [pc, #140]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037b0:	4b20      	ldr	r3, [pc, #128]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037b8:	4a1e      	ldr	r2, [pc, #120]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80037c0:	4b1d      	ldr	r3, [pc, #116]	; (8003838 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2232      	movs	r2, #50	; 0x32
 80037c6:	fb02 f303 	mul.w	r3, r2, r3
 80037ca:	4a1c      	ldr	r2, [pc, #112]	; (800383c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037cc:	fba2 2303 	umull	r2, r3, r2, r3
 80037d0:	0c9b      	lsrs	r3, r3, #18
 80037d2:	3301      	adds	r3, #1
 80037d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037d6:	e002      	b.n	80037de <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	3b01      	subs	r3, #1
 80037dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037de:	4b15      	ldr	r3, [pc, #84]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ea:	d102      	bne.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f2      	bne.n	80037d8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037f2:	4b10      	ldr	r3, [pc, #64]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037fe:	d112      	bne.n	8003826 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e011      	b.n	8003828 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003804:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800380a:	4a0a      	ldr	r2, [pc, #40]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800380c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003810:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003814:	e007      	b.n	8003826 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003816:	4b07      	ldr	r3, [pc, #28]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800381e:	4a05      	ldr	r2, [pc, #20]	; (8003834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003820:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003824:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	40007000 	.word	0x40007000
 8003838:	20000000 	.word	0x20000000
 800383c:	431bde83 	.word	0x431bde83

08003840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08a      	sub	sp, #40	; 0x28
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d102      	bne.n	8003854 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	f000 bc68 	b.w	8004124 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003854:	4b97      	ldr	r3, [pc, #604]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f003 030c 	and.w	r3, r3, #12
 800385c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800385e:	4b95      	ldr	r3, [pc, #596]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 80e6 	beq.w	8003a42 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d007      	beq.n	800388c <HAL_RCC_OscConfig+0x4c>
 800387c:	6a3b      	ldr	r3, [r7, #32]
 800387e:	2b0c      	cmp	r3, #12
 8003880:	f040 808d 	bne.w	800399e <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	2b01      	cmp	r3, #1
 8003888:	f040 8089 	bne.w	800399e <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800388c:	4b89      	ldr	r3, [pc, #548]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d006      	beq.n	80038a6 <HAL_RCC_OscConfig+0x66>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d102      	bne.n	80038a6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	f000 bc3f 	b.w	8004124 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038aa:	4b82      	ldr	r3, [pc, #520]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d004      	beq.n	80038c0 <HAL_RCC_OscConfig+0x80>
 80038b6:	4b7f      	ldr	r3, [pc, #508]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038be:	e005      	b.n	80038cc <HAL_RCC_OscConfig+0x8c>
 80038c0:	4b7c      	ldr	r3, [pc, #496]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80038c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038c6:	091b      	lsrs	r3, r3, #4
 80038c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d224      	bcs.n	800391a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 fe49 	bl	800456c <RCC_SetFlashLatencyFromMSIRange>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	f000 bc1f 	b.w	8004124 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038e6:	4b73      	ldr	r3, [pc, #460]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a72      	ldr	r2, [pc, #456]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80038ec:	f043 0308 	orr.w	r3, r3, #8
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	4b70      	ldr	r3, [pc, #448]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fe:	496d      	ldr	r1, [pc, #436]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003904:	4b6b      	ldr	r3, [pc, #428]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	021b      	lsls	r3, r3, #8
 8003912:	4968      	ldr	r1, [pc, #416]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
 8003918:	e025      	b.n	8003966 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800391a:	4b66      	ldr	r3, [pc, #408]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a65      	ldr	r2, [pc, #404]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003920:	f043 0308 	orr.w	r3, r3, #8
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	4b63      	ldr	r3, [pc, #396]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003932:	4960      	ldr	r1, [pc, #384]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003934:	4313      	orrs	r3, r2
 8003936:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003938:	4b5e      	ldr	r3, [pc, #376]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	495b      	ldr	r1, [pc, #364]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003948:	4313      	orrs	r3, r2
 800394a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d109      	bne.n	8003966 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	4618      	mov	r0, r3
 8003958:	f000 fe08 	bl	800456c <RCC_SetFlashLatencyFromMSIRange>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e3de      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003966:	f000 fd21 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 800396a:	4602      	mov	r2, r0
 800396c:	4b51      	ldr	r3, [pc, #324]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	091b      	lsrs	r3, r3, #4
 8003972:	f003 030f 	and.w	r3, r3, #15
 8003976:	4950      	ldr	r1, [pc, #320]	; (8003ab8 <HAL_RCC_OscConfig+0x278>)
 8003978:	5ccb      	ldrb	r3, [r1, r3]
 800397a:	f003 031f 	and.w	r3, r3, #31
 800397e:	fa22 f303 	lsr.w	r3, r2, r3
 8003982:	4a4e      	ldr	r2, [pc, #312]	; (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003984:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003986:	4b4e      	ldr	r3, [pc, #312]	; (8003ac0 <HAL_RCC_OscConfig+0x280>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f7fd fafa 	bl	8000f84 <HAL_InitTick>
 8003990:	4603      	mov	r3, r0
 8003992:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8003994:	7dfb      	ldrb	r3, [r7, #23]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d052      	beq.n	8003a40 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 800399a:	7dfb      	ldrb	r3, [r7, #23]
 800399c:	e3c2      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d032      	beq.n	8003a0c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80039a6:	4b43      	ldr	r3, [pc, #268]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a42      	ldr	r2, [pc, #264]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039ac:	f043 0301 	orr.w	r3, r3, #1
 80039b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039b2:	f7fd fc35 	bl	8001220 <HAL_GetTick>
 80039b6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039ba:	f7fd fc31 	bl	8001220 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e3ab      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039cc:	4b39      	ldr	r3, [pc, #228]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039d8:	4b36      	ldr	r3, [pc, #216]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a35      	ldr	r2, [pc, #212]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039de:	f043 0308 	orr.w	r3, r3, #8
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	4b33      	ldr	r3, [pc, #204]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f0:	4930      	ldr	r1, [pc, #192]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039f6:	4b2f      	ldr	r3, [pc, #188]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	021b      	lsls	r3, r3, #8
 8003a04:	492b      	ldr	r1, [pc, #172]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	604b      	str	r3, [r1, #4]
 8003a0a:	e01a      	b.n	8003a42 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a0c:	4b29      	ldr	r3, [pc, #164]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a28      	ldr	r2, [pc, #160]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a12:	f023 0301 	bic.w	r3, r3, #1
 8003a16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a18:	f7fd fc02 	bl	8001220 <HAL_GetTick>
 8003a1c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a20:	f7fd fbfe 	bl	8001220 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e378      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a32:	4b20      	ldr	r3, [pc, #128]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1f0      	bne.n	8003a20 <HAL_RCC_OscConfig+0x1e0>
 8003a3e:	e000      	b.n	8003a42 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d073      	beq.n	8003b36 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	d005      	beq.n	8003a60 <HAL_RCC_OscConfig+0x220>
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	2b0c      	cmp	r3, #12
 8003a58:	d10e      	bne.n	8003a78 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	2b03      	cmp	r3, #3
 8003a5e:	d10b      	bne.n	8003a78 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a60:	4b14      	ldr	r3, [pc, #80]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d063      	beq.n	8003b34 <HAL_RCC_OscConfig+0x2f4>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d15f      	bne.n	8003b34 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e355      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a80:	d106      	bne.n	8003a90 <HAL_RCC_OscConfig+0x250>
 8003a82:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a0b      	ldr	r2, [pc, #44]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a8c:	6013      	str	r3, [r2, #0]
 8003a8e:	e025      	b.n	8003adc <HAL_RCC_OscConfig+0x29c>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a98:	d114      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x284>
 8003a9a:	4b06      	ldr	r3, [pc, #24]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a05      	ldr	r2, [pc, #20]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003aa4:	6013      	str	r3, [r2, #0]
 8003aa6:	4b03      	ldr	r3, [pc, #12]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a02      	ldr	r2, [pc, #8]	; (8003ab4 <HAL_RCC_OscConfig+0x274>)
 8003aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab0:	6013      	str	r3, [r2, #0]
 8003ab2:	e013      	b.n	8003adc <HAL_RCC_OscConfig+0x29c>
 8003ab4:	40021000 	.word	0x40021000
 8003ab8:	080057f4 	.word	0x080057f4
 8003abc:	20000000 	.word	0x20000000
 8003ac0:	20000004 	.word	0x20000004
 8003ac4:	4b8f      	ldr	r3, [pc, #572]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a8e      	ldr	r2, [pc, #568]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003aca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ace:	6013      	str	r3, [r2, #0]
 8003ad0:	4b8c      	ldr	r3, [pc, #560]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a8b      	ldr	r2, [pc, #556]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003ad6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d013      	beq.n	8003b0c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae4:	f7fd fb9c 	bl	8001220 <HAL_GetTick>
 8003ae8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aea:	e008      	b.n	8003afe <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aec:	f7fd fb98 	bl	8001220 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b64      	cmp	r3, #100	; 0x64
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e312      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003afe:	4b81      	ldr	r3, [pc, #516]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0f0      	beq.n	8003aec <HAL_RCC_OscConfig+0x2ac>
 8003b0a:	e014      	b.n	8003b36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0c:	f7fd fb88 	bl	8001220 <HAL_GetTick>
 8003b10:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b14:	f7fd fb84 	bl	8001220 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b64      	cmp	r3, #100	; 0x64
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e2fe      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b26:	4b77      	ldr	r3, [pc, #476]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1f0      	bne.n	8003b14 <HAL_RCC_OscConfig+0x2d4>
 8003b32:	e000      	b.n	8003b36 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d060      	beq.n	8003c04 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b42:	6a3b      	ldr	r3, [r7, #32]
 8003b44:	2b04      	cmp	r3, #4
 8003b46:	d005      	beq.n	8003b54 <HAL_RCC_OscConfig+0x314>
 8003b48:	6a3b      	ldr	r3, [r7, #32]
 8003b4a:	2b0c      	cmp	r3, #12
 8003b4c:	d119      	bne.n	8003b82 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d116      	bne.n	8003b82 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b54:	4b6b      	ldr	r3, [pc, #428]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d005      	beq.n	8003b6c <HAL_RCC_OscConfig+0x32c>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e2db      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b6c:	4b65      	ldr	r3, [pc, #404]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	061b      	lsls	r3, r3, #24
 8003b7a:	4962      	ldr	r1, [pc, #392]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b80:	e040      	b.n	8003c04 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d023      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b8a:	4b5e      	ldr	r3, [pc, #376]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a5d      	ldr	r2, [pc, #372]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b96:	f7fd fb43 	bl	8001220 <HAL_GetTick>
 8003b9a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7fd fb3f 	bl	8001220 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e2b9      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bb0:	4b54      	ldr	r3, [pc, #336]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bbc:	4b51      	ldr	r3, [pc, #324]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	061b      	lsls	r3, r3, #24
 8003bca:	494e      	ldr	r1, [pc, #312]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	604b      	str	r3, [r1, #4]
 8003bd0:	e018      	b.n	8003c04 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd2:	4b4c      	ldr	r3, [pc, #304]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a4b      	ldr	r2, [pc, #300]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003bd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bde:	f7fd fb1f 	bl	8001220 <HAL_GetTick>
 8003be2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be6:	f7fd fb1b 	bl	8001220 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e295      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bf8:	4b42      	ldr	r3, [pc, #264]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1f0      	bne.n	8003be6 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 8082 	beq.w	8003d16 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d05f      	beq.n	8003cda <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003c1a:	4b3a      	ldr	r3, [pc, #232]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c20:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699a      	ldr	r2, [r3, #24]
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d037      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d006      	beq.n	8003c48 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d101      	bne.n	8003c48 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e26d      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d01b      	beq.n	8003c8a <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8003c52:	4b2c      	ldr	r3, [pc, #176]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003c54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c58:	4a2a      	ldr	r2, [pc, #168]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003c5a:	f023 0301 	bic.w	r3, r3, #1
 8003c5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003c62:	f7fd fadd 	bl	8001220 <HAL_GetTick>
 8003c66:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c68:	e008      	b.n	8003c7c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c6a:	f7fd fad9 	bl	8001220 <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	2b11      	cmp	r3, #17
 8003c76:	d901      	bls.n	8003c7c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e253      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c7c:	4b21      	ldr	r3, [pc, #132]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1ef      	bne.n	8003c6a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003c8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c90:	f023 0210 	bic.w	r2, r3, #16
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	491a      	ldr	r1, [pc, #104]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ca0:	4b18      	ldr	r3, [pc, #96]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ca6:	4a17      	ldr	r2, [pc, #92]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb0:	f7fd fab6 	bl	8001220 <HAL_GetTick>
 8003cb4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cb8:	f7fd fab2 	bl	8001220 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b11      	cmp	r3, #17
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e22c      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cca:	4b0e      	ldr	r3, [pc, #56]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0ef      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x478>
 8003cd8:	e01d      	b.n	8003d16 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cda:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ce0:	4a08      	ldr	r2, [pc, #32]	; (8003d04 <HAL_RCC_OscConfig+0x4c4>)
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cea:	f7fd fa99 	bl	8001220 <HAL_GetTick>
 8003cee:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cf0:	e00a      	b.n	8003d08 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf2:	f7fd fa95 	bl	8001220 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b11      	cmp	r3, #17
 8003cfe:	d903      	bls.n	8003d08 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e20f      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
 8003d04:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d08:	4b83      	ldr	r3, [pc, #524]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1ed      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 80bd 	beq.w	8003e9e <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d24:	2300      	movs	r3, #0
 8003d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d2a:	4b7b      	ldr	r3, [pc, #492]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10e      	bne.n	8003d54 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d36:	4b78      	ldr	r3, [pc, #480]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d3a:	4a77      	ldr	r2, [pc, #476]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d40:	6593      	str	r3, [r2, #88]	; 0x58
 8003d42:	4b75      	ldr	r3, [pc, #468]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d54:	4b71      	ldr	r3, [pc, #452]	; (8003f1c <HAL_RCC_OscConfig+0x6dc>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d118      	bne.n	8003d92 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d60:	4b6e      	ldr	r3, [pc, #440]	; (8003f1c <HAL_RCC_OscConfig+0x6dc>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a6d      	ldr	r2, [pc, #436]	; (8003f1c <HAL_RCC_OscConfig+0x6dc>)
 8003d66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d6c:	f7fd fa58 	bl	8001220 <HAL_GetTick>
 8003d70:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d74:	f7fd fa54 	bl	8001220 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e1ce      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d86:	4b65      	ldr	r3, [pc, #404]	; (8003f1c <HAL_RCC_OscConfig+0x6dc>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0f0      	beq.n	8003d74 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d02c      	beq.n	8003df8 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003d9e:	4b5e      	ldr	r3, [pc, #376]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003da4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db0:	4959      	ldr	r1, [pc, #356]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d010      	beq.n	8003de6 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003dc4:	4b54      	ldr	r3, [pc, #336]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dca:	4a53      	ldr	r2, [pc, #332]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003dcc:	f043 0304 	orr.w	r3, r3, #4
 8003dd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003dd4:	4b50      	ldr	r3, [pc, #320]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dda:	4a4f      	ldr	r2, [pc, #316]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003de4:	e018      	b.n	8003e18 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003de6:	4b4c      	ldr	r3, [pc, #304]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dec:	4a4a      	ldr	r2, [pc, #296]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003dee:	f043 0301 	orr.w	r3, r3, #1
 8003df2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003df6:	e00f      	b.n	8003e18 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003df8:	4b47      	ldr	r3, [pc, #284]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfe:	4a46      	ldr	r2, [pc, #280]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e00:	f023 0301 	bic.w	r3, r3, #1
 8003e04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003e08:	4b43      	ldr	r3, [pc, #268]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e0e:	4a42      	ldr	r2, [pc, #264]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e10:	f023 0304 	bic.w	r3, r3, #4
 8003e14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d016      	beq.n	8003e4e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e20:	f7fd f9fe 	bl	8001220 <HAL_GetTick>
 8003e24:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e26:	e00a      	b.n	8003e3e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e28:	f7fd f9fa 	bl	8001220 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e172      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e3e:	4b36      	ldr	r3, [pc, #216]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0ed      	beq.n	8003e28 <HAL_RCC_OscConfig+0x5e8>
 8003e4c:	e01d      	b.n	8003e8a <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4e:	f7fd f9e7 	bl	8001220 <HAL_GetTick>
 8003e52:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e54:	e00a      	b.n	8003e6c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7fd f9e3 	bl	8001220 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e15b      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e6c:	4b2a      	ldr	r3, [pc, #168]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1ed      	bne.n	8003e56 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003e7a:	4b27      	ldr	r3, [pc, #156]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e80:	4a25      	ldr	r2, [pc, #148]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d105      	bne.n	8003e9e <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e92:	4b21      	ldr	r3, [pc, #132]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e96:	4a20      	ldr	r2, [pc, #128]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003e98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e9c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0320 	and.w	r3, r3, #32
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d041      	beq.n	8003f2e <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d01c      	beq.n	8003eec <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003eb2:	4b19      	ldr	r3, [pc, #100]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003eb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003eb8:	4a17      	ldr	r2, [pc, #92]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003eba:	f043 0301 	orr.w	r3, r3, #1
 8003ebe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec2:	f7fd f9ad 	bl	8001220 <HAL_GetTick>
 8003ec6:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003eca:	f7fd f9a9 	bl	8001220 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e123      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003edc:	4b0e      	ldr	r3, [pc, #56]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003ede:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0ef      	beq.n	8003eca <HAL_RCC_OscConfig+0x68a>
 8003eea:	e020      	b.n	8003f2e <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003eec:	4b0a      	ldr	r3, [pc, #40]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003eee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ef2:	4a09      	ldr	r2, [pc, #36]	; (8003f18 <HAL_RCC_OscConfig+0x6d8>)
 8003ef4:	f023 0301 	bic.w	r3, r3, #1
 8003ef8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003efc:	f7fd f990 	bl	8001220 <HAL_GetTick>
 8003f00:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f02:	e00d      	b.n	8003f20 <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f04:	f7fd f98c 	bl	8001220 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d906      	bls.n	8003f20 <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e106      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
 8003f16:	bf00      	nop
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f20:	4b82      	ldr	r3, [pc, #520]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8003f22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1ea      	bne.n	8003f04 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 80f5 	beq.w	8004122 <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	f040 80cb 	bne.w	80040d8 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f42:	4b7a      	ldr	r3, [pc, #488]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f003 0203 	and.w	r2, r3, #3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d12c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f60:	3b01      	subs	r3, #1
 8003f62:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d123      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f72:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d11b      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f82:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d113      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	085b      	lsrs	r3, r3, #1
 8003f94:	3b01      	subs	r3, #1
 8003f96:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d109      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	085b      	lsrs	r3, r3, #1
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d06d      	beq.n	800408c <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	2b0c      	cmp	r3, #12
 8003fb4:	d068      	beq.n	8004088 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003fb6:	4b5d      	ldr	r3, [pc, #372]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d105      	bne.n	8003fce <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003fc2:	4b5a      	ldr	r3, [pc, #360]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e0a8      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003fd2:	4b56      	ldr	r3, [pc, #344]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a55      	ldr	r2, [pc, #340]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8003fd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fdc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003fde:	f7fd f91f 	bl	8001220 <HAL_GetTick>
 8003fe2:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fe4:	e008      	b.n	8003ff8 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fe6:	f7fd f91b 	bl	8001220 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e095      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ff8:	4b4c      	ldr	r3, [pc, #304]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1f0      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004004:	4b49      	ldr	r3, [pc, #292]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8004006:	68da      	ldr	r2, [r3, #12]
 8004008:	4b49      	ldr	r3, [pc, #292]	; (8004130 <HAL_RCC_OscConfig+0x8f0>)
 800400a:	4013      	ands	r3, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004014:	3a01      	subs	r2, #1
 8004016:	0112      	lsls	r2, r2, #4
 8004018:	4311      	orrs	r1, r2
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800401e:	0212      	lsls	r2, r2, #8
 8004020:	4311      	orrs	r1, r2
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004026:	0852      	lsrs	r2, r2, #1
 8004028:	3a01      	subs	r2, #1
 800402a:	0552      	lsls	r2, r2, #21
 800402c:	4311      	orrs	r1, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004032:	0852      	lsrs	r2, r2, #1
 8004034:	3a01      	subs	r2, #1
 8004036:	0652      	lsls	r2, r2, #25
 8004038:	4311      	orrs	r1, r2
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800403e:	06d2      	lsls	r2, r2, #27
 8004040:	430a      	orrs	r2, r1
 8004042:	493a      	ldr	r1, [pc, #232]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8004044:	4313      	orrs	r3, r2
 8004046:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004048:	4b38      	ldr	r3, [pc, #224]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a37      	ldr	r2, [pc, #220]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 800404e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004052:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004054:	4b35      	ldr	r3, [pc, #212]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	4a34      	ldr	r2, [pc, #208]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 800405a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800405e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004060:	f7fd f8de 	bl	8001220 <HAL_GetTick>
 8004064:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004066:	e008      	b.n	800407a <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004068:	f7fd f8da 	bl	8001220 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	2b02      	cmp	r3, #2
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e054      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800407a:	4b2c      	ldr	r3, [pc, #176]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d0f0      	beq.n	8004068 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004086:	e04c      	b.n	8004122 <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e04b      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800408c:	4b27      	ldr	r3, [pc, #156]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d144      	bne.n	8004122 <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004098:	4b24      	ldr	r3, [pc, #144]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a23      	ldr	r2, [pc, #140]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 800409e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040a2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040a4:	4b21      	ldr	r3, [pc, #132]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	4a20      	ldr	r2, [pc, #128]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 80040aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040b0:	f7fd f8b6 	bl	8001220 <HAL_GetTick>
 80040b4:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b8:	f7fd f8b2 	bl	8001220 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e02c      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ca:	4b18      	ldr	r3, [pc, #96]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d0f0      	beq.n	80040b8 <HAL_RCC_OscConfig+0x878>
 80040d6:	e024      	b.n	8004122 <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	2b0c      	cmp	r3, #12
 80040dc:	d01f      	beq.n	800411e <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040de:	4b13      	ldr	r3, [pc, #76]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a12      	ldr	r2, [pc, #72]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 80040e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ea:	f7fd f899 	bl	8001220 <HAL_GetTick>
 80040ee:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040f0:	e008      	b.n	8004104 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f2:	f7fd f895 	bl	8001220 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e00f      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004104:	4b09      	ldr	r3, [pc, #36]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1f0      	bne.n	80040f2 <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004110:	4b06      	ldr	r3, [pc, #24]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8004112:	68da      	ldr	r2, [r3, #12]
 8004114:	4905      	ldr	r1, [pc, #20]	; (800412c <HAL_RCC_OscConfig+0x8ec>)
 8004116:	4b07      	ldr	r3, [pc, #28]	; (8004134 <HAL_RCC_OscConfig+0x8f4>)
 8004118:	4013      	ands	r3, r2
 800411a:	60cb      	str	r3, [r1, #12]
 800411c:	e001      	b.n	8004122 <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e000      	b.n	8004124 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3728      	adds	r7, #40	; 0x28
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	40021000 	.word	0x40021000
 8004130:	019d800c 	.word	0x019d800c
 8004134:	feeefffc 	.word	0xfeeefffc

08004138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e11d      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004150:	4b90      	ldr	r3, [pc, #576]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 030f 	and.w	r3, r3, #15
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	429a      	cmp	r2, r3
 800415c:	d910      	bls.n	8004180 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415e:	4b8d      	ldr	r3, [pc, #564]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f023 020f 	bic.w	r2, r3, #15
 8004166:	498b      	ldr	r1, [pc, #556]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	4313      	orrs	r3, r2
 800416c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800416e:	4b89      	ldr	r3, [pc, #548]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	429a      	cmp	r2, r3
 800417a:	d001      	beq.n	8004180 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e105      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d010      	beq.n	80041ae <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	4b81      	ldr	r3, [pc, #516]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004198:	429a      	cmp	r2, r3
 800419a:	d908      	bls.n	80041ae <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800419c:	4b7e      	ldr	r3, [pc, #504]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	497b      	ldr	r1, [pc, #492]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d079      	beq.n	80042ae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d11e      	bne.n	8004200 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041c2:	4b75      	ldr	r3, [pc, #468]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e0dc      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80041d2:	f000 fa25 	bl	8004620 <RCC_GetSysClockFreqFromPLLSource>
 80041d6:	4603      	mov	r3, r0
 80041d8:	4a70      	ldr	r2, [pc, #448]	; (800439c <HAL_RCC_ClockConfig+0x264>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d946      	bls.n	800426c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80041de:	4b6e      	ldr	r3, [pc, #440]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d140      	bne.n	800426c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041ea:	4b6b      	ldr	r3, [pc, #428]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041f2:	4a69      	ldr	r2, [pc, #420]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80041f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80041fa:	2380      	movs	r3, #128	; 0x80
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	e035      	b.n	800426c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2b02      	cmp	r3, #2
 8004206:	d107      	bne.n	8004218 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004208:	4b63      	ldr	r3, [pc, #396]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d115      	bne.n	8004240 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e0b9      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d107      	bne.n	8004230 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004220:	4b5d      	ldr	r3, [pc, #372]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d109      	bne.n	8004240 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e0ad      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004230:	4b59      	ldr	r3, [pc, #356]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e0a5      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004240:	f000 f8b4 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8004244:	4603      	mov	r3, r0
 8004246:	4a55      	ldr	r2, [pc, #340]	; (800439c <HAL_RCC_ClockConfig+0x264>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d90f      	bls.n	800426c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800424c:	4b52      	ldr	r3, [pc, #328]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d109      	bne.n	800426c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004258:	4b4f      	ldr	r3, [pc, #316]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004260:	4a4d      	ldr	r2, [pc, #308]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 8004262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004266:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004268:	2380      	movs	r3, #128	; 0x80
 800426a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800426c:	4b4a      	ldr	r3, [pc, #296]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f023 0203 	bic.w	r2, r3, #3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	4947      	ldr	r1, [pc, #284]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800427a:	4313      	orrs	r3, r2
 800427c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800427e:	f7fc ffcf 	bl	8001220 <HAL_GetTick>
 8004282:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004284:	e00a      	b.n	800429c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004286:	f7fc ffcb 	bl	8001220 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	f241 3288 	movw	r2, #5000	; 0x1388
 8004294:	4293      	cmp	r3, r2
 8004296:	d901      	bls.n	800429c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e077      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800429c:	4b3e      	ldr	r3, [pc, #248]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 020c 	and.w	r2, r3, #12
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d1eb      	bne.n	8004286 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	2b80      	cmp	r3, #128	; 0x80
 80042b2:	d105      	bne.n	80042c0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80042b4:	4b38      	ldr	r3, [pc, #224]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	4a37      	ldr	r2, [pc, #220]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80042ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042be:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d010      	beq.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689a      	ldr	r2, [r3, #8]
 80042d0:	4b31      	ldr	r3, [pc, #196]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042d8:	429a      	cmp	r2, r3
 80042da:	d208      	bcs.n	80042ee <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042dc:	4b2e      	ldr	r3, [pc, #184]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	492b      	ldr	r1, [pc, #172]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042ee:	4b29      	ldr	r3, [pc, #164]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d210      	bcs.n	800431e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fc:	4b25      	ldr	r3, [pc, #148]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f023 020f 	bic.w	r2, r3, #15
 8004304:	4923      	ldr	r1, [pc, #140]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	4313      	orrs	r3, r2
 800430a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800430c:	4b21      	ldr	r3, [pc, #132]	; (8004394 <HAL_RCC_ClockConfig+0x25c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 030f 	and.w	r3, r3, #15
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d001      	beq.n	800431e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e036      	b.n	800438c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0304 	and.w	r3, r3, #4
 8004326:	2b00      	cmp	r3, #0
 8004328:	d008      	beq.n	800433c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800432a:	4b1b      	ldr	r3, [pc, #108]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	4918      	ldr	r1, [pc, #96]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 8004338:	4313      	orrs	r3, r2
 800433a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0308 	and.w	r3, r3, #8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d009      	beq.n	800435c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004348:	4b13      	ldr	r3, [pc, #76]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	4910      	ldr	r1, [pc, #64]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 8004358:	4313      	orrs	r3, r2
 800435a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800435c:	f000 f826 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8004360:	4602      	mov	r2, r0
 8004362:	4b0d      	ldr	r3, [pc, #52]	; (8004398 <HAL_RCC_ClockConfig+0x260>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	091b      	lsrs	r3, r3, #4
 8004368:	f003 030f 	and.w	r3, r3, #15
 800436c:	490c      	ldr	r1, [pc, #48]	; (80043a0 <HAL_RCC_ClockConfig+0x268>)
 800436e:	5ccb      	ldrb	r3, [r1, r3]
 8004370:	f003 031f 	and.w	r3, r3, #31
 8004374:	fa22 f303 	lsr.w	r3, r2, r3
 8004378:	4a0a      	ldr	r2, [pc, #40]	; (80043a4 <HAL_RCC_ClockConfig+0x26c>)
 800437a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800437c:	4b0a      	ldr	r3, [pc, #40]	; (80043a8 <HAL_RCC_ClockConfig+0x270>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f7fc fdff 	bl	8000f84 <HAL_InitTick>
 8004386:	4603      	mov	r3, r0
 8004388:	73fb      	strb	r3, [r7, #15]

  return status;
 800438a:	7bfb      	ldrb	r3, [r7, #15]
}
 800438c:	4618      	mov	r0, r3
 800438e:	3718      	adds	r7, #24
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40022000 	.word	0x40022000
 8004398:	40021000 	.word	0x40021000
 800439c:	04c4b400 	.word	0x04c4b400
 80043a0:	080057f4 	.word	0x080057f4
 80043a4:	20000000 	.word	0x20000000
 80043a8:	20000004 	.word	0x20000004

080043ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b089      	sub	sp, #36	; 0x24
 80043b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	61fb      	str	r3, [r7, #28]
 80043b6:	2300      	movs	r3, #0
 80043b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ba:	4b3e      	ldr	r3, [pc, #248]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 030c 	and.w	r3, r3, #12
 80043c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043c4:	4b3b      	ldr	r3, [pc, #236]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	f003 0303 	and.w	r3, r3, #3
 80043cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <HAL_RCC_GetSysClockFreq+0x34>
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	2b0c      	cmp	r3, #12
 80043d8:	d121      	bne.n	800441e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d11e      	bne.n	800441e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043e0:	4b34      	ldr	r3, [pc, #208]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d107      	bne.n	80043fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043ec:	4b31      	ldr	r3, [pc, #196]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043f2:	0a1b      	lsrs	r3, r3, #8
 80043f4:	f003 030f 	and.w	r3, r3, #15
 80043f8:	61fb      	str	r3, [r7, #28]
 80043fa:	e005      	b.n	8004408 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043fc:	4b2d      	ldr	r3, [pc, #180]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	091b      	lsrs	r3, r3, #4
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004408:	4a2b      	ldr	r2, [pc, #172]	; (80044b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004410:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10d      	bne.n	8004434 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800441c:	e00a      	b.n	8004434 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	2b04      	cmp	r3, #4
 8004422:	d102      	bne.n	800442a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004424:	4b25      	ldr	r3, [pc, #148]	; (80044bc <HAL_RCC_GetSysClockFreq+0x110>)
 8004426:	61bb      	str	r3, [r7, #24]
 8004428:	e004      	b.n	8004434 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	2b08      	cmp	r3, #8
 800442e:	d101      	bne.n	8004434 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004430:	4b23      	ldr	r3, [pc, #140]	; (80044c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004432:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	2b0c      	cmp	r3, #12
 8004438:	d134      	bne.n	80044a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800443a:	4b1e      	ldr	r3, [pc, #120]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f003 0303 	and.w	r3, r3, #3
 8004442:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d003      	beq.n	8004452 <HAL_RCC_GetSysClockFreq+0xa6>
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b03      	cmp	r3, #3
 800444e:	d003      	beq.n	8004458 <HAL_RCC_GetSysClockFreq+0xac>
 8004450:	e005      	b.n	800445e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004452:	4b1a      	ldr	r3, [pc, #104]	; (80044bc <HAL_RCC_GetSysClockFreq+0x110>)
 8004454:	617b      	str	r3, [r7, #20]
      break;
 8004456:	e005      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004458:	4b19      	ldr	r3, [pc, #100]	; (80044c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800445a:	617b      	str	r3, [r7, #20]
      break;
 800445c:	e002      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	617b      	str	r3, [r7, #20]
      break;
 8004462:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004464:	4b13      	ldr	r3, [pc, #76]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	091b      	lsrs	r3, r3, #4
 800446a:	f003 030f 	and.w	r3, r3, #15
 800446e:	3301      	adds	r3, #1
 8004470:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004472:	4b10      	ldr	r3, [pc, #64]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	0a1b      	lsrs	r3, r3, #8
 8004478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	fb03 f202 	mul.w	r2, r3, r2
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	fbb2 f3f3 	udiv	r3, r2, r3
 8004488:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800448a:	4b0a      	ldr	r3, [pc, #40]	; (80044b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	0e5b      	lsrs	r3, r3, #25
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	3301      	adds	r3, #1
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80044a4:	69bb      	ldr	r3, [r7, #24]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3724      	adds	r7, #36	; 0x24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40021000 	.word	0x40021000
 80044b8:	0800580c 	.word	0x0800580c
 80044bc:	00f42400 	.word	0x00f42400
 80044c0:	007a1200 	.word	0x007a1200

080044c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044c8:	4b03      	ldr	r3, [pc, #12]	; (80044d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044ca:	681b      	ldr	r3, [r3, #0]
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	20000000 	.word	0x20000000

080044dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044e0:	f7ff fff0 	bl	80044c4 <HAL_RCC_GetHCLKFreq>
 80044e4:	4602      	mov	r2, r0
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	0adb      	lsrs	r3, r3, #11
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	4904      	ldr	r1, [pc, #16]	; (8004504 <HAL_RCC_GetPCLK2Freq+0x28>)
 80044f2:	5ccb      	ldrb	r3, [r1, r3]
 80044f4:	f003 031f 	and.w	r3, r3, #31
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40021000 	.word	0x40021000
 8004504:	08005804 	.word	0x08005804

08004508 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	220f      	movs	r2, #15
 8004516:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004518:	4b12      	ldr	r3, [pc, #72]	; (8004564 <HAL_RCC_GetClockConfig+0x5c>)
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f003 0203 	and.w	r2, r3, #3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004524:	4b0f      	ldr	r3, [pc, #60]	; (8004564 <HAL_RCC_GetClockConfig+0x5c>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004530:	4b0c      	ldr	r3, [pc, #48]	; (8004564 <HAL_RCC_GetClockConfig+0x5c>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800453c:	4b09      	ldr	r3, [pc, #36]	; (8004564 <HAL_RCC_GetClockConfig+0x5c>)
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	08db      	lsrs	r3, r3, #3
 8004542:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800454a:	4b07      	ldr	r3, [pc, #28]	; (8004568 <HAL_RCC_GetClockConfig+0x60>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 020f 	and.w	r2, r3, #15
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	601a      	str	r2, [r3, #0]
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40021000 	.word	0x40021000
 8004568:	40022000 	.word	0x40022000

0800456c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004574:	2300      	movs	r3, #0
 8004576:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004578:	4b27      	ldr	r3, [pc, #156]	; (8004618 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800457a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800457c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004584:	f7ff f898 	bl	80036b8 <HAL_PWREx_GetVoltageRange>
 8004588:	6178      	str	r0, [r7, #20]
 800458a:	e014      	b.n	80045b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800458c:	4b22      	ldr	r3, [pc, #136]	; (8004618 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800458e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004590:	4a21      	ldr	r2, [pc, #132]	; (8004618 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004596:	6593      	str	r3, [r2, #88]	; 0x58
 8004598:	4b1f      	ldr	r3, [pc, #124]	; (8004618 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045a4:	f7ff f888 	bl	80036b8 <HAL_PWREx_GetVoltageRange>
 80045a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045aa:	4b1b      	ldr	r3, [pc, #108]	; (8004618 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80045ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ae:	4a1a      	ldr	r2, [pc, #104]	; (8004618 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80045b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045b4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045bc:	d10b      	bne.n	80045d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b80      	cmp	r3, #128	; 0x80
 80045c2:	d913      	bls.n	80045ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2ba0      	cmp	r3, #160	; 0xa0
 80045c8:	d902      	bls.n	80045d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045ca:	2302      	movs	r3, #2
 80045cc:	613b      	str	r3, [r7, #16]
 80045ce:	e00d      	b.n	80045ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045d0:	2301      	movs	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
 80045d4:	e00a      	b.n	80045ec <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b7f      	cmp	r3, #127	; 0x7f
 80045da:	d902      	bls.n	80045e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80045dc:	2302      	movs	r3, #2
 80045de:	613b      	str	r3, [r7, #16]
 80045e0:	e004      	b.n	80045ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b70      	cmp	r3, #112	; 0x70
 80045e6:	d101      	bne.n	80045ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045e8:	2301      	movs	r3, #1
 80045ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045ec:	4b0b      	ldr	r3, [pc, #44]	; (800461c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f023 020f 	bic.w	r2, r3, #15
 80045f4:	4909      	ldr	r1, [pc, #36]	; (800461c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045fc:	4b07      	ldr	r3, [pc, #28]	; (800461c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	429a      	cmp	r2, r3
 8004608:	d001      	beq.n	800460e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e000      	b.n	8004610 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3718      	adds	r7, #24
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40021000 	.word	0x40021000
 800461c:	40022000 	.word	0x40022000

08004620 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004626:	4b2d      	ldr	r3, [pc, #180]	; (80046dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	f003 0303 	and.w	r3, r3, #3
 800462e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b03      	cmp	r3, #3
 8004634:	d00b      	beq.n	800464e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d825      	bhi.n	8004688 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d008      	beq.n	8004654 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d11f      	bne.n	8004688 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004648:	4b25      	ldr	r3, [pc, #148]	; (80046e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800464a:	613b      	str	r3, [r7, #16]
    break;
 800464c:	e01f      	b.n	800468e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800464e:	4b25      	ldr	r3, [pc, #148]	; (80046e4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004650:	613b      	str	r3, [r7, #16]
    break;
 8004652:	e01c      	b.n	800468e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004654:	4b21      	ldr	r3, [pc, #132]	; (80046dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d107      	bne.n	8004670 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004660:	4b1e      	ldr	r3, [pc, #120]	; (80046dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004662:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004666:	0a1b      	lsrs	r3, r3, #8
 8004668:	f003 030f 	and.w	r3, r3, #15
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	e005      	b.n	800467c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004670:	4b1a      	ldr	r3, [pc, #104]	; (80046dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	091b      	lsrs	r3, r3, #4
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800467c:	4a1a      	ldr	r2, [pc, #104]	; (80046e8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004684:	613b      	str	r3, [r7, #16]
    break;
 8004686:	e002      	b.n	800468e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004688:	2300      	movs	r3, #0
 800468a:	613b      	str	r3, [r7, #16]
    break;
 800468c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800468e:	4b13      	ldr	r3, [pc, #76]	; (80046dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	091b      	lsrs	r3, r3, #4
 8004694:	f003 030f 	and.w	r3, r3, #15
 8004698:	3301      	adds	r3, #1
 800469a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800469c:	4b0f      	ldr	r3, [pc, #60]	; (80046dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	0a1b      	lsrs	r3, r3, #8
 80046a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	fb03 f202 	mul.w	r2, r3, r2
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046b4:	4b09      	ldr	r3, [pc, #36]	; (80046dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	0e5b      	lsrs	r3, r3, #25
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	3301      	adds	r3, #1
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046cc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80046ce:	683b      	ldr	r3, [r7, #0]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	371c      	adds	r7, #28
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr
 80046dc:	40021000 	.word	0x40021000
 80046e0:	00f42400 	.word	0x00f42400
 80046e4:	007a1200 	.word	0x007a1200
 80046e8:	0800580c 	.word	0x0800580c

080046ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046f4:	2300      	movs	r3, #0
 80046f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046f8:	2300      	movs	r3, #0
 80046fa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004704:	2b00      	cmp	r3, #0
 8004706:	d040      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800470c:	2b80      	cmp	r3, #128	; 0x80
 800470e:	d02a      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004710:	2b80      	cmp	r3, #128	; 0x80
 8004712:	d825      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004714:	2b60      	cmp	r3, #96	; 0x60
 8004716:	d026      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004718:	2b60      	cmp	r3, #96	; 0x60
 800471a:	d821      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800471c:	2b40      	cmp	r3, #64	; 0x40
 800471e:	d006      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004720:	2b40      	cmp	r3, #64	; 0x40
 8004722:	d81d      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004724:	2b00      	cmp	r3, #0
 8004726:	d009      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004728:	2b20      	cmp	r3, #32
 800472a:	d010      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800472c:	e018      	b.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800472e:	4b89      	ldr	r3, [pc, #548]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	4a88      	ldr	r2, [pc, #544]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004738:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800473a:	e015      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3304      	adds	r3, #4
 8004740:	2100      	movs	r1, #0
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fb3e 	bl	8004dc4 <RCCEx_PLLSAI1_Config>
 8004748:	4603      	mov	r3, r0
 800474a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800474c:	e00c      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	3320      	adds	r3, #32
 8004752:	2100      	movs	r1, #0
 8004754:	4618      	mov	r0, r3
 8004756:	f000 fc29 	bl	8004fac <RCCEx_PLLSAI2_Config>
 800475a:	4603      	mov	r3, r0
 800475c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800475e:	e003      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	74fb      	strb	r3, [r7, #19]
      break;
 8004764:	e000      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004766:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004768:	7cfb      	ldrb	r3, [r7, #19]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d10b      	bne.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800476e:	4b79      	ldr	r3, [pc, #484]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004770:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004774:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800477c:	4975      	ldr	r1, [pc, #468]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800477e:	4313      	orrs	r3, r2
 8004780:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004784:	e001      	b.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004786:	7cfb      	ldrb	r3, [r7, #19]
 8004788:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d047      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800479e:	d030      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80047a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047a4:	d82a      	bhi.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x110>
 80047a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047aa:	d02a      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80047ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047b0:	d824      	bhi.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x110>
 80047b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047b6:	d008      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xde>
 80047b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047bc:	d81e      	bhi.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x110>
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00a      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80047c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047c6:	d010      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80047c8:	e018      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047ca:	4b62      	ldr	r3, [pc, #392]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	4a61      	ldr	r2, [pc, #388]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047d6:	e015      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	3304      	adds	r3, #4
 80047dc:	2100      	movs	r1, #0
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 faf0 	bl	8004dc4 <RCCEx_PLLSAI1_Config>
 80047e4:	4603      	mov	r3, r0
 80047e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047e8:	e00c      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	3320      	adds	r3, #32
 80047ee:	2100      	movs	r1, #0
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 fbdb 	bl	8004fac <RCCEx_PLLSAI2_Config>
 80047f6:	4603      	mov	r3, r0
 80047f8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047fa:	e003      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	74fb      	strb	r3, [r7, #19]
      break;
 8004800:	e000      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004802:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004804:	7cfb      	ldrb	r3, [r7, #19]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10b      	bne.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800480a:	4b52      	ldr	r3, [pc, #328]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800480c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004810:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004818:	494e      	ldr	r1, [pc, #312]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800481a:	4313      	orrs	r3, r2
 800481c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004820:	e001      	b.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004822:	7cfb      	ldrb	r3, [r7, #19]
 8004824:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 809f 	beq.w	8004972 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004834:	2300      	movs	r3, #0
 8004836:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004838:	4b46      	ldr	r3, [pc, #280]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800483a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d101      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004848:	2300      	movs	r3, #0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00d      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800484e:	4b41      	ldr	r3, [pc, #260]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004852:	4a40      	ldr	r2, [pc, #256]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004858:	6593      	str	r3, [r2, #88]	; 0x58
 800485a:	4b3e      	ldr	r3, [pc, #248]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800485c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004862:	60bb      	str	r3, [r7, #8]
 8004864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004866:	2301      	movs	r3, #1
 8004868:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800486a:	4b3b      	ldr	r3, [pc, #236]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a3a      	ldr	r2, [pc, #232]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004870:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004874:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004876:	f7fc fcd3 	bl	8001220 <HAL_GetTick>
 800487a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800487c:	e009      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800487e:	f7fc fccf 	bl	8001220 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d902      	bls.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	74fb      	strb	r3, [r7, #19]
        break;
 8004890:	e005      	b.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004892:	4b31      	ldr	r3, [pc, #196]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489a:	2b00      	cmp	r3, #0
 800489c:	d0ef      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800489e:	7cfb      	ldrb	r3, [r7, #19]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d15b      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048a4:	4b2b      	ldr	r3, [pc, #172]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ae:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d01f      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d019      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048c2:	4b24      	ldr	r3, [pc, #144]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048cc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048ce:	4b21      	ldr	r3, [pc, #132]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048d4:	4a1f      	ldr	r2, [pc, #124]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048de:	4b1d      	ldr	r3, [pc, #116]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e4:	4a1b      	ldr	r2, [pc, #108]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048ee:	4a19      	ldr	r2, [pc, #100]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d016      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fc fc8e 	bl	8001220 <HAL_GetTick>
 8004904:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004906:	e00b      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004908:	f7fc fc8a 	bl	8001220 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	f241 3288 	movw	r2, #5000	; 0x1388
 8004916:	4293      	cmp	r3, r2
 8004918:	d902      	bls.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	74fb      	strb	r3, [r7, #19]
            break;
 800491e:	e006      	b.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004920:	4b0c      	ldr	r3, [pc, #48]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0ec      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800492e:	7cfb      	ldrb	r3, [r7, #19]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10c      	bne.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004934:	4b07      	ldr	r3, [pc, #28]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800493a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004944:	4903      	ldr	r1, [pc, #12]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004946:	4313      	orrs	r3, r2
 8004948:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800494c:	e008      	b.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800494e:	7cfb      	ldrb	r3, [r7, #19]
 8004950:	74bb      	strb	r3, [r7, #18]
 8004952:	e005      	b.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004954:	40021000 	.word	0x40021000
 8004958:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800495c:	7cfb      	ldrb	r3, [r7, #19]
 800495e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004960:	7c7b      	ldrb	r3, [r7, #17]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d105      	bne.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004966:	4ba0      	ldr	r3, [pc, #640]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496a:	4a9f      	ldr	r2, [pc, #636]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800496c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004970:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800497e:	4b9a      	ldr	r3, [pc, #616]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004984:	f023 0203 	bic.w	r2, r3, #3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498c:	4996      	ldr	r1, [pc, #600]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800498e:	4313      	orrs	r3, r2
 8004990:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00a      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049a0:	4b91      	ldr	r3, [pc, #580]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a6:	f023 020c 	bic.w	r2, r3, #12
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	498e      	ldr	r1, [pc, #568]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049c2:	4b89      	ldr	r3, [pc, #548]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d0:	4985      	ldr	r1, [pc, #532]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00a      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049e4:	4b80      	ldr	r3, [pc, #512]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049f2:	497d      	ldr	r1, [pc, #500]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a06:	4b78      	ldr	r3, [pc, #480]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a14:	4974      	ldr	r1, [pc, #464]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0320 	and.w	r3, r3, #32
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00a      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a28:	4b6f      	ldr	r3, [pc, #444]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a36:	496c      	ldr	r1, [pc, #432]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00a      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a4a:	4b67      	ldr	r3, [pc, #412]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a58:	4963      	ldr	r1, [pc, #396]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00a      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a6c:	4b5e      	ldr	r3, [pc, #376]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a7a:	495b      	ldr	r1, [pc, #364]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00a      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a8e:	4b56      	ldr	r3, [pc, #344]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a94:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a9c:	4952      	ldr	r1, [pc, #328]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00a      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ab0:	4b4d      	ldr	r3, [pc, #308]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004abe:	494a      	ldr	r1, [pc, #296]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00a      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ad2:	4b45      	ldr	r3, [pc, #276]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ae0:	4941      	ldr	r1, [pc, #260]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00a      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004af4:	4b3c      	ldr	r3, [pc, #240]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004af6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004afa:	f023 0203 	bic.w	r2, r3, #3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b02:	4939      	ldr	r1, [pc, #228]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d028      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b16:	4b34      	ldr	r3, [pc, #208]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b24:	4930      	ldr	r1, [pc, #192]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b34:	d106      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b36:	4b2c      	ldr	r3, [pc, #176]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	4a2b      	ldr	r2, [pc, #172]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b40:	60d3      	str	r3, [r2, #12]
 8004b42:	e011      	b.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b4c:	d10c      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	3304      	adds	r3, #4
 8004b52:	2101      	movs	r1, #1
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 f935 	bl	8004dc4 <RCCEx_PLLSAI1_Config>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b5e:	7cfb      	ldrb	r3, [r7, #19]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004b64:	7cfb      	ldrb	r3, [r7, #19]
 8004b66:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d04d      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b7c:	d108      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004b7e:	4b1a      	ldr	r3, [pc, #104]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b80:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b84:	4a18      	ldr	r2, [pc, #96]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b8a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004b8e:	e012      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004b90:	4b15      	ldr	r3, [pc, #84]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b96:	4a14      	ldr	r2, [pc, #80]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b9c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004ba0:	4b11      	ldr	r3, [pc, #68]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bae:	490e      	ldr	r1, [pc, #56]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bbe:	d106      	bne.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc0:	4b09      	ldr	r3, [pc, #36]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	4a08      	ldr	r2, [pc, #32]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bca:	60d3      	str	r3, [r2, #12]
 8004bcc:	e020      	b.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bd6:	d109      	bne.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004bd8:	4b03      	ldr	r3, [pc, #12]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	4a02      	ldr	r2, [pc, #8]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004be2:	60d3      	str	r3, [r2, #12]
 8004be4:	e014      	b.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004be6:	bf00      	nop
 8004be8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bf0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bf4:	d10c      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	3304      	adds	r3, #4
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 f8e1 	bl	8004dc4 <RCCEx_PLLSAI1_Config>
 8004c02:	4603      	mov	r3, r0
 8004c04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c06:	7cfb      	ldrb	r3, [r7, #19]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004c0c:	7cfb      	ldrb	r3, [r7, #19]
 8004c0e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d028      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c1c:	4b68      	ldr	r3, [pc, #416]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c2a:	4965      	ldr	r1, [pc, #404]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c3a:	d106      	bne.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c3c:	4b60      	ldr	r3, [pc, #384]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	4a5f      	ldr	r2, [pc, #380]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004c42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c46:	60d3      	str	r3, [r2, #12]
 8004c48:	e011      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c4e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c52:	d10c      	bne.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	3304      	adds	r3, #4
 8004c58:	2101      	movs	r1, #1
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 f8b2 	bl	8004dc4 <RCCEx_PLLSAI1_Config>
 8004c60:	4603      	mov	r3, r0
 8004c62:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c64:	7cfb      	ldrb	r3, [r7, #19]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004c6a:	7cfb      	ldrb	r3, [r7, #19]
 8004c6c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d01e      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c7a:	4b51      	ldr	r3, [pc, #324]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c80:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c8a:	494d      	ldr	r1, [pc, #308]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c9c:	d10c      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	3304      	adds	r3, #4
 8004ca2:	2102      	movs	r1, #2
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 f88d 	bl	8004dc4 <RCCEx_PLLSAI1_Config>
 8004caa:	4603      	mov	r3, r0
 8004cac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cae:	7cfb      	ldrb	r3, [r7, #19]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004cb4:	7cfb      	ldrb	r3, [r7, #19]
 8004cb6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00b      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cc4:	4b3e      	ldr	r3, [pc, #248]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004cca:	f023 0204 	bic.w	r2, r3, #4
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cd4:	493a      	ldr	r1, [pc, #232]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00b      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004ce8:	4b35      	ldr	r3, [pc, #212]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004cee:	f023 0218 	bic.w	r2, r3, #24
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf8:	4931      	ldr	r1, [pc, #196]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d035      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d0c:	4b2c      	ldr	r3, [pc, #176]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a2b      	ldr	r2, [pc, #172]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004d12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d18:	f7fc fa82 	bl	8001220 <HAL_GetTick>
 8004d1c:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d1e:	e009      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d20:	f7fc fa7e 	bl	8001220 <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d902      	bls.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	74fb      	strb	r3, [r7, #19]
        break;
 8004d32:	e005      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d34:	4b22      	ldr	r3, [pc, #136]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1ef      	bne.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8004d40:	7cfb      	ldrb	r3, [r7, #19]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d113      	bne.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8004d46:	4b1e      	ldr	r3, [pc, #120]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004d48:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d56:	491a      	ldr	r1, [pc, #104]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3320      	adds	r3, #32
 8004d62:	2102      	movs	r1, #2
 8004d64:	4618      	mov	r0, r3
 8004d66:	f000 f921 	bl	8004fac <RCCEx_PLLSAI2_Config>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8004d6e:	7cfb      	ldrb	r3, [r7, #19]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8004d74:	7cfb      	ldrb	r3, [r7, #19]
 8004d76:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d017      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004d84:	4b0e      	ldr	r3, [pc, #56]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004d86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d94:	490a      	ldr	r1, [pc, #40]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004d96:	4313      	orrs	r3, r2
 8004d98:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004da6:	d105      	bne.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004da8:	4b05      	ldr	r3, [pc, #20]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	4a04      	ldr	r2, [pc, #16]	; (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004dae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004db2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004db4:	7cbb      	ldrb	r3, [r7, #18]
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40021000 	.word	0x40021000

08004dc4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004dd2:	4b72      	ldr	r3, [pc, #456]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00e      	beq.n	8004dfc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004dde:	4b6f      	ldr	r3, [pc, #444]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f003 0203 	and.w	r2, r3, #3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d103      	bne.n	8004df6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
       ||
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d142      	bne.n	8004e7c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	73fb      	strb	r3, [r7, #15]
 8004dfa:	e03f      	b.n	8004e7c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b03      	cmp	r3, #3
 8004e02:	d018      	beq.n	8004e36 <RCCEx_PLLSAI1_Config+0x72>
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d825      	bhi.n	8004e54 <RCCEx_PLLSAI1_Config+0x90>
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d002      	beq.n	8004e12 <RCCEx_PLLSAI1_Config+0x4e>
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d009      	beq.n	8004e24 <RCCEx_PLLSAI1_Config+0x60>
 8004e10:	e020      	b.n	8004e54 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e12:	4b62      	ldr	r3, [pc, #392]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d11d      	bne.n	8004e5a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e22:	e01a      	b.n	8004e5a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e24:	4b5d      	ldr	r3, [pc, #372]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d116      	bne.n	8004e5e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e34:	e013      	b.n	8004e5e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e36:	4b59      	ldr	r3, [pc, #356]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10f      	bne.n	8004e62 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e42:	4b56      	ldr	r3, [pc, #344]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d109      	bne.n	8004e62 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e52:	e006      	b.n	8004e62 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
      break;
 8004e58:	e004      	b.n	8004e64 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004e5a:	bf00      	nop
 8004e5c:	e002      	b.n	8004e64 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004e5e:	bf00      	nop
 8004e60:	e000      	b.n	8004e64 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004e62:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d108      	bne.n	8004e7c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004e6a:	4b4c      	ldr	r3, [pc, #304]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	f023 0203 	bic.w	r2, r3, #3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4949      	ldr	r1, [pc, #292]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004e7c:	7bfb      	ldrb	r3, [r7, #15]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f040 8086 	bne.w	8004f90 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004e84:	4b45      	ldr	r3, [pc, #276]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a44      	ldr	r2, [pc, #272]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e8a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e90:	f7fc f9c6 	bl	8001220 <HAL_GetTick>
 8004e94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e96:	e009      	b.n	8004eac <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e98:	f7fc f9c2 	bl	8001220 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d902      	bls.n	8004eac <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	73fb      	strb	r3, [r7, #15]
        break;
 8004eaa:	e005      	b.n	8004eb8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004eac:	4b3b      	ldr	r3, [pc, #236]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1ef      	bne.n	8004e98 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004eb8:	7bfb      	ldrb	r3, [r7, #15]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d168      	bne.n	8004f90 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d113      	bne.n	8004eec <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ec4:	4b35      	ldr	r3, [pc, #212]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	4b35      	ldr	r3, [pc, #212]	; (8004fa0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004eca:	4013      	ands	r3, r2
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6892      	ldr	r2, [r2, #8]
 8004ed0:	0211      	lsls	r1, r2, #8
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	68d2      	ldr	r2, [r2, #12]
 8004ed6:	06d2      	lsls	r2, r2, #27
 8004ed8:	4311      	orrs	r1, r2
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6852      	ldr	r2, [r2, #4]
 8004ede:	3a01      	subs	r2, #1
 8004ee0:	0112      	lsls	r2, r2, #4
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	492d      	ldr	r1, [pc, #180]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	610b      	str	r3, [r1, #16]
 8004eea:	e02d      	b.n	8004f48 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d115      	bne.n	8004f1e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ef2:	4b2a      	ldr	r3, [pc, #168]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ef4:	691a      	ldr	r2, [r3, #16]
 8004ef6:	4b2b      	ldr	r3, [pc, #172]	; (8004fa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ef8:	4013      	ands	r3, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6892      	ldr	r2, [r2, #8]
 8004efe:	0211      	lsls	r1, r2, #8
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6912      	ldr	r2, [r2, #16]
 8004f04:	0852      	lsrs	r2, r2, #1
 8004f06:	3a01      	subs	r2, #1
 8004f08:	0552      	lsls	r2, r2, #21
 8004f0a:	4311      	orrs	r1, r2
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6852      	ldr	r2, [r2, #4]
 8004f10:	3a01      	subs	r2, #1
 8004f12:	0112      	lsls	r2, r2, #4
 8004f14:	430a      	orrs	r2, r1
 8004f16:	4921      	ldr	r1, [pc, #132]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	610b      	str	r3, [r1, #16]
 8004f1c:	e014      	b.n	8004f48 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f1e:	4b1f      	ldr	r3, [pc, #124]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f20:	691a      	ldr	r2, [r3, #16]
 8004f22:	4b21      	ldr	r3, [pc, #132]	; (8004fa8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6892      	ldr	r2, [r2, #8]
 8004f2a:	0211      	lsls	r1, r2, #8
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	6952      	ldr	r2, [r2, #20]
 8004f30:	0852      	lsrs	r2, r2, #1
 8004f32:	3a01      	subs	r2, #1
 8004f34:	0652      	lsls	r2, r2, #25
 8004f36:	4311      	orrs	r1, r2
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	6852      	ldr	r2, [r2, #4]
 8004f3c:	3a01      	subs	r2, #1
 8004f3e:	0112      	lsls	r2, r2, #4
 8004f40:	430a      	orrs	r2, r1
 8004f42:	4916      	ldr	r1, [pc, #88]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004f48:	4b14      	ldr	r3, [pc, #80]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a13      	ldr	r2, [pc, #76]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004f52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f54:	f7fc f964 	bl	8001220 <HAL_GetTick>
 8004f58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f5a:	e009      	b.n	8004f70 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f5c:	f7fc f960 	bl	8001220 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d902      	bls.n	8004f70 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	73fb      	strb	r3, [r7, #15]
          break;
 8004f6e:	e005      	b.n	8004f7c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f70:	4b0a      	ldr	r3, [pc, #40]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0ef      	beq.n	8004f5c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004f7c:	7bfb      	ldrb	r3, [r7, #15]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d106      	bne.n	8004f90 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004f82:	4b06      	ldr	r3, [pc, #24]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f84:	691a      	ldr	r2, [r3, #16]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	4904      	ldr	r1, [pc, #16]	; (8004f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	07ff800f 	.word	0x07ff800f
 8004fa4:	ff9f800f 	.word	0xff9f800f
 8004fa8:	f9ff800f 	.word	0xf9ff800f

08004fac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004fba:	4b72      	ldr	r3, [pc, #456]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	f003 0303 	and.w	r3, r3, #3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00e      	beq.n	8004fe4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004fc6:	4b6f      	ldr	r3, [pc, #444]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f003 0203 	and.w	r2, r3, #3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d103      	bne.n	8004fde <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
       ||
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d142      	bne.n	8005064 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	73fb      	strb	r3, [r7, #15]
 8004fe2:	e03f      	b.n	8005064 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b03      	cmp	r3, #3
 8004fea:	d018      	beq.n	800501e <RCCEx_PLLSAI2_Config+0x72>
 8004fec:	2b03      	cmp	r3, #3
 8004fee:	d825      	bhi.n	800503c <RCCEx_PLLSAI2_Config+0x90>
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d002      	beq.n	8004ffa <RCCEx_PLLSAI2_Config+0x4e>
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d009      	beq.n	800500c <RCCEx_PLLSAI2_Config+0x60>
 8004ff8:	e020      	b.n	800503c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ffa:	4b62      	ldr	r3, [pc, #392]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d11d      	bne.n	8005042 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800500a:	e01a      	b.n	8005042 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800500c:	4b5d      	ldr	r3, [pc, #372]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005014:	2b00      	cmp	r3, #0
 8005016:	d116      	bne.n	8005046 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800501c:	e013      	b.n	8005046 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800501e:	4b59      	ldr	r3, [pc, #356]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10f      	bne.n	800504a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800502a:	4b56      	ldr	r3, [pc, #344]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d109      	bne.n	800504a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800503a:	e006      	b.n	800504a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	73fb      	strb	r3, [r7, #15]
      break;
 8005040:	e004      	b.n	800504c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005042:	bf00      	nop
 8005044:	e002      	b.n	800504c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005046:	bf00      	nop
 8005048:	e000      	b.n	800504c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800504a:	bf00      	nop
    }

    if(status == HAL_OK)
 800504c:	7bfb      	ldrb	r3, [r7, #15]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d108      	bne.n	8005064 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005052:	4b4c      	ldr	r3, [pc, #304]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	f023 0203 	bic.w	r2, r3, #3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4949      	ldr	r1, [pc, #292]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005060:	4313      	orrs	r3, r2
 8005062:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005064:	7bfb      	ldrb	r3, [r7, #15]
 8005066:	2b00      	cmp	r3, #0
 8005068:	f040 8086 	bne.w	8005178 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800506c:	4b45      	ldr	r3, [pc, #276]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a44      	ldr	r2, [pc, #272]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005072:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005076:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005078:	f7fc f8d2 	bl	8001220 <HAL_GetTick>
 800507c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800507e:	e009      	b.n	8005094 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005080:	f7fc f8ce 	bl	8001220 <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b02      	cmp	r3, #2
 800508c:	d902      	bls.n	8005094 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	73fb      	strb	r3, [r7, #15]
        break;
 8005092:	e005      	b.n	80050a0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005094:	4b3b      	ldr	r3, [pc, #236]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1ef      	bne.n	8005080 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d168      	bne.n	8005178 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d113      	bne.n	80050d4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050ac:	4b35      	ldr	r3, [pc, #212]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 80050ae:	695a      	ldr	r2, [r3, #20]
 80050b0:	4b35      	ldr	r3, [pc, #212]	; (8005188 <RCCEx_PLLSAI2_Config+0x1dc>)
 80050b2:	4013      	ands	r3, r2
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	6892      	ldr	r2, [r2, #8]
 80050b8:	0211      	lsls	r1, r2, #8
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	68d2      	ldr	r2, [r2, #12]
 80050be:	06d2      	lsls	r2, r2, #27
 80050c0:	4311      	orrs	r1, r2
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	6852      	ldr	r2, [r2, #4]
 80050c6:	3a01      	subs	r2, #1
 80050c8:	0112      	lsls	r2, r2, #4
 80050ca:	430a      	orrs	r2, r1
 80050cc:	492d      	ldr	r1, [pc, #180]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	614b      	str	r3, [r1, #20]
 80050d2:	e02d      	b.n	8005130 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d115      	bne.n	8005106 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050da:	4b2a      	ldr	r3, [pc, #168]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 80050dc:	695a      	ldr	r2, [r3, #20]
 80050de:	4b2b      	ldr	r3, [pc, #172]	; (800518c <RCCEx_PLLSAI2_Config+0x1e0>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6892      	ldr	r2, [r2, #8]
 80050e6:	0211      	lsls	r1, r2, #8
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	6912      	ldr	r2, [r2, #16]
 80050ec:	0852      	lsrs	r2, r2, #1
 80050ee:	3a01      	subs	r2, #1
 80050f0:	0552      	lsls	r2, r2, #21
 80050f2:	4311      	orrs	r1, r2
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	6852      	ldr	r2, [r2, #4]
 80050f8:	3a01      	subs	r2, #1
 80050fa:	0112      	lsls	r2, r2, #4
 80050fc:	430a      	orrs	r2, r1
 80050fe:	4921      	ldr	r1, [pc, #132]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005100:	4313      	orrs	r3, r2
 8005102:	614b      	str	r3, [r1, #20]
 8005104:	e014      	b.n	8005130 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005106:	4b1f      	ldr	r3, [pc, #124]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005108:	695a      	ldr	r2, [r3, #20]
 800510a:	4b21      	ldr	r3, [pc, #132]	; (8005190 <RCCEx_PLLSAI2_Config+0x1e4>)
 800510c:	4013      	ands	r3, r2
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	6892      	ldr	r2, [r2, #8]
 8005112:	0211      	lsls	r1, r2, #8
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	6952      	ldr	r2, [r2, #20]
 8005118:	0852      	lsrs	r2, r2, #1
 800511a:	3a01      	subs	r2, #1
 800511c:	0652      	lsls	r2, r2, #25
 800511e:	4311      	orrs	r1, r2
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6852      	ldr	r2, [r2, #4]
 8005124:	3a01      	subs	r2, #1
 8005126:	0112      	lsls	r2, r2, #4
 8005128:	430a      	orrs	r2, r1
 800512a:	4916      	ldr	r1, [pc, #88]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 800512c:	4313      	orrs	r3, r2
 800512e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005130:	4b14      	ldr	r3, [pc, #80]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a13      	ldr	r2, [pc, #76]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800513a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800513c:	f7fc f870 	bl	8001220 <HAL_GetTick>
 8005140:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005142:	e009      	b.n	8005158 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005144:	f7fc f86c 	bl	8001220 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d902      	bls.n	8005158 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	73fb      	strb	r3, [r7, #15]
          break;
 8005156:	e005      	b.n	8005164 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005158:	4b0a      	ldr	r3, [pc, #40]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0ef      	beq.n	8005144 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005164:	7bfb      	ldrb	r3, [r7, #15]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d106      	bne.n	8005178 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800516a:	4b06      	ldr	r3, [pc, #24]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 800516c:	695a      	ldr	r2, [r3, #20]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	4904      	ldr	r1, [pc, #16]	; (8005184 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005174:	4313      	orrs	r3, r2
 8005176:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005178:	7bfb      	ldrb	r3, [r7, #15]
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	40021000 	.word	0x40021000
 8005188:	07ff800f 	.word	0x07ff800f
 800518c:	ff9f800f 	.word	0xff9f800f
 8005190:	f9ff800f 	.word	0xf9ff800f

08005194 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e049      	b.n	800523a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d106      	bne.n	80051c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f841 	bl	8005242 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2202      	movs	r2, #2
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3304      	adds	r3, #4
 80051d0:	4619      	mov	r1, r3
 80051d2:	4610      	mov	r0, r2
 80051d4:	f000 f9f8 	bl	80055c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005242:	b480      	push	{r7}
 8005244:	b083      	sub	sp, #12
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
	...

08005258 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b01      	cmp	r3, #1
 800526a:	d001      	beq.n	8005270 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e04f      	b.n	8005310 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a23      	ldr	r2, [pc, #140]	; (800531c <HAL_TIM_Base_Start_IT+0xc4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d01d      	beq.n	80052ce <HAL_TIM_Base_Start_IT+0x76>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800529a:	d018      	beq.n	80052ce <HAL_TIM_Base_Start_IT+0x76>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a1f      	ldr	r2, [pc, #124]	; (8005320 <HAL_TIM_Base_Start_IT+0xc8>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d013      	beq.n	80052ce <HAL_TIM_Base_Start_IT+0x76>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a1e      	ldr	r2, [pc, #120]	; (8005324 <HAL_TIM_Base_Start_IT+0xcc>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d00e      	beq.n	80052ce <HAL_TIM_Base_Start_IT+0x76>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a1c      	ldr	r2, [pc, #112]	; (8005328 <HAL_TIM_Base_Start_IT+0xd0>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d009      	beq.n	80052ce <HAL_TIM_Base_Start_IT+0x76>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a1b      	ldr	r2, [pc, #108]	; (800532c <HAL_TIM_Base_Start_IT+0xd4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d004      	beq.n	80052ce <HAL_TIM_Base_Start_IT+0x76>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a19      	ldr	r2, [pc, #100]	; (8005330 <HAL_TIM_Base_Start_IT+0xd8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d115      	bne.n	80052fa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	689a      	ldr	r2, [r3, #8]
 80052d4:	4b17      	ldr	r3, [pc, #92]	; (8005334 <HAL_TIM_Base_Start_IT+0xdc>)
 80052d6:	4013      	ands	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2b06      	cmp	r3, #6
 80052de:	d015      	beq.n	800530c <HAL_TIM_Base_Start_IT+0xb4>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e6:	d011      	beq.n	800530c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f042 0201 	orr.w	r2, r2, #1
 80052f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f8:	e008      	b.n	800530c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0201 	orr.w	r2, r2, #1
 8005308:	601a      	str	r2, [r3, #0]
 800530a:	e000      	b.n	800530e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	40012c00 	.word	0x40012c00
 8005320:	40000400 	.word	0x40000400
 8005324:	40000800 	.word	0x40000800
 8005328:	40000c00 	.word	0x40000c00
 800532c:	40013400 	.word	0x40013400
 8005330:	40014000 	.word	0x40014000
 8005334:	00010007 	.word	0x00010007

08005338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b02      	cmp	r3, #2
 800534c:	d122      	bne.n	8005394 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b02      	cmp	r3, #2
 800535a:	d11b      	bne.n	8005394 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f06f 0202 	mvn.w	r2, #2
 8005364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	f003 0303 	and.w	r3, r3, #3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 f905 	bl	800558a <HAL_TIM_IC_CaptureCallback>
 8005380:	e005      	b.n	800538e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f8f7 	bl	8005576 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 f908 	bl	800559e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	f003 0304 	and.w	r3, r3, #4
 800539e:	2b04      	cmp	r3, #4
 80053a0:	d122      	bne.n	80053e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	f003 0304 	and.w	r3, r3, #4
 80053ac:	2b04      	cmp	r3, #4
 80053ae:	d11b      	bne.n	80053e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f06f 0204 	mvn.w	r2, #4
 80053b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2202      	movs	r2, #2
 80053be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	699b      	ldr	r3, [r3, #24]
 80053c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d003      	beq.n	80053d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f8db 	bl	800558a <HAL_TIM_IC_CaptureCallback>
 80053d4:	e005      	b.n	80053e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f8cd 	bl	8005576 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 f8de 	bl	800559e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	f003 0308 	and.w	r3, r3, #8
 80053f2:	2b08      	cmp	r3, #8
 80053f4:	d122      	bne.n	800543c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b08      	cmp	r3, #8
 8005402:	d11b      	bne.n	800543c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f06f 0208 	mvn.w	r2, #8
 800540c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2204      	movs	r2, #4
 8005412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	69db      	ldr	r3, [r3, #28]
 800541a:	f003 0303 	and.w	r3, r3, #3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f8b1 	bl	800558a <HAL_TIM_IC_CaptureCallback>
 8005428:	e005      	b.n	8005436 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f8a3 	bl	8005576 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f8b4 	bl	800559e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	f003 0310 	and.w	r3, r3, #16
 8005446:	2b10      	cmp	r3, #16
 8005448:	d122      	bne.n	8005490 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f003 0310 	and.w	r3, r3, #16
 8005454:	2b10      	cmp	r3, #16
 8005456:	d11b      	bne.n	8005490 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f06f 0210 	mvn.w	r2, #16
 8005460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2208      	movs	r2, #8
 8005466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005472:	2b00      	cmp	r3, #0
 8005474:	d003      	beq.n	800547e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 f887 	bl	800558a <HAL_TIM_IC_CaptureCallback>
 800547c:	e005      	b.n	800548a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f879 	bl	8005576 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 f88a 	bl	800559e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b01      	cmp	r3, #1
 800549c:	d10e      	bne.n	80054bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d107      	bne.n	80054bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f06f 0201 	mvn.w	r2, #1
 80054b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7fb fbde 	bl	8000c78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054c6:	2b80      	cmp	r3, #128	; 0x80
 80054c8:	d10e      	bne.n	80054e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d4:	2b80      	cmp	r3, #128	; 0x80
 80054d6:	d107      	bne.n	80054e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 f914 	bl	8005710 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054f6:	d10e      	bne.n	8005516 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005502:	2b80      	cmp	r3, #128	; 0x80
 8005504:	d107      	bne.n	8005516 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800550e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f907 	bl	8005724 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005520:	2b40      	cmp	r3, #64	; 0x40
 8005522:	d10e      	bne.n	8005542 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552e:	2b40      	cmp	r3, #64	; 0x40
 8005530:	d107      	bne.n	8005542 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800553a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 f838 	bl	80055b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b20      	cmp	r3, #32
 800554e:	d10e      	bne.n	800556e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	f003 0320 	and.w	r3, r3, #32
 800555a:	2b20      	cmp	r3, #32
 800555c:	d107      	bne.n	800556e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f06f 0220 	mvn.w	r2, #32
 8005566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f8c7 	bl	80056fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800556e:	bf00      	nop
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005576:	b480      	push	{r7}
 8005578:	b083      	sub	sp, #12
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800557e:	bf00      	nop
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800558a:	b480      	push	{r7}
 800558c:	b083      	sub	sp, #12
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005592:	bf00      	nop
 8005594:	370c      	adds	r7, #12
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800559e:	b480      	push	{r7}
 80055a0:	b083      	sub	sp, #12
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055ba:	bf00      	nop
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
	...

080055c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b085      	sub	sp, #20
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a40      	ldr	r2, [pc, #256]	; (80056dc <TIM_Base_SetConfig+0x114>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d013      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e6:	d00f      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a3d      	ldr	r2, [pc, #244]	; (80056e0 <TIM_Base_SetConfig+0x118>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d00b      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	4a3c      	ldr	r2, [pc, #240]	; (80056e4 <TIM_Base_SetConfig+0x11c>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d007      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a3b      	ldr	r2, [pc, #236]	; (80056e8 <TIM_Base_SetConfig+0x120>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d003      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a3a      	ldr	r2, [pc, #232]	; (80056ec <TIM_Base_SetConfig+0x124>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d108      	bne.n	800561a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800560e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	68fa      	ldr	r2, [r7, #12]
 8005616:	4313      	orrs	r3, r2
 8005618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a2f      	ldr	r2, [pc, #188]	; (80056dc <TIM_Base_SetConfig+0x114>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d01f      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005628:	d01b      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a2c      	ldr	r2, [pc, #176]	; (80056e0 <TIM_Base_SetConfig+0x118>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d017      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a2b      	ldr	r2, [pc, #172]	; (80056e4 <TIM_Base_SetConfig+0x11c>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d013      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a2a      	ldr	r2, [pc, #168]	; (80056e8 <TIM_Base_SetConfig+0x120>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d00f      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a29      	ldr	r2, [pc, #164]	; (80056ec <TIM_Base_SetConfig+0x124>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d00b      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a28      	ldr	r2, [pc, #160]	; (80056f0 <TIM_Base_SetConfig+0x128>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d007      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a27      	ldr	r2, [pc, #156]	; (80056f4 <TIM_Base_SetConfig+0x12c>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d003      	beq.n	8005662 <TIM_Base_SetConfig+0x9a>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a26      	ldr	r2, [pc, #152]	; (80056f8 <TIM_Base_SetConfig+0x130>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d108      	bne.n	8005674 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005668:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	4313      	orrs	r3, r2
 8005672:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a10      	ldr	r2, [pc, #64]	; (80056dc <TIM_Base_SetConfig+0x114>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00f      	beq.n	80056c0 <TIM_Base_SetConfig+0xf8>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a12      	ldr	r2, [pc, #72]	; (80056ec <TIM_Base_SetConfig+0x124>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d00b      	beq.n	80056c0 <TIM_Base_SetConfig+0xf8>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a11      	ldr	r2, [pc, #68]	; (80056f0 <TIM_Base_SetConfig+0x128>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d007      	beq.n	80056c0 <TIM_Base_SetConfig+0xf8>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a10      	ldr	r2, [pc, #64]	; (80056f4 <TIM_Base_SetConfig+0x12c>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d003      	beq.n	80056c0 <TIM_Base_SetConfig+0xf8>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a0f      	ldr	r2, [pc, #60]	; (80056f8 <TIM_Base_SetConfig+0x130>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d103      	bne.n	80056c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	615a      	str	r2, [r3, #20]
}
 80056ce:	bf00      	nop
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	40012c00 	.word	0x40012c00
 80056e0:	40000400 	.word	0x40000400
 80056e4:	40000800 	.word	0x40000800
 80056e8:	40000c00 	.word	0x40000c00
 80056ec:	40013400 	.word	0x40013400
 80056f0:	40014000 	.word	0x40014000
 80056f4:	40014400 	.word	0x40014400
 80056f8:	40014800 	.word	0x40014800

080056fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <__libc_init_array>:
 8005738:	b570      	push	{r4, r5, r6, lr}
 800573a:	4d0d      	ldr	r5, [pc, #52]	; (8005770 <__libc_init_array+0x38>)
 800573c:	4c0d      	ldr	r4, [pc, #52]	; (8005774 <__libc_init_array+0x3c>)
 800573e:	1b64      	subs	r4, r4, r5
 8005740:	10a4      	asrs	r4, r4, #2
 8005742:	2600      	movs	r6, #0
 8005744:	42a6      	cmp	r6, r4
 8005746:	d109      	bne.n	800575c <__libc_init_array+0x24>
 8005748:	4d0b      	ldr	r5, [pc, #44]	; (8005778 <__libc_init_array+0x40>)
 800574a:	4c0c      	ldr	r4, [pc, #48]	; (800577c <__libc_init_array+0x44>)
 800574c:	f000 f82e 	bl	80057ac <_init>
 8005750:	1b64      	subs	r4, r4, r5
 8005752:	10a4      	asrs	r4, r4, #2
 8005754:	2600      	movs	r6, #0
 8005756:	42a6      	cmp	r6, r4
 8005758:	d105      	bne.n	8005766 <__libc_init_array+0x2e>
 800575a:	bd70      	pop	{r4, r5, r6, pc}
 800575c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005760:	4798      	blx	r3
 8005762:	3601      	adds	r6, #1
 8005764:	e7ee      	b.n	8005744 <__libc_init_array+0xc>
 8005766:	f855 3b04 	ldr.w	r3, [r5], #4
 800576a:	4798      	blx	r3
 800576c:	3601      	adds	r6, #1
 800576e:	e7f2      	b.n	8005756 <__libc_init_array+0x1e>
 8005770:	0800583c 	.word	0x0800583c
 8005774:	0800583c 	.word	0x0800583c
 8005778:	0800583c 	.word	0x0800583c
 800577c:	08005840 	.word	0x08005840

08005780 <memcpy>:
 8005780:	440a      	add	r2, r1
 8005782:	4291      	cmp	r1, r2
 8005784:	f100 33ff 	add.w	r3, r0, #4294967295
 8005788:	d100      	bne.n	800578c <memcpy+0xc>
 800578a:	4770      	bx	lr
 800578c:	b510      	push	{r4, lr}
 800578e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005792:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005796:	4291      	cmp	r1, r2
 8005798:	d1f9      	bne.n	800578e <memcpy+0xe>
 800579a:	bd10      	pop	{r4, pc}

0800579c <memset>:
 800579c:	4402      	add	r2, r0
 800579e:	4603      	mov	r3, r0
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d100      	bne.n	80057a6 <memset+0xa>
 80057a4:	4770      	bx	lr
 80057a6:	f803 1b01 	strb.w	r1, [r3], #1
 80057aa:	e7f9      	b.n	80057a0 <memset+0x4>

080057ac <_init>:
 80057ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ae:	bf00      	nop
 80057b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057b2:	bc08      	pop	{r3}
 80057b4:	469e      	mov	lr, r3
 80057b6:	4770      	bx	lr

080057b8 <_fini>:
 80057b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ba:	bf00      	nop
 80057bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057be:	bc08      	pop	{r3}
 80057c0:	469e      	mov	lr, r3
 80057c2:	4770      	bx	lr
