Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne15.ecn.purdue.edu, pid 7682
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c33b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c33bc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c33c4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c33ce710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c33d6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3361710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3369710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3372710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c337b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3384710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c338e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3396710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3320710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3328710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3332710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c333a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3344710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c334d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3355710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32df710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32e7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32f1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32f9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3304710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c330c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3316710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c329f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32a8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32b1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32ba710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32c4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32cc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c32d6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c325e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3267710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3270710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3279710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3283710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c328c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3295710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c321d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3228710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3230710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3239710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3242710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c324c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3255710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31de710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31e7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31f0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31f8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3202710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c320b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3215710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c319e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31a7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31b0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31b9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31d4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c31dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c3166710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe1c316e710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3177400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3177e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c31828d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c318a358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c318ada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3193828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c319c2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c319ccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3125780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c312d208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c312dc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c31366d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c313f160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c313fba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3148630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c31520b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3152b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c315b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c315bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30e4a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30ec4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30ecf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30f59b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30fe438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30fee80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3108908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3110390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3110dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c311a860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30a32e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30a3d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30ac7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30b5240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30b5c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30be710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30c7198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30c7be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30cf668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30d90f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30d9b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30625c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c306c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c306ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3075518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3075f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c307d9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3086470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3086eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c308f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30983c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3098e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3021898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3029320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3029d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c30337f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c303c278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c303ccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3044748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c40fa0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c40faba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c3054630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c2fde0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c2fdeb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe1c2fe6588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2fe6eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2fee128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2fee358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2fee588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2fee7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2fee9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2feec18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2feee48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2ffb0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2ffb2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2ffb518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2ffb748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2ffb978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2ffbba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c2ffbdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe1c3006048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fe1c2fadf28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fe1c2fb6588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41175183529000 because a thread reached the max instruction count
