# This file is automatically written.  Do not modify.
proc gen_USERPARAMETER_port_width_reg_in_00_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 0}
proc gen_USERPARAMETER_port_width_reg_in_01_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 1}
proc gen_USERPARAMETER_port_width_reg_in_02_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 2}
proc gen_USERPARAMETER_port_width_reg_in_03_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 3}
proc gen_USERPARAMETER_port_width_reg_in_04_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 4}
proc gen_USERPARAMETER_port_width_reg_in_05_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 5}
proc gen_USERPARAMETER_port_width_reg_in_06_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 6}
proc gen_USERPARAMETER_port_width_reg_in_07_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 7}
proc gen_USERPARAMETER_port_width_reg_in_08_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 8}
proc gen_USERPARAMETER_port_width_reg_in_09_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 9}
proc gen_USERPARAMETER_port_width_reg_in_10_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 10}
proc gen_USERPARAMETER_port_width_reg_in_11_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 11}
proc gen_USERPARAMETER_port_width_reg_in_12_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 12}
proc gen_USERPARAMETER_port_width_reg_in_13_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 13}
proc gen_USERPARAMETER_port_width_reg_in_14_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 14}
proc gen_USERPARAMETER_port_width_reg_in_15_ENABLEMENT {reg_in_enabled } {expr $reg_in_enabled > 15}
proc gen_USERPARAMETER_port_width_reg_out_00_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 0}
proc gen_USERPARAMETER_port_width_reg_out_01_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 1}
proc gen_USERPARAMETER_port_width_reg_out_02_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 2}
proc gen_USERPARAMETER_port_width_reg_out_03_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 3}
proc gen_USERPARAMETER_port_width_reg_out_04_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 4}
proc gen_USERPARAMETER_port_width_reg_out_05_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 5}
proc gen_USERPARAMETER_port_width_reg_out_06_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 6}
proc gen_USERPARAMETER_port_width_reg_out_07_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 7}
proc gen_USERPARAMETER_port_width_reg_out_08_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 8}
proc gen_USERPARAMETER_port_width_reg_out_09_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 9}
proc gen_USERPARAMETER_port_width_reg_out_10_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 10}
proc gen_USERPARAMETER_port_width_reg_out_11_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 11}
proc gen_USERPARAMETER_port_width_reg_out_12_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 12}
proc gen_USERPARAMETER_port_width_reg_out_13_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 13}
proc gen_USERPARAMETER_port_width_reg_out_14_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 14}
proc gen_USERPARAMETER_port_width_reg_out_15_ENABLEMENT {reg_out_enabled } {expr $reg_out_enabled > 15}
