

================================================================
== Vivado HLS Report for 'kernel5'
================================================================
* Date:           Sun May 22 23:38:40 2022

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        prj_kernel5
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (!tmp_2)
	3  / (tmp_2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %bound) nounwind, !map !7

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !13

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !19

ST_1: StgValue_12 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !23

ST_1: StgValue_13 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel5_str) nounwind

ST_1: bound_read (9)  [1/1] 0.00ns
:5  %bound_read = call float @_ssdm_op_Read.ap_auto.float(float %bound) nounwind

ST_1: bound_to_int (10)  [1/1] 0.00ns
:6  %bound_to_int = bitcast float %bound_read to i32

ST_1: tmp_6 (11)  [1/1] 0.00ns
:7  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bound_to_int, i32 23, i32 30)

ST_1: tmp_1 (12)  [1/1] 0.00ns
:8  %tmp_1 = trunc i32 %bound_to_int to i23

ST_1: notlhs1 (13)  [1/1] 1.38ns
:9  %notlhs1 = icmp ne i8 %tmp_6, -1

ST_1: notrhs2 (14)  [1/1] 1.60ns
:10  %notrhs2 = icmp eq i23 %tmp_1, 0

ST_1: tmp_9 (15)  [1/1] 0.84ns
:11  %tmp_9 = or i1 %notrhs2, %notlhs1

ST_1: StgValue_21 (16)  [1/1] 1.08ns  loc: kernel5.cpp:7
:12  br label %1


 <State 2>: 5.03ns
ST_2: i (18)  [1/1] 0.00ns
:0  %i = phi i32 [ 0, %0 ], [ %i_1, %2 ]

ST_2: sum_s (19)  [1/1] 0.00ns
:1  %sum_s = phi float [ undef, %0 ], [ %sum, %2 ]

ST_2: sum_to_int (20)  [1/1] 0.00ns  loc: kernel5.cpp:11
:2  %sum_to_int = bitcast float %sum_s to i32

ST_2: tmp (21)  [1/1] 0.00ns  loc: kernel5.cpp:11
:3  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_to_int, i32 23, i32 30)

ST_2: tmp_5 (22)  [1/1] 0.00ns  loc: kernel5.cpp:11
:4  %tmp_5 = trunc i32 %sum_to_int to i23

ST_2: notlhs (23)  [1/1] 1.38ns  loc: kernel5.cpp:11
:5  %notlhs = icmp ne i8 %tmp, -1

ST_2: notrhs (24)  [1/1] 1.60ns  loc: kernel5.cpp:11
:6  %notrhs = icmp eq i23 %tmp_5, 0

ST_2: tmp_8 (25)  [1/1] 0.00ns  loc: kernel5.cpp:11 (grouped into LUT with out node tmp_2)
:7  %tmp_8 = or i1 %notrhs, %notlhs

ST_2: tmp_s (26)  [1/1] 0.00ns  loc: kernel5.cpp:11 (grouped into LUT with out node tmp_2)
:8  %tmp_s = and i1 %tmp_8, %tmp_9

ST_2: tmp_7 (27)  [1/1] 4.19ns  loc: kernel5.cpp:7
:9  %tmp_7 = fcmp olt float %sum_s, %bound_read

ST_2: tmp_10 (28)  [1/1] 0.00ns  loc: kernel5.cpp:7 (grouped into LUT with out node tmp_2)
:10  %tmp_10 = and i1 %tmp_s, %tmp_7

ST_2: tmp_11 (29)  [1/1] 0.00ns  loc: kernel5.cpp:7
:11  %tmp_11 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i, i32 10, i32 31)

ST_2: icmp (30)  [1/1] 1.59ns  loc: kernel5.cpp:7
:12  %icmp = icmp slt i22 %tmp_11, 1

ST_2: tmp_2 (31)  [1/1] 0.84ns  loc: kernel5.cpp:7 (out node of the LUT)
:13  %tmp_2 = and i1 %tmp_10, %icmp

ST_2: i_1 (32)  [1/1] 1.70ns  loc: kernel5.cpp:12
:14  %i_1 = add nsw i32 1, %i

ST_2: StgValue_37 (33)  [1/1] 0.00ns  loc: kernel5.cpp:7
:15  br i1 %tmp_2, label %2, label %3

ST_2: tmp_3 (37)  [1/1] 0.00ns  loc: kernel5.cpp:11
:2  %tmp_3 = sext i32 %i to i64

ST_2: a_addr (38)  [1/1] 0.00ns  loc: kernel5.cpp:11
:3  %a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_3

ST_2: a_load (39)  [2/2] 2.33ns  loc: kernel5.cpp:11
:4  %a_load = load float* %a_addr, align 4

ST_2: b_addr (40)  [1/1] 0.00ns  loc: kernel5.cpp:11
:5  %b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_3

ST_2: b_load (41)  [2/2] 2.33ns  loc: kernel5.cpp:11
:6  %b_load = load float* %b_addr, align 4


 <State 3>: 2.33ns
ST_3: a_load (39)  [1/2] 2.33ns  loc: kernel5.cpp:11
:4  %a_load = load float* %a_addr, align 4

ST_3: b_load (41)  [1/2] 2.33ns  loc: kernel5.cpp:11
:6  %b_load = load float* %b_addr, align 4


 <State 4>: 7.72ns
ST_4: sum (42)  [4/4] 7.72ns  loc: kernel5.cpp:11
:7  %sum = fadd float %a_load, %b_load


 <State 5>: 7.72ns
ST_5: sum (42)  [3/4] 7.72ns  loc: kernel5.cpp:11
:7  %sum = fadd float %a_load, %b_load


 <State 6>: 7.72ns
ST_6: sum (42)  [2/4] 7.72ns  loc: kernel5.cpp:11
:7  %sum = fadd float %a_load, %b_load


 <State 7>: 7.72ns
ST_7: tmp_4 (35)  [1/1] 0.00ns  loc: kernel5.cpp:8
:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_7: StgValue_49 (36)  [1/1] 0.00ns  loc: kernel5.cpp:10
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: sum (42)  [1/4] 7.72ns  loc: kernel5.cpp:11
:7  %sum = fadd float %a_load, %b_load

ST_7: empty (43)  [1/1] 0.00ns  loc: kernel5.cpp:13
:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_4) nounwind

ST_7: StgValue_52 (44)  [1/1] 0.00ns  loc: kernel5.cpp:13
:9  br label %1


 <State 8>: 0.00ns
ST_8: StgValue_53 (46)  [1/1] 0.00ns  loc: kernel5.cpp:14
:0  ret float %sum_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9   (specbitsmap    ) [ 000000000]
StgValue_10  (specbitsmap    ) [ 000000000]
StgValue_11  (specbitsmap    ) [ 000000000]
StgValue_12  (specbitsmap    ) [ 000000000]
StgValue_13  (spectopmodule  ) [ 000000000]
bound_read   (read           ) [ 001111110]
bound_to_int (bitcast        ) [ 000000000]
tmp_6        (partselect     ) [ 000000000]
tmp_1        (trunc          ) [ 000000000]
notlhs1      (icmp           ) [ 000000000]
notrhs2      (icmp           ) [ 000000000]
tmp_9        (or             ) [ 001111110]
StgValue_21  (br             ) [ 011111110]
i            (phi            ) [ 001000000]
sum_s        (phi            ) [ 001000001]
sum_to_int   (bitcast        ) [ 000000000]
tmp          (partselect     ) [ 000000000]
tmp_5        (trunc          ) [ 000000000]
notlhs       (icmp           ) [ 000000000]
notrhs       (icmp           ) [ 000000000]
tmp_8        (or             ) [ 000000000]
tmp_s        (and            ) [ 000000000]
tmp_7        (fcmp           ) [ 000000000]
tmp_10       (and            ) [ 000000000]
tmp_11       (partselect     ) [ 000000000]
icmp         (icmp           ) [ 000000000]
tmp_2        (and            ) [ 001111110]
i_1          (add            ) [ 011111110]
StgValue_37  (br             ) [ 000000000]
tmp_3        (sext           ) [ 000000000]
a_addr       (getelementptr  ) [ 001100000]
b_addr       (getelementptr  ) [ 001100000]
a_load       (load           ) [ 001011110]
b_load       (load           ) [ 001011110]
tmp_4        (specregionbegin) [ 000000000]
StgValue_49  (specpipeline   ) [ 000000000]
sum          (fadd           ) [ 011111110]
empty        (specregionend  ) [ 000000000]
StgValue_52  (br             ) [ 011111110]
StgValue_53  (ret            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel5_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="bound_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="a_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="i_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="sum_s_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_s (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="sum_s_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_s/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_7_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bound_to_int_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bound_to_int/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="notlhs1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="notrhs2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="23" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_9_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sum_to_int_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum_to_int/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="notlhs_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="notrhs_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="23" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_s_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="1"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_10_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_11_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="22" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="6" slack="0"/>
<pin id="204" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="22" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="bound_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_9_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="a_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="b_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="1"/>
<pin id="259" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="a_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="b_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="sum_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="99" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="115"><net_src comp="99" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="54" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="116" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="120" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="130" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="134" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="99" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="156" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="166" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="170" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="111" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="88" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="199" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="193" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="88" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="88" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="236"><net_src comp="54" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="241"><net_src comp="146" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="246"><net_src comp="215" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="221" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="255"><net_src comp="60" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="260"><net_src comp="72" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="265"><net_src comp="67" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="270"><net_src comp="79" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="275"><net_src comp="107" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel5 : bound | {1 }
	Port: kernel5 : a | {2 3 }
	Port: kernel5 : b | {2 3 }
  - Chain level:
	State 1
		tmp_6 : 1
		tmp_1 : 1
		notlhs1 : 2
		notrhs2 : 2
		tmp_9 : 3
	State 2
		sum_to_int : 1
		tmp : 2
		tmp_5 : 2
		notlhs : 3
		notrhs : 3
		tmp_8 : 4
		tmp_s : 4
		tmp_7 : 1
		tmp_10 : 4
		tmp_11 : 1
		icmp : 2
		tmp_2 : 4
		i_1 : 1
		StgValue_37 : 4
		tmp_3 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_107      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |      tmp_7_fu_111     |    0    |    66   |    66   |
|----------|-----------------------|---------|---------|---------|
|    add   |       i_1_fu_221      |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |     notlhs1_fu_134    |    0    |    0    |    3    |
|          |     notrhs2_fu_140    |    0    |    0    |    8    |
|   icmp   |     notlhs_fu_170     |    0    |    0    |    3    |
|          |     notrhs_fu_176     |    0    |    0    |    8    |
|          |      icmp_fu_209      |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_188     |    0    |    0    |    1    |
|    and   |     tmp_10_fu_193     |    0    |    0    |    1    |
|          |      tmp_2_fu_215     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    or    |      tmp_9_fu_146     |    0    |    0    |    1    |
|          |      tmp_8_fu_182     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|   read   | bound_read_read_fu_54 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_6_fu_120     |    0    |    0    |    0    |
|partselect|       tmp_fu_156      |    0    |    0    |    0    |
|          |     tmp_11_fu_199     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      tmp_1_fu_130     |    0    |    0    |    0    |
|          |      tmp_5_fu_166     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |      tmp_3_fu_227     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   293   |   347   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_252  |   10   |
|  a_load_reg_262  |   32   |
|  b_addr_reg_257  |   10   |
|  b_load_reg_267  |   32   |
|bound_read_reg_233|   32   |
|    i_1_reg_247   |   32   |
|     i_reg_84     |   32   |
|    sum_reg_272   |   32   |
|   sum_s_reg_95   |   32   |
|   tmp_2_reg_243  |    1   |
|   tmp_9_reg_238  |    1   |
+------------------+--------+
|       Total      |   246  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    10   |
|   sum_s_reg_95   |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  3.255  ||    52   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   293  |   347  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   52   |
|  Register |    -   |    -   |   246  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   539  |   399  |
+-----------+--------+--------+--------+--------+
