sample_generator_v1_0_S_AXIS.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0_S_AXIS.v,
sample_generator_v1_0_M_AXIS.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0_M_AXIS.v,
sample_generator_v1_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sample_generator_0/hdl/sample_generator_v1_0.v,
sample_generator_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sample_generator_0/sim/sample_generator_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
