
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b84c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040b84c  0040b84c  0001b84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  0040b854  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000284  204009c0  0040c214  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400c44  0040c498  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402c48  0040e49c  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00021580  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000046d4  00000000  00000000  00041fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000e7d2  00000000  00000000  0004669b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f88  00000000  00000000  00054e6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001428  00000000  00000000  00055df5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a542  00000000  00000000  0005721d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000114ae  00000000  00000000  0006175f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00099e44  00000000  00000000  00072c0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003e30  00000000  00000000  0010ca54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 2c 40 20 91 13 40 00 8f 13 40 00 8f 13 40 00     H,@ ..@...@...@.
  400010:	8f 13 40 00 8f 13 40 00 8f 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	69 17 40 00 8f 13 40 00 00 00 00 00 09 18 40 00     i.@...@.......@.
  40003c:	71 18 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     q.@...@...@...@.
  40004c:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  40005c:	8f 13 40 00 8f 13 40 00 00 00 00 00 81 10 40 00     ..@...@.......@.
  40006c:	95 10 40 00 a9 10 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  40007c:	8f 13 40 00 bd 10 40 00 d1 10 40 00 8f 13 40 00     ..@...@...@...@.
  40008c:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  40009c:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  4000ac:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  4000bc:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  4000cc:	8f 13 40 00 00 00 00 00 8f 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  4000ec:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  4000fc:	8f 13 40 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ..@...@...@...@.
  40010c:	8f 13 40 00 8f 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 8f 13 40 00 8f 13 40 00 8f 13 40 00     ......@...@...@.
  40012c:	8f 13 40 00 8f 13 40 00 00 00 00 00 8f 13 40 00     ..@...@.......@.
  40013c:	8f 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	0040b854 	.word	0x0040b854

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040b854 	.word	0x0040b854
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	0040b854 	.word	0x0040b854
  4001a8:	00000000 	.word	0x00000000

004001ac <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4001ac:	4b28      	ldr	r3, [pc, #160]	; (400250 <twihs_set_speed+0xa4>)
  4001ae:	4299      	cmp	r1, r3
  4001b0:	d84b      	bhi.n	40024a <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4001b2:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4001b6:	4299      	cmp	r1, r3
  4001b8:	d92d      	bls.n	400216 <twihs_set_speed+0x6a>
{
  4001ba:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4001bc:	4c25      	ldr	r4, [pc, #148]	; (400254 <twihs_set_speed+0xa8>)
  4001be:	fba4 3402 	umull	r3, r4, r4, r2
  4001c2:	0ba4      	lsrs	r4, r4, #14
  4001c4:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4001c6:	4b24      	ldr	r3, [pc, #144]	; (400258 <twihs_set_speed+0xac>)
  4001c8:	440b      	add	r3, r1
  4001ca:	009b      	lsls	r3, r3, #2
  4001cc:	fbb2 f2f3 	udiv	r2, r2, r3
  4001d0:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001d2:	2cff      	cmp	r4, #255	; 0xff
  4001d4:	d91d      	bls.n	400212 <twihs_set_speed+0x66>
  4001d6:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  4001d8:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  4001da:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001dc:	2cff      	cmp	r4, #255	; 0xff
  4001de:	d901      	bls.n	4001e4 <twihs_set_speed+0x38>
  4001e0:	2906      	cmp	r1, #6
  4001e2:	d9f9      	bls.n	4001d8 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001e4:	2aff      	cmp	r2, #255	; 0xff
  4001e6:	d907      	bls.n	4001f8 <twihs_set_speed+0x4c>
  4001e8:	2906      	cmp	r1, #6
  4001ea:	d805      	bhi.n	4001f8 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  4001ec:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  4001ee:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001f0:	2aff      	cmp	r2, #255	; 0xff
  4001f2:	d901      	bls.n	4001f8 <twihs_set_speed+0x4c>
  4001f4:	2906      	cmp	r1, #6
  4001f6:	d9f9      	bls.n	4001ec <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4001f8:	0213      	lsls	r3, r2, #8
  4001fa:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4001fc:	0409      	lsls	r1, r1, #16
  4001fe:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  400202:	430b      	orrs	r3, r1
  400204:	b2e4      	uxtb	r4, r4
  400206:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  400208:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  40020a:	2000      	movs	r0, #0
}
  40020c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400210:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400212:	2100      	movs	r1, #0
  400214:	e7e6      	b.n	4001e4 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400216:	0049      	lsls	r1, r1, #1
  400218:	fbb2 f2f1 	udiv	r2, r2, r1
  40021c:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40021e:	2aff      	cmp	r2, #255	; 0xff
  400220:	d911      	bls.n	400246 <twihs_set_speed+0x9a>
  400222:	2300      	movs	r3, #0
			ckdiv++;
  400224:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  400226:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400228:	2aff      	cmp	r2, #255	; 0xff
  40022a:	d901      	bls.n	400230 <twihs_set_speed+0x84>
  40022c:	2b06      	cmp	r3, #6
  40022e:	d9f9      	bls.n	400224 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  400230:	0211      	lsls	r1, r2, #8
  400232:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  400234:	041b      	lsls	r3, r3, #16
  400236:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40023a:	430b      	orrs	r3, r1
  40023c:	b2d2      	uxtb	r2, r2
  40023e:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  400240:	6102      	str	r2, [r0, #16]
	return PASS;
  400242:	2000      	movs	r0, #0
  400244:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400246:	2300      	movs	r3, #0
  400248:	e7f2      	b.n	400230 <twihs_set_speed+0x84>
		return FAIL;
  40024a:	2001      	movs	r0, #1
  40024c:	4770      	bx	lr
  40024e:	bf00      	nop
  400250:	00061a80 	.word	0x00061a80
  400254:	057619f1 	.word	0x057619f1
  400258:	3ffd1200 	.word	0x3ffd1200

0040025c <twihs_master_init>:
{
  40025c:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  40025e:	f04f 32ff 	mov.w	r2, #4294967295
  400262:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  400264:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  400266:	2280      	movs	r2, #128	; 0x80
  400268:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  40026a:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  40026c:	2208      	movs	r2, #8
  40026e:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  400270:	2220      	movs	r2, #32
  400272:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  400274:	2204      	movs	r2, #4
  400276:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  400278:	680a      	ldr	r2, [r1, #0]
  40027a:	6849      	ldr	r1, [r1, #4]
  40027c:	4b03      	ldr	r3, [pc, #12]	; (40028c <twihs_master_init+0x30>)
  40027e:	4798      	blx	r3
}
  400280:	2801      	cmp	r0, #1
  400282:	bf14      	ite	ne
  400284:	2000      	movne	r0, #0
  400286:	2001      	moveq	r0, #1
  400288:	bd08      	pop	{r3, pc}
  40028a:	bf00      	nop
  40028c:	004001ad 	.word	0x004001ad

00400290 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  400290:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  400292:	2a00      	cmp	r2, #0
  400294:	d04c      	beq.n	400330 <twihs_master_read+0xa0>
{
  400296:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400298:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40029a:	2600      	movs	r6, #0
  40029c:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40029e:	684b      	ldr	r3, [r1, #4]
  4002a0:	021b      	lsls	r3, r3, #8
  4002a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4002a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002aa:	7c0d      	ldrb	r5, [r1, #16]
  4002ac:	042d      	lsls	r5, r5, #16
  4002ae:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4002b2:	432b      	orrs	r3, r5
  4002b4:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4002b6:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4002b8:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4002ba:	b15d      	cbz	r5, 4002d4 <twihs_master_read+0x44>
	val = addr[0];
  4002bc:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  4002be:	2d01      	cmp	r5, #1
  4002c0:	dd02      	ble.n	4002c8 <twihs_master_read+0x38>
		val |= addr[1];
  4002c2:	784e      	ldrb	r6, [r1, #1]
  4002c4:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  4002c8:	2d02      	cmp	r5, #2
  4002ca:	dd04      	ble.n	4002d6 <twihs_master_read+0x46>
		val |= addr[2];
  4002cc:	7889      	ldrb	r1, [r1, #2]
  4002ce:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  4002d2:	e000      	b.n	4002d6 <twihs_master_read+0x46>
		return 0;
  4002d4:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4002d6:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4002d8:	2301      	movs	r3, #1
  4002da:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4002dc:	2502      	movs	r5, #2
  4002de:	e012      	b.n	400306 <twihs_master_read+0x76>
  4002e0:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  4002e2:	f013 0f02 	tst.w	r3, #2
  4002e6:	d01b      	beq.n	400320 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  4002e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ea:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4002ec:	6a03      	ldr	r3, [r0, #32]
  4002ee:	f013 0f01 	tst.w	r3, #1
  4002f2:	d0fb      	beq.n	4002ec <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  4002f4:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  4002f6:	2000      	movs	r0, #0
}
  4002f8:	bc70      	pop	{r4, r5, r6}
  4002fa:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  4002fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fe:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  400302:	3a01      	subs	r2, #1
  400304:	d0f2      	beq.n	4002ec <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400306:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400308:	f413 7f80 	tst.w	r3, #256	; 0x100
  40030c:	d114      	bne.n	400338 <twihs_master_read+0xa8>
  40030e:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  400312:	2a01      	cmp	r2, #1
  400314:	d0e4      	beq.n	4002e0 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  400316:	f013 0f02 	tst.w	r3, #2
  40031a:	d1ef      	bne.n	4002fc <twihs_master_read+0x6c>
	while (cnt > 0) {
  40031c:	2a00      	cmp	r2, #0
  40031e:	d0e5      	beq.n	4002ec <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400320:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400322:	f413 7f80 	tst.w	r3, #256	; 0x100
  400326:	d105      	bne.n	400334 <twihs_master_read+0xa4>
		if (!timeout--) {
  400328:	3901      	subs	r1, #1
  40032a:	d1f2      	bne.n	400312 <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  40032c:	2009      	movs	r0, #9
  40032e:	e7e3      	b.n	4002f8 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  400330:	2001      	movs	r0, #1
  400332:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  400334:	2005      	movs	r0, #5
  400336:	e7df      	b.n	4002f8 <twihs_master_read+0x68>
  400338:	2005      	movs	r0, #5
  40033a:	e7dd      	b.n	4002f8 <twihs_master_read+0x68>

0040033c <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  40033c:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  40033e:	2b00      	cmp	r3, #0
  400340:	d043      	beq.n	4003ca <twihs_master_write+0x8e>
{
  400342:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400344:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  400346:	2600      	movs	r6, #0
  400348:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40034a:	7c0a      	ldrb	r2, [r1, #16]
  40034c:	0412      	lsls	r2, r2, #16
  40034e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  400352:	684d      	ldr	r5, [r1, #4]
  400354:	022d      	lsls	r5, r5, #8
  400356:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40035a:	432a      	orrs	r2, r5
  40035c:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  40035e:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400360:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  400362:	b15d      	cbz	r5, 40037c <twihs_master_write+0x40>
	val = addr[0];
  400364:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  400366:	2d01      	cmp	r5, #1
  400368:	dd02      	ble.n	400370 <twihs_master_write+0x34>
		val |= addr[1];
  40036a:	784e      	ldrb	r6, [r1, #1]
  40036c:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  400370:	2d02      	cmp	r5, #2
  400372:	dd04      	ble.n	40037e <twihs_master_write+0x42>
		val |= addr[2];
  400374:	7889      	ldrb	r1, [r1, #2]
  400376:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  40037a:	e000      	b.n	40037e <twihs_master_write+0x42>
		return 0;
  40037c:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40037e:	60c2      	str	r2, [r0, #12]
  400380:	e004      	b.n	40038c <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  400382:	f814 2b01 	ldrb.w	r2, [r4], #1
  400386:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  400388:	3b01      	subs	r3, #1
  40038a:	d00f      	beq.n	4003ac <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  40038c:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40038e:	f412 7f80 	tst.w	r2, #256	; 0x100
  400392:	d11e      	bne.n	4003d2 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  400394:	f012 0f04 	tst.w	r2, #4
  400398:	d1f3      	bne.n	400382 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  40039a:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40039c:	f412 7f80 	tst.w	r2, #256	; 0x100
  4003a0:	d115      	bne.n	4003ce <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  4003a2:	f012 0f04 	tst.w	r2, #4
  4003a6:	d1ec      	bne.n	400382 <twihs_master_write+0x46>
	while (cnt > 0) {
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d1f6      	bne.n	40039a <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  4003ac:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4003ae:	f413 7f80 	tst.w	r3, #256	; 0x100
  4003b2:	d111      	bne.n	4003d8 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  4003b4:	f013 0f04 	tst.w	r3, #4
  4003b8:	d0f8      	beq.n	4003ac <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4003ba:	2302      	movs	r3, #2
  4003bc:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4003be:	6a03      	ldr	r3, [r0, #32]
  4003c0:	f013 0f01 	tst.w	r3, #1
  4003c4:	d0fb      	beq.n	4003be <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  4003c6:	2000      	movs	r0, #0
  4003c8:	e004      	b.n	4003d4 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  4003ca:	2001      	movs	r0, #1
  4003cc:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4003ce:	2005      	movs	r0, #5
  4003d0:	e000      	b.n	4003d4 <twihs_master_write+0x98>
  4003d2:	2005      	movs	r0, #5
}
  4003d4:	bc70      	pop	{r4, r5, r6}
  4003d6:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4003d8:	2005      	movs	r0, #5
  4003da:	e7fb      	b.n	4003d4 <twihs_master_write+0x98>

004003dc <twihs_probe>:
{
  4003dc:	b500      	push	{lr}
  4003de:	b087      	sub	sp, #28
	uint8_t data = 0;
  4003e0:	2300      	movs	r3, #0
  4003e2:	aa06      	add	r2, sp, #24
  4003e4:	f802 3d15 	strb.w	r3, [r2, #-21]!
	packet.buffer = &data;
  4003e8:	9203      	str	r2, [sp, #12]
	packet.length = 1;
  4003ea:	2201      	movs	r2, #1
  4003ec:	9204      	str	r2, [sp, #16]
	packet.chip = (uint32_t) uc_slave_addr;
  4003ee:	f88d 1014 	strb.w	r1, [sp, #20]
	packet.addr[0] = 0;
  4003f2:	f88d 3004 	strb.w	r3, [sp, #4]
	packet.addr_length = 0;
  4003f6:	9302      	str	r3, [sp, #8]
	return (twihs_master_write(p_twihs, &packet));
  4003f8:	a901      	add	r1, sp, #4
  4003fa:	4b02      	ldr	r3, [pc, #8]	; (400404 <twihs_probe+0x28>)
  4003fc:	4798      	blx	r3
}
  4003fe:	b007      	add	sp, #28
  400400:	f85d fb04 	ldr.w	pc, [sp], #4
  400404:	0040033d 	.word	0x0040033d

00400408 <FusionAhrsReset>:
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
  400408:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
  40040c:	6103      	str	r3, [r0, #16]
  40040e:	2300      	movs	r3, #0
  400410:	6143      	str	r3, [r0, #20]
  400412:	6183      	str	r3, [r0, #24]
  400414:	61c3      	str	r3, [r0, #28]
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
  400416:	6203      	str	r3, [r0, #32]
  400418:	6243      	str	r3, [r0, #36]	; 0x24
  40041a:	6283      	str	r3, [r0, #40]	; 0x28
    ahrs->initialising = true;
  40041c:	2201      	movs	r2, #1
  40041e:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c
    ahrs->rampedGain = INITIAL_GAIN;
  400422:	4a0a      	ldr	r2, [pc, #40]	; (40044c <FusionAhrsReset+0x44>)
  400424:	6302      	str	r2, [r0, #48]	; 0x30
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400426:	6383      	str	r3, [r0, #56]	; 0x38
  400428:	63c3      	str	r3, [r0, #60]	; 0x3c
  40042a:	6403      	str	r3, [r0, #64]	; 0x40
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  40042c:	6443      	str	r3, [r0, #68]	; 0x44
  40042e:	6483      	str	r3, [r0, #72]	; 0x48
  400430:	64c3      	str	r3, [r0, #76]	; 0x4c
    ahrs->accelerometerIgnored = false;
  400432:	2300      	movs	r3, #0
  400434:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    ahrs->accelerationRejectionTimer = 0;
  400438:	6543      	str	r3, [r0, #84]	; 0x54
    ahrs->accelerationRejectionTimeout = false;
  40043a:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
    ahrs->magnetometerIgnored = false;
  40043e:	f880 3059 	strb.w	r3, [r0, #89]	; 0x59
    ahrs->magneticRejectionTimer = 0;
  400442:	65c3      	str	r3, [r0, #92]	; 0x5c
    ahrs->magneticRejectionTimeout = false;
  400444:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
  400448:	4770      	bx	lr
  40044a:	bf00      	nop
  40044c:	41200000 	.word	0x41200000

00400450 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
  400450:	b538      	push	{r3, r4, r5, lr}
  400452:	ed2d 8b02 	vpush	{d8}
  400456:	4604      	mov	r4, r0
  400458:	460d      	mov	r5, r1
    ahrs->settings.gain = settings->gain;
  40045a:	ed91 8a00 	vldr	s16, [r1]
  40045e:	ed80 8a00 	vstr	s16, [r0]
    if ((settings->accelerationRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  400462:	edd1 7a01 	vldr	s15, [r1, #4]
  400466:	eef5 7a40 	vcmp.f32	s15, #0.0
  40046a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40046e:	d001      	beq.n	400474 <FusionAhrsSetSettings+0x24>
  400470:	68cb      	ldr	r3, [r1, #12]
  400472:	bb03      	cbnz	r3, 4004b6 <FusionAhrsSetSettings+0x66>
        ahrs->settings.accelerationRejection = FLT_MAX;
  400474:	4b23      	ldr	r3, [pc, #140]	; (400504 <FusionAhrsSetSettings+0xb4>)
  400476:	6063      	str	r3, [r4, #4]
    } else {
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
    }
    if ((settings->magneticRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  400478:	edd5 7a02 	vldr	s15, [r5, #8]
  40047c:	eef5 7a40 	vcmp.f32	s15, #0.0
  400480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400484:	d001      	beq.n	40048a <FusionAhrsSetSettings+0x3a>
  400486:	68eb      	ldr	r3, [r5, #12]
  400488:	bb43      	cbnz	r3, 4004dc <FusionAhrsSetSettings+0x8c>
        ahrs->settings.magneticRejection = FLT_MAX;
  40048a:	4b1e      	ldr	r3, [pc, #120]	; (400504 <FusionAhrsSetSettings+0xb4>)
  40048c:	60a3      	str	r3, [r4, #8]
    } else {
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
    }
    ahrs->settings.rejectionTimeout = settings->rejectionTimeout;
  40048e:	68eb      	ldr	r3, [r5, #12]
  400490:	60e3      	str	r3, [r4, #12]
    if (ahrs->initialising == false) {
  400492:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
  400496:	b90b      	cbnz	r3, 40049c <FusionAhrsSetSettings+0x4c>
        ahrs->rampedGain = ahrs->settings.gain;
  400498:	ed84 8a0c 	vstr	s16, [r4, #48]	; 0x30
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
  40049c:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
  4004a0:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4004a4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
  4004a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4004ac:	ed84 7a0d 	vstr	s14, [r4, #52]	; 0x34
}
  4004b0:	ecbd 8b02 	vpop	{d8}
  4004b4:	bd38      	pop	{r3, r4, r5, pc}
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
  4004b6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 400508 <FusionAhrsSetSettings+0xb8>
  4004ba:	ee67 7a87 	vmul.f32	s15, s15, s14
  4004be:	ee17 0a90 	vmov	r0, s15
  4004c2:	4b12      	ldr	r3, [pc, #72]	; (40050c <FusionAhrsSetSettings+0xbc>)
  4004c4:	4798      	blx	r3
  4004c6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4004ca:	ee07 0a10 	vmov	s14, r0
  4004ce:	ee67 7a27 	vmul.f32	s15, s14, s15
  4004d2:	ee67 7aa7 	vmul.f32	s15, s15, s15
  4004d6:	edc4 7a01 	vstr	s15, [r4, #4]
  4004da:	e7cd      	b.n	400478 <FusionAhrsSetSettings+0x28>
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
  4004dc:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 400508 <FusionAhrsSetSettings+0xb8>
  4004e0:	ee67 7a87 	vmul.f32	s15, s15, s14
  4004e4:	ee17 0a90 	vmov	r0, s15
  4004e8:	4b08      	ldr	r3, [pc, #32]	; (40050c <FusionAhrsSetSettings+0xbc>)
  4004ea:	4798      	blx	r3
  4004ec:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4004f0:	ee07 0a10 	vmov	s14, r0
  4004f4:	ee67 7a27 	vmul.f32	s15, s14, s15
  4004f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
  4004fc:	edc4 7a02 	vstr	s15, [r4, #8]
  400500:	e7c5      	b.n	40048e <FusionAhrsSetSettings+0x3e>
  400502:	bf00      	nop
  400504:	7f7fffff 	.word	0x7f7fffff
  400508:	3c8efa35 	.word	0x3c8efa35
  40050c:	00403c09 	.word	0x00403c09

00400510 <FusionAhrsInitialise>:
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
  400510:	b530      	push	{r4, r5, lr}
  400512:	b085      	sub	sp, #20
  400514:	4605      	mov	r5, r0
    const FusionAhrsSettings settings = {
  400516:	4b06      	ldr	r3, [pc, #24]	; (400530 <FusionAhrsInitialise+0x20>)
  400518:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40051a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    FusionAhrsSetSettings(ahrs, &settings);
  40051e:	4669      	mov	r1, sp
  400520:	4628      	mov	r0, r5
  400522:	4b04      	ldr	r3, [pc, #16]	; (400534 <FusionAhrsInitialise+0x24>)
  400524:	4798      	blx	r3
    FusionAhrsReset(ahrs);
  400526:	4628      	mov	r0, r5
  400528:	4b03      	ldr	r3, [pc, #12]	; (400538 <FusionAhrsInitialise+0x28>)
  40052a:	4798      	blx	r3
}
  40052c:	b005      	add	sp, #20
  40052e:	bd30      	pop	{r4, r5, pc}
  400530:	0040b06c 	.word	0x0040b06c
  400534:	00400451 	.word	0x00400451
  400538:	00400409 	.word	0x00400409

0040053c <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
  40053c:	b410      	push	{r4}
  40053e:	4604      	mov	r4, r0
    return ahrs->quaternion;
  400540:	3110      	adds	r1, #16
  400542:	c90f      	ldmia	r1, {r0, r1, r2, r3}
  400544:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
  400548:	4620      	mov	r0, r4
  40054a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40054e:	4770      	bx	lr

00400550 <FusionAhrsSetHeading>:
 * algorithm.  This function can be used to reset drift in heading when the AHRS
 * algorithm is being used without a magnetometer.
 * @param ahrs AHRS algorithm structure.
 * @param heading Heading angle in degrees.
 */
void FusionAhrsSetHeading(FusionAhrs *const ahrs, const float heading) {
  400550:	b510      	push	{r4, lr}
  400552:	ed2d 8b04 	vpush	{d8-d9}
  400556:	4604      	mov	r4, r0
  400558:	ee08 1a10 	vmov	s16, r1
#define Q ahrs->quaternion.element
    const float yaw = atan2f(Q.w * Q.z + Q.x * Q.y, 0.5f - Q.y * Q.y - Q.z * Q.z);
  40055c:	ed90 7a07 	vldr	s14, [r0, #28]
  400560:	edd0 7a06 	vldr	s15, [r0, #24]
  400564:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400568:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
  40056c:	ee79 6a66 	vsub.f32	s13, s18, s13
  400570:	ee27 6a07 	vmul.f32	s12, s14, s14
  400574:	edd0 5a04 	vldr	s11, [r0, #16]
  400578:	ee27 7a25 	vmul.f32	s14, s14, s11
  40057c:	edd0 5a05 	vldr	s11, [r0, #20]
  400580:	ee67 7aa5 	vmul.f32	s15, s15, s11
  400584:	ee76 6ac6 	vsub.f32	s13, s13, s12
  400588:	ee16 1a90 	vmov	r1, s13
  40058c:	ee77 7a27 	vadd.f32	s15, s14, s15
  400590:	ee17 0a90 	vmov	r0, s15
  400594:	4b2f      	ldr	r3, [pc, #188]	; (400654 <FusionAhrsSetHeading+0x104>)
  400596:	4798      	blx	r3
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
    return degrees * ((float) M_PI / 180.0f);
  400598:	eddf 8a2f 	vldr	s17, [pc, #188]	; 400658 <FusionAhrsSetHeading+0x108>
  40059c:	ee68 8a28 	vmul.f32	s17, s16, s17
    const float halfYawMinusHeading = 0.5f * (yaw - FusionDegreesToRadians(heading));
  4005a0:	ee07 0a90 	vmov	s15, r0
  4005a4:	ee77 8ae8 	vsub.f32	s17, s15, s17
  4005a8:	ee68 8a89 	vmul.f32	s17, s17, s18
    const FusionQuaternion rotation = {
            .element.w = cosf(halfYawMinusHeading),
  4005ac:	ee18 0a90 	vmov	r0, s17
  4005b0:	4b2a      	ldr	r3, [pc, #168]	; (40065c <FusionAhrsSetHeading+0x10c>)
  4005b2:	4798      	blx	r3
  4005b4:	ee08 0a10 	vmov	s16, r0
            .element.x = 0.0f,
            .element.y = 0.0f,
            .element.z = -1.0f * sinf(halfYawMinusHeading),
  4005b8:	ee18 0a90 	vmov	r0, s17
  4005bc:	4b28      	ldr	r3, [pc, #160]	; (400660 <FusionAhrsSetHeading+0x110>)
  4005be:	4798      	blx	r3
  4005c0:	ee07 0a90 	vmov	s15, r0
  4005c4:	eeb1 5a67 	vneg.f32	s10, s15
  4005c8:	ed94 6a04 	vldr	s12, [r4, #16]
  4005cc:	edd4 5a05 	vldr	s11, [r4, #20]
  4005d0:	edd4 7a06 	vldr	s15, [r4, #24]
  4005d4:	edd4 4a07 	vldr	s9, [r4, #28]
 */
static inline FusionQuaternion FusionQuaternionMultiply(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
#define A quaternionA.element
#define B quaternionB.element
    FusionQuaternion result;
    result.element.w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z;
  4005d8:	ed9f 7a22 	vldr	s14, [pc, #136]	; 400664 <FusionAhrsSetHeading+0x114>
  4005dc:	ee25 4a87 	vmul.f32	s8, s11, s14
  4005e0:	ee67 3a87 	vmul.f32	s7, s15, s14
    result.element.x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y;
  4005e4:	ee26 3a07 	vmul.f32	s6, s12, s14
  4005e8:	ee24 7a87 	vmul.f32	s14, s9, s14
    result.element.w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z;
  4005ec:	ee68 6a06 	vmul.f32	s13, s16, s12
  4005f0:	ee76 6ac4 	vsub.f32	s13, s13, s8
  4005f4:	ee76 6ae3 	vsub.f32	s13, s13, s7
  4005f8:	ee65 2a24 	vmul.f32	s5, s10, s9
  4005fc:	ee76 6ae2 	vsub.f32	s13, s13, s5
    };
    ahrs->quaternion = FusionQuaternionMultiply(rotation, ahrs->quaternion);
  400600:	edc4 6a04 	vstr	s13, [r4, #16]
    result.element.x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y;
  400604:	ee68 6a25 	vmul.f32	s13, s16, s11
  400608:	ee76 6a83 	vadd.f32	s13, s13, s6
  40060c:	ee76 6a87 	vadd.f32	s13, s13, s14
  400610:	ee67 2a85 	vmul.f32	s5, s15, s10
  400614:	ee76 6ae2 	vsub.f32	s13, s13, s5
  400618:	edc4 6a05 	vstr	s13, [r4, #20]
    result.element.y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x;
  40061c:	ee68 7a27 	vmul.f32	s15, s16, s15
  400620:	ee77 7ac7 	vsub.f32	s15, s15, s14
  400624:	ee77 7a83 	vadd.f32	s15, s15, s6
  400628:	ee65 5a85 	vmul.f32	s11, s11, s10
  40062c:	ee77 7aa5 	vadd.f32	s15, s15, s11
  400630:	edc4 7a06 	vstr	s15, [r4, #24]
    result.element.z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w;
  400634:	ee28 8a24 	vmul.f32	s16, s16, s9
  400638:	ee38 8a23 	vadd.f32	s16, s16, s7
  40063c:	ee38 8a44 	vsub.f32	s16, s16, s8
  400640:	ee26 6a05 	vmul.f32	s12, s12, s10
  400644:	ee38 8a06 	vadd.f32	s16, s16, s12
  400648:	ed84 8a07 	vstr	s16, [r4, #28]
#undef Q
}
  40064c:	ecbd 8b04 	vpop	{d8-d9}
  400650:	bd10      	pop	{r4, pc}
  400652:	bf00      	nop
  400654:	00403d25 	.word	0x00403d25
  400658:	3c8efa35 	.word	0x3c8efa35
  40065c:	00403b91 	.word	0x00403b91
  400660:	00403c09 	.word	0x00403c09
  400664:	00000000 	.word	0x00000000

00400668 <FusionAhrsUpdate>:
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
  400668:	b570      	push	{r4, r5, r6, lr}
  40066a:	ed2d 8b0a 	vpush	{d8-d12}
  40066e:	b08e      	sub	sp, #56	; 0x38
  400670:	4604      	mov	r4, r0
  400672:	a803      	add	r0, sp, #12
  400674:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  400678:	ed9d 9a22 	vldr	s18, [sp, #136]	; 0x88
    ahrs->accelerometer = accelerometer;
  40067c:	f104 0320 	add.w	r3, r4, #32
  400680:	aa1c      	add	r2, sp, #112	; 0x70
  400682:	ca07      	ldmia	r2, {r0, r1, r2}
  400684:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (ahrs->initialising == true) {
  400688:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
  40068c:	b1bb      	cbz	r3, 4006be <FusionAhrsUpdate+0x56>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
  40068e:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
  400692:	ee29 7a27 	vmul.f32	s14, s18, s15
  400696:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
  40069a:	ee77 7ac7 	vsub.f32	s15, s15, s14
  40069e:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
        if (ahrs->rampedGain < ahrs->settings.gain) {
  4006a2:	ed94 7a00 	vldr	s14, [r4]
  4006a6:	eef4 7ac7 	vcmpe.f32	s15, s14
  4006aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006ae:	d506      	bpl.n	4006be <FusionAhrsUpdate+0x56>
            ahrs->rampedGain = ahrs->settings.gain;
  4006b0:	ed84 7a0c 	vstr	s14, [r4, #48]	; 0x30
            ahrs->initialising = false;
  4006b4:	2300      	movs	r3, #0
  4006b6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
            ahrs->accelerationRejectionTimeout = false;
  4006ba:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
            .axis.x = Q.x * Q.z - Q.w * Q.y,
  4006be:	ed94 6a05 	vldr	s12, [r4, #20]
  4006c2:	edd4 9a07 	vldr	s19, [r4, #28]
  4006c6:	ed94 7a04 	vldr	s14, [r4, #16]
  4006ca:	edd4 aa06 	vldr	s21, [r4, #24]
  4006ce:	ee66 6a29 	vmul.f32	s13, s12, s19
  4006d2:	ee67 7a2a 	vmul.f32	s15, s14, s21
  4006d6:	ee36 bae7 	vsub.f32	s22, s13, s15
            .axis.y = Q.y * Q.z + Q.w * Q.x,
  4006da:	ee69 aaaa 	vmul.f32	s21, s19, s21
  4006de:	ee26 6a07 	vmul.f32	s12, s12, s14
  4006e2:	ee7a aa86 	vadd.f32	s21, s21, s12
            .axis.z = Q.w * Q.w - 0.5f + Q.z * Q.z,
  4006e6:	ee27 7a07 	vmul.f32	s14, s14, s14
  4006ea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4006ee:	ee37 7a67 	vsub.f32	s14, s14, s15
  4006f2:	ee69 9aa9 	vmul.f32	s19, s19, s19
  4006f6:	ee77 9a29 	vadd.f32	s19, s14, s19
    ahrs->accelerometerIgnored = true;
  4006fa:	2301      	movs	r3, #1
  4006fc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  400700:	ed9d 8a1c 	vldr	s16, [sp, #112]	; 0x70
  400704:	ed9d aa1d 	vldr	s20, [sp, #116]	; 0x74
  400708:	eddd 8a1e 	vldr	s17, [sp, #120]	; 0x78
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
  40070c:	eeb5 aa40 	vcmp.f32	s20, #0.0
  400710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400714:	bf18      	it	ne
  400716:	2300      	movne	r3, #0
  400718:	eeb5 8a40 	vcmp.f32	s16, #0.0
  40071c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(accelerometer) == false) {
  400720:	f003 0301 	and.w	r3, r3, #1
  400724:	bf18      	it	ne
  400726:	2300      	movne	r3, #0
  400728:	b38b      	cbz	r3, 40078e <FusionAhrsUpdate+0x126>
  40072a:	eef5 8a40 	vcmp.f32	s17, #0.0
  40072e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400732:	d12c      	bne.n	40078e <FusionAhrsUpdate+0x126>
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400734:	ed9f 8ae8 	vldr	s16, [pc, #928]	; 400ad8 <FusionAhrsUpdate+0x470>
  400738:	eef0 8a48 	vmov.f32	s17, s16
  40073c:	eeb0 aa48 	vmov.f32	s20, s16
    ahrs->magnetometerIgnored = true;
  400740:	2301      	movs	r3, #1
  400742:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
  400746:	eddd ba1f 	vldr	s23, [sp, #124]	; 0x7c
  40074a:	ed9d ca20 	vldr	s24, [sp, #128]	; 0x80
  40074e:	eddd ca21 	vldr	s25, [sp, #132]	; 0x84
  400752:	eeb5 ca40 	vcmp.f32	s24, #0.0
  400756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40075a:	bf18      	it	ne
  40075c:	2300      	movne	r3, #0
  40075e:	eef5 ba40 	vcmp.f32	s23, #0.0
  400762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(magnetometer) == false) {
  400766:	f003 0301 	and.w	r3, r3, #1
  40076a:	bf18      	it	ne
  40076c:	2300      	movne	r3, #0
  40076e:	2b00      	cmp	r3, #0
  400770:	f000 8089 	beq.w	400886 <FusionAhrsUpdate+0x21e>
  400774:	eef5 ca40 	vcmp.f32	s25, #0.0
  400778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40077c:	f040 8083 	bne.w	400886 <FusionAhrsUpdate+0x21e>
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  400780:	eddf 9ad5 	vldr	s19, [pc, #852]	; 400ad8 <FusionAhrsUpdate+0x470>
  400784:	eef0 6a69 	vmov.f32	s13, s19
  400788:	eeb0 7a69 	vmov.f32	s14, s19
  40078c:	e10d      	b.n	4009aa <FusionAhrsUpdate+0x342>
        if (ahrs->accelerationRejectionTimer > ahrs->settings.rejectionTimeout) {
  40078e:	6d62      	ldr	r2, [r4, #84]	; 0x54
  400790:	68e3      	ldr	r3, [r4, #12]
  400792:	429a      	cmp	r2, r3
  400794:	d859      	bhi.n	40084a <FusionAhrsUpdate+0x1e2>
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  400796:	ee68 7a08 	vmul.f32	s15, s16, s16
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  40079a:	ee2a 7a0a 	vmul.f32	s14, s20, s20
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40079e:	ee77 7a87 	vadd.f32	s15, s15, s14
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
  4007a2:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4007a6:	ee77 7a87 	vadd.f32	s15, s15, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  4007aa:	4bcc      	ldr	r3, [pc, #816]	; (400adc <FusionAhrsUpdate+0x474>)
  4007ac:	ee17 2a90 	vmov	r2, s15
  4007b0:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  4007b4:	ee06 3a90 	vmov	s13, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  4007b8:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 400ae0 <FusionAhrsUpdate+0x478>
  4007bc:	ee67 7a87 	vmul.f32	s15, s15, s14
  4007c0:	ee67 7aa6 	vmul.f32	s15, s15, s13
  4007c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
  4007c8:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 400ae4 <FusionAhrsUpdate+0x47c>
  4007cc:	ee77 7a67 	vsub.f32	s15, s14, s15
  4007d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
    result.axis.x = vector.axis.x * scalar;
  4007d4:	ee28 8a27 	vmul.f32	s16, s16, s15
    result.axis.y = vector.axis.y * scalar;
  4007d8:	ee2a 6a27 	vmul.f32	s12, s20, s15
    result.axis.z = vector.axis.z * scalar;
  4007dc:	ee68 8aa7 	vmul.f32	s17, s17, s15
    result.axis.x = A.y * B.z - A.z * B.y;
  4007e0:	ee29 7a86 	vmul.f32	s14, s19, s12
  4007e4:	ee6a 7aa8 	vmul.f32	s15, s21, s17
  4007e8:	ee37 aa67 	vsub.f32	s20, s14, s15
    result.axis.y = A.z * B.x - A.x * B.z;
  4007ec:	ee6b 8a28 	vmul.f32	s17, s22, s17
  4007f0:	ee69 6a88 	vmul.f32	s13, s19, s16
  4007f4:	ee78 8ae6 	vsub.f32	s17, s17, s13
    result.axis.z = A.x * B.y - A.y * B.x;
  4007f8:	ee2a 8a88 	vmul.f32	s16, s21, s16
  4007fc:	ee2b 6a06 	vmul.f32	s12, s22, s12
  400800:	ee38 8a46 	vsub.f32	s16, s16, s12
        ahrs->halfAccelerometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(accelerometer), halfGravity);
  400804:	ed84 aa0e 	vstr	s20, [r4, #56]	; 0x38
  400808:	edc4 8a0f 	vstr	s17, [r4, #60]	; 0x3c
  40080c:	ed84 8a10 	vstr	s16, [r4, #64]	; 0x40
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection)) {
  400810:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
  400814:	b973      	cbnz	r3, 400834 <FusionAhrsUpdate+0x1cc>
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  400816:	ee6a 7a0a 	vmul.f32	s15, s20, s20
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  40081a:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40081e:	ee77 7a87 	vadd.f32	s15, s15, s14
  400822:	ee48 7a08 	vmla.f32	s15, s16, s16
  400826:	ed94 7a01 	vldr	s14, [r4, #4]
  40082a:	eef4 7ac7 	vcmpe.f32	s15, s14
  40082e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400832:	d81e      	bhi.n	400872 <FusionAhrsUpdate+0x20a>
            ahrs->accelerometerIgnored = false;
  400834:	2300      	movs	r3, #0
  400836:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
            ahrs->accelerationRejectionTimer -= ahrs->accelerationRejectionTimer >= 10 ? 10 : 0;
  40083a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40083c:	2b09      	cmp	r3, #9
  40083e:	bf8c      	ite	hi
  400840:	220a      	movhi	r2, #10
  400842:	2200      	movls	r2, #0
  400844:	1a9b      	subs	r3, r3, r2
  400846:	6563      	str	r3, [r4, #84]	; 0x54
  400848:	e77a      	b.n	400740 <FusionAhrsUpdate+0xd8>
            const FusionQuaternion quaternion = ahrs->quaternion;
  40084a:	ae07      	add	r6, sp, #28
  40084c:	f104 0510 	add.w	r5, r4, #16
  400850:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400854:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
            FusionAhrsReset(ahrs);
  400858:	4620      	mov	r0, r4
  40085a:	4ba3      	ldr	r3, [pc, #652]	; (400ae8 <FusionAhrsUpdate+0x480>)
  40085c:	4798      	blx	r3
            ahrs->quaternion = quaternion;
  40085e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  400862:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
            ahrs->accelerationRejectionTimer = 0;
  400866:	2300      	movs	r3, #0
  400868:	6563      	str	r3, [r4, #84]	; 0x54
            ahrs->accelerationRejectionTimeout = true;
  40086a:	2301      	movs	r3, #1
  40086c:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
  400870:	e791      	b.n	400796 <FusionAhrsUpdate+0x12e>
            ahrs->accelerationRejectionTimer++;
  400872:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400874:	3301      	adds	r3, #1
  400876:	6563      	str	r3, [r4, #84]	; 0x54
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400878:	ed9f 8a97 	vldr	s16, [pc, #604]	; 400ad8 <FusionAhrsUpdate+0x470>
  40087c:	eef0 8a48 	vmov.f32	s17, s16
  400880:	eeb0 aa48 	vmov.f32	s20, s16
  400884:	e75c      	b.n	400740 <FusionAhrsUpdate+0xd8>
        ahrs->magneticRejectionTimeout = false;
  400886:	2300      	movs	r3, #0
  400888:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
        if (ahrs->magneticRejectionTimer > ahrs->settings.rejectionTimeout) {
  40088c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
  40088e:	68e3      	ldr	r3, [r4, #12]
  400890:	429a      	cmp	r2, r3
  400892:	f200 812d 	bhi.w	400af0 <FusionAhrsUpdate+0x488>
                .axis.x = Q.x * Q.y + Q.w * Q.z,
  400896:	edd4 6a05 	vldr	s13, [r4, #20]
  40089a:	ed94 7a06 	vldr	s14, [r4, #24]
  40089e:	edd4 4a04 	vldr	s9, [r4, #16]
  4008a2:	edd4 5a07 	vldr	s11, [r4, #28]
  4008a6:	ee26 5a87 	vmul.f32	s10, s13, s14
  4008aa:	ee64 7aa5 	vmul.f32	s15, s9, s11
  4008ae:	ee35 5a27 	vadd.f32	s10, s10, s15
                .axis.y = Q.w * Q.w - 0.5f + Q.y * Q.y,
  4008b2:	ee64 7aa4 	vmul.f32	s15, s9, s9
  4008b6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
  4008ba:	ee77 7ac6 	vsub.f32	s15, s15, s12
  4008be:	ee27 6a07 	vmul.f32	s12, s14, s14
  4008c2:	ee37 6a86 	vadd.f32	s12, s15, s12
                .axis.z = Q.y * Q.z - Q.w * Q.x
  4008c6:	ee27 7a25 	vmul.f32	s14, s14, s11
  4008ca:	ee66 6aa4 	vmul.f32	s13, s13, s9
  4008ce:	ee77 4a66 	vsub.f32	s9, s14, s13
    result.axis.x = A.y * B.z - A.z * B.y;
  4008d2:	ee6a 5aac 	vmul.f32	s11, s21, s25
  4008d6:	ee69 7a8c 	vmul.f32	s15, s19, s24
  4008da:	ee75 5ae7 	vsub.f32	s11, s11, s15
    result.axis.y = A.z * B.x - A.x * B.z;
  4008de:	ee69 9aab 	vmul.f32	s19, s19, s23
  4008e2:	ee6b ca2c 	vmul.f32	s25, s22, s25
  4008e6:	ee79 9aec 	vsub.f32	s19, s19, s25
    result.axis.z = A.x * B.y - A.y * B.x;
  4008ea:	ee6b 6a0c 	vmul.f32	s13, s22, s24
  4008ee:	ee6a 7aab 	vmul.f32	s15, s21, s23
  4008f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  4008f6:	ee25 7aa5 	vmul.f32	s14, s11, s11
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  4008fa:	ee69 7aa9 	vmul.f32	s15, s19, s19
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4008fe:	ee37 7a27 	vadd.f32	s14, s14, s15
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
  400902:	ee66 7aa6 	vmul.f32	s15, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400906:	ee37 7a27 	vadd.f32	s14, s14, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  40090a:	4b74      	ldr	r3, [pc, #464]	; (400adc <FusionAhrsUpdate+0x474>)
  40090c:	ee17 2a10 	vmov	r2, s14
  400910:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400914:	ee04 3a10 	vmov	s8, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400918:	eddf 7a71 	vldr	s15, [pc, #452]	; 400ae0 <FusionAhrsUpdate+0x478>
  40091c:	ee27 7a27 	vmul.f32	s14, s14, s15
  400920:	ee27 7a04 	vmul.f32	s14, s14, s8
  400924:	ee27 7a04 	vmul.f32	s14, s14, s8
  400928:	eddf 7a6e 	vldr	s15, [pc, #440]	; 400ae4 <FusionAhrsUpdate+0x47c>
  40092c:	ee77 7ac7 	vsub.f32	s15, s15, s14
  400930:	ee67 7a84 	vmul.f32	s15, s15, s8
    result.axis.x = vector.axis.x * scalar;
  400934:	ee67 5aa5 	vmul.f32	s11, s15, s11
    result.axis.y = vector.axis.y * scalar;
  400938:	ee67 9aa9 	vmul.f32	s19, s15, s19
    result.axis.z = vector.axis.z * scalar;
  40093c:	ee67 7aa6 	vmul.f32	s15, s15, s13
    result.axis.x = A.y * B.z - A.z * B.y;
  400940:	ee24 7aa9 	vmul.f32	s14, s9, s19
  400944:	ee66 6a27 	vmul.f32	s13, s12, s15
  400948:	ee37 7a66 	vsub.f32	s14, s14, s13
    result.axis.y = A.z * B.x - A.x * B.z;
  40094c:	ee65 7a27 	vmul.f32	s15, s10, s15
  400950:	ee64 6aa5 	vmul.f32	s13, s9, s11
  400954:	ee77 6ae6 	vsub.f32	s13, s15, s13
    result.axis.z = A.x * B.y - A.y * B.x;
  400958:	ee66 7a25 	vmul.f32	s15, s12, s11
  40095c:	ee65 9a29 	vmul.f32	s19, s10, s19
  400960:	ee77 9ae9 	vsub.f32	s19, s15, s19
        ahrs->halfMagnetometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfWest);
  400964:	ed84 7a11 	vstr	s14, [r4, #68]	; 0x44
  400968:	edc4 6a12 	vstr	s13, [r4, #72]	; 0x48
  40096c:	edc4 9a13 	vstr	s19, [r4, #76]	; 0x4c
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection)) {
  400970:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
  400974:	b97b      	cbnz	r3, 400996 <FusionAhrsUpdate+0x32e>
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  400976:	ee67 7a07 	vmul.f32	s15, s14, s14
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  40097a:	ee26 6aa6 	vmul.f32	s12, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40097e:	ee77 7a86 	vadd.f32	s15, s15, s12
  400982:	ee49 7aa9 	vmla.f32	s15, s19, s19
  400986:	ed94 6a02 	vldr	s12, [r4, #8]
  40098a:	eef4 7ac6 	vcmpe.f32	s15, s12
  40098e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400992:	f200 80c8 	bhi.w	400b26 <FusionAhrsUpdate+0x4be>
            ahrs->magnetometerIgnored = false;
  400996:	2300      	movs	r3, #0
  400998:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
            ahrs->magneticRejectionTimer -= ahrs->magneticRejectionTimer >= 10 ? 10 : 0;
  40099c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  40099e:	2b09      	cmp	r3, #9
  4009a0:	bf8c      	ite	hi
  4009a2:	220a      	movhi	r2, #10
  4009a4:	2200      	movls	r2, #0
  4009a6:	1a9b      	subs	r3, r3, r2
  4009a8:	65e3      	str	r3, [r4, #92]	; 0x5c
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
  4009aa:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
  4009ae:	ee37 7a0a 	vadd.f32	s14, s14, s20
    result.axis.x = vector.axis.x * scalar;
  4009b2:	ee27 7a27 	vmul.f32	s14, s14, s15
  4009b6:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 400aec <FusionAhrsUpdate+0x484>
  4009ba:	eddd 5a03 	vldr	s11, [sp, #12]
  4009be:	ee65 5a86 	vmul.f32	s11, s11, s12
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
  4009c2:	ee37 7a25 	vadd.f32	s14, s14, s11
    result.axis.x = vector.axis.x * scalar;
  4009c6:	ee27 7a09 	vmul.f32	s14, s14, s18
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
  4009ca:	ee78 6aa6 	vadd.f32	s13, s17, s13
    result.axis.y = vector.axis.y * scalar;
  4009ce:	ee66 6aa7 	vmul.f32	s13, s13, s15
  4009d2:	eddd 8a04 	vldr	s17, [sp, #16]
  4009d6:	ee68 8a86 	vmul.f32	s17, s17, s12
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
  4009da:	ee76 6aa8 	vadd.f32	s13, s13, s17
    result.axis.y = vector.axis.y * scalar;
  4009de:	ee66 6a89 	vmul.f32	s13, s13, s18
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
  4009e2:	ee38 8a29 	vadd.f32	s16, s16, s19
    result.axis.z = vector.axis.z * scalar;
  4009e6:	ee28 8a27 	vmul.f32	s16, s16, s15
  4009ea:	eddd 7a05 	vldr	s15, [sp, #20]
  4009ee:	ee67 7a86 	vmul.f32	s15, s15, s12
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
  4009f2:	ee38 8a27 	vadd.f32	s16, s16, s15
    result.axis.z = vector.axis.z * scalar;
  4009f6:	ee68 7a09 	vmul.f32	s15, s16, s18
  4009fa:	ed94 3a04 	vldr	s6, [r4, #16]
  4009fe:	edd4 3a05 	vldr	s7, [r4, #20]
  400a02:	ed94 4a06 	vldr	s8, [r4, #24]
  400a06:	ed94 5a07 	vldr	s10, [r4, #28]
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
#define Q quaternion.element
#define V vector.axis
    FusionQuaternion result;
    result.element.w = -Q.x * V.x - Q.y * V.y - Q.z * V.z;
  400a0a:	ee63 5ac7 	vnmul.f32	s11, s7, s14
  400a0e:	ee26 6a84 	vmul.f32	s12, s13, s8
  400a12:	ee75 5ac6 	vsub.f32	s11, s11, s12
  400a16:	ee27 6a85 	vmul.f32	s12, s15, s10
  400a1a:	ee75 5ac6 	vsub.f32	s11, s11, s12
    result.element.w = quaternionA.element.w + quaternionB.element.w;
  400a1e:	ee75 5a83 	vadd.f32	s11, s11, s6
    result.element.x = Q.w * V.x + Q.y * V.z - Q.z * V.y;
  400a22:	ee67 4a03 	vmul.f32	s9, s14, s6
  400a26:	ee27 6a84 	vmul.f32	s12, s15, s8
  400a2a:	ee74 4a86 	vadd.f32	s9, s9, s12
  400a2e:	ee26 6a85 	vmul.f32	s12, s13, s10
  400a32:	ee74 4ac6 	vsub.f32	s9, s9, s12
    result.element.x = quaternionA.element.x + quaternionB.element.x;
  400a36:	ee74 4aa3 	vadd.f32	s9, s9, s7
    result.element.y = Q.w * V.y - Q.x * V.z + Q.z * V.x;
  400a3a:	ee26 6a83 	vmul.f32	s12, s13, s6
  400a3e:	ee67 2aa3 	vmul.f32	s5, s15, s7
  400a42:	ee36 6a62 	vsub.f32	s12, s12, s5
  400a46:	ee67 2a05 	vmul.f32	s5, s14, s10
  400a4a:	ee36 6a22 	vadd.f32	s12, s12, s5
    result.element.y = quaternionA.element.y + quaternionB.element.y;
  400a4e:	ee36 6a04 	vadd.f32	s12, s12, s8
    result.element.z = Q.w * V.z + Q.x * V.y - Q.y * V.x;
  400a52:	ee67 7a83 	vmul.f32	s15, s15, s6
  400a56:	ee66 6aa3 	vmul.f32	s13, s13, s7
  400a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
  400a5e:	ee27 7a04 	vmul.f32	s14, s14, s8
  400a62:	ee77 7ac7 	vsub.f32	s15, s15, s14
    result.element.z = quaternionA.element.z + quaternionB.element.z;
  400a66:	ee77 7a85 	vadd.f32	s15, s15, s10
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
  400a6a:	ee25 7aa5 	vmul.f32	s14, s11, s11
  400a6e:	ee64 6aa4 	vmul.f32	s13, s9, s9
  400a72:	ee37 7a26 	vadd.f32	s14, s14, s13
  400a76:	ee66 6a06 	vmul.f32	s13, s12, s12
  400a7a:	ee37 7a26 	vadd.f32	s14, s14, s13
  400a7e:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400a82:	ee37 7a26 	vadd.f32	s14, s14, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400a86:	4b15      	ldr	r3, [pc, #84]	; (400adc <FusionAhrsUpdate+0x474>)
  400a88:	ee17 2a10 	vmov	r2, s14
  400a8c:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400a90:	ee05 3a10 	vmov	s10, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400a94:	eddf 6a12 	vldr	s13, [pc, #72]	; 400ae0 <FusionAhrsUpdate+0x478>
  400a98:	ee27 7a26 	vmul.f32	s14, s14, s13
  400a9c:	ee27 7a05 	vmul.f32	s14, s14, s10
  400aa0:	ee27 7a05 	vmul.f32	s14, s14, s10
  400aa4:	eddf 6a0f 	vldr	s13, [pc, #60]	; 400ae4 <FusionAhrsUpdate+0x47c>
  400aa8:	ee36 7ac7 	vsub.f32	s14, s13, s14
  400aac:	ee27 7a05 	vmul.f32	s14, s14, s10
#endif
    FusionQuaternion normalisedQuaternion;
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
  400ab0:	ee67 5a25 	vmul.f32	s11, s14, s11
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
  400ab4:	edc4 5a04 	vstr	s11, [r4, #16]
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
  400ab8:	ee67 6a24 	vmul.f32	s13, s14, s9
  400abc:	edc4 6a05 	vstr	s13, [r4, #20]
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
  400ac0:	ee27 6a06 	vmul.f32	s12, s14, s12
  400ac4:	ed84 6a06 	vstr	s12, [r4, #24]
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
  400ac8:	ee27 7a27 	vmul.f32	s14, s14, s15
  400acc:	ed84 7a07 	vstr	s14, [r4, #28]
}
  400ad0:	b00e      	add	sp, #56	; 0x38
  400ad2:	ecbd 8b0a 	vpop	{d8-d12}
  400ad6:	bd70      	pop	{r4, r5, r6, pc}
  400ad8:	00000000 	.word	0x00000000
  400adc:	5f1f1412 	.word	0x5f1f1412
  400ae0:	3f36d312 	.word	0x3f36d312
  400ae4:	3fd851ff 	.word	0x3fd851ff
  400ae8:	00400409 	.word	0x00400409
  400aec:	3c0efa35 	.word	0x3c0efa35
            FusionAhrsSetHeading(ahrs, FusionCompassCalculateHeading(halfGravity, magnetometer));
  400af0:	ed8d ba0b 	vstr	s22, [sp, #44]	; 0x2c
  400af4:	edcd aa0c 	vstr	s21, [sp, #48]	; 0x30
  400af8:	edcd 9a0d 	vstr	s19, [sp, #52]	; 0x34
  400afc:	ab20      	add	r3, sp, #128	; 0x80
  400afe:	e893 0003 	ldmia.w	r3, {r0, r1}
  400b02:	e88d 0003 	stmia.w	sp, {r0, r1}
  400b06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  400b08:	aa0e      	add	r2, sp, #56	; 0x38
  400b0a:	e912 0007 	ldmdb	r2, {r0, r1, r2}
  400b0e:	4d0b      	ldr	r5, [pc, #44]	; (400b3c <FusionAhrsUpdate+0x4d4>)
  400b10:	47a8      	blx	r5
  400b12:	4601      	mov	r1, r0
  400b14:	4620      	mov	r0, r4
  400b16:	4b0a      	ldr	r3, [pc, #40]	; (400b40 <FusionAhrsUpdate+0x4d8>)
  400b18:	4798      	blx	r3
            ahrs->magneticRejectionTimer = 0;
  400b1a:	2300      	movs	r3, #0
  400b1c:	65e3      	str	r3, [r4, #92]	; 0x5c
            ahrs->magneticRejectionTimeout = true;
  400b1e:	2301      	movs	r3, #1
  400b20:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
  400b24:	e6b7      	b.n	400896 <FusionAhrsUpdate+0x22e>
            ahrs->magneticRejectionTimer++;
  400b26:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  400b28:	3301      	adds	r3, #1
  400b2a:	65e3      	str	r3, [r4, #92]	; 0x5c
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  400b2c:	eddf 9a05 	vldr	s19, [pc, #20]	; 400b44 <FusionAhrsUpdate+0x4dc>
  400b30:	eef0 6a69 	vmov.f32	s13, s19
  400b34:	eeb0 7a69 	vmov.f32	s14, s19
  400b38:	e737      	b.n	4009aa <FusionAhrsUpdate+0x342>
  400b3a:	bf00      	nop
  400b3c:	00400ba5 	.word	0x00400ba5
  400b40:	00400551 	.word	0x00400551
  400b44:	00000000 	.word	0x00000000

00400b48 <FusionAhrsUpdateNoMagnetometer>:
void FusionAhrsUpdateNoMagnetometer(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const float deltaTime) {
  400b48:	b530      	push	{r4, r5, lr}
  400b4a:	b091      	sub	sp, #68	; 0x44
  400b4c:	4605      	mov	r5, r0
  400b4e:	ac09      	add	r4, sp, #36	; 0x24
  400b50:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    FusionAhrsUpdate(ahrs, gyroscope, accelerometer, FUSION_VECTOR_ZERO, deltaTime);
  400b54:	2300      	movs	r3, #0
  400b56:	930d      	str	r3, [sp, #52]	; 0x34
  400b58:	930e      	str	r3, [sp, #56]	; 0x38
  400b5a:	930f      	str	r3, [sp, #60]	; 0x3c
  400b5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  400b5e:	9306      	str	r3, [sp, #24]
  400b60:	ab03      	add	r3, sp, #12
  400b62:	aa10      	add	r2, sp, #64	; 0x40
  400b64:	e912 0007 	ldmdb	r2, {r0, r1, r2}
  400b68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  400b6c:	ab14      	add	r3, sp, #80	; 0x50
  400b6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400b72:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400b76:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
  400b7a:	4628      	mov	r0, r5
  400b7c:	4c07      	ldr	r4, [pc, #28]	; (400b9c <FusionAhrsUpdateNoMagnetometer+0x54>)
  400b7e:	47a0      	blx	r4
    if ((ahrs->initialising == true) && (ahrs->accelerationRejectionTimeout == false)) {
  400b80:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
  400b84:	b113      	cbz	r3, 400b8c <FusionAhrsUpdateNoMagnetometer+0x44>
  400b86:	f895 3058 	ldrb.w	r3, [r5, #88]	; 0x58
  400b8a:	b10b      	cbz	r3, 400b90 <FusionAhrsUpdateNoMagnetometer+0x48>
}
  400b8c:	b011      	add	sp, #68	; 0x44
  400b8e:	bd30      	pop	{r4, r5, pc}
        FusionAhrsSetHeading(ahrs, 0.0f);
  400b90:	2100      	movs	r1, #0
  400b92:	4628      	mov	r0, r5
  400b94:	4b02      	ldr	r3, [pc, #8]	; (400ba0 <FusionAhrsUpdateNoMagnetometer+0x58>)
  400b96:	4798      	blx	r3
}
  400b98:	e7f8      	b.n	400b8c <FusionAhrsUpdateNoMagnetometer+0x44>
  400b9a:	bf00      	nop
  400b9c:	00400669 	.word	0x00400669
  400ba0:	00400551 	.word	0x00400551

00400ba4 <FusionCompassCalculateHeading>:
 * @brief Calculates the heading relative to magnetic north.
 * @param accelerometer Accelerometer measurement in any calibrated units.
 * @param magnetometer Magnetometer measurement in any calibrated units.
 * @return Heading angle in degrees.
 */
float FusionCompassCalculateHeading(const FusionVector accelerometer, const FusionVector magnetometer) {
  400ba4:	b082      	sub	sp, #8
  400ba6:	b500      	push	{lr}
  400ba8:	b085      	sub	sp, #20
  400baa:	f10d 0e10 	add.w	lr, sp, #16
  400bae:	e90e 0007 	stmdb	lr, {r0, r1, r2}
  400bb2:	9307      	str	r3, [sp, #28]
  400bb4:	eddd 3a01 	vldr	s7, [sp, #4]
  400bb8:	eddd 6a02 	vldr	s13, [sp, #8]
  400bbc:	ed9d 4a03 	vldr	s8, [sp, #12]
  400bc0:	eddd 7a07 	vldr	s15, [sp, #28]
  400bc4:	ed9d 5a08 	vldr	s10, [sp, #32]
  400bc8:	ed9d 6a09 	vldr	s12, [sp, #36]	; 0x24
    result.axis.x = A.y * B.z - A.z * B.y;
  400bcc:	ee66 5a26 	vmul.f32	s11, s12, s13
  400bd0:	ee24 7a05 	vmul.f32	s14, s8, s10
  400bd4:	ee75 5ac7 	vsub.f32	s11, s11, s14
    result.axis.y = A.z * B.x - A.x * B.z;
  400bd8:	ee24 7a27 	vmul.f32	s14, s8, s15
  400bdc:	ee26 6a23 	vmul.f32	s12, s12, s7
  400be0:	ee37 6a46 	vsub.f32	s12, s14, s12
    result.axis.z = A.x * B.y - A.y * B.x;
  400be4:	ee25 5a23 	vmul.f32	s10, s10, s7
  400be8:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400bec:	ee35 5a67 	vsub.f32	s10, s10, s15
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  400bf0:	ee25 7aa5 	vmul.f32	s14, s11, s11
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  400bf4:	ee66 7a06 	vmul.f32	s15, s12, s12
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400bf8:	ee37 7a27 	vadd.f32	s14, s14, s15
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
  400bfc:	ee65 7a05 	vmul.f32	s15, s10, s10
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400c00:	ee37 7a27 	vadd.f32	s14, s14, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400c04:	4b2d      	ldr	r3, [pc, #180]	; (400cbc <FusionCompassCalculateHeading+0x118>)
  400c06:	ee17 2a10 	vmov	r2, s14
  400c0a:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400c0e:	ee03 2a10 	vmov	s6, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400c12:	eddf 2a2b 	vldr	s5, [pc, #172]	; 400cc0 <FusionCompassCalculateHeading+0x11c>
  400c16:	ee27 7a22 	vmul.f32	s14, s14, s5
  400c1a:	ee27 7a03 	vmul.f32	s14, s14, s6
  400c1e:	ee27 7a03 	vmul.f32	s14, s14, s6
  400c22:	eddf 4a28 	vldr	s9, [pc, #160]	; 400cc4 <FusionCompassCalculateHeading+0x120>
  400c26:	ee34 7ac7 	vsub.f32	s14, s9, s14
  400c2a:	ee67 7a03 	vmul.f32	s15, s14, s6
    result.axis.x = vector.axis.x * scalar;
  400c2e:	ee67 5aa5 	vmul.f32	s11, s15, s11
    result.axis.y = vector.axis.y * scalar;
  400c32:	ee27 6a86 	vmul.f32	s12, s15, s12
    result.axis.z = vector.axis.z * scalar;
  400c36:	ee67 7a85 	vmul.f32	s15, s15, s10
    result.axis.x = A.y * B.z - A.z * B.y;
  400c3a:	ee24 5a06 	vmul.f32	s10, s8, s12
  400c3e:	ee26 7aa7 	vmul.f32	s14, s13, s15
  400c42:	ee35 5a47 	vsub.f32	s10, s10, s14
    result.axis.y = A.z * B.x - A.x * B.z;
  400c46:	ee67 7aa3 	vmul.f32	s15, s15, s7
  400c4a:	ee24 4a25 	vmul.f32	s8, s8, s11
  400c4e:	ee77 7ac4 	vsub.f32	s15, s15, s8
    result.axis.z = A.x * B.y - A.y * B.x;
  400c52:	ee66 6aa5 	vmul.f32	s13, s13, s11
  400c56:	ee26 6a23 	vmul.f32	s12, s12, s7
  400c5a:	ee76 6ac6 	vsub.f32	s13, s13, s12
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  400c5e:	ee25 7a05 	vmul.f32	s14, s10, s10
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  400c62:	ee67 7aa7 	vmul.f32	s15, s15, s15
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400c66:	ee77 7a27 	vadd.f32	s15, s14, s15
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
  400c6a:	ee66 6aa6 	vmul.f32	s13, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400c72:	ee17 2a90 	vmov	r2, s15
  400c76:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400c7a:	ee07 3a10 	vmov	s14, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400c7e:	ee67 7aa2 	vmul.f32	s15, s15, s5
  400c82:	ee67 7a87 	vmul.f32	s15, s15, s14
  400c86:	ee67 7a87 	vmul.f32	s15, s15, s14
  400c8a:	ee74 7ae7 	vsub.f32	s15, s9, s15
  400c8e:	ee67 7a87 	vmul.f32	s15, s15, s14

    // Compute direction of magnetic north (Earth's x axis)
    const FusionVector magneticNorth = FusionVectorNormalise(FusionVectorCrossProduct(magneticWest, accelerometer));

    // Calculate angular heading relative to magnetic north
    return FusionRadiansToDegrees(atan2f(magneticWest.axis.x, magneticNorth.axis.x));
  400c92:	ee67 7a85 	vmul.f32	s15, s15, s10
  400c96:	ee17 1a90 	vmov	r1, s15
  400c9a:	ee15 0a90 	vmov	r0, s11
  400c9e:	4b0a      	ldr	r3, [pc, #40]	; (400cc8 <FusionCompassCalculateHeading+0x124>)
  400ca0:	4798      	blx	r3
}
  400ca2:	eddf 7a0a 	vldr	s15, [pc, #40]	; 400ccc <FusionCompassCalculateHeading+0x128>
  400ca6:	ee07 0a10 	vmov	s14, r0
  400caa:	ee67 7a27 	vmul.f32	s15, s14, s15
  400cae:	ee17 0a90 	vmov	r0, s15
  400cb2:	b005      	add	sp, #20
  400cb4:	f85d eb04 	ldr.w	lr, [sp], #4
  400cb8:	b002      	add	sp, #8
  400cba:	4770      	bx	lr
  400cbc:	5f1f1412 	.word	0x5f1f1412
  400cc0:	3f36d312 	.word	0x3f36d312
  400cc4:	3fd851ff 	.word	0x3fd851ff
  400cc8:	00403d25 	.word	0x00403d25
  400ccc:	42652ee0 	.word	0x42652ee0

00400cd0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400cd0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400cd2:	4810      	ldr	r0, [pc, #64]	; (400d14 <sysclk_init+0x44>)
  400cd4:	4b10      	ldr	r3, [pc, #64]	; (400d18 <sysclk_init+0x48>)
  400cd6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400cd8:	213e      	movs	r1, #62	; 0x3e
  400cda:	2000      	movs	r0, #0
  400cdc:	4b0f      	ldr	r3, [pc, #60]	; (400d1c <sysclk_init+0x4c>)
  400cde:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400ce0:	4c0f      	ldr	r4, [pc, #60]	; (400d20 <sysclk_init+0x50>)
  400ce2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ce4:	2800      	cmp	r0, #0
  400ce6:	d0fc      	beq.n	400ce2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ce8:	4b0e      	ldr	r3, [pc, #56]	; (400d24 <sysclk_init+0x54>)
  400cea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400cec:	4a0e      	ldr	r2, [pc, #56]	; (400d28 <sysclk_init+0x58>)
  400cee:	4b0f      	ldr	r3, [pc, #60]	; (400d2c <sysclk_init+0x5c>)
  400cf0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400cf2:	4c0f      	ldr	r4, [pc, #60]	; (400d30 <sysclk_init+0x60>)
  400cf4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400cf6:	2800      	cmp	r0, #0
  400cf8:	d0fc      	beq.n	400cf4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400cfa:	2002      	movs	r0, #2
  400cfc:	4b0d      	ldr	r3, [pc, #52]	; (400d34 <sysclk_init+0x64>)
  400cfe:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400d00:	2000      	movs	r0, #0
  400d02:	4b0d      	ldr	r3, [pc, #52]	; (400d38 <sysclk_init+0x68>)
  400d04:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d06:	4b0d      	ldr	r3, [pc, #52]	; (400d3c <sysclk_init+0x6c>)
  400d08:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d0a:	4802      	ldr	r0, [pc, #8]	; (400d14 <sysclk_init+0x44>)
  400d0c:	4b02      	ldr	r3, [pc, #8]	; (400d18 <sysclk_init+0x48>)
  400d0e:	4798      	blx	r3
  400d10:	bd10      	pop	{r4, pc}
  400d12:	bf00      	nop
  400d14:	11e1a300 	.word	0x11e1a300
  400d18:	00401565 	.word	0x00401565
  400d1c:	00401181 	.word	0x00401181
  400d20:	004011d5 	.word	0x004011d5
  400d24:	004011e5 	.word	0x004011e5
  400d28:	20183f01 	.word	0x20183f01
  400d2c:	400e0600 	.word	0x400e0600
  400d30:	004011f5 	.word	0x004011f5
  400d34:	004010e5 	.word	0x004010e5
  400d38:	0040111d 	.word	0x0040111d
  400d3c:	00401459 	.word	0x00401459

00400d40 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400d44:	b980      	cbnz	r0, 400d68 <_read+0x28>
  400d46:	460c      	mov	r4, r1
  400d48:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400d4a:	2a00      	cmp	r2, #0
  400d4c:	dd0f      	ble.n	400d6e <_read+0x2e>
  400d4e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400d50:	4e08      	ldr	r6, [pc, #32]	; (400d74 <_read+0x34>)
  400d52:	4d09      	ldr	r5, [pc, #36]	; (400d78 <_read+0x38>)
  400d54:	6830      	ldr	r0, [r6, #0]
  400d56:	4621      	mov	r1, r4
  400d58:	682b      	ldr	r3, [r5, #0]
  400d5a:	4798      	blx	r3
		ptr++;
  400d5c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400d5e:	42bc      	cmp	r4, r7
  400d60:	d1f8      	bne.n	400d54 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400d62:	4640      	mov	r0, r8
  400d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400d68:	f04f 38ff 	mov.w	r8, #4294967295
  400d6c:	e7f9      	b.n	400d62 <_read+0x22>
	for (; len > 0; --len) {
  400d6e:	4680      	mov	r8, r0
  400d70:	e7f7      	b.n	400d62 <_read+0x22>
  400d72:	bf00      	nop
  400d74:	20400bd0 	.word	0x20400bd0
  400d78:	20400bc8 	.word	0x20400bc8

00400d7c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400d7c:	3801      	subs	r0, #1
  400d7e:	2802      	cmp	r0, #2
  400d80:	d815      	bhi.n	400dae <_write+0x32>
{
  400d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d86:	460e      	mov	r6, r1
  400d88:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400d8a:	b19a      	cbz	r2, 400db4 <_write+0x38>
  400d8c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400d8e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400dc8 <_write+0x4c>
  400d92:	4f0c      	ldr	r7, [pc, #48]	; (400dc4 <_write+0x48>)
  400d94:	f8d8 0000 	ldr.w	r0, [r8]
  400d98:	f815 1b01 	ldrb.w	r1, [r5], #1
  400d9c:	683b      	ldr	r3, [r7, #0]
  400d9e:	4798      	blx	r3
  400da0:	2800      	cmp	r0, #0
  400da2:	db0a      	blt.n	400dba <_write+0x3e>
  400da4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400da6:	3c01      	subs	r4, #1
  400da8:	d1f4      	bne.n	400d94 <_write+0x18>
  400daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400dae:	f04f 30ff 	mov.w	r0, #4294967295
  400db2:	4770      	bx	lr
	for (; len != 0; --len) {
  400db4:	4610      	mov	r0, r2
  400db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400dba:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dc2:	bf00      	nop
  400dc4:	20400bcc 	.word	0x20400bcc
  400dc8:	20400bd0 	.word	0x20400bd0

00400dcc <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400dce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400dd2:	4b5c      	ldr	r3, [pc, #368]	; (400f44 <board_init+0x178>)
  400dd4:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400dd6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dda:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400dde:	4b5a      	ldr	r3, [pc, #360]	; (400f48 <board_init+0x17c>)
  400de0:	2200      	movs	r2, #0
  400de2:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400de6:	695a      	ldr	r2, [r3, #20]
  400de8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400dec:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400dee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400df2:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400df6:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400dfa:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400dfe:	f007 0007 	and.w	r0, r7, #7
  400e02:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400e04:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400e08:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400e0c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400e10:	f3bf 8f4f 	dsb	sy
  400e14:	f04f 34ff 	mov.w	r4, #4294967295
  400e18:	fa04 fc00 	lsl.w	ip, r4, r0
  400e1c:	fa06 f000 	lsl.w	r0, r6, r0
  400e20:	fa04 f40e 	lsl.w	r4, r4, lr
  400e24:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400e28:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400e2a:	463a      	mov	r2, r7
  400e2c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400e2e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400e32:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400e36:	3a01      	subs	r2, #1
  400e38:	4423      	add	r3, r4
  400e3a:	f1b2 3fff 	cmp.w	r2, #4294967295
  400e3e:	d1f6      	bne.n	400e2e <board_init+0x62>
        } while(sets--);
  400e40:	3e01      	subs	r6, #1
  400e42:	4460      	add	r0, ip
  400e44:	f1b6 3fff 	cmp.w	r6, #4294967295
  400e48:	d1ef      	bne.n	400e2a <board_init+0x5e>
  400e4a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400e4e:	4b3e      	ldr	r3, [pc, #248]	; (400f48 <board_init+0x17c>)
  400e50:	695a      	ldr	r2, [r3, #20]
  400e52:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400e56:	615a      	str	r2, [r3, #20]
  400e58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e5c:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400e60:	4a3a      	ldr	r2, [pc, #232]	; (400f4c <board_init+0x180>)
  400e62:	493b      	ldr	r1, [pc, #236]	; (400f50 <board_init+0x184>)
  400e64:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400e66:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400e6a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400e6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e70:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400e74:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400e78:	f022 0201 	bic.w	r2, r2, #1
  400e7c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400e80:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400e84:	f022 0201 	bic.w	r2, r2, #1
  400e88:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400e8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e90:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400e94:	200a      	movs	r0, #10
  400e96:	4c2f      	ldr	r4, [pc, #188]	; (400f54 <board_init+0x188>)
  400e98:	47a0      	blx	r4
  400e9a:	200b      	movs	r0, #11
  400e9c:	47a0      	blx	r4
  400e9e:	200c      	movs	r0, #12
  400ea0:	47a0      	blx	r4
  400ea2:	2010      	movs	r0, #16
  400ea4:	47a0      	blx	r4
  400ea6:	2011      	movs	r0, #17
  400ea8:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400eaa:	4b2b      	ldr	r3, [pc, #172]	; (400f58 <board_init+0x18c>)
  400eac:	f44f 7280 	mov.w	r2, #256	; 0x100
  400eb0:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400eb2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400eb6:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400eb8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400ebc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400ec0:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ec2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400ec6:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ec8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ecc:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400ece:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400ed0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400ed4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400ed6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400eda:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400edc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400ede:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ee2:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400ee4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ee8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400eec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400ef0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400ef4:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400ef6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400efa:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400efc:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400efe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f02:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f04:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f08:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f0a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f0c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f10:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f12:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400f14:	4a11      	ldr	r2, [pc, #68]	; (400f5c <board_init+0x190>)
  400f16:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400f1a:	f043 0310 	orr.w	r3, r3, #16
  400f1e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400f22:	4b0f      	ldr	r3, [pc, #60]	; (400f60 <board_init+0x194>)
  400f24:	2210      	movs	r2, #16
  400f26:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f28:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f2c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f2e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400f34:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f36:	4311      	orrs	r1, r2
  400f38:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400f3a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f3c:	4311      	orrs	r1, r2
  400f3e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f40:	605a      	str	r2, [r3, #4]
  400f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f44:	400e1850 	.word	0x400e1850
  400f48:	e000ed00 	.word	0xe000ed00
  400f4c:	400e0c00 	.word	0x400e0c00
  400f50:	5a00080c 	.word	0x5a00080c
  400f54:	00401205 	.word	0x00401205
  400f58:	400e1200 	.word	0x400e1200
  400f5c:	40088000 	.word	0x40088000
  400f60:	400e1000 	.word	0x400e1000

00400f64 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400f64:	6301      	str	r1, [r0, #48]	; 0x30
  400f66:	4770      	bx	lr

00400f68 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400f68:	6341      	str	r1, [r0, #52]	; 0x34
  400f6a:	4770      	bx	lr

00400f6c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400f6c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400f6e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400f72:	d03a      	beq.n	400fea <pio_set_peripheral+0x7e>
  400f74:	d813      	bhi.n	400f9e <pio_set_peripheral+0x32>
  400f76:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400f7a:	d025      	beq.n	400fc8 <pio_set_peripheral+0x5c>
  400f7c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400f80:	d10a      	bne.n	400f98 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400f82:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400f84:	4313      	orrs	r3, r2
  400f86:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400f88:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400f8a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400f8c:	400b      	ands	r3, r1
  400f8e:	ea23 0302 	bic.w	r3, r3, r2
  400f92:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400f94:	6042      	str	r2, [r0, #4]
  400f96:	4770      	bx	lr
	switch (ul_type) {
  400f98:	2900      	cmp	r1, #0
  400f9a:	d1fb      	bne.n	400f94 <pio_set_peripheral+0x28>
  400f9c:	4770      	bx	lr
  400f9e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400fa2:	d021      	beq.n	400fe8 <pio_set_peripheral+0x7c>
  400fa4:	d809      	bhi.n	400fba <pio_set_peripheral+0x4e>
  400fa6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400faa:	d1f3      	bne.n	400f94 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fac:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400fae:	4313      	orrs	r3, r2
  400fb0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400fb2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400fb4:	4313      	orrs	r3, r2
  400fb6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400fb8:	e7ec      	b.n	400f94 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400fba:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400fbe:	d013      	beq.n	400fe8 <pio_set_peripheral+0x7c>
  400fc0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400fc4:	d010      	beq.n	400fe8 <pio_set_peripheral+0x7c>
  400fc6:	e7e5      	b.n	400f94 <pio_set_peripheral+0x28>
{
  400fc8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fca:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400fcc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400fce:	43d3      	mvns	r3, r2
  400fd0:	4021      	ands	r1, r4
  400fd2:	461c      	mov	r4, r3
  400fd4:	4019      	ands	r1, r3
  400fd6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400fd8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fda:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400fdc:	400b      	ands	r3, r1
  400fde:	4023      	ands	r3, r4
  400fe0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400fe2:	6042      	str	r2, [r0, #4]
}
  400fe4:	f85d 4b04 	ldr.w	r4, [sp], #4
  400fe8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fea:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400fec:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400fee:	400b      	ands	r3, r1
  400ff0:	ea23 0302 	bic.w	r3, r3, r2
  400ff4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ff6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ff8:	4313      	orrs	r3, r2
  400ffa:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ffc:	e7ca      	b.n	400f94 <pio_set_peripheral+0x28>

00400ffe <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400ffe:	b410      	push	{r4}
  401000:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401002:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401004:	b94c      	cbnz	r4, 40101a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401006:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401008:	b14b      	cbz	r3, 40101e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40100a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40100c:	b94a      	cbnz	r2, 401022 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40100e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401010:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401012:	6001      	str	r1, [r0, #0]
}
  401014:	f85d 4b04 	ldr.w	r4, [sp], #4
  401018:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40101a:	6641      	str	r1, [r0, #100]	; 0x64
  40101c:	e7f4      	b.n	401008 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40101e:	6541      	str	r1, [r0, #84]	; 0x54
  401020:	e7f4      	b.n	40100c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401022:	6301      	str	r1, [r0, #48]	; 0x30
  401024:	e7f4      	b.n	401010 <pio_set_output+0x12>

00401026 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401026:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401028:	4770      	bx	lr

0040102a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40102a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40102c:	4770      	bx	lr
	...

00401030 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401034:	4604      	mov	r4, r0
  401036:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401038:	4b0e      	ldr	r3, [pc, #56]	; (401074 <pio_handler_process+0x44>)
  40103a:	4798      	blx	r3
  40103c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40103e:	4620      	mov	r0, r4
  401040:	4b0d      	ldr	r3, [pc, #52]	; (401078 <pio_handler_process+0x48>)
  401042:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401044:	4005      	ands	r5, r0
  401046:	d013      	beq.n	401070 <pio_handler_process+0x40>
  401048:	4c0c      	ldr	r4, [pc, #48]	; (40107c <pio_handler_process+0x4c>)
  40104a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40104e:	e003      	b.n	401058 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401050:	42b4      	cmp	r4, r6
  401052:	d00d      	beq.n	401070 <pio_handler_process+0x40>
  401054:	3410      	adds	r4, #16
		while (status != 0) {
  401056:	b15d      	cbz	r5, 401070 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401058:	6820      	ldr	r0, [r4, #0]
  40105a:	4540      	cmp	r0, r8
  40105c:	d1f8      	bne.n	401050 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40105e:	6861      	ldr	r1, [r4, #4]
  401060:	4229      	tst	r1, r5
  401062:	d0f5      	beq.n	401050 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401064:	68e3      	ldr	r3, [r4, #12]
  401066:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401068:	6863      	ldr	r3, [r4, #4]
  40106a:	ea25 0503 	bic.w	r5, r5, r3
  40106e:	e7ef      	b.n	401050 <pio_handler_process+0x20>
  401070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401074:	00401027 	.word	0x00401027
  401078:	0040102b 	.word	0x0040102b
  40107c:	204009dc 	.word	0x204009dc

00401080 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401080:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401082:	210a      	movs	r1, #10
  401084:	4801      	ldr	r0, [pc, #4]	; (40108c <PIOA_Handler+0xc>)
  401086:	4b02      	ldr	r3, [pc, #8]	; (401090 <PIOA_Handler+0x10>)
  401088:	4798      	blx	r3
  40108a:	bd08      	pop	{r3, pc}
  40108c:	400e0e00 	.word	0x400e0e00
  401090:	00401031 	.word	0x00401031

00401094 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401094:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401096:	210b      	movs	r1, #11
  401098:	4801      	ldr	r0, [pc, #4]	; (4010a0 <PIOB_Handler+0xc>)
  40109a:	4b02      	ldr	r3, [pc, #8]	; (4010a4 <PIOB_Handler+0x10>)
  40109c:	4798      	blx	r3
  40109e:	bd08      	pop	{r3, pc}
  4010a0:	400e1000 	.word	0x400e1000
  4010a4:	00401031 	.word	0x00401031

004010a8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4010a8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4010aa:	210c      	movs	r1, #12
  4010ac:	4801      	ldr	r0, [pc, #4]	; (4010b4 <PIOC_Handler+0xc>)
  4010ae:	4b02      	ldr	r3, [pc, #8]	; (4010b8 <PIOC_Handler+0x10>)
  4010b0:	4798      	blx	r3
  4010b2:	bd08      	pop	{r3, pc}
  4010b4:	400e1200 	.word	0x400e1200
  4010b8:	00401031 	.word	0x00401031

004010bc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4010bc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4010be:	2110      	movs	r1, #16
  4010c0:	4801      	ldr	r0, [pc, #4]	; (4010c8 <PIOD_Handler+0xc>)
  4010c2:	4b02      	ldr	r3, [pc, #8]	; (4010cc <PIOD_Handler+0x10>)
  4010c4:	4798      	blx	r3
  4010c6:	bd08      	pop	{r3, pc}
  4010c8:	400e1400 	.word	0x400e1400
  4010cc:	00401031 	.word	0x00401031

004010d0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4010d0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4010d2:	2111      	movs	r1, #17
  4010d4:	4801      	ldr	r0, [pc, #4]	; (4010dc <PIOE_Handler+0xc>)
  4010d6:	4b02      	ldr	r3, [pc, #8]	; (4010e0 <PIOE_Handler+0x10>)
  4010d8:	4798      	blx	r3
  4010da:	bd08      	pop	{r3, pc}
  4010dc:	400e1600 	.word	0x400e1600
  4010e0:	00401031 	.word	0x00401031

004010e4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4010e4:	2803      	cmp	r0, #3
  4010e6:	d011      	beq.n	40110c <pmc_mck_set_division+0x28>
  4010e8:	2804      	cmp	r0, #4
  4010ea:	d012      	beq.n	401112 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4010ec:	2802      	cmp	r0, #2
  4010ee:	bf0c      	ite	eq
  4010f0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4010f4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4010f6:	4a08      	ldr	r2, [pc, #32]	; (401118 <pmc_mck_set_division+0x34>)
  4010f8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4010fe:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401100:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401102:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401104:	f013 0f08 	tst.w	r3, #8
  401108:	d0fb      	beq.n	401102 <pmc_mck_set_division+0x1e>
}
  40110a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40110c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401110:	e7f1      	b.n	4010f6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401112:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401116:	e7ee      	b.n	4010f6 <pmc_mck_set_division+0x12>
  401118:	400e0600 	.word	0x400e0600

0040111c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40111c:	4a17      	ldr	r2, [pc, #92]	; (40117c <pmc_switch_mck_to_pllack+0x60>)
  40111e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401124:	4318      	orrs	r0, r3
  401126:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401128:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40112a:	f013 0f08 	tst.w	r3, #8
  40112e:	d10a      	bne.n	401146 <pmc_switch_mck_to_pllack+0x2a>
  401130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401134:	4911      	ldr	r1, [pc, #68]	; (40117c <pmc_switch_mck_to_pllack+0x60>)
  401136:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401138:	f012 0f08 	tst.w	r2, #8
  40113c:	d103      	bne.n	401146 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40113e:	3b01      	subs	r3, #1
  401140:	d1f9      	bne.n	401136 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401142:	2001      	movs	r0, #1
  401144:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401146:	4a0d      	ldr	r2, [pc, #52]	; (40117c <pmc_switch_mck_to_pllack+0x60>)
  401148:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40114a:	f023 0303 	bic.w	r3, r3, #3
  40114e:	f043 0302 	orr.w	r3, r3, #2
  401152:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401154:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401156:	f013 0f08 	tst.w	r3, #8
  40115a:	d10a      	bne.n	401172 <pmc_switch_mck_to_pllack+0x56>
  40115c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401160:	4906      	ldr	r1, [pc, #24]	; (40117c <pmc_switch_mck_to_pllack+0x60>)
  401162:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401164:	f012 0f08 	tst.w	r2, #8
  401168:	d105      	bne.n	401176 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40116a:	3b01      	subs	r3, #1
  40116c:	d1f9      	bne.n	401162 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40116e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401170:	4770      	bx	lr
	return 0;
  401172:	2000      	movs	r0, #0
  401174:	4770      	bx	lr
  401176:	2000      	movs	r0, #0
  401178:	4770      	bx	lr
  40117a:	bf00      	nop
  40117c:	400e0600 	.word	0x400e0600

00401180 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401180:	b9a0      	cbnz	r0, 4011ac <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401182:	480e      	ldr	r0, [pc, #56]	; (4011bc <pmc_switch_mainck_to_xtal+0x3c>)
  401184:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401186:	0209      	lsls	r1, r1, #8
  401188:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40118a:	4a0d      	ldr	r2, [pc, #52]	; (4011c0 <pmc_switch_mainck_to_xtal+0x40>)
  40118c:	401a      	ands	r2, r3
  40118e:	4b0d      	ldr	r3, [pc, #52]	; (4011c4 <pmc_switch_mainck_to_xtal+0x44>)
  401190:	4313      	orrs	r3, r2
  401192:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401194:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401196:	4602      	mov	r2, r0
  401198:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119a:	f013 0f01 	tst.w	r3, #1
  40119e:	d0fb      	beq.n	401198 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011a0:	4a06      	ldr	r2, [pc, #24]	; (4011bc <pmc_switch_mainck_to_xtal+0x3c>)
  4011a2:	6a11      	ldr	r1, [r2, #32]
  4011a4:	4b08      	ldr	r3, [pc, #32]	; (4011c8 <pmc_switch_mainck_to_xtal+0x48>)
  4011a6:	430b      	orrs	r3, r1
  4011a8:	6213      	str	r3, [r2, #32]
  4011aa:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ac:	4903      	ldr	r1, [pc, #12]	; (4011bc <pmc_switch_mainck_to_xtal+0x3c>)
  4011ae:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011b0:	4a06      	ldr	r2, [pc, #24]	; (4011cc <pmc_switch_mainck_to_xtal+0x4c>)
  4011b2:	401a      	ands	r2, r3
  4011b4:	4b06      	ldr	r3, [pc, #24]	; (4011d0 <pmc_switch_mainck_to_xtal+0x50>)
  4011b6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011b8:	620b      	str	r3, [r1, #32]
  4011ba:	4770      	bx	lr
  4011bc:	400e0600 	.word	0x400e0600
  4011c0:	ffc8fffc 	.word	0xffc8fffc
  4011c4:	00370001 	.word	0x00370001
  4011c8:	01370000 	.word	0x01370000
  4011cc:	fec8fffc 	.word	0xfec8fffc
  4011d0:	01370002 	.word	0x01370002

004011d4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4011d4:	4b02      	ldr	r3, [pc, #8]	; (4011e0 <pmc_osc_is_ready_mainck+0xc>)
  4011d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011d8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4011dc:	4770      	bx	lr
  4011de:	bf00      	nop
  4011e0:	400e0600 	.word	0x400e0600

004011e4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4011e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4011e8:	4b01      	ldr	r3, [pc, #4]	; (4011f0 <pmc_disable_pllack+0xc>)
  4011ea:	629a      	str	r2, [r3, #40]	; 0x28
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop
  4011f0:	400e0600 	.word	0x400e0600

004011f4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4011f4:	4b02      	ldr	r3, [pc, #8]	; (401200 <pmc_is_locked_pllack+0xc>)
  4011f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011f8:	f000 0002 	and.w	r0, r0, #2
  4011fc:	4770      	bx	lr
  4011fe:	bf00      	nop
  401200:	400e0600 	.word	0x400e0600

00401204 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401204:	283f      	cmp	r0, #63	; 0x3f
  401206:	d81e      	bhi.n	401246 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401208:	281f      	cmp	r0, #31
  40120a:	d80c      	bhi.n	401226 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40120c:	4b11      	ldr	r3, [pc, #68]	; (401254 <pmc_enable_periph_clk+0x50>)
  40120e:	699a      	ldr	r2, [r3, #24]
  401210:	2301      	movs	r3, #1
  401212:	4083      	lsls	r3, r0
  401214:	4393      	bics	r3, r2
  401216:	d018      	beq.n	40124a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401218:	2301      	movs	r3, #1
  40121a:	fa03 f000 	lsl.w	r0, r3, r0
  40121e:	4b0d      	ldr	r3, [pc, #52]	; (401254 <pmc_enable_periph_clk+0x50>)
  401220:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401222:	2000      	movs	r0, #0
  401224:	4770      	bx	lr
		ul_id -= 32;
  401226:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401228:	4b0a      	ldr	r3, [pc, #40]	; (401254 <pmc_enable_periph_clk+0x50>)
  40122a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40122e:	2301      	movs	r3, #1
  401230:	4083      	lsls	r3, r0
  401232:	4393      	bics	r3, r2
  401234:	d00b      	beq.n	40124e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401236:	2301      	movs	r3, #1
  401238:	fa03 f000 	lsl.w	r0, r3, r0
  40123c:	4b05      	ldr	r3, [pc, #20]	; (401254 <pmc_enable_periph_clk+0x50>)
  40123e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401242:	2000      	movs	r0, #0
  401244:	4770      	bx	lr
		return 1;
  401246:	2001      	movs	r0, #1
  401248:	4770      	bx	lr
	return 0;
  40124a:	2000      	movs	r0, #0
  40124c:	4770      	bx	lr
  40124e:	2000      	movs	r0, #0
}
  401250:	4770      	bx	lr
  401252:	bf00      	nop
  401254:	400e0600 	.word	0x400e0600

00401258 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401258:	6943      	ldr	r3, [r0, #20]
  40125a:	f013 0f02 	tst.w	r3, #2
  40125e:	d002      	beq.n	401266 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401260:	61c1      	str	r1, [r0, #28]
	return 0;
  401262:	2000      	movs	r0, #0
  401264:	4770      	bx	lr
		return 1;
  401266:	2001      	movs	r0, #1
}
  401268:	4770      	bx	lr

0040126a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40126a:	6943      	ldr	r3, [r0, #20]
  40126c:	f013 0f01 	tst.w	r3, #1
  401270:	d003      	beq.n	40127a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401272:	6983      	ldr	r3, [r0, #24]
  401274:	700b      	strb	r3, [r1, #0]
	return 0;
  401276:	2000      	movs	r0, #0
  401278:	4770      	bx	lr
		return 1;
  40127a:	2001      	movs	r0, #1
}
  40127c:	4770      	bx	lr

0040127e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40127e:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401280:	010b      	lsls	r3, r1, #4
  401282:	4293      	cmp	r3, r2
  401284:	d914      	bls.n	4012b0 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401286:	00c9      	lsls	r1, r1, #3
  401288:	084b      	lsrs	r3, r1, #1
  40128a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40128e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401292:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401294:	1e5c      	subs	r4, r3, #1
  401296:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40129a:	428c      	cmp	r4, r1
  40129c:	d901      	bls.n	4012a2 <usart_set_async_baudrate+0x24>
		return 1;
  40129e:	2001      	movs	r0, #1
  4012a0:	e017      	b.n	4012d2 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4012a2:	6841      	ldr	r1, [r0, #4]
  4012a4:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4012a8:	6041      	str	r1, [r0, #4]
  4012aa:	e00c      	b.n	4012c6 <usart_set_async_baudrate+0x48>
		return 1;
  4012ac:	2001      	movs	r0, #1
  4012ae:	e010      	b.n	4012d2 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4012b0:	0859      	lsrs	r1, r3, #1
  4012b2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4012b6:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4012ba:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4012bc:	1e5c      	subs	r4, r3, #1
  4012be:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4012c2:	428c      	cmp	r4, r1
  4012c4:	d8f2      	bhi.n	4012ac <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4012c6:	0412      	lsls	r2, r2, #16
  4012c8:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4012cc:	431a      	orrs	r2, r3
  4012ce:	6202      	str	r2, [r0, #32]

	return 0;
  4012d0:	2000      	movs	r0, #0
}
  4012d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012d6:	4770      	bx	lr

004012d8 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4012d8:	4b08      	ldr	r3, [pc, #32]	; (4012fc <usart_reset+0x24>)
  4012da:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4012de:	2300      	movs	r3, #0
  4012e0:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4012e2:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4012e4:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4012e6:	2388      	movs	r3, #136	; 0x88
  4012e8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4012ea:	2324      	movs	r3, #36	; 0x24
  4012ec:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4012ee:	f44f 7380 	mov.w	r3, #256	; 0x100
  4012f2:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4012f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4012f8:	6003      	str	r3, [r0, #0]
  4012fa:	4770      	bx	lr
  4012fc:	55534100 	.word	0x55534100

00401300 <usart_init_rs232>:
{
  401300:	b570      	push	{r4, r5, r6, lr}
  401302:	4605      	mov	r5, r0
  401304:	460c      	mov	r4, r1
  401306:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401308:	4b0f      	ldr	r3, [pc, #60]	; (401348 <usart_init_rs232+0x48>)
  40130a:	4798      	blx	r3
	ul_reg_val = 0;
  40130c:	2200      	movs	r2, #0
  40130e:	4b0f      	ldr	r3, [pc, #60]	; (40134c <usart_init_rs232+0x4c>)
  401310:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401312:	b1a4      	cbz	r4, 40133e <usart_init_rs232+0x3e>
  401314:	4632      	mov	r2, r6
  401316:	6821      	ldr	r1, [r4, #0]
  401318:	4628      	mov	r0, r5
  40131a:	4b0d      	ldr	r3, [pc, #52]	; (401350 <usart_init_rs232+0x50>)
  40131c:	4798      	blx	r3
  40131e:	4602      	mov	r2, r0
  401320:	b978      	cbnz	r0, 401342 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401322:	6863      	ldr	r3, [r4, #4]
  401324:	68a1      	ldr	r1, [r4, #8]
  401326:	430b      	orrs	r3, r1
  401328:	6921      	ldr	r1, [r4, #16]
  40132a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40132c:	68e1      	ldr	r1, [r4, #12]
  40132e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401330:	4906      	ldr	r1, [pc, #24]	; (40134c <usart_init_rs232+0x4c>)
  401332:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401334:	6869      	ldr	r1, [r5, #4]
  401336:	430b      	orrs	r3, r1
  401338:	606b      	str	r3, [r5, #4]
}
  40133a:	4610      	mov	r0, r2
  40133c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40133e:	2201      	movs	r2, #1
  401340:	e7fb      	b.n	40133a <usart_init_rs232+0x3a>
  401342:	2201      	movs	r2, #1
  401344:	e7f9      	b.n	40133a <usart_init_rs232+0x3a>
  401346:	bf00      	nop
  401348:	004012d9 	.word	0x004012d9
  40134c:	20400a4c 	.word	0x20400a4c
  401350:	0040127f 	.word	0x0040127f

00401354 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401354:	2340      	movs	r3, #64	; 0x40
  401356:	6003      	str	r3, [r0, #0]
  401358:	4770      	bx	lr

0040135a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40135a:	2310      	movs	r3, #16
  40135c:	6003      	str	r3, [r0, #0]
  40135e:	4770      	bx	lr

00401360 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401360:	6943      	ldr	r3, [r0, #20]
  401362:	f013 0f02 	tst.w	r3, #2
  401366:	d004      	beq.n	401372 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401368:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40136c:	61c1      	str	r1, [r0, #28]
	return 0;
  40136e:	2000      	movs	r0, #0
  401370:	4770      	bx	lr
		return 1;
  401372:	2001      	movs	r0, #1
}
  401374:	4770      	bx	lr

00401376 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401376:	6943      	ldr	r3, [r0, #20]
  401378:	f013 0f01 	tst.w	r3, #1
  40137c:	d005      	beq.n	40138a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40137e:	6983      	ldr	r3, [r0, #24]
  401380:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401384:	600b      	str	r3, [r1, #0]
	return 0;
  401386:	2000      	movs	r0, #0
  401388:	4770      	bx	lr
		return 1;
  40138a:	2001      	movs	r0, #1
}
  40138c:	4770      	bx	lr

0040138e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40138e:	e7fe      	b.n	40138e <Dummy_Handler>

00401390 <Reset_Handler>:
{
  401390:	b500      	push	{lr}
  401392:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401394:	4b25      	ldr	r3, [pc, #148]	; (40142c <Reset_Handler+0x9c>)
  401396:	4a26      	ldr	r2, [pc, #152]	; (401430 <Reset_Handler+0xa0>)
  401398:	429a      	cmp	r2, r3
  40139a:	d010      	beq.n	4013be <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40139c:	4b25      	ldr	r3, [pc, #148]	; (401434 <Reset_Handler+0xa4>)
  40139e:	4a23      	ldr	r2, [pc, #140]	; (40142c <Reset_Handler+0x9c>)
  4013a0:	429a      	cmp	r2, r3
  4013a2:	d20c      	bcs.n	4013be <Reset_Handler+0x2e>
  4013a4:	3b01      	subs	r3, #1
  4013a6:	1a9b      	subs	r3, r3, r2
  4013a8:	f023 0303 	bic.w	r3, r3, #3
  4013ac:	3304      	adds	r3, #4
  4013ae:	4413      	add	r3, r2
  4013b0:	491f      	ldr	r1, [pc, #124]	; (401430 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4013b2:	f851 0b04 	ldr.w	r0, [r1], #4
  4013b6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4013ba:	429a      	cmp	r2, r3
  4013bc:	d1f9      	bne.n	4013b2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4013be:	4b1e      	ldr	r3, [pc, #120]	; (401438 <Reset_Handler+0xa8>)
  4013c0:	4a1e      	ldr	r2, [pc, #120]	; (40143c <Reset_Handler+0xac>)
  4013c2:	429a      	cmp	r2, r3
  4013c4:	d20a      	bcs.n	4013dc <Reset_Handler+0x4c>
  4013c6:	3b01      	subs	r3, #1
  4013c8:	1a9b      	subs	r3, r3, r2
  4013ca:	f023 0303 	bic.w	r3, r3, #3
  4013ce:	3304      	adds	r3, #4
  4013d0:	4413      	add	r3, r2
                *pDest++ = 0;
  4013d2:	2100      	movs	r1, #0
  4013d4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4013d8:	4293      	cmp	r3, r2
  4013da:	d1fb      	bne.n	4013d4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4013dc:	4a18      	ldr	r2, [pc, #96]	; (401440 <Reset_Handler+0xb0>)
  4013de:	4b19      	ldr	r3, [pc, #100]	; (401444 <Reset_Handler+0xb4>)
  4013e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4013e4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4013e6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4013ea:	fab3 f383 	clz	r3, r3
  4013ee:	095b      	lsrs	r3, r3, #5
  4013f0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4013f2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4013f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4013f8:	2200      	movs	r2, #0
  4013fa:	4b13      	ldr	r3, [pc, #76]	; (401448 <Reset_Handler+0xb8>)
  4013fc:	701a      	strb	r2, [r3, #0]
	return flags;
  4013fe:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401400:	4a12      	ldr	r2, [pc, #72]	; (40144c <Reset_Handler+0xbc>)
  401402:	6813      	ldr	r3, [r2, #0]
  401404:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401408:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40140a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40140e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401412:	b129      	cbz	r1, 401420 <Reset_Handler+0x90>
		cpu_irq_enable();
  401414:	2201      	movs	r2, #1
  401416:	4b0c      	ldr	r3, [pc, #48]	; (401448 <Reset_Handler+0xb8>)
  401418:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40141a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40141e:	b662      	cpsie	i
        __libc_init_array();
  401420:	4b0b      	ldr	r3, [pc, #44]	; (401450 <Reset_Handler+0xc0>)
  401422:	4798      	blx	r3
        main();
  401424:	4b0b      	ldr	r3, [pc, #44]	; (401454 <Reset_Handler+0xc4>)
  401426:	4798      	blx	r3
  401428:	e7fe      	b.n	401428 <Reset_Handler+0x98>
  40142a:	bf00      	nop
  40142c:	20400000 	.word	0x20400000
  401430:	0040b854 	.word	0x0040b854
  401434:	204009c0 	.word	0x204009c0
  401438:	20400c44 	.word	0x20400c44
  40143c:	204009c0 	.word	0x204009c0
  401440:	e000ed00 	.word	0xe000ed00
  401444:	00400000 	.word	0x00400000
  401448:	20400000 	.word	0x20400000
  40144c:	e000ed88 	.word	0xe000ed88
  401450:	00405fd1 	.word	0x00405fd1
  401454:	00403ab1 	.word	0x00403ab1

00401458 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401458:	4b3b      	ldr	r3, [pc, #236]	; (401548 <SystemCoreClockUpdate+0xf0>)
  40145a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40145c:	f003 0303 	and.w	r3, r3, #3
  401460:	2b01      	cmp	r3, #1
  401462:	d01d      	beq.n	4014a0 <SystemCoreClockUpdate+0x48>
  401464:	b183      	cbz	r3, 401488 <SystemCoreClockUpdate+0x30>
  401466:	2b02      	cmp	r3, #2
  401468:	d036      	beq.n	4014d8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40146a:	4b37      	ldr	r3, [pc, #220]	; (401548 <SystemCoreClockUpdate+0xf0>)
  40146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40146e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401472:	2b70      	cmp	r3, #112	; 0x70
  401474:	d05f      	beq.n	401536 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401476:	4b34      	ldr	r3, [pc, #208]	; (401548 <SystemCoreClockUpdate+0xf0>)
  401478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40147a:	4934      	ldr	r1, [pc, #208]	; (40154c <SystemCoreClockUpdate+0xf4>)
  40147c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401480:	680b      	ldr	r3, [r1, #0]
  401482:	40d3      	lsrs	r3, r2
  401484:	600b      	str	r3, [r1, #0]
  401486:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401488:	4b31      	ldr	r3, [pc, #196]	; (401550 <SystemCoreClockUpdate+0xf8>)
  40148a:	695b      	ldr	r3, [r3, #20]
  40148c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401490:	bf14      	ite	ne
  401492:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401496:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40149a:	4b2c      	ldr	r3, [pc, #176]	; (40154c <SystemCoreClockUpdate+0xf4>)
  40149c:	601a      	str	r2, [r3, #0]
  40149e:	e7e4      	b.n	40146a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014a0:	4b29      	ldr	r3, [pc, #164]	; (401548 <SystemCoreClockUpdate+0xf0>)
  4014a2:	6a1b      	ldr	r3, [r3, #32]
  4014a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014a8:	d003      	beq.n	4014b2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4014aa:	4a2a      	ldr	r2, [pc, #168]	; (401554 <SystemCoreClockUpdate+0xfc>)
  4014ac:	4b27      	ldr	r3, [pc, #156]	; (40154c <SystemCoreClockUpdate+0xf4>)
  4014ae:	601a      	str	r2, [r3, #0]
  4014b0:	e7db      	b.n	40146a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014b2:	4a29      	ldr	r2, [pc, #164]	; (401558 <SystemCoreClockUpdate+0x100>)
  4014b4:	4b25      	ldr	r3, [pc, #148]	; (40154c <SystemCoreClockUpdate+0xf4>)
  4014b6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014b8:	4b23      	ldr	r3, [pc, #140]	; (401548 <SystemCoreClockUpdate+0xf0>)
  4014ba:	6a1b      	ldr	r3, [r3, #32]
  4014bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014c0:	2b10      	cmp	r3, #16
  4014c2:	d005      	beq.n	4014d0 <SystemCoreClockUpdate+0x78>
  4014c4:	2b20      	cmp	r3, #32
  4014c6:	d1d0      	bne.n	40146a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4014c8:	4a22      	ldr	r2, [pc, #136]	; (401554 <SystemCoreClockUpdate+0xfc>)
  4014ca:	4b20      	ldr	r3, [pc, #128]	; (40154c <SystemCoreClockUpdate+0xf4>)
  4014cc:	601a      	str	r2, [r3, #0]
          break;
  4014ce:	e7cc      	b.n	40146a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4014d0:	4a22      	ldr	r2, [pc, #136]	; (40155c <SystemCoreClockUpdate+0x104>)
  4014d2:	4b1e      	ldr	r3, [pc, #120]	; (40154c <SystemCoreClockUpdate+0xf4>)
  4014d4:	601a      	str	r2, [r3, #0]
          break;
  4014d6:	e7c8      	b.n	40146a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014d8:	4b1b      	ldr	r3, [pc, #108]	; (401548 <SystemCoreClockUpdate+0xf0>)
  4014da:	6a1b      	ldr	r3, [r3, #32]
  4014dc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014e0:	d016      	beq.n	401510 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4014e2:	4a1c      	ldr	r2, [pc, #112]	; (401554 <SystemCoreClockUpdate+0xfc>)
  4014e4:	4b19      	ldr	r3, [pc, #100]	; (40154c <SystemCoreClockUpdate+0xf4>)
  4014e6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4014e8:	4b17      	ldr	r3, [pc, #92]	; (401548 <SystemCoreClockUpdate+0xf0>)
  4014ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ec:	f003 0303 	and.w	r3, r3, #3
  4014f0:	2b02      	cmp	r3, #2
  4014f2:	d1ba      	bne.n	40146a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014f4:	4a14      	ldr	r2, [pc, #80]	; (401548 <SystemCoreClockUpdate+0xf0>)
  4014f6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4014fa:	4814      	ldr	r0, [pc, #80]	; (40154c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014fc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401500:	6803      	ldr	r3, [r0, #0]
  401502:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401506:	b2d2      	uxtb	r2, r2
  401508:	fbb3 f3f2 	udiv	r3, r3, r2
  40150c:	6003      	str	r3, [r0, #0]
  40150e:	e7ac      	b.n	40146a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401510:	4a11      	ldr	r2, [pc, #68]	; (401558 <SystemCoreClockUpdate+0x100>)
  401512:	4b0e      	ldr	r3, [pc, #56]	; (40154c <SystemCoreClockUpdate+0xf4>)
  401514:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401516:	4b0c      	ldr	r3, [pc, #48]	; (401548 <SystemCoreClockUpdate+0xf0>)
  401518:	6a1b      	ldr	r3, [r3, #32]
  40151a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40151e:	2b10      	cmp	r3, #16
  401520:	d005      	beq.n	40152e <SystemCoreClockUpdate+0xd6>
  401522:	2b20      	cmp	r3, #32
  401524:	d1e0      	bne.n	4014e8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401526:	4a0b      	ldr	r2, [pc, #44]	; (401554 <SystemCoreClockUpdate+0xfc>)
  401528:	4b08      	ldr	r3, [pc, #32]	; (40154c <SystemCoreClockUpdate+0xf4>)
  40152a:	601a      	str	r2, [r3, #0]
          break;
  40152c:	e7dc      	b.n	4014e8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40152e:	4a0b      	ldr	r2, [pc, #44]	; (40155c <SystemCoreClockUpdate+0x104>)
  401530:	4b06      	ldr	r3, [pc, #24]	; (40154c <SystemCoreClockUpdate+0xf4>)
  401532:	601a      	str	r2, [r3, #0]
          break;
  401534:	e7d8      	b.n	4014e8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401536:	4a05      	ldr	r2, [pc, #20]	; (40154c <SystemCoreClockUpdate+0xf4>)
  401538:	6813      	ldr	r3, [r2, #0]
  40153a:	4909      	ldr	r1, [pc, #36]	; (401560 <SystemCoreClockUpdate+0x108>)
  40153c:	fba1 1303 	umull	r1, r3, r1, r3
  401540:	085b      	lsrs	r3, r3, #1
  401542:	6013      	str	r3, [r2, #0]
  401544:	4770      	bx	lr
  401546:	bf00      	nop
  401548:	400e0600 	.word	0x400e0600
  40154c:	20400004 	.word	0x20400004
  401550:	400e1810 	.word	0x400e1810
  401554:	00b71b00 	.word	0x00b71b00
  401558:	003d0900 	.word	0x003d0900
  40155c:	007a1200 	.word	0x007a1200
  401560:	aaaaaaab 	.word	0xaaaaaaab

00401564 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401564:	4b16      	ldr	r3, [pc, #88]	; (4015c0 <system_init_flash+0x5c>)
  401566:	4298      	cmp	r0, r3
  401568:	d913      	bls.n	401592 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40156a:	4b16      	ldr	r3, [pc, #88]	; (4015c4 <system_init_flash+0x60>)
  40156c:	4298      	cmp	r0, r3
  40156e:	d915      	bls.n	40159c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401570:	4b15      	ldr	r3, [pc, #84]	; (4015c8 <system_init_flash+0x64>)
  401572:	4298      	cmp	r0, r3
  401574:	d916      	bls.n	4015a4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401576:	4b15      	ldr	r3, [pc, #84]	; (4015cc <system_init_flash+0x68>)
  401578:	4298      	cmp	r0, r3
  40157a:	d917      	bls.n	4015ac <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40157c:	4b14      	ldr	r3, [pc, #80]	; (4015d0 <system_init_flash+0x6c>)
  40157e:	4298      	cmp	r0, r3
  401580:	d918      	bls.n	4015b4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401582:	4b14      	ldr	r3, [pc, #80]	; (4015d4 <system_init_flash+0x70>)
  401584:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401586:	bf94      	ite	ls
  401588:	4a13      	ldrls	r2, [pc, #76]	; (4015d8 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40158a:	4a14      	ldrhi	r2, [pc, #80]	; (4015dc <system_init_flash+0x78>)
  40158c:	4b14      	ldr	r3, [pc, #80]	; (4015e0 <system_init_flash+0x7c>)
  40158e:	601a      	str	r2, [r3, #0]
  401590:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401592:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401596:	4b12      	ldr	r3, [pc, #72]	; (4015e0 <system_init_flash+0x7c>)
  401598:	601a      	str	r2, [r3, #0]
  40159a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40159c:	4a11      	ldr	r2, [pc, #68]	; (4015e4 <system_init_flash+0x80>)
  40159e:	4b10      	ldr	r3, [pc, #64]	; (4015e0 <system_init_flash+0x7c>)
  4015a0:	601a      	str	r2, [r3, #0]
  4015a2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015a4:	4a10      	ldr	r2, [pc, #64]	; (4015e8 <system_init_flash+0x84>)
  4015a6:	4b0e      	ldr	r3, [pc, #56]	; (4015e0 <system_init_flash+0x7c>)
  4015a8:	601a      	str	r2, [r3, #0]
  4015aa:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015ac:	4a0f      	ldr	r2, [pc, #60]	; (4015ec <system_init_flash+0x88>)
  4015ae:	4b0c      	ldr	r3, [pc, #48]	; (4015e0 <system_init_flash+0x7c>)
  4015b0:	601a      	str	r2, [r3, #0]
  4015b2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015b4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4015b8:	4b09      	ldr	r3, [pc, #36]	; (4015e0 <system_init_flash+0x7c>)
  4015ba:	601a      	str	r2, [r3, #0]
  4015bc:	4770      	bx	lr
  4015be:	bf00      	nop
  4015c0:	015ef3bf 	.word	0x015ef3bf
  4015c4:	02bde77f 	.word	0x02bde77f
  4015c8:	041cdb3f 	.word	0x041cdb3f
  4015cc:	057bceff 	.word	0x057bceff
  4015d0:	06dac2bf 	.word	0x06dac2bf
  4015d4:	0839b67f 	.word	0x0839b67f
  4015d8:	04000500 	.word	0x04000500
  4015dc:	04000600 	.word	0x04000600
  4015e0:	400e0c00 	.word	0x400e0c00
  4015e4:	04000100 	.word	0x04000100
  4015e8:	04000200 	.word	0x04000200
  4015ec:	04000300 	.word	0x04000300

004015f0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4015f0:	4b0a      	ldr	r3, [pc, #40]	; (40161c <_sbrk+0x2c>)
  4015f2:	681b      	ldr	r3, [r3, #0]
  4015f4:	b153      	cbz	r3, 40160c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4015f6:	4b09      	ldr	r3, [pc, #36]	; (40161c <_sbrk+0x2c>)
  4015f8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4015fa:	181a      	adds	r2, r3, r0
  4015fc:	4908      	ldr	r1, [pc, #32]	; (401620 <_sbrk+0x30>)
  4015fe:	4291      	cmp	r1, r2
  401600:	db08      	blt.n	401614 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401602:	4610      	mov	r0, r2
  401604:	4a05      	ldr	r2, [pc, #20]	; (40161c <_sbrk+0x2c>)
  401606:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401608:	4618      	mov	r0, r3
  40160a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40160c:	4a05      	ldr	r2, [pc, #20]	; (401624 <_sbrk+0x34>)
  40160e:	4b03      	ldr	r3, [pc, #12]	; (40161c <_sbrk+0x2c>)
  401610:	601a      	str	r2, [r3, #0]
  401612:	e7f0      	b.n	4015f6 <_sbrk+0x6>
		return (caddr_t) -1;	
  401614:	f04f 30ff 	mov.w	r0, #4294967295
}
  401618:	4770      	bx	lr
  40161a:	bf00      	nop
  40161c:	20400a50 	.word	0x20400a50
  401620:	2045fffc 	.word	0x2045fffc
  401624:	20402e48 	.word	0x20402e48

00401628 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401628:	f04f 30ff 	mov.w	r0, #4294967295
  40162c:	4770      	bx	lr

0040162e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40162e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401632:	604b      	str	r3, [r1, #4]

	return 0;
}
  401634:	2000      	movs	r0, #0
  401636:	4770      	bx	lr

00401638 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401638:	2001      	movs	r0, #1
  40163a:	4770      	bx	lr

0040163c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40163c:	2000      	movs	r0, #0
  40163e:	4770      	bx	lr

00401640 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401640:	f100 0308 	add.w	r3, r0, #8
  401644:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401646:	f04f 32ff 	mov.w	r2, #4294967295
  40164a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40164c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40164e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401650:	2300      	movs	r3, #0
  401652:	6003      	str	r3, [r0, #0]
  401654:	4770      	bx	lr

00401656 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401656:	2300      	movs	r3, #0
  401658:	6103      	str	r3, [r0, #16]
  40165a:	4770      	bx	lr

0040165c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40165c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40165e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401660:	689a      	ldr	r2, [r3, #8]
  401662:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401664:	689a      	ldr	r2, [r3, #8]
  401666:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401668:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40166a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40166c:	6803      	ldr	r3, [r0, #0]
  40166e:	3301      	adds	r3, #1
  401670:	6003      	str	r3, [r0, #0]
  401672:	4770      	bx	lr

00401674 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  401674:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  401676:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401678:	f1b5 3fff 	cmp.w	r5, #4294967295
  40167c:	d002      	beq.n	401684 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40167e:	f100 0208 	add.w	r2, r0, #8
  401682:	e002      	b.n	40168a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401684:	6902      	ldr	r2, [r0, #16]
  401686:	e004      	b.n	401692 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401688:	461a      	mov	r2, r3
  40168a:	6853      	ldr	r3, [r2, #4]
  40168c:	681c      	ldr	r4, [r3, #0]
  40168e:	42a5      	cmp	r5, r4
  401690:	d2fa      	bcs.n	401688 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401692:	6853      	ldr	r3, [r2, #4]
  401694:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401696:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401698:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40169a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40169c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40169e:	6803      	ldr	r3, [r0, #0]
  4016a0:	3301      	adds	r3, #1
  4016a2:	6003      	str	r3, [r0, #0]
}
  4016a4:	bc30      	pop	{r4, r5}
  4016a6:	4770      	bx	lr

004016a8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4016a8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4016aa:	6842      	ldr	r2, [r0, #4]
  4016ac:	6881      	ldr	r1, [r0, #8]
  4016ae:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4016b0:	6882      	ldr	r2, [r0, #8]
  4016b2:	6841      	ldr	r1, [r0, #4]
  4016b4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4016b6:	685a      	ldr	r2, [r3, #4]
  4016b8:	4290      	cmp	r0, r2
  4016ba:	d005      	beq.n	4016c8 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4016bc:	2200      	movs	r2, #0
  4016be:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4016c0:	6818      	ldr	r0, [r3, #0]
  4016c2:	3801      	subs	r0, #1
  4016c4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4016c6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4016c8:	6882      	ldr	r2, [r0, #8]
  4016ca:	605a      	str	r2, [r3, #4]
  4016cc:	e7f6      	b.n	4016bc <uxListRemove+0x14>
	...

004016d0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4016d0:	4b0d      	ldr	r3, [pc, #52]	; (401708 <prvTaskExitError+0x38>)
  4016d2:	681b      	ldr	r3, [r3, #0]
  4016d4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4016d8:	d00a      	beq.n	4016f0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4016da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016de:	b672      	cpsid	i
  4016e0:	f383 8811 	msr	BASEPRI, r3
  4016e4:	f3bf 8f6f 	isb	sy
  4016e8:	f3bf 8f4f 	dsb	sy
  4016ec:	b662      	cpsie	i
  4016ee:	e7fe      	b.n	4016ee <prvTaskExitError+0x1e>
  4016f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016f4:	b672      	cpsid	i
  4016f6:	f383 8811 	msr	BASEPRI, r3
  4016fa:	f3bf 8f6f 	isb	sy
  4016fe:	f3bf 8f4f 	dsb	sy
  401702:	b662      	cpsie	i
  401704:	e7fe      	b.n	401704 <prvTaskExitError+0x34>
  401706:	bf00      	nop
  401708:	20400008 	.word	0x20400008

0040170c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  40170c:	4806      	ldr	r0, [pc, #24]	; (401728 <prvPortStartFirstTask+0x1c>)
  40170e:	6800      	ldr	r0, [r0, #0]
  401710:	6800      	ldr	r0, [r0, #0]
  401712:	f380 8808 	msr	MSP, r0
  401716:	b662      	cpsie	i
  401718:	b661      	cpsie	f
  40171a:	f3bf 8f4f 	dsb	sy
  40171e:	f3bf 8f6f 	isb	sy
  401722:	df00      	svc	0
  401724:	bf00      	nop
  401726:	0000      	.short	0x0000
  401728:	e000ed08 	.word	0xe000ed08

0040172c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  40172c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 40173c <vPortEnableVFP+0x10>
  401730:	6801      	ldr	r1, [r0, #0]
  401732:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401736:	6001      	str	r1, [r0, #0]
  401738:	4770      	bx	lr
  40173a:	0000      	.short	0x0000
  40173c:	e000ed88 	.word	0xe000ed88

00401740 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401740:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401744:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401748:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  40174c:	4b05      	ldr	r3, [pc, #20]	; (401764 <pxPortInitialiseStack+0x24>)
  40174e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401752:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401756:	f06f 0302 	mvn.w	r3, #2
  40175a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40175e:	3844      	subs	r0, #68	; 0x44
  401760:	4770      	bx	lr
  401762:	bf00      	nop
  401764:	004016d1 	.word	0x004016d1

00401768 <SVC_Handler>:
	__asm volatile (
  401768:	4b06      	ldr	r3, [pc, #24]	; (401784 <pxCurrentTCBConst2>)
  40176a:	6819      	ldr	r1, [r3, #0]
  40176c:	6808      	ldr	r0, [r1, #0]
  40176e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401772:	f380 8809 	msr	PSP, r0
  401776:	f3bf 8f6f 	isb	sy
  40177a:	f04f 0000 	mov.w	r0, #0
  40177e:	f380 8811 	msr	BASEPRI, r0
  401782:	4770      	bx	lr

00401784 <pxCurrentTCBConst2>:
  401784:	20400a5c 	.word	0x20400a5c
  401788:	4770      	bx	lr
  40178a:	bf00      	nop

0040178c <vPortEnterCritical>:
  40178c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401790:	b672      	cpsid	i
  401792:	f383 8811 	msr	BASEPRI, r3
  401796:	f3bf 8f6f 	isb	sy
  40179a:	f3bf 8f4f 	dsb	sy
  40179e:	b662      	cpsie	i
	uxCriticalNesting++;
  4017a0:	4a0b      	ldr	r2, [pc, #44]	; (4017d0 <vPortEnterCritical+0x44>)
  4017a2:	6813      	ldr	r3, [r2, #0]
  4017a4:	3301      	adds	r3, #1
  4017a6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4017a8:	2b01      	cmp	r3, #1
  4017aa:	d10f      	bne.n	4017cc <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4017ac:	4b09      	ldr	r3, [pc, #36]	; (4017d4 <vPortEnterCritical+0x48>)
  4017ae:	681b      	ldr	r3, [r3, #0]
  4017b0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4017b4:	d00a      	beq.n	4017cc <vPortEnterCritical+0x40>
  4017b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017ba:	b672      	cpsid	i
  4017bc:	f383 8811 	msr	BASEPRI, r3
  4017c0:	f3bf 8f6f 	isb	sy
  4017c4:	f3bf 8f4f 	dsb	sy
  4017c8:	b662      	cpsie	i
  4017ca:	e7fe      	b.n	4017ca <vPortEnterCritical+0x3e>
  4017cc:	4770      	bx	lr
  4017ce:	bf00      	nop
  4017d0:	20400008 	.word	0x20400008
  4017d4:	e000ed04 	.word	0xe000ed04

004017d8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4017d8:	4b0a      	ldr	r3, [pc, #40]	; (401804 <vPortExitCritical+0x2c>)
  4017da:	681b      	ldr	r3, [r3, #0]
  4017dc:	b953      	cbnz	r3, 4017f4 <vPortExitCritical+0x1c>
  4017de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017e2:	b672      	cpsid	i
  4017e4:	f383 8811 	msr	BASEPRI, r3
  4017e8:	f3bf 8f6f 	isb	sy
  4017ec:	f3bf 8f4f 	dsb	sy
  4017f0:	b662      	cpsie	i
  4017f2:	e7fe      	b.n	4017f2 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4017f4:	3b01      	subs	r3, #1
  4017f6:	4a03      	ldr	r2, [pc, #12]	; (401804 <vPortExitCritical+0x2c>)
  4017f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4017fa:	b90b      	cbnz	r3, 401800 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4017fc:	f383 8811 	msr	BASEPRI, r3
  401800:	4770      	bx	lr
  401802:	bf00      	nop
  401804:	20400008 	.word	0x20400008

00401808 <PendSV_Handler>:
	__asm volatile
  401808:	f3ef 8009 	mrs	r0, PSP
  40180c:	f3bf 8f6f 	isb	sy
  401810:	4b15      	ldr	r3, [pc, #84]	; (401868 <pxCurrentTCBConst>)
  401812:	681a      	ldr	r2, [r3, #0]
  401814:	f01e 0f10 	tst.w	lr, #16
  401818:	bf08      	it	eq
  40181a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  40181e:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401822:	6010      	str	r0, [r2, #0]
  401824:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401828:	f04f 0080 	mov.w	r0, #128	; 0x80
  40182c:	b672      	cpsid	i
  40182e:	f380 8811 	msr	BASEPRI, r0
  401832:	f3bf 8f4f 	dsb	sy
  401836:	f3bf 8f6f 	isb	sy
  40183a:	b662      	cpsie	i
  40183c:	f001 f890 	bl	402960 <vTaskSwitchContext>
  401840:	f04f 0000 	mov.w	r0, #0
  401844:	f380 8811 	msr	BASEPRI, r0
  401848:	bc08      	pop	{r3}
  40184a:	6819      	ldr	r1, [r3, #0]
  40184c:	6808      	ldr	r0, [r1, #0]
  40184e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401852:	f01e 0f10 	tst.w	lr, #16
  401856:	bf08      	it	eq
  401858:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  40185c:	f380 8809 	msr	PSP, r0
  401860:	f3bf 8f6f 	isb	sy
  401864:	4770      	bx	lr
  401866:	bf00      	nop

00401868 <pxCurrentTCBConst>:
  401868:	20400a5c 	.word	0x20400a5c
  40186c:	4770      	bx	lr
  40186e:	bf00      	nop

00401870 <SysTick_Handler>:
{
  401870:	b508      	push	{r3, lr}
	__asm volatile
  401872:	f3ef 8311 	mrs	r3, BASEPRI
  401876:	f04f 0280 	mov.w	r2, #128	; 0x80
  40187a:	b672      	cpsid	i
  40187c:	f382 8811 	msr	BASEPRI, r2
  401880:	f3bf 8f6f 	isb	sy
  401884:	f3bf 8f4f 	dsb	sy
  401888:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40188a:	4b05      	ldr	r3, [pc, #20]	; (4018a0 <SysTick_Handler+0x30>)
  40188c:	4798      	blx	r3
  40188e:	b118      	cbz	r0, 401898 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401894:	4b03      	ldr	r3, [pc, #12]	; (4018a4 <SysTick_Handler+0x34>)
  401896:	601a      	str	r2, [r3, #0]
	__asm volatile
  401898:	2300      	movs	r3, #0
  40189a:	f383 8811 	msr	BASEPRI, r3
  40189e:	bd08      	pop	{r3, pc}
  4018a0:	004025cd 	.word	0x004025cd
  4018a4:	e000ed04 	.word	0xe000ed04

004018a8 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4018a8:	4a03      	ldr	r2, [pc, #12]	; (4018b8 <vPortSetupTimerInterrupt+0x10>)
  4018aa:	4b04      	ldr	r3, [pc, #16]	; (4018bc <vPortSetupTimerInterrupt+0x14>)
  4018ac:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4018ae:	2207      	movs	r2, #7
  4018b0:	3b04      	subs	r3, #4
  4018b2:	601a      	str	r2, [r3, #0]
  4018b4:	4770      	bx	lr
  4018b6:	bf00      	nop
  4018b8:	000927bf 	.word	0x000927bf
  4018bc:	e000e014 	.word	0xe000e014

004018c0 <xPortStartScheduler>:
{
  4018c0:	b500      	push	{lr}
  4018c2:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4018c4:	4b25      	ldr	r3, [pc, #148]	; (40195c <xPortStartScheduler+0x9c>)
  4018c6:	781a      	ldrb	r2, [r3, #0]
  4018c8:	b2d2      	uxtb	r2, r2
  4018ca:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4018cc:	22ff      	movs	r2, #255	; 0xff
  4018ce:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4018d0:	781b      	ldrb	r3, [r3, #0]
  4018d2:	b2db      	uxtb	r3, r3
  4018d4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4018d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4018dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4018e0:	4a1f      	ldr	r2, [pc, #124]	; (401960 <xPortStartScheduler+0xa0>)
  4018e2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4018e4:	2207      	movs	r2, #7
  4018e6:	4b1f      	ldr	r3, [pc, #124]	; (401964 <xPortStartScheduler+0xa4>)
  4018e8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4018ea:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4018ee:	f013 0f80 	tst.w	r3, #128	; 0x80
  4018f2:	d010      	beq.n	401916 <xPortStartScheduler+0x56>
  4018f4:	2206      	movs	r2, #6
  4018f6:	e000      	b.n	4018fa <xPortStartScheduler+0x3a>
  4018f8:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4018fa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4018fe:	005b      	lsls	r3, r3, #1
  401900:	b2db      	uxtb	r3, r3
  401902:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401906:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40190a:	1e51      	subs	r1, r2, #1
  40190c:	f013 0f80 	tst.w	r3, #128	; 0x80
  401910:	d1f2      	bne.n	4018f8 <xPortStartScheduler+0x38>
  401912:	4b14      	ldr	r3, [pc, #80]	; (401964 <xPortStartScheduler+0xa4>)
  401914:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401916:	4a13      	ldr	r2, [pc, #76]	; (401964 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401918:	6813      	ldr	r3, [r2, #0]
  40191a:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40191c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401920:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401922:	9b01      	ldr	r3, [sp, #4]
  401924:	b2db      	uxtb	r3, r3
  401926:	4a0d      	ldr	r2, [pc, #52]	; (40195c <xPortStartScheduler+0x9c>)
  401928:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40192a:	4b0f      	ldr	r3, [pc, #60]	; (401968 <xPortStartScheduler+0xa8>)
  40192c:	681a      	ldr	r2, [r3, #0]
  40192e:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401932:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401934:	681a      	ldr	r2, [r3, #0]
  401936:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40193a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  40193c:	4b0b      	ldr	r3, [pc, #44]	; (40196c <xPortStartScheduler+0xac>)
  40193e:	4798      	blx	r3
	uxCriticalNesting = 0;
  401940:	2200      	movs	r2, #0
  401942:	4b0b      	ldr	r3, [pc, #44]	; (401970 <xPortStartScheduler+0xb0>)
  401944:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401946:	4b0b      	ldr	r3, [pc, #44]	; (401974 <xPortStartScheduler+0xb4>)
  401948:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40194a:	4a0b      	ldr	r2, [pc, #44]	; (401978 <xPortStartScheduler+0xb8>)
  40194c:	6813      	ldr	r3, [r2, #0]
  40194e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401952:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401954:	4b09      	ldr	r3, [pc, #36]	; (40197c <xPortStartScheduler+0xbc>)
  401956:	4798      	blx	r3
	prvTaskExitError();
  401958:	4b09      	ldr	r3, [pc, #36]	; (401980 <xPortStartScheduler+0xc0>)
  40195a:	4798      	blx	r3
  40195c:	e000e400 	.word	0xe000e400
  401960:	20400a54 	.word	0x20400a54
  401964:	20400a58 	.word	0x20400a58
  401968:	e000ed20 	.word	0xe000ed20
  40196c:	004018a9 	.word	0x004018a9
  401970:	20400008 	.word	0x20400008
  401974:	0040172d 	.word	0x0040172d
  401978:	e000ef34 	.word	0xe000ef34
  40197c:	0040170d 	.word	0x0040170d
  401980:	004016d1 	.word	0x004016d1

00401984 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401984:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401988:	2b0f      	cmp	r3, #15
  40198a:	d911      	bls.n	4019b0 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  40198c:	4a12      	ldr	r2, [pc, #72]	; (4019d8 <vPortValidateInterruptPriority+0x54>)
  40198e:	5c9b      	ldrb	r3, [r3, r2]
  401990:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401992:	4a12      	ldr	r2, [pc, #72]	; (4019dc <vPortValidateInterruptPriority+0x58>)
  401994:	7812      	ldrb	r2, [r2, #0]
  401996:	429a      	cmp	r2, r3
  401998:	d90a      	bls.n	4019b0 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40199a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40199e:	b672      	cpsid	i
  4019a0:	f383 8811 	msr	BASEPRI, r3
  4019a4:	f3bf 8f6f 	isb	sy
  4019a8:	f3bf 8f4f 	dsb	sy
  4019ac:	b662      	cpsie	i
  4019ae:	e7fe      	b.n	4019ae <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4019b0:	4b0b      	ldr	r3, [pc, #44]	; (4019e0 <vPortValidateInterruptPriority+0x5c>)
  4019b2:	681b      	ldr	r3, [r3, #0]
  4019b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4019b8:	4a0a      	ldr	r2, [pc, #40]	; (4019e4 <vPortValidateInterruptPriority+0x60>)
  4019ba:	6812      	ldr	r2, [r2, #0]
  4019bc:	4293      	cmp	r3, r2
  4019be:	d90a      	bls.n	4019d6 <vPortValidateInterruptPriority+0x52>
  4019c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019c4:	b672      	cpsid	i
  4019c6:	f383 8811 	msr	BASEPRI, r3
  4019ca:	f3bf 8f6f 	isb	sy
  4019ce:	f3bf 8f4f 	dsb	sy
  4019d2:	b662      	cpsie	i
  4019d4:	e7fe      	b.n	4019d4 <vPortValidateInterruptPriority+0x50>
  4019d6:	4770      	bx	lr
  4019d8:	e000e3f0 	.word	0xe000e3f0
  4019dc:	20400a54 	.word	0x20400a54
  4019e0:	e000ed0c 	.word	0xe000ed0c
  4019e4:	20400a58 	.word	0x20400a58

004019e8 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4019e8:	b510      	push	{r4, lr}
  4019ea:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4019ec:	4b06      	ldr	r3, [pc, #24]	; (401a08 <pvPortMalloc+0x20>)
  4019ee:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4019f0:	4620      	mov	r0, r4
  4019f2:	4b06      	ldr	r3, [pc, #24]	; (401a0c <pvPortMalloc+0x24>)
  4019f4:	4798      	blx	r3
  4019f6:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4019f8:	4b05      	ldr	r3, [pc, #20]	; (401a10 <pvPortMalloc+0x28>)
  4019fa:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4019fc:	b10c      	cbz	r4, 401a02 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  4019fe:	4620      	mov	r0, r4
  401a00:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401a02:	4b04      	ldr	r3, [pc, #16]	; (401a14 <pvPortMalloc+0x2c>)
  401a04:	4798      	blx	r3
	return pvReturn;
  401a06:	e7fa      	b.n	4019fe <pvPortMalloc+0x16>
  401a08:	004025b1 	.word	0x004025b1
  401a0c:	00406021 	.word	0x00406021
  401a10:	00402719 	.word	0x00402719
  401a14:	00403537 	.word	0x00403537

00401a18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401a18:	b148      	cbz	r0, 401a2e <vPortFree+0x16>
{
  401a1a:	b510      	push	{r4, lr}
  401a1c:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401a1e:	4b04      	ldr	r3, [pc, #16]	; (401a30 <vPortFree+0x18>)
  401a20:	4798      	blx	r3
		{
			free( pv );
  401a22:	4620      	mov	r0, r4
  401a24:	4b03      	ldr	r3, [pc, #12]	; (401a34 <vPortFree+0x1c>)
  401a26:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401a28:	4b03      	ldr	r3, [pc, #12]	; (401a38 <vPortFree+0x20>)
  401a2a:	4798      	blx	r3
  401a2c:	bd10      	pop	{r4, pc}
  401a2e:	4770      	bx	lr
  401a30:	004025b1 	.word	0x004025b1
  401a34:	00406031 	.word	0x00406031
  401a38:	00402719 	.word	0x00402719

00401a3c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401a3c:	b538      	push	{r3, r4, r5, lr}
  401a3e:	4604      	mov	r4, r0
  401a40:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401a42:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401a44:	b95a      	cbnz	r2, 401a5e <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401a46:	6803      	ldr	r3, [r0, #0]
  401a48:	2b00      	cmp	r3, #0
  401a4a:	d12e      	bne.n	401aaa <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401a4c:	6840      	ldr	r0, [r0, #4]
  401a4e:	4b1b      	ldr	r3, [pc, #108]	; (401abc <prvCopyDataToQueue+0x80>)
  401a50:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401a52:	2300      	movs	r3, #0
  401a54:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401a56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a58:	3301      	adds	r3, #1
  401a5a:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401a5c:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401a5e:	b96d      	cbnz	r5, 401a7c <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401a60:	6880      	ldr	r0, [r0, #8]
  401a62:	4b17      	ldr	r3, [pc, #92]	; (401ac0 <prvCopyDataToQueue+0x84>)
  401a64:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401a66:	68a3      	ldr	r3, [r4, #8]
  401a68:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401a6a:	4413      	add	r3, r2
  401a6c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401a6e:	6862      	ldr	r2, [r4, #4]
  401a70:	4293      	cmp	r3, r2
  401a72:	d31c      	bcc.n	401aae <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401a74:	6823      	ldr	r3, [r4, #0]
  401a76:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401a78:	2000      	movs	r0, #0
  401a7a:	e7ec      	b.n	401a56 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401a7c:	68c0      	ldr	r0, [r0, #12]
  401a7e:	4b10      	ldr	r3, [pc, #64]	; (401ac0 <prvCopyDataToQueue+0x84>)
  401a80:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401a82:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401a84:	425b      	negs	r3, r3
  401a86:	68e2      	ldr	r2, [r4, #12]
  401a88:	441a      	add	r2, r3
  401a8a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401a8c:	6821      	ldr	r1, [r4, #0]
  401a8e:	428a      	cmp	r2, r1
  401a90:	d202      	bcs.n	401a98 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401a92:	6862      	ldr	r2, [r4, #4]
  401a94:	4413      	add	r3, r2
  401a96:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401a98:	2d02      	cmp	r5, #2
  401a9a:	d10a      	bne.n	401ab2 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401a9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a9e:	b153      	cbz	r3, 401ab6 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401aa0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401aa2:	3b01      	subs	r3, #1
  401aa4:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401aa6:	2000      	movs	r0, #0
  401aa8:	e7d5      	b.n	401a56 <prvCopyDataToQueue+0x1a>
  401aaa:	2000      	movs	r0, #0
  401aac:	e7d3      	b.n	401a56 <prvCopyDataToQueue+0x1a>
  401aae:	2000      	movs	r0, #0
  401ab0:	e7d1      	b.n	401a56 <prvCopyDataToQueue+0x1a>
  401ab2:	2000      	movs	r0, #0
  401ab4:	e7cf      	b.n	401a56 <prvCopyDataToQueue+0x1a>
  401ab6:	2000      	movs	r0, #0
  401ab8:	e7cd      	b.n	401a56 <prvCopyDataToQueue+0x1a>
  401aba:	bf00      	nop
  401abc:	00402d61 	.word	0x00402d61
  401ac0:	004065a1 	.word	0x004065a1

00401ac4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401ac4:	b530      	push	{r4, r5, lr}
  401ac6:	b083      	sub	sp, #12
  401ac8:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401aca:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401acc:	b174      	cbz	r4, 401aec <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401ace:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401ad0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401ad2:	429a      	cmp	r2, r3
  401ad4:	d315      	bcc.n	401b02 <prvNotifyQueueSetContainer+0x3e>
  401ad6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ada:	b672      	cpsid	i
  401adc:	f383 8811 	msr	BASEPRI, r3
  401ae0:	f3bf 8f6f 	isb	sy
  401ae4:	f3bf 8f4f 	dsb	sy
  401ae8:	b662      	cpsie	i
  401aea:	e7fe      	b.n	401aea <prvNotifyQueueSetContainer+0x26>
  401aec:	f04f 0380 	mov.w	r3, #128	; 0x80
  401af0:	b672      	cpsid	i
  401af2:	f383 8811 	msr	BASEPRI, r3
  401af6:	f3bf 8f6f 	isb	sy
  401afa:	f3bf 8f4f 	dsb	sy
  401afe:	b662      	cpsie	i
  401b00:	e7fe      	b.n	401b00 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401b02:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401b04:	4293      	cmp	r3, r2
  401b06:	d803      	bhi.n	401b10 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401b08:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401b0a:	4628      	mov	r0, r5
  401b0c:	b003      	add	sp, #12
  401b0e:	bd30      	pop	{r4, r5, pc}
  401b10:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401b12:	a901      	add	r1, sp, #4
  401b14:	4620      	mov	r0, r4
  401b16:	4b0b      	ldr	r3, [pc, #44]	; (401b44 <prvNotifyQueueSetContainer+0x80>)
  401b18:	4798      	blx	r3
  401b1a:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401b1c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401b22:	d10a      	bne.n	401b3a <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401b24:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401b26:	2b00      	cmp	r3, #0
  401b28:	d0ef      	beq.n	401b0a <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401b2a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401b2e:	4b06      	ldr	r3, [pc, #24]	; (401b48 <prvNotifyQueueSetContainer+0x84>)
  401b30:	4798      	blx	r3
  401b32:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401b34:	bf18      	it	ne
  401b36:	2501      	movne	r5, #1
  401b38:	e7e7      	b.n	401b0a <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401b3a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b3c:	3301      	adds	r3, #1
  401b3e:	64a3      	str	r3, [r4, #72]	; 0x48
  401b40:	e7e3      	b.n	401b0a <prvNotifyQueueSetContainer+0x46>
  401b42:	bf00      	nop
  401b44:	00401a3d 	.word	0x00401a3d
  401b48:	00402b35 	.word	0x00402b35

00401b4c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401b4c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401b4e:	b172      	cbz	r2, 401b6e <prvCopyDataFromQueue+0x22>
{
  401b50:	b510      	push	{r4, lr}
  401b52:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401b54:	68c4      	ldr	r4, [r0, #12]
  401b56:	4414      	add	r4, r2
  401b58:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401b5a:	6840      	ldr	r0, [r0, #4]
  401b5c:	4284      	cmp	r4, r0
  401b5e:	d301      	bcc.n	401b64 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401b60:	6818      	ldr	r0, [r3, #0]
  401b62:	60d8      	str	r0, [r3, #12]
  401b64:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401b66:	68d9      	ldr	r1, [r3, #12]
  401b68:	4b01      	ldr	r3, [pc, #4]	; (401b70 <prvCopyDataFromQueue+0x24>)
  401b6a:	4798      	blx	r3
  401b6c:	bd10      	pop	{r4, pc}
  401b6e:	4770      	bx	lr
  401b70:	004065a1 	.word	0x004065a1

00401b74 <prvUnlockQueue>:
{
  401b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401b76:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401b78:	4b22      	ldr	r3, [pc, #136]	; (401c04 <prvUnlockQueue+0x90>)
  401b7a:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401b7c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b7e:	2b00      	cmp	r3, #0
  401b80:	dd1b      	ble.n	401bba <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401b82:	4d21      	ldr	r5, [pc, #132]	; (401c08 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401b84:	4f21      	ldr	r7, [pc, #132]	; (401c0c <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401b86:	4e22      	ldr	r6, [pc, #136]	; (401c10 <prvUnlockQueue+0x9c>)
  401b88:	e00b      	b.n	401ba2 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401b8c:	b1ab      	cbz	r3, 401bba <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401b8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401b92:	47b0      	blx	r6
  401b94:	b978      	cbnz	r0, 401bb6 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401b96:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b98:	3b01      	subs	r3, #1
  401b9a:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401b9c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b9e:	2b00      	cmp	r3, #0
  401ba0:	dd0b      	ble.n	401bba <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401ba2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401ba4:	2b00      	cmp	r3, #0
  401ba6:	d0f0      	beq.n	401b8a <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401ba8:	2100      	movs	r1, #0
  401baa:	4620      	mov	r0, r4
  401bac:	47a8      	blx	r5
  401bae:	2801      	cmp	r0, #1
  401bb0:	d1f1      	bne.n	401b96 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401bb2:	47b8      	blx	r7
  401bb4:	e7ef      	b.n	401b96 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401bb6:	47b8      	blx	r7
  401bb8:	e7ed      	b.n	401b96 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401bba:	f04f 33ff 	mov.w	r3, #4294967295
  401bbe:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401bc0:	4b14      	ldr	r3, [pc, #80]	; (401c14 <prvUnlockQueue+0xa0>)
  401bc2:	4798      	blx	r3
	taskENTER_CRITICAL();
  401bc4:	4b0f      	ldr	r3, [pc, #60]	; (401c04 <prvUnlockQueue+0x90>)
  401bc6:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401bc8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401bca:	2b00      	cmp	r3, #0
  401bcc:	dd14      	ble.n	401bf8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401bce:	6923      	ldr	r3, [r4, #16]
  401bd0:	b193      	cbz	r3, 401bf8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401bd2:	f104 0610 	add.w	r6, r4, #16
  401bd6:	4d0e      	ldr	r5, [pc, #56]	; (401c10 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401bd8:	4f0c      	ldr	r7, [pc, #48]	; (401c0c <prvUnlockQueue+0x98>)
  401bda:	e007      	b.n	401bec <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401bdc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401bde:	3b01      	subs	r3, #1
  401be0:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401be2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401be4:	2b00      	cmp	r3, #0
  401be6:	dd07      	ble.n	401bf8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401be8:	6923      	ldr	r3, [r4, #16]
  401bea:	b12b      	cbz	r3, 401bf8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401bec:	4630      	mov	r0, r6
  401bee:	47a8      	blx	r5
  401bf0:	2800      	cmp	r0, #0
  401bf2:	d0f3      	beq.n	401bdc <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401bf4:	47b8      	blx	r7
  401bf6:	e7f1      	b.n	401bdc <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401bf8:	f04f 33ff 	mov.w	r3, #4294967295
  401bfc:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401bfe:	4b05      	ldr	r3, [pc, #20]	; (401c14 <prvUnlockQueue+0xa0>)
  401c00:	4798      	blx	r3
  401c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401c04:	0040178d 	.word	0x0040178d
  401c08:	00401ac5 	.word	0x00401ac5
  401c0c:	00402c91 	.word	0x00402c91
  401c10:	00402b35 	.word	0x00402b35
  401c14:	004017d9 	.word	0x004017d9

00401c18 <xQueueGenericReset>:
{
  401c18:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401c1a:	b308      	cbz	r0, 401c60 <xQueueGenericReset+0x48>
  401c1c:	4604      	mov	r4, r0
  401c1e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401c20:	4b1d      	ldr	r3, [pc, #116]	; (401c98 <xQueueGenericReset+0x80>)
  401c22:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401c24:	6822      	ldr	r2, [r4, #0]
  401c26:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401c28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401c2a:	fb03 f301 	mul.w	r3, r3, r1
  401c2e:	18d0      	adds	r0, r2, r3
  401c30:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401c32:	2000      	movs	r0, #0
  401c34:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401c36:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401c38:	1a5b      	subs	r3, r3, r1
  401c3a:	4413      	add	r3, r2
  401c3c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401c3e:	f04f 33ff 	mov.w	r3, #4294967295
  401c42:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401c44:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401c46:	b9fd      	cbnz	r5, 401c88 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401c48:	6923      	ldr	r3, [r4, #16]
  401c4a:	b12b      	cbz	r3, 401c58 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401c4c:	f104 0010 	add.w	r0, r4, #16
  401c50:	4b12      	ldr	r3, [pc, #72]	; (401c9c <xQueueGenericReset+0x84>)
  401c52:	4798      	blx	r3
  401c54:	2801      	cmp	r0, #1
  401c56:	d00e      	beq.n	401c76 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401c58:	4b11      	ldr	r3, [pc, #68]	; (401ca0 <xQueueGenericReset+0x88>)
  401c5a:	4798      	blx	r3
}
  401c5c:	2001      	movs	r0, #1
  401c5e:	bd38      	pop	{r3, r4, r5, pc}
  401c60:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c64:	b672      	cpsid	i
  401c66:	f383 8811 	msr	BASEPRI, r3
  401c6a:	f3bf 8f6f 	isb	sy
  401c6e:	f3bf 8f4f 	dsb	sy
  401c72:	b662      	cpsie	i
  401c74:	e7fe      	b.n	401c74 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c7a:	4b0a      	ldr	r3, [pc, #40]	; (401ca4 <xQueueGenericReset+0x8c>)
  401c7c:	601a      	str	r2, [r3, #0]
  401c7e:	f3bf 8f4f 	dsb	sy
  401c82:	f3bf 8f6f 	isb	sy
  401c86:	e7e7      	b.n	401c58 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401c88:	f104 0010 	add.w	r0, r4, #16
  401c8c:	4d06      	ldr	r5, [pc, #24]	; (401ca8 <xQueueGenericReset+0x90>)
  401c8e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401c90:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401c94:	47a8      	blx	r5
  401c96:	e7df      	b.n	401c58 <xQueueGenericReset+0x40>
  401c98:	0040178d 	.word	0x0040178d
  401c9c:	00402b35 	.word	0x00402b35
  401ca0:	004017d9 	.word	0x004017d9
  401ca4:	e000ed04 	.word	0xe000ed04
  401ca8:	00401641 	.word	0x00401641

00401cac <xQueueGenericCreate>:
{
  401cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401cae:	b950      	cbnz	r0, 401cc6 <xQueueGenericCreate+0x1a>
  401cb0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cb4:	b672      	cpsid	i
  401cb6:	f383 8811 	msr	BASEPRI, r3
  401cba:	f3bf 8f6f 	isb	sy
  401cbe:	f3bf 8f4f 	dsb	sy
  401cc2:	b662      	cpsie	i
  401cc4:	e7fe      	b.n	401cc4 <xQueueGenericCreate+0x18>
  401cc6:	4606      	mov	r6, r0
  401cc8:	4617      	mov	r7, r2
  401cca:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401ccc:	b189      	cbz	r1, 401cf2 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401cce:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401cd2:	3059      	adds	r0, #89	; 0x59
  401cd4:	4b12      	ldr	r3, [pc, #72]	; (401d20 <xQueueGenericCreate+0x74>)
  401cd6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401cd8:	4604      	mov	r4, r0
  401cda:	b9e8      	cbnz	r0, 401d18 <xQueueGenericCreate+0x6c>
  401cdc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ce0:	b672      	cpsid	i
  401ce2:	f383 8811 	msr	BASEPRI, r3
  401ce6:	f3bf 8f6f 	isb	sy
  401cea:	f3bf 8f4f 	dsb	sy
  401cee:	b662      	cpsie	i
  401cf0:	e7fe      	b.n	401cf0 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401cf2:	2058      	movs	r0, #88	; 0x58
  401cf4:	4b0a      	ldr	r3, [pc, #40]	; (401d20 <xQueueGenericCreate+0x74>)
  401cf6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401cf8:	4604      	mov	r4, r0
  401cfa:	2800      	cmp	r0, #0
  401cfc:	d0ee      	beq.n	401cdc <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401cfe:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401d00:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401d02:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401d04:	2101      	movs	r1, #1
  401d06:	4620      	mov	r0, r4
  401d08:	4b06      	ldr	r3, [pc, #24]	; (401d24 <xQueueGenericCreate+0x78>)
  401d0a:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401d0c:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401d10:	2300      	movs	r3, #0
  401d12:	6563      	str	r3, [r4, #84]	; 0x54
}
  401d14:	4620      	mov	r0, r4
  401d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401d18:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401d1c:	6003      	str	r3, [r0, #0]
  401d1e:	e7ef      	b.n	401d00 <xQueueGenericCreate+0x54>
  401d20:	004019e9 	.word	0x004019e9
  401d24:	00401c19 	.word	0x00401c19

00401d28 <xQueueGenericSend>:
{
  401d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d2c:	b085      	sub	sp, #20
  401d2e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401d30:	b1b8      	cbz	r0, 401d62 <xQueueGenericSend+0x3a>
  401d32:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401d34:	b301      	cbz	r1, 401d78 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401d36:	2b02      	cmp	r3, #2
  401d38:	d02c      	beq.n	401d94 <xQueueGenericSend+0x6c>
  401d3a:	461d      	mov	r5, r3
  401d3c:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401d3e:	4b66      	ldr	r3, [pc, #408]	; (401ed8 <xQueueGenericSend+0x1b0>)
  401d40:	4798      	blx	r3
  401d42:	2800      	cmp	r0, #0
  401d44:	d134      	bne.n	401db0 <xQueueGenericSend+0x88>
  401d46:	9b01      	ldr	r3, [sp, #4]
  401d48:	2b00      	cmp	r3, #0
  401d4a:	d038      	beq.n	401dbe <xQueueGenericSend+0x96>
  401d4c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d50:	b672      	cpsid	i
  401d52:	f383 8811 	msr	BASEPRI, r3
  401d56:	f3bf 8f6f 	isb	sy
  401d5a:	f3bf 8f4f 	dsb	sy
  401d5e:	b662      	cpsie	i
  401d60:	e7fe      	b.n	401d60 <xQueueGenericSend+0x38>
  401d62:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d66:	b672      	cpsid	i
  401d68:	f383 8811 	msr	BASEPRI, r3
  401d6c:	f3bf 8f6f 	isb	sy
  401d70:	f3bf 8f4f 	dsb	sy
  401d74:	b662      	cpsie	i
  401d76:	e7fe      	b.n	401d76 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401d78:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401d7a:	2a00      	cmp	r2, #0
  401d7c:	d0db      	beq.n	401d36 <xQueueGenericSend+0xe>
  401d7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d82:	b672      	cpsid	i
  401d84:	f383 8811 	msr	BASEPRI, r3
  401d88:	f3bf 8f6f 	isb	sy
  401d8c:	f3bf 8f4f 	dsb	sy
  401d90:	b662      	cpsie	i
  401d92:	e7fe      	b.n	401d92 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401d94:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401d96:	2a01      	cmp	r2, #1
  401d98:	d0cf      	beq.n	401d3a <xQueueGenericSend+0x12>
  401d9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d9e:	b672      	cpsid	i
  401da0:	f383 8811 	msr	BASEPRI, r3
  401da4:	f3bf 8f6f 	isb	sy
  401da8:	f3bf 8f4f 	dsb	sy
  401dac:	b662      	cpsie	i
  401dae:	e7fe      	b.n	401dae <xQueueGenericSend+0x86>
  401db0:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401db2:	4e4a      	ldr	r6, [pc, #296]	; (401edc <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  401db4:	f8df a150 	ldr.w	sl, [pc, #336]	; 401f08 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401db8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401ee8 <xQueueGenericSend+0x1c0>
  401dbc:	e042      	b.n	401e44 <xQueueGenericSend+0x11c>
  401dbe:	2700      	movs	r7, #0
  401dc0:	e7f7      	b.n	401db2 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401dc2:	462a      	mov	r2, r5
  401dc4:	4641      	mov	r1, r8
  401dc6:	4620      	mov	r0, r4
  401dc8:	4b45      	ldr	r3, [pc, #276]	; (401ee0 <xQueueGenericSend+0x1b8>)
  401dca:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401dcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401dce:	b19b      	cbz	r3, 401df8 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401dd0:	4629      	mov	r1, r5
  401dd2:	4620      	mov	r0, r4
  401dd4:	4b43      	ldr	r3, [pc, #268]	; (401ee4 <xQueueGenericSend+0x1bc>)
  401dd6:	4798      	blx	r3
  401dd8:	2801      	cmp	r0, #1
  401dda:	d107      	bne.n	401dec <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401ddc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401de0:	4b41      	ldr	r3, [pc, #260]	; (401ee8 <xQueueGenericSend+0x1c0>)
  401de2:	601a      	str	r2, [r3, #0]
  401de4:	f3bf 8f4f 	dsb	sy
  401de8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401dec:	4b3f      	ldr	r3, [pc, #252]	; (401eec <xQueueGenericSend+0x1c4>)
  401dee:	4798      	blx	r3
				return pdPASS;
  401df0:	2001      	movs	r0, #1
}
  401df2:	b005      	add	sp, #20
  401df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401dfa:	b173      	cbz	r3, 401e1a <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401dfc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401e00:	4b3b      	ldr	r3, [pc, #236]	; (401ef0 <xQueueGenericSend+0x1c8>)
  401e02:	4798      	blx	r3
  401e04:	2801      	cmp	r0, #1
  401e06:	d1f1      	bne.n	401dec <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401e08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401e0c:	4b36      	ldr	r3, [pc, #216]	; (401ee8 <xQueueGenericSend+0x1c0>)
  401e0e:	601a      	str	r2, [r3, #0]
  401e10:	f3bf 8f4f 	dsb	sy
  401e14:	f3bf 8f6f 	isb	sy
  401e18:	e7e8      	b.n	401dec <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  401e1a:	2800      	cmp	r0, #0
  401e1c:	d0e6      	beq.n	401dec <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401e22:	4b31      	ldr	r3, [pc, #196]	; (401ee8 <xQueueGenericSend+0x1c0>)
  401e24:	601a      	str	r2, [r3, #0]
  401e26:	f3bf 8f4f 	dsb	sy
  401e2a:	f3bf 8f6f 	isb	sy
  401e2e:	e7dd      	b.n	401dec <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401e30:	4b2e      	ldr	r3, [pc, #184]	; (401eec <xQueueGenericSend+0x1c4>)
  401e32:	4798      	blx	r3
					return errQUEUE_FULL;
  401e34:	2000      	movs	r0, #0
  401e36:	e7dc      	b.n	401df2 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  401e38:	4620      	mov	r0, r4
  401e3a:	4b2e      	ldr	r3, [pc, #184]	; (401ef4 <xQueueGenericSend+0x1cc>)
  401e3c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401e3e:	4b2e      	ldr	r3, [pc, #184]	; (401ef8 <xQueueGenericSend+0x1d0>)
  401e40:	4798      	blx	r3
  401e42:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401e44:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401e46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401e48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e4a:	429a      	cmp	r2, r3
  401e4c:	d3b9      	bcc.n	401dc2 <xQueueGenericSend+0x9a>
  401e4e:	2d02      	cmp	r5, #2
  401e50:	d0b7      	beq.n	401dc2 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401e52:	9b01      	ldr	r3, [sp, #4]
  401e54:	2b00      	cmp	r3, #0
  401e56:	d0eb      	beq.n	401e30 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401e58:	b90f      	cbnz	r7, 401e5e <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  401e5a:	a802      	add	r0, sp, #8
  401e5c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401e5e:	4b23      	ldr	r3, [pc, #140]	; (401eec <xQueueGenericSend+0x1c4>)
  401e60:	4798      	blx	r3
		vTaskSuspendAll();
  401e62:	4b26      	ldr	r3, [pc, #152]	; (401efc <xQueueGenericSend+0x1d4>)
  401e64:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401e66:	47b0      	blx	r6
  401e68:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401e6e:	d101      	bne.n	401e74 <xQueueGenericSend+0x14c>
  401e70:	2300      	movs	r3, #0
  401e72:	6463      	str	r3, [r4, #68]	; 0x44
  401e74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e76:	f1b3 3fff 	cmp.w	r3, #4294967295
  401e7a:	d101      	bne.n	401e80 <xQueueGenericSend+0x158>
  401e7c:	2300      	movs	r3, #0
  401e7e:	64a3      	str	r3, [r4, #72]	; 0x48
  401e80:	4b1a      	ldr	r3, [pc, #104]	; (401eec <xQueueGenericSend+0x1c4>)
  401e82:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401e84:	a901      	add	r1, sp, #4
  401e86:	a802      	add	r0, sp, #8
  401e88:	4b1d      	ldr	r3, [pc, #116]	; (401f00 <xQueueGenericSend+0x1d8>)
  401e8a:	4798      	blx	r3
  401e8c:	b9e0      	cbnz	r0, 401ec8 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  401e8e:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401e90:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401e94:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401e96:	4b15      	ldr	r3, [pc, #84]	; (401eec <xQueueGenericSend+0x1c4>)
  401e98:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401e9a:	45bb      	cmp	fp, r7
  401e9c:	d1cc      	bne.n	401e38 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401e9e:	9901      	ldr	r1, [sp, #4]
  401ea0:	f104 0010 	add.w	r0, r4, #16
  401ea4:	4b17      	ldr	r3, [pc, #92]	; (401f04 <xQueueGenericSend+0x1dc>)
  401ea6:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401ea8:	4620      	mov	r0, r4
  401eaa:	4b12      	ldr	r3, [pc, #72]	; (401ef4 <xQueueGenericSend+0x1cc>)
  401eac:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401eae:	4b12      	ldr	r3, [pc, #72]	; (401ef8 <xQueueGenericSend+0x1d0>)
  401eb0:	4798      	blx	r3
  401eb2:	2800      	cmp	r0, #0
  401eb4:	d1c5      	bne.n	401e42 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  401eb6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401eba:	f8c9 3000 	str.w	r3, [r9]
  401ebe:	f3bf 8f4f 	dsb	sy
  401ec2:	f3bf 8f6f 	isb	sy
  401ec6:	e7bc      	b.n	401e42 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  401ec8:	4620      	mov	r0, r4
  401eca:	4b0a      	ldr	r3, [pc, #40]	; (401ef4 <xQueueGenericSend+0x1cc>)
  401ecc:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401ece:	4b0a      	ldr	r3, [pc, #40]	; (401ef8 <xQueueGenericSend+0x1d0>)
  401ed0:	4798      	blx	r3
			return errQUEUE_FULL;
  401ed2:	2000      	movs	r0, #0
  401ed4:	e78d      	b.n	401df2 <xQueueGenericSend+0xca>
  401ed6:	bf00      	nop
  401ed8:	00402c9d 	.word	0x00402c9d
  401edc:	0040178d 	.word	0x0040178d
  401ee0:	00401a3d 	.word	0x00401a3d
  401ee4:	00401ac5 	.word	0x00401ac5
  401ee8:	e000ed04 	.word	0xe000ed04
  401eec:	004017d9 	.word	0x004017d9
  401ef0:	00402b35 	.word	0x00402b35
  401ef4:	00401b75 	.word	0x00401b75
  401ef8:	00402719 	.word	0x00402719
  401efc:	004025b1 	.word	0x004025b1
  401f00:	00402bfd 	.word	0x00402bfd
  401f04:	00402a31 	.word	0x00402a31
  401f08:	00402bcd 	.word	0x00402bcd

00401f0c <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401f0c:	2800      	cmp	r0, #0
  401f0e:	d036      	beq.n	401f7e <xQueueGenericSendFromISR+0x72>
{
  401f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f14:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f16:	2900      	cmp	r1, #0
  401f18:	d03c      	beq.n	401f94 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401f1a:	2b02      	cmp	r3, #2
  401f1c:	d048      	beq.n	401fb0 <xQueueGenericSendFromISR+0xa4>
  401f1e:	461e      	mov	r6, r3
  401f20:	4615      	mov	r5, r2
  401f22:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401f24:	4b35      	ldr	r3, [pc, #212]	; (401ffc <xQueueGenericSendFromISR+0xf0>)
  401f26:	4798      	blx	r3
	__asm volatile
  401f28:	f3ef 8711 	mrs	r7, BASEPRI
  401f2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f30:	b672      	cpsid	i
  401f32:	f383 8811 	msr	BASEPRI, r3
  401f36:	f3bf 8f6f 	isb	sy
  401f3a:	f3bf 8f4f 	dsb	sy
  401f3e:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401f40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401f42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401f44:	429a      	cmp	r2, r3
  401f46:	d301      	bcc.n	401f4c <xQueueGenericSendFromISR+0x40>
  401f48:	2e02      	cmp	r6, #2
  401f4a:	d14f      	bne.n	401fec <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401f4c:	4632      	mov	r2, r6
  401f4e:	4641      	mov	r1, r8
  401f50:	4620      	mov	r0, r4
  401f52:	4b2b      	ldr	r3, [pc, #172]	; (402000 <xQueueGenericSendFromISR+0xf4>)
  401f54:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401f56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f58:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f5c:	d141      	bne.n	401fe2 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401f5e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401f60:	2b00      	cmp	r3, #0
  401f62:	d033      	beq.n	401fcc <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401f64:	4631      	mov	r1, r6
  401f66:	4620      	mov	r0, r4
  401f68:	4b26      	ldr	r3, [pc, #152]	; (402004 <xQueueGenericSendFromISR+0xf8>)
  401f6a:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401f6c:	2d00      	cmp	r5, #0
  401f6e:	d03f      	beq.n	401ff0 <xQueueGenericSendFromISR+0xe4>
  401f70:	2801      	cmp	r0, #1
  401f72:	d13d      	bne.n	401ff0 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401f74:	6028      	str	r0, [r5, #0]
	__asm volatile
  401f76:	f387 8811 	msr	BASEPRI, r7
}
  401f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  401f7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f82:	b672      	cpsid	i
  401f84:	f383 8811 	msr	BASEPRI, r3
  401f88:	f3bf 8f6f 	isb	sy
  401f8c:	f3bf 8f4f 	dsb	sy
  401f90:	b662      	cpsie	i
  401f92:	e7fe      	b.n	401f92 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f94:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401f96:	2800      	cmp	r0, #0
  401f98:	d0bf      	beq.n	401f1a <xQueueGenericSendFromISR+0xe>
  401f9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f9e:	b672      	cpsid	i
  401fa0:	f383 8811 	msr	BASEPRI, r3
  401fa4:	f3bf 8f6f 	isb	sy
  401fa8:	f3bf 8f4f 	dsb	sy
  401fac:	b662      	cpsie	i
  401fae:	e7fe      	b.n	401fae <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401fb0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401fb2:	2801      	cmp	r0, #1
  401fb4:	d0b3      	beq.n	401f1e <xQueueGenericSendFromISR+0x12>
  401fb6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fba:	b672      	cpsid	i
  401fbc:	f383 8811 	msr	BASEPRI, r3
  401fc0:	f3bf 8f6f 	isb	sy
  401fc4:	f3bf 8f4f 	dsb	sy
  401fc8:	b662      	cpsie	i
  401fca:	e7fe      	b.n	401fca <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401fcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401fce:	b18b      	cbz	r3, 401ff4 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401fd0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401fd4:	4b0c      	ldr	r3, [pc, #48]	; (402008 <xQueueGenericSendFromISR+0xfc>)
  401fd6:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401fd8:	b175      	cbz	r5, 401ff8 <xQueueGenericSendFromISR+0xec>
  401fda:	b168      	cbz	r0, 401ff8 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401fdc:	2001      	movs	r0, #1
  401fde:	6028      	str	r0, [r5, #0]
  401fe0:	e7c9      	b.n	401f76 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401fe2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401fe4:	3301      	adds	r3, #1
  401fe6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401fe8:	2001      	movs	r0, #1
  401fea:	e7c4      	b.n	401f76 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401fec:	2000      	movs	r0, #0
  401fee:	e7c2      	b.n	401f76 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401ff0:	2001      	movs	r0, #1
  401ff2:	e7c0      	b.n	401f76 <xQueueGenericSendFromISR+0x6a>
  401ff4:	2001      	movs	r0, #1
  401ff6:	e7be      	b.n	401f76 <xQueueGenericSendFromISR+0x6a>
  401ff8:	2001      	movs	r0, #1
  401ffa:	e7bc      	b.n	401f76 <xQueueGenericSendFromISR+0x6a>
  401ffc:	00401985 	.word	0x00401985
  402000:	00401a3d 	.word	0x00401a3d
  402004:	00401ac5 	.word	0x00401ac5
  402008:	00402b35 	.word	0x00402b35

0040200c <xQueueGenericReceive>:
{
  40200c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402010:	b084      	sub	sp, #16
  402012:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402014:	b198      	cbz	r0, 40203e <xQueueGenericReceive+0x32>
  402016:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402018:	b1e1      	cbz	r1, 402054 <xQueueGenericReceive+0x48>
  40201a:	4698      	mov	r8, r3
  40201c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40201e:	4b61      	ldr	r3, [pc, #388]	; (4021a4 <xQueueGenericReceive+0x198>)
  402020:	4798      	blx	r3
  402022:	bb28      	cbnz	r0, 402070 <xQueueGenericReceive+0x64>
  402024:	9b01      	ldr	r3, [sp, #4]
  402026:	b353      	cbz	r3, 40207e <xQueueGenericReceive+0x72>
  402028:	f04f 0380 	mov.w	r3, #128	; 0x80
  40202c:	b672      	cpsid	i
  40202e:	f383 8811 	msr	BASEPRI, r3
  402032:	f3bf 8f6f 	isb	sy
  402036:	f3bf 8f4f 	dsb	sy
  40203a:	b662      	cpsie	i
  40203c:	e7fe      	b.n	40203c <xQueueGenericReceive+0x30>
  40203e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402042:	b672      	cpsid	i
  402044:	f383 8811 	msr	BASEPRI, r3
  402048:	f3bf 8f6f 	isb	sy
  40204c:	f3bf 8f4f 	dsb	sy
  402050:	b662      	cpsie	i
  402052:	e7fe      	b.n	402052 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402054:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402056:	2a00      	cmp	r2, #0
  402058:	d0df      	beq.n	40201a <xQueueGenericReceive+0xe>
  40205a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40205e:	b672      	cpsid	i
  402060:	f383 8811 	msr	BASEPRI, r3
  402064:	f3bf 8f6f 	isb	sy
  402068:	f3bf 8f4f 	dsb	sy
  40206c:	b662      	cpsie	i
  40206e:	e7fe      	b.n	40206e <xQueueGenericReceive+0x62>
  402070:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402072:	4d4d      	ldr	r5, [pc, #308]	; (4021a8 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402074:	f8df a160 	ldr.w	sl, [pc, #352]	; 4021d8 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402078:	f8df 913c 	ldr.w	r9, [pc, #316]	; 4021b8 <xQueueGenericReceive+0x1ac>
  40207c:	e04b      	b.n	402116 <xQueueGenericReceive+0x10a>
  40207e:	2600      	movs	r6, #0
  402080:	e7f7      	b.n	402072 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402082:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402084:	4639      	mov	r1, r7
  402086:	4620      	mov	r0, r4
  402088:	4b48      	ldr	r3, [pc, #288]	; (4021ac <xQueueGenericReceive+0x1a0>)
  40208a:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  40208c:	f1b8 0f00 	cmp.w	r8, #0
  402090:	d11d      	bne.n	4020ce <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402092:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402094:	3b01      	subs	r3, #1
  402096:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402098:	6823      	ldr	r3, [r4, #0]
  40209a:	b913      	cbnz	r3, 4020a2 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  40209c:	4b44      	ldr	r3, [pc, #272]	; (4021b0 <xQueueGenericReceive+0x1a4>)
  40209e:	4798      	blx	r3
  4020a0:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4020a2:	6923      	ldr	r3, [r4, #16]
  4020a4:	b16b      	cbz	r3, 4020c2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4020a6:	f104 0010 	add.w	r0, r4, #16
  4020aa:	4b42      	ldr	r3, [pc, #264]	; (4021b4 <xQueueGenericReceive+0x1a8>)
  4020ac:	4798      	blx	r3
  4020ae:	2801      	cmp	r0, #1
  4020b0:	d107      	bne.n	4020c2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4020b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4020b6:	4b40      	ldr	r3, [pc, #256]	; (4021b8 <xQueueGenericReceive+0x1ac>)
  4020b8:	601a      	str	r2, [r3, #0]
  4020ba:	f3bf 8f4f 	dsb	sy
  4020be:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4020c2:	4b3e      	ldr	r3, [pc, #248]	; (4021bc <xQueueGenericReceive+0x1b0>)
  4020c4:	4798      	blx	r3
				return pdPASS;
  4020c6:	2001      	movs	r0, #1
}
  4020c8:	b004      	add	sp, #16
  4020ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  4020ce:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4020d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4020d2:	2b00      	cmp	r3, #0
  4020d4:	d0f5      	beq.n	4020c2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4020d6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4020da:	4b36      	ldr	r3, [pc, #216]	; (4021b4 <xQueueGenericReceive+0x1a8>)
  4020dc:	4798      	blx	r3
  4020de:	2800      	cmp	r0, #0
  4020e0:	d0ef      	beq.n	4020c2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4020e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4020e6:	4b34      	ldr	r3, [pc, #208]	; (4021b8 <xQueueGenericReceive+0x1ac>)
  4020e8:	601a      	str	r2, [r3, #0]
  4020ea:	f3bf 8f4f 	dsb	sy
  4020ee:	f3bf 8f6f 	isb	sy
  4020f2:	e7e6      	b.n	4020c2 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  4020f4:	4b31      	ldr	r3, [pc, #196]	; (4021bc <xQueueGenericReceive+0x1b0>)
  4020f6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4020f8:	2000      	movs	r0, #0
  4020fa:	e7e5      	b.n	4020c8 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  4020fc:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4020fe:	6860      	ldr	r0, [r4, #4]
  402100:	4b2f      	ldr	r3, [pc, #188]	; (4021c0 <xQueueGenericReceive+0x1b4>)
  402102:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402104:	4b2d      	ldr	r3, [pc, #180]	; (4021bc <xQueueGenericReceive+0x1b0>)
  402106:	4798      	blx	r3
  402108:	e030      	b.n	40216c <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  40210a:	4620      	mov	r0, r4
  40210c:	4b2d      	ldr	r3, [pc, #180]	; (4021c4 <xQueueGenericReceive+0x1b8>)
  40210e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402110:	4b2d      	ldr	r3, [pc, #180]	; (4021c8 <xQueueGenericReceive+0x1bc>)
  402112:	4798      	blx	r3
  402114:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402116:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402118:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40211a:	2b00      	cmp	r3, #0
  40211c:	d1b1      	bne.n	402082 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  40211e:	9b01      	ldr	r3, [sp, #4]
  402120:	2b00      	cmp	r3, #0
  402122:	d0e7      	beq.n	4020f4 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402124:	b90e      	cbnz	r6, 40212a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402126:	a802      	add	r0, sp, #8
  402128:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40212a:	4b24      	ldr	r3, [pc, #144]	; (4021bc <xQueueGenericReceive+0x1b0>)
  40212c:	4798      	blx	r3
		vTaskSuspendAll();
  40212e:	4b27      	ldr	r3, [pc, #156]	; (4021cc <xQueueGenericReceive+0x1c0>)
  402130:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402132:	47a8      	blx	r5
  402134:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402136:	f1b3 3fff 	cmp.w	r3, #4294967295
  40213a:	d101      	bne.n	402140 <xQueueGenericReceive+0x134>
  40213c:	2300      	movs	r3, #0
  40213e:	6463      	str	r3, [r4, #68]	; 0x44
  402140:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402142:	f1b3 3fff 	cmp.w	r3, #4294967295
  402146:	d101      	bne.n	40214c <xQueueGenericReceive+0x140>
  402148:	2300      	movs	r3, #0
  40214a:	64a3      	str	r3, [r4, #72]	; 0x48
  40214c:	4b1b      	ldr	r3, [pc, #108]	; (4021bc <xQueueGenericReceive+0x1b0>)
  40214e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402150:	a901      	add	r1, sp, #4
  402152:	a802      	add	r0, sp, #8
  402154:	4b1e      	ldr	r3, [pc, #120]	; (4021d0 <xQueueGenericReceive+0x1c4>)
  402156:	4798      	blx	r3
  402158:	b9e8      	cbnz	r0, 402196 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  40215a:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  40215c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40215e:	4b17      	ldr	r3, [pc, #92]	; (4021bc <xQueueGenericReceive+0x1b0>)
  402160:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402162:	2e00      	cmp	r6, #0
  402164:	d1d1      	bne.n	40210a <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402166:	6823      	ldr	r3, [r4, #0]
  402168:	2b00      	cmp	r3, #0
  40216a:	d0c7      	beq.n	4020fc <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40216c:	9901      	ldr	r1, [sp, #4]
  40216e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402172:	4b18      	ldr	r3, [pc, #96]	; (4021d4 <xQueueGenericReceive+0x1c8>)
  402174:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402176:	4620      	mov	r0, r4
  402178:	4b12      	ldr	r3, [pc, #72]	; (4021c4 <xQueueGenericReceive+0x1b8>)
  40217a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40217c:	4b12      	ldr	r3, [pc, #72]	; (4021c8 <xQueueGenericReceive+0x1bc>)
  40217e:	4798      	blx	r3
  402180:	2800      	cmp	r0, #0
  402182:	d1c7      	bne.n	402114 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402184:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402188:	f8c9 3000 	str.w	r3, [r9]
  40218c:	f3bf 8f4f 	dsb	sy
  402190:	f3bf 8f6f 	isb	sy
  402194:	e7be      	b.n	402114 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402196:	4620      	mov	r0, r4
  402198:	4b0a      	ldr	r3, [pc, #40]	; (4021c4 <xQueueGenericReceive+0x1b8>)
  40219a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40219c:	4b0a      	ldr	r3, [pc, #40]	; (4021c8 <xQueueGenericReceive+0x1bc>)
  40219e:	4798      	blx	r3
			return errQUEUE_EMPTY;
  4021a0:	2000      	movs	r0, #0
  4021a2:	e791      	b.n	4020c8 <xQueueGenericReceive+0xbc>
  4021a4:	00402c9d 	.word	0x00402c9d
  4021a8:	0040178d 	.word	0x0040178d
  4021ac:	00401b4d 	.word	0x00401b4d
  4021b0:	00402e1d 	.word	0x00402e1d
  4021b4:	00402b35 	.word	0x00402b35
  4021b8:	e000ed04 	.word	0xe000ed04
  4021bc:	004017d9 	.word	0x004017d9
  4021c0:	00402cbd 	.word	0x00402cbd
  4021c4:	00401b75 	.word	0x00401b75
  4021c8:	00402719 	.word	0x00402719
  4021cc:	004025b1 	.word	0x004025b1
  4021d0:	00402bfd 	.word	0x00402bfd
  4021d4:	00402a31 	.word	0x00402a31
  4021d8:	00402bcd 	.word	0x00402bcd

004021dc <vQueueAddToRegistry>:
	{
  4021dc:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4021de:	4b0b      	ldr	r3, [pc, #44]	; (40220c <vQueueAddToRegistry+0x30>)
  4021e0:	681b      	ldr	r3, [r3, #0]
  4021e2:	b153      	cbz	r3, 4021fa <vQueueAddToRegistry+0x1e>
  4021e4:	2301      	movs	r3, #1
  4021e6:	4c09      	ldr	r4, [pc, #36]	; (40220c <vQueueAddToRegistry+0x30>)
  4021e8:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4021ec:	b132      	cbz	r2, 4021fc <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4021ee:	3301      	adds	r3, #1
  4021f0:	2b08      	cmp	r3, #8
  4021f2:	d1f9      	bne.n	4021e8 <vQueueAddToRegistry+0xc>
	}
  4021f4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4021f8:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4021fa:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4021fc:	4a03      	ldr	r2, [pc, #12]	; (40220c <vQueueAddToRegistry+0x30>)
  4021fe:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402202:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402206:	6058      	str	r0, [r3, #4]
				break;
  402208:	e7f4      	b.n	4021f4 <vQueueAddToRegistry+0x18>
  40220a:	bf00      	nop
  40220c:	20400bd4 	.word	0x20400bd4

00402210 <vQueueWaitForMessageRestricted>:
	{
  402210:	b570      	push	{r4, r5, r6, lr}
  402212:	4604      	mov	r4, r0
  402214:	460d      	mov	r5, r1
  402216:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402218:	4b0f      	ldr	r3, [pc, #60]	; (402258 <vQueueWaitForMessageRestricted+0x48>)
  40221a:	4798      	blx	r3
  40221c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40221e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402222:	d00b      	beq.n	40223c <vQueueWaitForMessageRestricted+0x2c>
  402224:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402226:	f1b3 3fff 	cmp.w	r3, #4294967295
  40222a:	d00a      	beq.n	402242 <vQueueWaitForMessageRestricted+0x32>
  40222c:	4b0b      	ldr	r3, [pc, #44]	; (40225c <vQueueWaitForMessageRestricted+0x4c>)
  40222e:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402230:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402232:	b14b      	cbz	r3, 402248 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402234:	4620      	mov	r0, r4
  402236:	4b0a      	ldr	r3, [pc, #40]	; (402260 <vQueueWaitForMessageRestricted+0x50>)
  402238:	4798      	blx	r3
  40223a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  40223c:	2300      	movs	r3, #0
  40223e:	6463      	str	r3, [r4, #68]	; 0x44
  402240:	e7f0      	b.n	402224 <vQueueWaitForMessageRestricted+0x14>
  402242:	2300      	movs	r3, #0
  402244:	64a3      	str	r3, [r4, #72]	; 0x48
  402246:	e7f1      	b.n	40222c <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402248:	4632      	mov	r2, r6
  40224a:	4629      	mov	r1, r5
  40224c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402250:	4b04      	ldr	r3, [pc, #16]	; (402264 <vQueueWaitForMessageRestricted+0x54>)
  402252:	4798      	blx	r3
  402254:	e7ee      	b.n	402234 <vQueueWaitForMessageRestricted+0x24>
  402256:	bf00      	nop
  402258:	0040178d 	.word	0x0040178d
  40225c:	004017d9 	.word	0x004017d9
  402260:	00401b75 	.word	0x00401b75
  402264:	00402ab5 	.word	0x00402ab5

00402268 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402268:	4b08      	ldr	r3, [pc, #32]	; (40228c <prvResetNextTaskUnblockTime+0x24>)
  40226a:	681b      	ldr	r3, [r3, #0]
  40226c:	681b      	ldr	r3, [r3, #0]
  40226e:	b13b      	cbz	r3, 402280 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402270:	4b06      	ldr	r3, [pc, #24]	; (40228c <prvResetNextTaskUnblockTime+0x24>)
  402272:	681b      	ldr	r3, [r3, #0]
  402274:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402276:	68db      	ldr	r3, [r3, #12]
  402278:	685a      	ldr	r2, [r3, #4]
  40227a:	4b05      	ldr	r3, [pc, #20]	; (402290 <prvResetNextTaskUnblockTime+0x28>)
  40227c:	601a      	str	r2, [r3, #0]
  40227e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402280:	f04f 32ff 	mov.w	r2, #4294967295
  402284:	4b02      	ldr	r3, [pc, #8]	; (402290 <prvResetNextTaskUnblockTime+0x28>)
  402286:	601a      	str	r2, [r3, #0]
  402288:	4770      	bx	lr
  40228a:	bf00      	nop
  40228c:	20400a60 	.word	0x20400a60
  402290:	20400b0c 	.word	0x20400b0c

00402294 <prvAddCurrentTaskToDelayedList>:
{
  402294:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402296:	4b0f      	ldr	r3, [pc, #60]	; (4022d4 <prvAddCurrentTaskToDelayedList+0x40>)
  402298:	681b      	ldr	r3, [r3, #0]
  40229a:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  40229c:	4b0e      	ldr	r3, [pc, #56]	; (4022d8 <prvAddCurrentTaskToDelayedList+0x44>)
  40229e:	681b      	ldr	r3, [r3, #0]
  4022a0:	4298      	cmp	r0, r3
  4022a2:	d30e      	bcc.n	4022c2 <prvAddCurrentTaskToDelayedList+0x2e>
  4022a4:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4022a6:	4b0d      	ldr	r3, [pc, #52]	; (4022dc <prvAddCurrentTaskToDelayedList+0x48>)
  4022a8:	6818      	ldr	r0, [r3, #0]
  4022aa:	4b0a      	ldr	r3, [pc, #40]	; (4022d4 <prvAddCurrentTaskToDelayedList+0x40>)
  4022ac:	6819      	ldr	r1, [r3, #0]
  4022ae:	3104      	adds	r1, #4
  4022b0:	4b0b      	ldr	r3, [pc, #44]	; (4022e0 <prvAddCurrentTaskToDelayedList+0x4c>)
  4022b2:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  4022b4:	4b0b      	ldr	r3, [pc, #44]	; (4022e4 <prvAddCurrentTaskToDelayedList+0x50>)
  4022b6:	681b      	ldr	r3, [r3, #0]
  4022b8:	429c      	cmp	r4, r3
  4022ba:	d201      	bcs.n	4022c0 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  4022bc:	4b09      	ldr	r3, [pc, #36]	; (4022e4 <prvAddCurrentTaskToDelayedList+0x50>)
  4022be:	601c      	str	r4, [r3, #0]
  4022c0:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4022c2:	4b09      	ldr	r3, [pc, #36]	; (4022e8 <prvAddCurrentTaskToDelayedList+0x54>)
  4022c4:	6818      	ldr	r0, [r3, #0]
  4022c6:	4b03      	ldr	r3, [pc, #12]	; (4022d4 <prvAddCurrentTaskToDelayedList+0x40>)
  4022c8:	6819      	ldr	r1, [r3, #0]
  4022ca:	3104      	adds	r1, #4
  4022cc:	4b04      	ldr	r3, [pc, #16]	; (4022e0 <prvAddCurrentTaskToDelayedList+0x4c>)
  4022ce:	4798      	blx	r3
  4022d0:	bd10      	pop	{r4, pc}
  4022d2:	bf00      	nop
  4022d4:	20400a5c 	.word	0x20400a5c
  4022d8:	20400b54 	.word	0x20400b54
  4022dc:	20400a60 	.word	0x20400a60
  4022e0:	00401675 	.word	0x00401675
  4022e4:	20400b0c 	.word	0x20400b0c
  4022e8:	20400a64 	.word	0x20400a64

004022ec <xTaskGenericCreate>:
{
  4022ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022f0:	b083      	sub	sp, #12
  4022f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4022f4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4022f8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4022fa:	b160      	cbz	r0, 402316 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4022fc:	2d04      	cmp	r5, #4
  4022fe:	d915      	bls.n	40232c <xTaskGenericCreate+0x40>
  402300:	f04f 0380 	mov.w	r3, #128	; 0x80
  402304:	b672      	cpsid	i
  402306:	f383 8811 	msr	BASEPRI, r3
  40230a:	f3bf 8f6f 	isb	sy
  40230e:	f3bf 8f4f 	dsb	sy
  402312:	b662      	cpsie	i
  402314:	e7fe      	b.n	402314 <xTaskGenericCreate+0x28>
  402316:	f04f 0380 	mov.w	r3, #128	; 0x80
  40231a:	b672      	cpsid	i
  40231c:	f383 8811 	msr	BASEPRI, r3
  402320:	f3bf 8f6f 	isb	sy
  402324:	f3bf 8f4f 	dsb	sy
  402328:	b662      	cpsie	i
  40232a:	e7fe      	b.n	40232a <xTaskGenericCreate+0x3e>
  40232c:	9001      	str	r0, [sp, #4]
  40232e:	4698      	mov	r8, r3
  402330:	4691      	mov	r9, r2
  402332:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402334:	b936      	cbnz	r6, 402344 <xTaskGenericCreate+0x58>
  402336:	0090      	lsls	r0, r2, #2
  402338:	4b62      	ldr	r3, [pc, #392]	; (4024c4 <xTaskGenericCreate+0x1d8>)
  40233a:	4798      	blx	r3
		if( pxStack != NULL )
  40233c:	4606      	mov	r6, r0
  40233e:	2800      	cmp	r0, #0
  402340:	f000 809e 	beq.w	402480 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402344:	2058      	movs	r0, #88	; 0x58
  402346:	4b5f      	ldr	r3, [pc, #380]	; (4024c4 <xTaskGenericCreate+0x1d8>)
  402348:	4798      	blx	r3
			if( pxNewTCB != NULL )
  40234a:	4604      	mov	r4, r0
  40234c:	2800      	cmp	r0, #0
  40234e:	f000 8094 	beq.w	40247a <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402352:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402354:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402358:	21a5      	movs	r1, #165	; 0xa5
  40235a:	4630      	mov	r0, r6
  40235c:	4b5a      	ldr	r3, [pc, #360]	; (4024c8 <xTaskGenericCreate+0x1dc>)
  40235e:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402360:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402364:	444e      	add	r6, r9
  402366:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402368:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  40236c:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402370:	783b      	ldrb	r3, [r7, #0]
  402372:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402376:	783b      	ldrb	r3, [r7, #0]
  402378:	2b00      	cmp	r3, #0
  40237a:	f040 8084 	bne.w	402486 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40237e:	2700      	movs	r7, #0
  402380:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402384:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402386:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402388:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40238a:	f104 0904 	add.w	r9, r4, #4
  40238e:	4648      	mov	r0, r9
  402390:	f8df b184 	ldr.w	fp, [pc, #388]	; 402518 <xTaskGenericCreate+0x22c>
  402394:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402396:	f104 0018 	add.w	r0, r4, #24
  40239a:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40239c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40239e:	f1c5 0305 	rsb	r3, r5, #5
  4023a2:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4023a4:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  4023a6:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  4023a8:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4023ac:	4642      	mov	r2, r8
  4023ae:	9901      	ldr	r1, [sp, #4]
  4023b0:	4630      	mov	r0, r6
  4023b2:	4b46      	ldr	r3, [pc, #280]	; (4024cc <xTaskGenericCreate+0x1e0>)
  4023b4:	4798      	blx	r3
  4023b6:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  4023b8:	f1ba 0f00 	cmp.w	sl, #0
  4023bc:	d001      	beq.n	4023c2 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  4023be:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  4023c2:	4b43      	ldr	r3, [pc, #268]	; (4024d0 <xTaskGenericCreate+0x1e4>)
  4023c4:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  4023c6:	4a43      	ldr	r2, [pc, #268]	; (4024d4 <xTaskGenericCreate+0x1e8>)
  4023c8:	6813      	ldr	r3, [r2, #0]
  4023ca:	3301      	adds	r3, #1
  4023cc:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4023ce:	4b42      	ldr	r3, [pc, #264]	; (4024d8 <xTaskGenericCreate+0x1ec>)
  4023d0:	681b      	ldr	r3, [r3, #0]
  4023d2:	2b00      	cmp	r3, #0
  4023d4:	d166      	bne.n	4024a4 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  4023d6:	4b40      	ldr	r3, [pc, #256]	; (4024d8 <xTaskGenericCreate+0x1ec>)
  4023d8:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4023da:	6813      	ldr	r3, [r2, #0]
  4023dc:	2b01      	cmp	r3, #1
  4023de:	d121      	bne.n	402424 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4023e0:	4f3e      	ldr	r7, [pc, #248]	; (4024dc <xTaskGenericCreate+0x1f0>)
  4023e2:	4638      	mov	r0, r7
  4023e4:	4e3e      	ldr	r6, [pc, #248]	; (4024e0 <xTaskGenericCreate+0x1f4>)
  4023e6:	47b0      	blx	r6
  4023e8:	f107 0014 	add.w	r0, r7, #20
  4023ec:	47b0      	blx	r6
  4023ee:	f107 0028 	add.w	r0, r7, #40	; 0x28
  4023f2:	47b0      	blx	r6
  4023f4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4023f8:	47b0      	blx	r6
  4023fa:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4023fe:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  402400:	f8df 8118 	ldr.w	r8, [pc, #280]	; 40251c <xTaskGenericCreate+0x230>
  402404:	4640      	mov	r0, r8
  402406:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402408:	4f36      	ldr	r7, [pc, #216]	; (4024e4 <xTaskGenericCreate+0x1f8>)
  40240a:	4638      	mov	r0, r7
  40240c:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  40240e:	4836      	ldr	r0, [pc, #216]	; (4024e8 <xTaskGenericCreate+0x1fc>)
  402410:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  402412:	4836      	ldr	r0, [pc, #216]	; (4024ec <xTaskGenericCreate+0x200>)
  402414:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402416:	4836      	ldr	r0, [pc, #216]	; (4024f0 <xTaskGenericCreate+0x204>)
  402418:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  40241a:	4b36      	ldr	r3, [pc, #216]	; (4024f4 <xTaskGenericCreate+0x208>)
  40241c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402420:	4b35      	ldr	r3, [pc, #212]	; (4024f8 <xTaskGenericCreate+0x20c>)
  402422:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402424:	4a35      	ldr	r2, [pc, #212]	; (4024fc <xTaskGenericCreate+0x210>)
  402426:	6813      	ldr	r3, [r2, #0]
  402428:	3301      	adds	r3, #1
  40242a:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  40242c:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  40242e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402430:	4a33      	ldr	r2, [pc, #204]	; (402500 <xTaskGenericCreate+0x214>)
  402432:	6811      	ldr	r1, [r2, #0]
  402434:	2301      	movs	r3, #1
  402436:	4083      	lsls	r3, r0
  402438:	430b      	orrs	r3, r1
  40243a:	6013      	str	r3, [r2, #0]
  40243c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402440:	4649      	mov	r1, r9
  402442:	4b26      	ldr	r3, [pc, #152]	; (4024dc <xTaskGenericCreate+0x1f0>)
  402444:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402448:	4b2e      	ldr	r3, [pc, #184]	; (402504 <xTaskGenericCreate+0x218>)
  40244a:	4798      	blx	r3
		taskEXIT_CRITICAL();
  40244c:	4b2e      	ldr	r3, [pc, #184]	; (402508 <xTaskGenericCreate+0x21c>)
  40244e:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402450:	4b2e      	ldr	r3, [pc, #184]	; (40250c <xTaskGenericCreate+0x220>)
  402452:	681b      	ldr	r3, [r3, #0]
  402454:	2b00      	cmp	r3, #0
  402456:	d031      	beq.n	4024bc <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402458:	4b1f      	ldr	r3, [pc, #124]	; (4024d8 <xTaskGenericCreate+0x1ec>)
  40245a:	681b      	ldr	r3, [r3, #0]
  40245c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40245e:	429d      	cmp	r5, r3
  402460:	d92e      	bls.n	4024c0 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402466:	4b2a      	ldr	r3, [pc, #168]	; (402510 <xTaskGenericCreate+0x224>)
  402468:	601a      	str	r2, [r3, #0]
  40246a:	f3bf 8f4f 	dsb	sy
  40246e:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  402472:	2001      	movs	r0, #1
}
  402474:	b003      	add	sp, #12
  402476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  40247a:	4630      	mov	r0, r6
  40247c:	4b25      	ldr	r3, [pc, #148]	; (402514 <xTaskGenericCreate+0x228>)
  40247e:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402480:	f04f 30ff 	mov.w	r0, #4294967295
  402484:	e7f6      	b.n	402474 <xTaskGenericCreate+0x188>
  402486:	463b      	mov	r3, r7
  402488:	f104 0234 	add.w	r2, r4, #52	; 0x34
  40248c:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40248e:	7859      	ldrb	r1, [r3, #1]
  402490:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402494:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402498:	2900      	cmp	r1, #0
  40249a:	f43f af70 	beq.w	40237e <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  40249e:	42bb      	cmp	r3, r7
  4024a0:	d1f5      	bne.n	40248e <xTaskGenericCreate+0x1a2>
  4024a2:	e76c      	b.n	40237e <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  4024a4:	4b19      	ldr	r3, [pc, #100]	; (40250c <xTaskGenericCreate+0x220>)
  4024a6:	681b      	ldr	r3, [r3, #0]
  4024a8:	2b00      	cmp	r3, #0
  4024aa:	d1bb      	bne.n	402424 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4024ac:	4b0a      	ldr	r3, [pc, #40]	; (4024d8 <xTaskGenericCreate+0x1ec>)
  4024ae:	681b      	ldr	r3, [r3, #0]
  4024b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4024b2:	429d      	cmp	r5, r3
  4024b4:	d3b6      	bcc.n	402424 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  4024b6:	4b08      	ldr	r3, [pc, #32]	; (4024d8 <xTaskGenericCreate+0x1ec>)
  4024b8:	601c      	str	r4, [r3, #0]
  4024ba:	e7b3      	b.n	402424 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  4024bc:	2001      	movs	r0, #1
  4024be:	e7d9      	b.n	402474 <xTaskGenericCreate+0x188>
  4024c0:	2001      	movs	r0, #1
	return xReturn;
  4024c2:	e7d7      	b.n	402474 <xTaskGenericCreate+0x188>
  4024c4:	004019e9 	.word	0x004019e9
  4024c8:	004066d5 	.word	0x004066d5
  4024cc:	00401741 	.word	0x00401741
  4024d0:	0040178d 	.word	0x0040178d
  4024d4:	20400acc 	.word	0x20400acc
  4024d8:	20400a5c 	.word	0x20400a5c
  4024dc:	20400a68 	.word	0x20400a68
  4024e0:	00401641 	.word	0x00401641
  4024e4:	20400af8 	.word	0x20400af8
  4024e8:	20400b14 	.word	0x20400b14
  4024ec:	20400b40 	.word	0x20400b40
  4024f0:	20400b2c 	.word	0x20400b2c
  4024f4:	20400a60 	.word	0x20400a60
  4024f8:	20400a64 	.word	0x20400a64
  4024fc:	20400ad8 	.word	0x20400ad8
  402500:	20400ae0 	.word	0x20400ae0
  402504:	0040165d 	.word	0x0040165d
  402508:	004017d9 	.word	0x004017d9
  40250c:	20400b28 	.word	0x20400b28
  402510:	e000ed04 	.word	0xe000ed04
  402514:	00401a19 	.word	0x00401a19
  402518:	00401657 	.word	0x00401657
  40251c:	20400ae4 	.word	0x20400ae4

00402520 <vTaskStartScheduler>:
{
  402520:	b510      	push	{r4, lr}
  402522:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402524:	2300      	movs	r3, #0
  402526:	9303      	str	r3, [sp, #12]
  402528:	9302      	str	r3, [sp, #8]
  40252a:	9301      	str	r3, [sp, #4]
  40252c:	9300      	str	r3, [sp, #0]
  40252e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402532:	4917      	ldr	r1, [pc, #92]	; (402590 <vTaskStartScheduler+0x70>)
  402534:	4817      	ldr	r0, [pc, #92]	; (402594 <vTaskStartScheduler+0x74>)
  402536:	4c18      	ldr	r4, [pc, #96]	; (402598 <vTaskStartScheduler+0x78>)
  402538:	47a0      	blx	r4
		if( xReturn == pdPASS )
  40253a:	2801      	cmp	r0, #1
  40253c:	d00b      	beq.n	402556 <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  40253e:	bb20      	cbnz	r0, 40258a <vTaskStartScheduler+0x6a>
  402540:	f04f 0380 	mov.w	r3, #128	; 0x80
  402544:	b672      	cpsid	i
  402546:	f383 8811 	msr	BASEPRI, r3
  40254a:	f3bf 8f6f 	isb	sy
  40254e:	f3bf 8f4f 	dsb	sy
  402552:	b662      	cpsie	i
  402554:	e7fe      	b.n	402554 <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  402556:	4b11      	ldr	r3, [pc, #68]	; (40259c <vTaskStartScheduler+0x7c>)
  402558:	4798      	blx	r3
	if( xReturn == pdPASS )
  40255a:	2801      	cmp	r0, #1
  40255c:	d1ef      	bne.n	40253e <vTaskStartScheduler+0x1e>
  40255e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402562:	b672      	cpsid	i
  402564:	f383 8811 	msr	BASEPRI, r3
  402568:	f3bf 8f6f 	isb	sy
  40256c:	f3bf 8f4f 	dsb	sy
  402570:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  402572:	f04f 32ff 	mov.w	r2, #4294967295
  402576:	4b0a      	ldr	r3, [pc, #40]	; (4025a0 <vTaskStartScheduler+0x80>)
  402578:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  40257a:	2201      	movs	r2, #1
  40257c:	4b09      	ldr	r3, [pc, #36]	; (4025a4 <vTaskStartScheduler+0x84>)
  40257e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402580:	2200      	movs	r2, #0
  402582:	4b09      	ldr	r3, [pc, #36]	; (4025a8 <vTaskStartScheduler+0x88>)
  402584:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402586:	4b09      	ldr	r3, [pc, #36]	; (4025ac <vTaskStartScheduler+0x8c>)
  402588:	4798      	blx	r3
}
  40258a:	b004      	add	sp, #16
  40258c:	bd10      	pop	{r4, pc}
  40258e:	bf00      	nop
  402590:	0040b07c 	.word	0x0040b07c
  402594:	004028c9 	.word	0x004028c9
  402598:	004022ed 	.word	0x004022ed
  40259c:	00402f09 	.word	0x00402f09
  4025a0:	20400b0c 	.word	0x20400b0c
  4025a4:	20400b28 	.word	0x20400b28
  4025a8:	20400b54 	.word	0x20400b54
  4025ac:	004018c1 	.word	0x004018c1

004025b0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  4025b0:	4a02      	ldr	r2, [pc, #8]	; (4025bc <vTaskSuspendAll+0xc>)
  4025b2:	6813      	ldr	r3, [r2, #0]
  4025b4:	3301      	adds	r3, #1
  4025b6:	6013      	str	r3, [r2, #0]
  4025b8:	4770      	bx	lr
  4025ba:	bf00      	nop
  4025bc:	20400ad4 	.word	0x20400ad4

004025c0 <xTaskGetTickCount>:
		xTicks = xTickCount;
  4025c0:	4b01      	ldr	r3, [pc, #4]	; (4025c8 <xTaskGetTickCount+0x8>)
  4025c2:	6818      	ldr	r0, [r3, #0]
}
  4025c4:	4770      	bx	lr
  4025c6:	bf00      	nop
  4025c8:	20400b54 	.word	0x20400b54

004025cc <xTaskIncrementTick>:
{
  4025cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4025d0:	4b42      	ldr	r3, [pc, #264]	; (4026dc <xTaskIncrementTick+0x110>)
  4025d2:	681b      	ldr	r3, [r3, #0]
  4025d4:	2b00      	cmp	r3, #0
  4025d6:	d178      	bne.n	4026ca <xTaskIncrementTick+0xfe>
		++xTickCount;
  4025d8:	4b41      	ldr	r3, [pc, #260]	; (4026e0 <xTaskIncrementTick+0x114>)
  4025da:	681a      	ldr	r2, [r3, #0]
  4025dc:	3201      	adds	r2, #1
  4025de:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4025e0:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4025e2:	b9d6      	cbnz	r6, 40261a <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4025e4:	4b3f      	ldr	r3, [pc, #252]	; (4026e4 <xTaskIncrementTick+0x118>)
  4025e6:	681b      	ldr	r3, [r3, #0]
  4025e8:	681b      	ldr	r3, [r3, #0]
  4025ea:	b153      	cbz	r3, 402602 <xTaskIncrementTick+0x36>
  4025ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025f0:	b672      	cpsid	i
  4025f2:	f383 8811 	msr	BASEPRI, r3
  4025f6:	f3bf 8f6f 	isb	sy
  4025fa:	f3bf 8f4f 	dsb	sy
  4025fe:	b662      	cpsie	i
  402600:	e7fe      	b.n	402600 <xTaskIncrementTick+0x34>
  402602:	4a38      	ldr	r2, [pc, #224]	; (4026e4 <xTaskIncrementTick+0x118>)
  402604:	6811      	ldr	r1, [r2, #0]
  402606:	4b38      	ldr	r3, [pc, #224]	; (4026e8 <xTaskIncrementTick+0x11c>)
  402608:	6818      	ldr	r0, [r3, #0]
  40260a:	6010      	str	r0, [r2, #0]
  40260c:	6019      	str	r1, [r3, #0]
  40260e:	4a37      	ldr	r2, [pc, #220]	; (4026ec <xTaskIncrementTick+0x120>)
  402610:	6813      	ldr	r3, [r2, #0]
  402612:	3301      	adds	r3, #1
  402614:	6013      	str	r3, [r2, #0]
  402616:	4b36      	ldr	r3, [pc, #216]	; (4026f0 <xTaskIncrementTick+0x124>)
  402618:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  40261a:	4b36      	ldr	r3, [pc, #216]	; (4026f4 <xTaskIncrementTick+0x128>)
  40261c:	681b      	ldr	r3, [r3, #0]
  40261e:	429e      	cmp	r6, r3
  402620:	d218      	bcs.n	402654 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  402622:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402624:	4b34      	ldr	r3, [pc, #208]	; (4026f8 <xTaskIncrementTick+0x12c>)
  402626:	681b      	ldr	r3, [r3, #0]
  402628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40262a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40262e:	4a33      	ldr	r2, [pc, #204]	; (4026fc <xTaskIncrementTick+0x130>)
  402630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402634:	2b02      	cmp	r3, #2
  402636:	bf28      	it	cs
  402638:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  40263a:	4b31      	ldr	r3, [pc, #196]	; (402700 <xTaskIncrementTick+0x134>)
  40263c:	681b      	ldr	r3, [r3, #0]
  40263e:	b90b      	cbnz	r3, 402644 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  402640:	4b30      	ldr	r3, [pc, #192]	; (402704 <xTaskIncrementTick+0x138>)
  402642:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402644:	4b30      	ldr	r3, [pc, #192]	; (402708 <xTaskIncrementTick+0x13c>)
  402646:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402648:	2b00      	cmp	r3, #0
}
  40264a:	bf0c      	ite	eq
  40264c:	4620      	moveq	r0, r4
  40264e:	2001      	movne	r0, #1
  402650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402654:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402656:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4026e4 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40265a:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402714 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  40265e:	4f2b      	ldr	r7, [pc, #172]	; (40270c <xTaskIncrementTick+0x140>)
  402660:	e01f      	b.n	4026a2 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  402662:	f04f 32ff 	mov.w	r2, #4294967295
  402666:	4b23      	ldr	r3, [pc, #140]	; (4026f4 <xTaskIncrementTick+0x128>)
  402668:	601a      	str	r2, [r3, #0]
						break;
  40266a:	e7db      	b.n	402624 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  40266c:	4a21      	ldr	r2, [pc, #132]	; (4026f4 <xTaskIncrementTick+0x128>)
  40266e:	6013      	str	r3, [r2, #0]
							break;
  402670:	e7d8      	b.n	402624 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402672:	f105 0018 	add.w	r0, r5, #24
  402676:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402678:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  40267a:	683a      	ldr	r2, [r7, #0]
  40267c:	2301      	movs	r3, #1
  40267e:	4083      	lsls	r3, r0
  402680:	4313      	orrs	r3, r2
  402682:	603b      	str	r3, [r7, #0]
  402684:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402688:	4651      	mov	r1, sl
  40268a:	4b1c      	ldr	r3, [pc, #112]	; (4026fc <xTaskIncrementTick+0x130>)
  40268c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402690:	4b1f      	ldr	r3, [pc, #124]	; (402710 <xTaskIncrementTick+0x144>)
  402692:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402694:	4b18      	ldr	r3, [pc, #96]	; (4026f8 <xTaskIncrementTick+0x12c>)
  402696:	681b      	ldr	r3, [r3, #0]
  402698:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  40269a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  40269c:	429a      	cmp	r2, r3
  40269e:	bf28      	it	cs
  4026a0:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4026a2:	f8d9 3000 	ldr.w	r3, [r9]
  4026a6:	681b      	ldr	r3, [r3, #0]
  4026a8:	2b00      	cmp	r3, #0
  4026aa:	d0da      	beq.n	402662 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4026ac:	f8d9 3000 	ldr.w	r3, [r9]
  4026b0:	68db      	ldr	r3, [r3, #12]
  4026b2:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4026b4:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  4026b6:	429e      	cmp	r6, r3
  4026b8:	d3d8      	bcc.n	40266c <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4026ba:	f105 0a04 	add.w	sl, r5, #4
  4026be:	4650      	mov	r0, sl
  4026c0:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4026c2:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4026c4:	2b00      	cmp	r3, #0
  4026c6:	d1d4      	bne.n	402672 <xTaskIncrementTick+0xa6>
  4026c8:	e7d6      	b.n	402678 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4026ca:	4a0d      	ldr	r2, [pc, #52]	; (402700 <xTaskIncrementTick+0x134>)
  4026cc:	6813      	ldr	r3, [r2, #0]
  4026ce:	3301      	adds	r3, #1
  4026d0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4026d2:	4b0c      	ldr	r3, [pc, #48]	; (402704 <xTaskIncrementTick+0x138>)
  4026d4:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4026d6:	2400      	movs	r4, #0
  4026d8:	e7b4      	b.n	402644 <xTaskIncrementTick+0x78>
  4026da:	bf00      	nop
  4026dc:	20400ad4 	.word	0x20400ad4
  4026e0:	20400b54 	.word	0x20400b54
  4026e4:	20400a60 	.word	0x20400a60
  4026e8:	20400a64 	.word	0x20400a64
  4026ec:	20400b10 	.word	0x20400b10
  4026f0:	00402269 	.word	0x00402269
  4026f4:	20400b0c 	.word	0x20400b0c
  4026f8:	20400a5c 	.word	0x20400a5c
  4026fc:	20400a68 	.word	0x20400a68
  402700:	20400ad0 	.word	0x20400ad0
  402704:	00403535 	.word	0x00403535
  402708:	20400b58 	.word	0x20400b58
  40270c:	20400ae0 	.word	0x20400ae0
  402710:	0040165d 	.word	0x0040165d
  402714:	004016a9 	.word	0x004016a9

00402718 <xTaskResumeAll>:
{
  402718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  40271c:	4b38      	ldr	r3, [pc, #224]	; (402800 <xTaskResumeAll+0xe8>)
  40271e:	681b      	ldr	r3, [r3, #0]
  402720:	b953      	cbnz	r3, 402738 <xTaskResumeAll+0x20>
  402722:	f04f 0380 	mov.w	r3, #128	; 0x80
  402726:	b672      	cpsid	i
  402728:	f383 8811 	msr	BASEPRI, r3
  40272c:	f3bf 8f6f 	isb	sy
  402730:	f3bf 8f4f 	dsb	sy
  402734:	b662      	cpsie	i
  402736:	e7fe      	b.n	402736 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402738:	4b32      	ldr	r3, [pc, #200]	; (402804 <xTaskResumeAll+0xec>)
  40273a:	4798      	blx	r3
		--uxSchedulerSuspended;
  40273c:	4b30      	ldr	r3, [pc, #192]	; (402800 <xTaskResumeAll+0xe8>)
  40273e:	681a      	ldr	r2, [r3, #0]
  402740:	3a01      	subs	r2, #1
  402742:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402744:	681b      	ldr	r3, [r3, #0]
  402746:	2b00      	cmp	r3, #0
  402748:	d155      	bne.n	4027f6 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  40274a:	4b2f      	ldr	r3, [pc, #188]	; (402808 <xTaskResumeAll+0xf0>)
  40274c:	681b      	ldr	r3, [r3, #0]
  40274e:	2b00      	cmp	r3, #0
  402750:	d132      	bne.n	4027b8 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  402752:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402754:	4b2d      	ldr	r3, [pc, #180]	; (40280c <xTaskResumeAll+0xf4>)
  402756:	4798      	blx	r3
}
  402758:	4620      	mov	r0, r4
  40275a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  40275e:	68fb      	ldr	r3, [r7, #12]
  402760:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402762:	f104 0018 	add.w	r0, r4, #24
  402766:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402768:	f104 0804 	add.w	r8, r4, #4
  40276c:	4640      	mov	r0, r8
  40276e:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  402770:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402772:	682a      	ldr	r2, [r5, #0]
  402774:	2301      	movs	r3, #1
  402776:	4083      	lsls	r3, r0
  402778:	4313      	orrs	r3, r2
  40277a:	602b      	str	r3, [r5, #0]
  40277c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402780:	4641      	mov	r1, r8
  402782:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402786:	4b22      	ldr	r3, [pc, #136]	; (402810 <xTaskResumeAll+0xf8>)
  402788:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40278a:	4b22      	ldr	r3, [pc, #136]	; (402814 <xTaskResumeAll+0xfc>)
  40278c:	681b      	ldr	r3, [r3, #0]
  40278e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402792:	429a      	cmp	r2, r3
  402794:	d20c      	bcs.n	4027b0 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402796:	683b      	ldr	r3, [r7, #0]
  402798:	2b00      	cmp	r3, #0
  40279a:	d1e0      	bne.n	40275e <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  40279c:	4b1e      	ldr	r3, [pc, #120]	; (402818 <xTaskResumeAll+0x100>)
  40279e:	681b      	ldr	r3, [r3, #0]
  4027a0:	b1db      	cbz	r3, 4027da <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4027a2:	4b1d      	ldr	r3, [pc, #116]	; (402818 <xTaskResumeAll+0x100>)
  4027a4:	681b      	ldr	r3, [r3, #0]
  4027a6:	b1c3      	cbz	r3, 4027da <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4027a8:	4e1c      	ldr	r6, [pc, #112]	; (40281c <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  4027aa:	4d1d      	ldr	r5, [pc, #116]	; (402820 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  4027ac:	4c1a      	ldr	r4, [pc, #104]	; (402818 <xTaskResumeAll+0x100>)
  4027ae:	e00e      	b.n	4027ce <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  4027b0:	2201      	movs	r2, #1
  4027b2:	4b1b      	ldr	r3, [pc, #108]	; (402820 <xTaskResumeAll+0x108>)
  4027b4:	601a      	str	r2, [r3, #0]
  4027b6:	e7ee      	b.n	402796 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4027b8:	4f1a      	ldr	r7, [pc, #104]	; (402824 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4027ba:	4e1b      	ldr	r6, [pc, #108]	; (402828 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  4027bc:	4d1b      	ldr	r5, [pc, #108]	; (40282c <xTaskResumeAll+0x114>)
  4027be:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402834 <xTaskResumeAll+0x11c>
  4027c2:	e7e8      	b.n	402796 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  4027c4:	6823      	ldr	r3, [r4, #0]
  4027c6:	3b01      	subs	r3, #1
  4027c8:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4027ca:	6823      	ldr	r3, [r4, #0]
  4027cc:	b12b      	cbz	r3, 4027da <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4027ce:	47b0      	blx	r6
  4027d0:	2800      	cmp	r0, #0
  4027d2:	d0f7      	beq.n	4027c4 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  4027d4:	2301      	movs	r3, #1
  4027d6:	602b      	str	r3, [r5, #0]
  4027d8:	e7f4      	b.n	4027c4 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  4027da:	4b11      	ldr	r3, [pc, #68]	; (402820 <xTaskResumeAll+0x108>)
  4027dc:	681b      	ldr	r3, [r3, #0]
  4027de:	2b01      	cmp	r3, #1
  4027e0:	d10b      	bne.n	4027fa <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  4027e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4027e6:	4b12      	ldr	r3, [pc, #72]	; (402830 <xTaskResumeAll+0x118>)
  4027e8:	601a      	str	r2, [r3, #0]
  4027ea:	f3bf 8f4f 	dsb	sy
  4027ee:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  4027f2:	2401      	movs	r4, #1
  4027f4:	e7ae      	b.n	402754 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  4027f6:	2400      	movs	r4, #0
  4027f8:	e7ac      	b.n	402754 <xTaskResumeAll+0x3c>
  4027fa:	2400      	movs	r4, #0
  4027fc:	e7aa      	b.n	402754 <xTaskResumeAll+0x3c>
  4027fe:	bf00      	nop
  402800:	20400ad4 	.word	0x20400ad4
  402804:	0040178d 	.word	0x0040178d
  402808:	20400acc 	.word	0x20400acc
  40280c:	004017d9 	.word	0x004017d9
  402810:	0040165d 	.word	0x0040165d
  402814:	20400a5c 	.word	0x20400a5c
  402818:	20400ad0 	.word	0x20400ad0
  40281c:	004025cd 	.word	0x004025cd
  402820:	20400b58 	.word	0x20400b58
  402824:	20400b14 	.word	0x20400b14
  402828:	004016a9 	.word	0x004016a9
  40282c:	20400ae0 	.word	0x20400ae0
  402830:	e000ed04 	.word	0xe000ed04
  402834:	20400a68 	.word	0x20400a68

00402838 <vTaskDelay>:
	{
  402838:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  40283a:	2800      	cmp	r0, #0
  40283c:	d029      	beq.n	402892 <vTaskDelay+0x5a>
  40283e:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  402840:	4b18      	ldr	r3, [pc, #96]	; (4028a4 <vTaskDelay+0x6c>)
  402842:	681b      	ldr	r3, [r3, #0]
  402844:	b153      	cbz	r3, 40285c <vTaskDelay+0x24>
  402846:	f04f 0380 	mov.w	r3, #128	; 0x80
  40284a:	b672      	cpsid	i
  40284c:	f383 8811 	msr	BASEPRI, r3
  402850:	f3bf 8f6f 	isb	sy
  402854:	f3bf 8f4f 	dsb	sy
  402858:	b662      	cpsie	i
  40285a:	e7fe      	b.n	40285a <vTaskDelay+0x22>
			vTaskSuspendAll();
  40285c:	4b12      	ldr	r3, [pc, #72]	; (4028a8 <vTaskDelay+0x70>)
  40285e:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  402860:	4b12      	ldr	r3, [pc, #72]	; (4028ac <vTaskDelay+0x74>)
  402862:	681b      	ldr	r3, [r3, #0]
  402864:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402866:	4b12      	ldr	r3, [pc, #72]	; (4028b0 <vTaskDelay+0x78>)
  402868:	6818      	ldr	r0, [r3, #0]
  40286a:	3004      	adds	r0, #4
  40286c:	4b11      	ldr	r3, [pc, #68]	; (4028b4 <vTaskDelay+0x7c>)
  40286e:	4798      	blx	r3
  402870:	b948      	cbnz	r0, 402886 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402872:	4b0f      	ldr	r3, [pc, #60]	; (4028b0 <vTaskDelay+0x78>)
  402874:	681a      	ldr	r2, [r3, #0]
  402876:	4910      	ldr	r1, [pc, #64]	; (4028b8 <vTaskDelay+0x80>)
  402878:	680b      	ldr	r3, [r1, #0]
  40287a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40287c:	2201      	movs	r2, #1
  40287e:	4082      	lsls	r2, r0
  402880:	ea23 0302 	bic.w	r3, r3, r2
  402884:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402886:	4620      	mov	r0, r4
  402888:	4b0c      	ldr	r3, [pc, #48]	; (4028bc <vTaskDelay+0x84>)
  40288a:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  40288c:	4b0c      	ldr	r3, [pc, #48]	; (4028c0 <vTaskDelay+0x88>)
  40288e:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  402890:	b938      	cbnz	r0, 4028a2 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  402892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402896:	4b0b      	ldr	r3, [pc, #44]	; (4028c4 <vTaskDelay+0x8c>)
  402898:	601a      	str	r2, [r3, #0]
  40289a:	f3bf 8f4f 	dsb	sy
  40289e:	f3bf 8f6f 	isb	sy
  4028a2:	bd10      	pop	{r4, pc}
  4028a4:	20400ad4 	.word	0x20400ad4
  4028a8:	004025b1 	.word	0x004025b1
  4028ac:	20400b54 	.word	0x20400b54
  4028b0:	20400a5c 	.word	0x20400a5c
  4028b4:	004016a9 	.word	0x004016a9
  4028b8:	20400ae0 	.word	0x20400ae0
  4028bc:	00402295 	.word	0x00402295
  4028c0:	00402719 	.word	0x00402719
  4028c4:	e000ed04 	.word	0xe000ed04

004028c8 <prvIdleTask>:
{
  4028c8:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4028ca:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402954 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4028ce:	4e19      	ldr	r6, [pc, #100]	; (402934 <prvIdleTask+0x6c>)
				taskYIELD();
  4028d0:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402958 <prvIdleTask+0x90>
  4028d4:	e02a      	b.n	40292c <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4028d6:	4b18      	ldr	r3, [pc, #96]	; (402938 <prvIdleTask+0x70>)
  4028d8:	681b      	ldr	r3, [r3, #0]
  4028da:	2b01      	cmp	r3, #1
  4028dc:	d81e      	bhi.n	40291c <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4028de:	682b      	ldr	r3, [r5, #0]
  4028e0:	2b00      	cmp	r3, #0
  4028e2:	d0f8      	beq.n	4028d6 <prvIdleTask+0xe>
			vTaskSuspendAll();
  4028e4:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4028e6:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4028e8:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4028ea:	2c00      	cmp	r4, #0
  4028ec:	d0f7      	beq.n	4028de <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4028ee:	4b13      	ldr	r3, [pc, #76]	; (40293c <prvIdleTask+0x74>)
  4028f0:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4028f2:	68f3      	ldr	r3, [r6, #12]
  4028f4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4028f6:	1d20      	adds	r0, r4, #4
  4028f8:	4b11      	ldr	r3, [pc, #68]	; (402940 <prvIdleTask+0x78>)
  4028fa:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4028fc:	4a11      	ldr	r2, [pc, #68]	; (402944 <prvIdleTask+0x7c>)
  4028fe:	6813      	ldr	r3, [r2, #0]
  402900:	3b01      	subs	r3, #1
  402902:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402904:	682b      	ldr	r3, [r5, #0]
  402906:	3b01      	subs	r3, #1
  402908:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40290a:	4b0f      	ldr	r3, [pc, #60]	; (402948 <prvIdleTask+0x80>)
  40290c:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40290e:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402910:	f8df a048 	ldr.w	sl, [pc, #72]	; 40295c <prvIdleTask+0x94>
  402914:	47d0      	blx	sl
		vPortFree( pxTCB );
  402916:	4620      	mov	r0, r4
  402918:	47d0      	blx	sl
  40291a:	e7e0      	b.n	4028de <prvIdleTask+0x16>
				taskYIELD();
  40291c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402920:	f8c9 3000 	str.w	r3, [r9]
  402924:	f3bf 8f4f 	dsb	sy
  402928:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40292c:	4d07      	ldr	r5, [pc, #28]	; (40294c <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40292e:	4f08      	ldr	r7, [pc, #32]	; (402950 <prvIdleTask+0x88>)
  402930:	e7d5      	b.n	4028de <prvIdleTask+0x16>
  402932:	bf00      	nop
  402934:	20400b40 	.word	0x20400b40
  402938:	20400a68 	.word	0x20400a68
  40293c:	0040178d 	.word	0x0040178d
  402940:	004016a9 	.word	0x004016a9
  402944:	20400acc 	.word	0x20400acc
  402948:	004017d9 	.word	0x004017d9
  40294c:	20400adc 	.word	0x20400adc
  402950:	00402719 	.word	0x00402719
  402954:	004025b1 	.word	0x004025b1
  402958:	e000ed04 	.word	0xe000ed04
  40295c:	00401a19 	.word	0x00401a19

00402960 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402960:	4b2d      	ldr	r3, [pc, #180]	; (402a18 <vTaskSwitchContext+0xb8>)
  402962:	681b      	ldr	r3, [r3, #0]
  402964:	2b00      	cmp	r3, #0
  402966:	d12c      	bne.n	4029c2 <vTaskSwitchContext+0x62>
{
  402968:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40296a:	2200      	movs	r2, #0
  40296c:	4b2b      	ldr	r3, [pc, #172]	; (402a1c <vTaskSwitchContext+0xbc>)
  40296e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402970:	4b2b      	ldr	r3, [pc, #172]	; (402a20 <vTaskSwitchContext+0xc0>)
  402972:	681b      	ldr	r3, [r3, #0]
  402974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402976:	681a      	ldr	r2, [r3, #0]
  402978:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40297c:	d103      	bne.n	402986 <vTaskSwitchContext+0x26>
  40297e:	685a      	ldr	r2, [r3, #4]
  402980:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402984:	d021      	beq.n	4029ca <vTaskSwitchContext+0x6a>
  402986:	4b26      	ldr	r3, [pc, #152]	; (402a20 <vTaskSwitchContext+0xc0>)
  402988:	6818      	ldr	r0, [r3, #0]
  40298a:	6819      	ldr	r1, [r3, #0]
  40298c:	3134      	adds	r1, #52	; 0x34
  40298e:	4b25      	ldr	r3, [pc, #148]	; (402a24 <vTaskSwitchContext+0xc4>)
  402990:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402992:	4b25      	ldr	r3, [pc, #148]	; (402a28 <vTaskSwitchContext+0xc8>)
  402994:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402996:	fab3 f383 	clz	r3, r3
  40299a:	b2db      	uxtb	r3, r3
  40299c:	f1c3 031f 	rsb	r3, r3, #31
  4029a0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4029a4:	4a21      	ldr	r2, [pc, #132]	; (402a2c <vTaskSwitchContext+0xcc>)
  4029a6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4029aa:	b9ba      	cbnz	r2, 4029dc <vTaskSwitchContext+0x7c>
	__asm volatile
  4029ac:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029b0:	b672      	cpsid	i
  4029b2:	f383 8811 	msr	BASEPRI, r3
  4029b6:	f3bf 8f6f 	isb	sy
  4029ba:	f3bf 8f4f 	dsb	sy
  4029be:	b662      	cpsie	i
  4029c0:	e7fe      	b.n	4029c0 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4029c2:	2201      	movs	r2, #1
  4029c4:	4b15      	ldr	r3, [pc, #84]	; (402a1c <vTaskSwitchContext+0xbc>)
  4029c6:	601a      	str	r2, [r3, #0]
  4029c8:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4029ca:	689a      	ldr	r2, [r3, #8]
  4029cc:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4029d0:	d1d9      	bne.n	402986 <vTaskSwitchContext+0x26>
  4029d2:	68db      	ldr	r3, [r3, #12]
  4029d4:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4029d8:	d1d5      	bne.n	402986 <vTaskSwitchContext+0x26>
  4029da:	e7da      	b.n	402992 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4029dc:	4a13      	ldr	r2, [pc, #76]	; (402a2c <vTaskSwitchContext+0xcc>)
  4029de:	0099      	lsls	r1, r3, #2
  4029e0:	18c8      	adds	r0, r1, r3
  4029e2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4029e6:	6844      	ldr	r4, [r0, #4]
  4029e8:	6864      	ldr	r4, [r4, #4]
  4029ea:	6044      	str	r4, [r0, #4]
  4029ec:	4419      	add	r1, r3
  4029ee:	4602      	mov	r2, r0
  4029f0:	3208      	adds	r2, #8
  4029f2:	4294      	cmp	r4, r2
  4029f4:	d009      	beq.n	402a0a <vTaskSwitchContext+0xaa>
  4029f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4029fa:	4a0c      	ldr	r2, [pc, #48]	; (402a2c <vTaskSwitchContext+0xcc>)
  4029fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402a00:	685b      	ldr	r3, [r3, #4]
  402a02:	68da      	ldr	r2, [r3, #12]
  402a04:	4b06      	ldr	r3, [pc, #24]	; (402a20 <vTaskSwitchContext+0xc0>)
  402a06:	601a      	str	r2, [r3, #0]
  402a08:	bd10      	pop	{r4, pc}
  402a0a:	6860      	ldr	r0, [r4, #4]
  402a0c:	4a07      	ldr	r2, [pc, #28]	; (402a2c <vTaskSwitchContext+0xcc>)
  402a0e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402a12:	6050      	str	r0, [r2, #4]
  402a14:	e7ef      	b.n	4029f6 <vTaskSwitchContext+0x96>
  402a16:	bf00      	nop
  402a18:	20400ad4 	.word	0x20400ad4
  402a1c:	20400b58 	.word	0x20400b58
  402a20:	20400a5c 	.word	0x20400a5c
  402a24:	0040351d 	.word	0x0040351d
  402a28:	20400ae0 	.word	0x20400ae0
  402a2c:	20400a68 	.word	0x20400a68

00402a30 <vTaskPlaceOnEventList>:
{
  402a30:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402a32:	b1e0      	cbz	r0, 402a6e <vTaskPlaceOnEventList+0x3e>
  402a34:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402a36:	4d17      	ldr	r5, [pc, #92]	; (402a94 <vTaskPlaceOnEventList+0x64>)
  402a38:	6829      	ldr	r1, [r5, #0]
  402a3a:	3118      	adds	r1, #24
  402a3c:	4b16      	ldr	r3, [pc, #88]	; (402a98 <vTaskPlaceOnEventList+0x68>)
  402a3e:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402a40:	6828      	ldr	r0, [r5, #0]
  402a42:	3004      	adds	r0, #4
  402a44:	4b15      	ldr	r3, [pc, #84]	; (402a9c <vTaskPlaceOnEventList+0x6c>)
  402a46:	4798      	blx	r3
  402a48:	b940      	cbnz	r0, 402a5c <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402a4a:	682a      	ldr	r2, [r5, #0]
  402a4c:	4914      	ldr	r1, [pc, #80]	; (402aa0 <vTaskPlaceOnEventList+0x70>)
  402a4e:	680b      	ldr	r3, [r1, #0]
  402a50:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402a52:	2201      	movs	r2, #1
  402a54:	4082      	lsls	r2, r0
  402a56:	ea23 0302 	bic.w	r3, r3, r2
  402a5a:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402a5c:	f1b4 3fff 	cmp.w	r4, #4294967295
  402a60:	d010      	beq.n	402a84 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402a62:	4b10      	ldr	r3, [pc, #64]	; (402aa4 <vTaskPlaceOnEventList+0x74>)
  402a64:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402a66:	4420      	add	r0, r4
  402a68:	4b0f      	ldr	r3, [pc, #60]	; (402aa8 <vTaskPlaceOnEventList+0x78>)
  402a6a:	4798      	blx	r3
  402a6c:	bd38      	pop	{r3, r4, r5, pc}
  402a6e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a72:	b672      	cpsid	i
  402a74:	f383 8811 	msr	BASEPRI, r3
  402a78:	f3bf 8f6f 	isb	sy
  402a7c:	f3bf 8f4f 	dsb	sy
  402a80:	b662      	cpsie	i
  402a82:	e7fe      	b.n	402a82 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402a84:	4b03      	ldr	r3, [pc, #12]	; (402a94 <vTaskPlaceOnEventList+0x64>)
  402a86:	6819      	ldr	r1, [r3, #0]
  402a88:	3104      	adds	r1, #4
  402a8a:	4808      	ldr	r0, [pc, #32]	; (402aac <vTaskPlaceOnEventList+0x7c>)
  402a8c:	4b08      	ldr	r3, [pc, #32]	; (402ab0 <vTaskPlaceOnEventList+0x80>)
  402a8e:	4798      	blx	r3
  402a90:	bd38      	pop	{r3, r4, r5, pc}
  402a92:	bf00      	nop
  402a94:	20400a5c 	.word	0x20400a5c
  402a98:	00401675 	.word	0x00401675
  402a9c:	004016a9 	.word	0x004016a9
  402aa0:	20400ae0 	.word	0x20400ae0
  402aa4:	20400b54 	.word	0x20400b54
  402aa8:	00402295 	.word	0x00402295
  402aac:	20400b2c 	.word	0x20400b2c
  402ab0:	0040165d 	.word	0x0040165d

00402ab4 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402ab4:	b1e8      	cbz	r0, 402af2 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402ab6:	b570      	push	{r4, r5, r6, lr}
  402ab8:	4615      	mov	r5, r2
  402aba:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402abc:	4e16      	ldr	r6, [pc, #88]	; (402b18 <vTaskPlaceOnEventListRestricted+0x64>)
  402abe:	6831      	ldr	r1, [r6, #0]
  402ac0:	3118      	adds	r1, #24
  402ac2:	4b16      	ldr	r3, [pc, #88]	; (402b1c <vTaskPlaceOnEventListRestricted+0x68>)
  402ac4:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402ac6:	6830      	ldr	r0, [r6, #0]
  402ac8:	3004      	adds	r0, #4
  402aca:	4b15      	ldr	r3, [pc, #84]	; (402b20 <vTaskPlaceOnEventListRestricted+0x6c>)
  402acc:	4798      	blx	r3
  402ace:	b940      	cbnz	r0, 402ae2 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402ad0:	6832      	ldr	r2, [r6, #0]
  402ad2:	4914      	ldr	r1, [pc, #80]	; (402b24 <vTaskPlaceOnEventListRestricted+0x70>)
  402ad4:	680b      	ldr	r3, [r1, #0]
  402ad6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402ad8:	2201      	movs	r2, #1
  402ada:	4082      	lsls	r2, r0
  402adc:	ea23 0302 	bic.w	r3, r3, r2
  402ae0:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  402ae2:	2d01      	cmp	r5, #1
  402ae4:	d010      	beq.n	402b08 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  402ae6:	4b10      	ldr	r3, [pc, #64]	; (402b28 <vTaskPlaceOnEventListRestricted+0x74>)
  402ae8:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402aea:	4420      	add	r0, r4
  402aec:	4b0f      	ldr	r3, [pc, #60]	; (402b2c <vTaskPlaceOnEventListRestricted+0x78>)
  402aee:	4798      	blx	r3
  402af0:	bd70      	pop	{r4, r5, r6, pc}
  402af2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402af6:	b672      	cpsid	i
  402af8:	f383 8811 	msr	BASEPRI, r3
  402afc:	f3bf 8f6f 	isb	sy
  402b00:	f3bf 8f4f 	dsb	sy
  402b04:	b662      	cpsie	i
  402b06:	e7fe      	b.n	402b06 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402b08:	4b03      	ldr	r3, [pc, #12]	; (402b18 <vTaskPlaceOnEventListRestricted+0x64>)
  402b0a:	6819      	ldr	r1, [r3, #0]
  402b0c:	3104      	adds	r1, #4
  402b0e:	4808      	ldr	r0, [pc, #32]	; (402b30 <vTaskPlaceOnEventListRestricted+0x7c>)
  402b10:	4b02      	ldr	r3, [pc, #8]	; (402b1c <vTaskPlaceOnEventListRestricted+0x68>)
  402b12:	4798      	blx	r3
  402b14:	bd70      	pop	{r4, r5, r6, pc}
  402b16:	bf00      	nop
  402b18:	20400a5c 	.word	0x20400a5c
  402b1c:	0040165d 	.word	0x0040165d
  402b20:	004016a9 	.word	0x004016a9
  402b24:	20400ae0 	.word	0x20400ae0
  402b28:	20400b54 	.word	0x20400b54
  402b2c:	00402295 	.word	0x00402295
  402b30:	20400b2c 	.word	0x20400b2c

00402b34 <xTaskRemoveFromEventList>:
{
  402b34:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402b36:	68c3      	ldr	r3, [r0, #12]
  402b38:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402b3a:	b324      	cbz	r4, 402b86 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402b3c:	f104 0518 	add.w	r5, r4, #24
  402b40:	4628      	mov	r0, r5
  402b42:	4b1a      	ldr	r3, [pc, #104]	; (402bac <xTaskRemoveFromEventList+0x78>)
  402b44:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402b46:	4b1a      	ldr	r3, [pc, #104]	; (402bb0 <xTaskRemoveFromEventList+0x7c>)
  402b48:	681b      	ldr	r3, [r3, #0]
  402b4a:	bb3b      	cbnz	r3, 402b9c <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402b4c:	1d25      	adds	r5, r4, #4
  402b4e:	4628      	mov	r0, r5
  402b50:	4b16      	ldr	r3, [pc, #88]	; (402bac <xTaskRemoveFromEventList+0x78>)
  402b52:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402b54:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402b56:	4a17      	ldr	r2, [pc, #92]	; (402bb4 <xTaskRemoveFromEventList+0x80>)
  402b58:	6811      	ldr	r1, [r2, #0]
  402b5a:	2301      	movs	r3, #1
  402b5c:	4083      	lsls	r3, r0
  402b5e:	430b      	orrs	r3, r1
  402b60:	6013      	str	r3, [r2, #0]
  402b62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402b66:	4629      	mov	r1, r5
  402b68:	4b13      	ldr	r3, [pc, #76]	; (402bb8 <xTaskRemoveFromEventList+0x84>)
  402b6a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402b6e:	4b13      	ldr	r3, [pc, #76]	; (402bbc <xTaskRemoveFromEventList+0x88>)
  402b70:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402b72:	4b13      	ldr	r3, [pc, #76]	; (402bc0 <xTaskRemoveFromEventList+0x8c>)
  402b74:	681b      	ldr	r3, [r3, #0]
  402b76:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402b7a:	429a      	cmp	r2, r3
  402b7c:	d913      	bls.n	402ba6 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402b7e:	2001      	movs	r0, #1
  402b80:	4b10      	ldr	r3, [pc, #64]	; (402bc4 <xTaskRemoveFromEventList+0x90>)
  402b82:	6018      	str	r0, [r3, #0]
  402b84:	bd38      	pop	{r3, r4, r5, pc}
  402b86:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b8a:	b672      	cpsid	i
  402b8c:	f383 8811 	msr	BASEPRI, r3
  402b90:	f3bf 8f6f 	isb	sy
  402b94:	f3bf 8f4f 	dsb	sy
  402b98:	b662      	cpsie	i
  402b9a:	e7fe      	b.n	402b9a <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402b9c:	4629      	mov	r1, r5
  402b9e:	480a      	ldr	r0, [pc, #40]	; (402bc8 <xTaskRemoveFromEventList+0x94>)
  402ba0:	4b06      	ldr	r3, [pc, #24]	; (402bbc <xTaskRemoveFromEventList+0x88>)
  402ba2:	4798      	blx	r3
  402ba4:	e7e5      	b.n	402b72 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402ba6:	2000      	movs	r0, #0
}
  402ba8:	bd38      	pop	{r3, r4, r5, pc}
  402baa:	bf00      	nop
  402bac:	004016a9 	.word	0x004016a9
  402bb0:	20400ad4 	.word	0x20400ad4
  402bb4:	20400ae0 	.word	0x20400ae0
  402bb8:	20400a68 	.word	0x20400a68
  402bbc:	0040165d 	.word	0x0040165d
  402bc0:	20400a5c 	.word	0x20400a5c
  402bc4:	20400b58 	.word	0x20400b58
  402bc8:	20400b14 	.word	0x20400b14

00402bcc <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402bcc:	b130      	cbz	r0, 402bdc <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402bce:	4a09      	ldr	r2, [pc, #36]	; (402bf4 <vTaskSetTimeOutState+0x28>)
  402bd0:	6812      	ldr	r2, [r2, #0]
  402bd2:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402bd4:	4a08      	ldr	r2, [pc, #32]	; (402bf8 <vTaskSetTimeOutState+0x2c>)
  402bd6:	6812      	ldr	r2, [r2, #0]
  402bd8:	6042      	str	r2, [r0, #4]
  402bda:	4770      	bx	lr
  402bdc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402be0:	b672      	cpsid	i
  402be2:	f383 8811 	msr	BASEPRI, r3
  402be6:	f3bf 8f6f 	isb	sy
  402bea:	f3bf 8f4f 	dsb	sy
  402bee:	b662      	cpsie	i
  402bf0:	e7fe      	b.n	402bf0 <vTaskSetTimeOutState+0x24>
  402bf2:	bf00      	nop
  402bf4:	20400b10 	.word	0x20400b10
  402bf8:	20400b54 	.word	0x20400b54

00402bfc <xTaskCheckForTimeOut>:
{
  402bfc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402bfe:	b1c0      	cbz	r0, 402c32 <xTaskCheckForTimeOut+0x36>
  402c00:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402c02:	b309      	cbz	r1, 402c48 <xTaskCheckForTimeOut+0x4c>
  402c04:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402c06:	4b1d      	ldr	r3, [pc, #116]	; (402c7c <xTaskCheckForTimeOut+0x80>)
  402c08:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402c0a:	4b1d      	ldr	r3, [pc, #116]	; (402c80 <xTaskCheckForTimeOut+0x84>)
  402c0c:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402c0e:	682b      	ldr	r3, [r5, #0]
  402c10:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c14:	d02e      	beq.n	402c74 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402c16:	491b      	ldr	r1, [pc, #108]	; (402c84 <xTaskCheckForTimeOut+0x88>)
  402c18:	6809      	ldr	r1, [r1, #0]
  402c1a:	6820      	ldr	r0, [r4, #0]
  402c1c:	4288      	cmp	r0, r1
  402c1e:	d002      	beq.n	402c26 <xTaskCheckForTimeOut+0x2a>
  402c20:	6861      	ldr	r1, [r4, #4]
  402c22:	428a      	cmp	r2, r1
  402c24:	d228      	bcs.n	402c78 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402c26:	6861      	ldr	r1, [r4, #4]
  402c28:	1a50      	subs	r0, r2, r1
  402c2a:	4283      	cmp	r3, r0
  402c2c:	d817      	bhi.n	402c5e <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402c2e:	2401      	movs	r4, #1
  402c30:	e01c      	b.n	402c6c <xTaskCheckForTimeOut+0x70>
  402c32:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c36:	b672      	cpsid	i
  402c38:	f383 8811 	msr	BASEPRI, r3
  402c3c:	f3bf 8f6f 	isb	sy
  402c40:	f3bf 8f4f 	dsb	sy
  402c44:	b662      	cpsie	i
  402c46:	e7fe      	b.n	402c46 <xTaskCheckForTimeOut+0x4a>
  402c48:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c4c:	b672      	cpsid	i
  402c4e:	f383 8811 	msr	BASEPRI, r3
  402c52:	f3bf 8f6f 	isb	sy
  402c56:	f3bf 8f4f 	dsb	sy
  402c5a:	b662      	cpsie	i
  402c5c:	e7fe      	b.n	402c5c <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402c5e:	1a9b      	subs	r3, r3, r2
  402c60:	440b      	add	r3, r1
  402c62:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402c64:	4620      	mov	r0, r4
  402c66:	4b08      	ldr	r3, [pc, #32]	; (402c88 <xTaskCheckForTimeOut+0x8c>)
  402c68:	4798      	blx	r3
			xReturn = pdFALSE;
  402c6a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402c6c:	4b07      	ldr	r3, [pc, #28]	; (402c8c <xTaskCheckForTimeOut+0x90>)
  402c6e:	4798      	blx	r3
}
  402c70:	4620      	mov	r0, r4
  402c72:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402c74:	2400      	movs	r4, #0
  402c76:	e7f9      	b.n	402c6c <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402c78:	2401      	movs	r4, #1
  402c7a:	e7f7      	b.n	402c6c <xTaskCheckForTimeOut+0x70>
  402c7c:	0040178d 	.word	0x0040178d
  402c80:	20400b54 	.word	0x20400b54
  402c84:	20400b10 	.word	0x20400b10
  402c88:	00402bcd 	.word	0x00402bcd
  402c8c:	004017d9 	.word	0x004017d9

00402c90 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402c90:	2201      	movs	r2, #1
  402c92:	4b01      	ldr	r3, [pc, #4]	; (402c98 <vTaskMissedYield+0x8>)
  402c94:	601a      	str	r2, [r3, #0]
  402c96:	4770      	bx	lr
  402c98:	20400b58 	.word	0x20400b58

00402c9c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402c9c:	4b05      	ldr	r3, [pc, #20]	; (402cb4 <xTaskGetSchedulerState+0x18>)
  402c9e:	681b      	ldr	r3, [r3, #0]
  402ca0:	b133      	cbz	r3, 402cb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402ca2:	4b05      	ldr	r3, [pc, #20]	; (402cb8 <xTaskGetSchedulerState+0x1c>)
  402ca4:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402ca6:	2b00      	cmp	r3, #0
  402ca8:	bf0c      	ite	eq
  402caa:	2002      	moveq	r0, #2
  402cac:	2000      	movne	r0, #0
  402cae:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402cb0:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402cb2:	4770      	bx	lr
  402cb4:	20400b28 	.word	0x20400b28
  402cb8:	20400ad4 	.word	0x20400ad4

00402cbc <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402cbc:	2800      	cmp	r0, #0
  402cbe:	d044      	beq.n	402d4a <vTaskPriorityInherit+0x8e>
	{
  402cc0:	b538      	push	{r3, r4, r5, lr}
  402cc2:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402cc4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402cc6:	4921      	ldr	r1, [pc, #132]	; (402d4c <vTaskPriorityInherit+0x90>)
  402cc8:	6809      	ldr	r1, [r1, #0]
  402cca:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402ccc:	428a      	cmp	r2, r1
  402cce:	d214      	bcs.n	402cfa <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402cd0:	6981      	ldr	r1, [r0, #24]
  402cd2:	2900      	cmp	r1, #0
  402cd4:	db05      	blt.n	402ce2 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402cd6:	491d      	ldr	r1, [pc, #116]	; (402d4c <vTaskPriorityInherit+0x90>)
  402cd8:	6809      	ldr	r1, [r1, #0]
  402cda:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402cdc:	f1c1 0105 	rsb	r1, r1, #5
  402ce0:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402ce2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402ce6:	491a      	ldr	r1, [pc, #104]	; (402d50 <vTaskPriorityInherit+0x94>)
  402ce8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402cec:	6961      	ldr	r1, [r4, #20]
  402cee:	4291      	cmp	r1, r2
  402cf0:	d004      	beq.n	402cfc <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402cf2:	4a16      	ldr	r2, [pc, #88]	; (402d4c <vTaskPriorityInherit+0x90>)
  402cf4:	6812      	ldr	r2, [r2, #0]
  402cf6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402cf8:	62e2      	str	r2, [r4, #44]	; 0x2c
  402cfa:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402cfc:	1d25      	adds	r5, r4, #4
  402cfe:	4628      	mov	r0, r5
  402d00:	4b14      	ldr	r3, [pc, #80]	; (402d54 <vTaskPriorityInherit+0x98>)
  402d02:	4798      	blx	r3
  402d04:	b970      	cbnz	r0, 402d24 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402d06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402d08:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402d0c:	4a10      	ldr	r2, [pc, #64]	; (402d50 <vTaskPriorityInherit+0x94>)
  402d0e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402d12:	b93a      	cbnz	r2, 402d24 <vTaskPriorityInherit+0x68>
  402d14:	4810      	ldr	r0, [pc, #64]	; (402d58 <vTaskPriorityInherit+0x9c>)
  402d16:	6802      	ldr	r2, [r0, #0]
  402d18:	2101      	movs	r1, #1
  402d1a:	fa01 f303 	lsl.w	r3, r1, r3
  402d1e:	ea22 0303 	bic.w	r3, r2, r3
  402d22:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402d24:	4b09      	ldr	r3, [pc, #36]	; (402d4c <vTaskPriorityInherit+0x90>)
  402d26:	681b      	ldr	r3, [r3, #0]
  402d28:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402d2a:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402d2c:	4a0a      	ldr	r2, [pc, #40]	; (402d58 <vTaskPriorityInherit+0x9c>)
  402d2e:	6811      	ldr	r1, [r2, #0]
  402d30:	2301      	movs	r3, #1
  402d32:	4083      	lsls	r3, r0
  402d34:	430b      	orrs	r3, r1
  402d36:	6013      	str	r3, [r2, #0]
  402d38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402d3c:	4629      	mov	r1, r5
  402d3e:	4b04      	ldr	r3, [pc, #16]	; (402d50 <vTaskPriorityInherit+0x94>)
  402d40:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402d44:	4b05      	ldr	r3, [pc, #20]	; (402d5c <vTaskPriorityInherit+0xa0>)
  402d46:	4798      	blx	r3
  402d48:	bd38      	pop	{r3, r4, r5, pc}
  402d4a:	4770      	bx	lr
  402d4c:	20400a5c 	.word	0x20400a5c
  402d50:	20400a68 	.word	0x20400a68
  402d54:	004016a9 	.word	0x004016a9
  402d58:	20400ae0 	.word	0x20400ae0
  402d5c:	0040165d 	.word	0x0040165d

00402d60 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402d60:	2800      	cmp	r0, #0
  402d62:	d04d      	beq.n	402e00 <xTaskPriorityDisinherit+0xa0>
	{
  402d64:	b538      	push	{r3, r4, r5, lr}
  402d66:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402d68:	4a27      	ldr	r2, [pc, #156]	; (402e08 <xTaskPriorityDisinherit+0xa8>)
  402d6a:	6812      	ldr	r2, [r2, #0]
  402d6c:	4290      	cmp	r0, r2
  402d6e:	d00a      	beq.n	402d86 <xTaskPriorityDisinherit+0x26>
  402d70:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d74:	b672      	cpsid	i
  402d76:	f383 8811 	msr	BASEPRI, r3
  402d7a:	f3bf 8f6f 	isb	sy
  402d7e:	f3bf 8f4f 	dsb	sy
  402d82:	b662      	cpsie	i
  402d84:	e7fe      	b.n	402d84 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402d86:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402d88:	b952      	cbnz	r2, 402da0 <xTaskPriorityDisinherit+0x40>
  402d8a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d8e:	b672      	cpsid	i
  402d90:	f383 8811 	msr	BASEPRI, r3
  402d94:	f3bf 8f6f 	isb	sy
  402d98:	f3bf 8f4f 	dsb	sy
  402d9c:	b662      	cpsie	i
  402d9e:	e7fe      	b.n	402d9e <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402da0:	3a01      	subs	r2, #1
  402da2:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402da4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402da6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402da8:	4288      	cmp	r0, r1
  402daa:	d02b      	beq.n	402e04 <xTaskPriorityDisinherit+0xa4>
  402dac:	bb52      	cbnz	r2, 402e04 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402dae:	1d25      	adds	r5, r4, #4
  402db0:	4628      	mov	r0, r5
  402db2:	4b16      	ldr	r3, [pc, #88]	; (402e0c <xTaskPriorityDisinherit+0xac>)
  402db4:	4798      	blx	r3
  402db6:	b968      	cbnz	r0, 402dd4 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402db8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402dba:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402dbe:	4b14      	ldr	r3, [pc, #80]	; (402e10 <xTaskPriorityDisinherit+0xb0>)
  402dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402dc4:	b933      	cbnz	r3, 402dd4 <xTaskPriorityDisinherit+0x74>
  402dc6:	4813      	ldr	r0, [pc, #76]	; (402e14 <xTaskPriorityDisinherit+0xb4>)
  402dc8:	6803      	ldr	r3, [r0, #0]
  402dca:	2201      	movs	r2, #1
  402dcc:	408a      	lsls	r2, r1
  402dce:	ea23 0302 	bic.w	r3, r3, r2
  402dd2:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402dd4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402dd6:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402dd8:	f1c0 0305 	rsb	r3, r0, #5
  402ddc:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  402dde:	4a0d      	ldr	r2, [pc, #52]	; (402e14 <xTaskPriorityDisinherit+0xb4>)
  402de0:	6811      	ldr	r1, [r2, #0]
  402de2:	2401      	movs	r4, #1
  402de4:	fa04 f300 	lsl.w	r3, r4, r0
  402de8:	430b      	orrs	r3, r1
  402dea:	6013      	str	r3, [r2, #0]
  402dec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402df0:	4629      	mov	r1, r5
  402df2:	4b07      	ldr	r3, [pc, #28]	; (402e10 <xTaskPriorityDisinherit+0xb0>)
  402df4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402df8:	4b07      	ldr	r3, [pc, #28]	; (402e18 <xTaskPriorityDisinherit+0xb8>)
  402dfa:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  402dfc:	4620      	mov	r0, r4
  402dfe:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402e00:	2000      	movs	r0, #0
  402e02:	4770      	bx	lr
  402e04:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402e06:	bd38      	pop	{r3, r4, r5, pc}
  402e08:	20400a5c 	.word	0x20400a5c
  402e0c:	004016a9 	.word	0x004016a9
  402e10:	20400a68 	.word	0x20400a68
  402e14:	20400ae0 	.word	0x20400ae0
  402e18:	0040165d 	.word	0x0040165d

00402e1c <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  402e1c:	4b05      	ldr	r3, [pc, #20]	; (402e34 <pvTaskIncrementMutexHeldCount+0x18>)
  402e1e:	681b      	ldr	r3, [r3, #0]
  402e20:	b123      	cbz	r3, 402e2c <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  402e22:	4b04      	ldr	r3, [pc, #16]	; (402e34 <pvTaskIncrementMutexHeldCount+0x18>)
  402e24:	681a      	ldr	r2, [r3, #0]
  402e26:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402e28:	3301      	adds	r3, #1
  402e2a:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402e2c:	4b01      	ldr	r3, [pc, #4]	; (402e34 <pvTaskIncrementMutexHeldCount+0x18>)
  402e2e:	6818      	ldr	r0, [r3, #0]
	}
  402e30:	4770      	bx	lr
  402e32:	bf00      	nop
  402e34:	20400a5c 	.word	0x20400a5c

00402e38 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402e38:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402e3a:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402e3c:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  402e3e:	4291      	cmp	r1, r2
  402e40:	d80c      	bhi.n	402e5c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402e42:	1ad2      	subs	r2, r2, r3
  402e44:	6983      	ldr	r3, [r0, #24]
  402e46:	429a      	cmp	r2, r3
  402e48:	d301      	bcc.n	402e4e <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402e4a:	2001      	movs	r0, #1
  402e4c:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402e4e:	1d01      	adds	r1, r0, #4
  402e50:	4b09      	ldr	r3, [pc, #36]	; (402e78 <prvInsertTimerInActiveList+0x40>)
  402e52:	6818      	ldr	r0, [r3, #0]
  402e54:	4b09      	ldr	r3, [pc, #36]	; (402e7c <prvInsertTimerInActiveList+0x44>)
  402e56:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402e58:	2000      	movs	r0, #0
  402e5a:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402e5c:	429a      	cmp	r2, r3
  402e5e:	d203      	bcs.n	402e68 <prvInsertTimerInActiveList+0x30>
  402e60:	4299      	cmp	r1, r3
  402e62:	d301      	bcc.n	402e68 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402e64:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402e66:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402e68:	1d01      	adds	r1, r0, #4
  402e6a:	4b05      	ldr	r3, [pc, #20]	; (402e80 <prvInsertTimerInActiveList+0x48>)
  402e6c:	6818      	ldr	r0, [r3, #0]
  402e6e:	4b03      	ldr	r3, [pc, #12]	; (402e7c <prvInsertTimerInActiveList+0x44>)
  402e70:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402e72:	2000      	movs	r0, #0
  402e74:	bd08      	pop	{r3, pc}
  402e76:	bf00      	nop
  402e78:	20400b60 	.word	0x20400b60
  402e7c:	00401675 	.word	0x00401675
  402e80:	20400b5c 	.word	0x20400b5c

00402e84 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402e84:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402e86:	4b15      	ldr	r3, [pc, #84]	; (402edc <prvCheckForValidListAndQueue+0x58>)
  402e88:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402e8a:	4b15      	ldr	r3, [pc, #84]	; (402ee0 <prvCheckForValidListAndQueue+0x5c>)
  402e8c:	681b      	ldr	r3, [r3, #0]
  402e8e:	b113      	cbz	r3, 402e96 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402e90:	4b14      	ldr	r3, [pc, #80]	; (402ee4 <prvCheckForValidListAndQueue+0x60>)
  402e92:	4798      	blx	r3
  402e94:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402e96:	4d14      	ldr	r5, [pc, #80]	; (402ee8 <prvCheckForValidListAndQueue+0x64>)
  402e98:	4628      	mov	r0, r5
  402e9a:	4e14      	ldr	r6, [pc, #80]	; (402eec <prvCheckForValidListAndQueue+0x68>)
  402e9c:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402e9e:	4c14      	ldr	r4, [pc, #80]	; (402ef0 <prvCheckForValidListAndQueue+0x6c>)
  402ea0:	4620      	mov	r0, r4
  402ea2:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402ea4:	4b13      	ldr	r3, [pc, #76]	; (402ef4 <prvCheckForValidListAndQueue+0x70>)
  402ea6:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402ea8:	4b13      	ldr	r3, [pc, #76]	; (402ef8 <prvCheckForValidListAndQueue+0x74>)
  402eaa:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402eac:	2200      	movs	r2, #0
  402eae:	2110      	movs	r1, #16
  402eb0:	2005      	movs	r0, #5
  402eb2:	4b12      	ldr	r3, [pc, #72]	; (402efc <prvCheckForValidListAndQueue+0x78>)
  402eb4:	4798      	blx	r3
  402eb6:	4b0a      	ldr	r3, [pc, #40]	; (402ee0 <prvCheckForValidListAndQueue+0x5c>)
  402eb8:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402eba:	b118      	cbz	r0, 402ec4 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402ebc:	4910      	ldr	r1, [pc, #64]	; (402f00 <prvCheckForValidListAndQueue+0x7c>)
  402ebe:	4b11      	ldr	r3, [pc, #68]	; (402f04 <prvCheckForValidListAndQueue+0x80>)
  402ec0:	4798      	blx	r3
  402ec2:	e7e5      	b.n	402e90 <prvCheckForValidListAndQueue+0xc>
  402ec4:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ec8:	b672      	cpsid	i
  402eca:	f383 8811 	msr	BASEPRI, r3
  402ece:	f3bf 8f6f 	isb	sy
  402ed2:	f3bf 8f4f 	dsb	sy
  402ed6:	b662      	cpsie	i
  402ed8:	e7fe      	b.n	402ed8 <prvCheckForValidListAndQueue+0x54>
  402eda:	bf00      	nop
  402edc:	0040178d 	.word	0x0040178d
  402ee0:	20400b90 	.word	0x20400b90
  402ee4:	004017d9 	.word	0x004017d9
  402ee8:	20400b64 	.word	0x20400b64
  402eec:	00401641 	.word	0x00401641
  402ef0:	20400b78 	.word	0x20400b78
  402ef4:	20400b5c 	.word	0x20400b5c
  402ef8:	20400b60 	.word	0x20400b60
  402efc:	00401cad 	.word	0x00401cad
  402f00:	0040b084 	.word	0x0040b084
  402f04:	004021dd 	.word	0x004021dd

00402f08 <xTimerCreateTimerTask>:
{
  402f08:	b510      	push	{r4, lr}
  402f0a:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402f0c:	4b0f      	ldr	r3, [pc, #60]	; (402f4c <xTimerCreateTimerTask+0x44>)
  402f0e:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402f10:	4b0f      	ldr	r3, [pc, #60]	; (402f50 <xTimerCreateTimerTask+0x48>)
  402f12:	681b      	ldr	r3, [r3, #0]
  402f14:	b173      	cbz	r3, 402f34 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402f16:	2300      	movs	r3, #0
  402f18:	9303      	str	r3, [sp, #12]
  402f1a:	9302      	str	r3, [sp, #8]
  402f1c:	9301      	str	r3, [sp, #4]
  402f1e:	2204      	movs	r2, #4
  402f20:	9200      	str	r2, [sp, #0]
  402f22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402f26:	490b      	ldr	r1, [pc, #44]	; (402f54 <xTimerCreateTimerTask+0x4c>)
  402f28:	480b      	ldr	r0, [pc, #44]	; (402f58 <xTimerCreateTimerTask+0x50>)
  402f2a:	4c0c      	ldr	r4, [pc, #48]	; (402f5c <xTimerCreateTimerTask+0x54>)
  402f2c:	47a0      	blx	r4
	configASSERT( xReturn );
  402f2e:	b108      	cbz	r0, 402f34 <xTimerCreateTimerTask+0x2c>
}
  402f30:	b004      	add	sp, #16
  402f32:	bd10      	pop	{r4, pc}
  402f34:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f38:	b672      	cpsid	i
  402f3a:	f383 8811 	msr	BASEPRI, r3
  402f3e:	f3bf 8f6f 	isb	sy
  402f42:	f3bf 8f4f 	dsb	sy
  402f46:	b662      	cpsie	i
  402f48:	e7fe      	b.n	402f48 <xTimerCreateTimerTask+0x40>
  402f4a:	bf00      	nop
  402f4c:	00402e85 	.word	0x00402e85
  402f50:	20400b90 	.word	0x20400b90
  402f54:	0040b08c 	.word	0x0040b08c
  402f58:	00403089 	.word	0x00403089
  402f5c:	004022ed 	.word	0x004022ed

00402f60 <xTimerGenericCommand>:
	configASSERT( xTimer );
  402f60:	b1d8      	cbz	r0, 402f9a <xTimerGenericCommand+0x3a>
{
  402f62:	b530      	push	{r4, r5, lr}
  402f64:	b085      	sub	sp, #20
  402f66:	4615      	mov	r5, r2
  402f68:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402f6a:	4a15      	ldr	r2, [pc, #84]	; (402fc0 <xTimerGenericCommand+0x60>)
  402f6c:	6810      	ldr	r0, [r2, #0]
  402f6e:	b320      	cbz	r0, 402fba <xTimerGenericCommand+0x5a>
  402f70:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402f72:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402f74:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402f76:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402f78:	2905      	cmp	r1, #5
  402f7a:	dc19      	bgt.n	402fb0 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402f7c:	4b11      	ldr	r3, [pc, #68]	; (402fc4 <xTimerGenericCommand+0x64>)
  402f7e:	4798      	blx	r3
  402f80:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402f82:	f04f 0300 	mov.w	r3, #0
  402f86:	bf0c      	ite	eq
  402f88:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402f8a:	461a      	movne	r2, r3
  402f8c:	4669      	mov	r1, sp
  402f8e:	480c      	ldr	r0, [pc, #48]	; (402fc0 <xTimerGenericCommand+0x60>)
  402f90:	6800      	ldr	r0, [r0, #0]
  402f92:	4c0d      	ldr	r4, [pc, #52]	; (402fc8 <xTimerGenericCommand+0x68>)
  402f94:	47a0      	blx	r4
}
  402f96:	b005      	add	sp, #20
  402f98:	bd30      	pop	{r4, r5, pc}
  402f9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f9e:	b672      	cpsid	i
  402fa0:	f383 8811 	msr	BASEPRI, r3
  402fa4:	f3bf 8f6f 	isb	sy
  402fa8:	f3bf 8f4f 	dsb	sy
  402fac:	b662      	cpsie	i
  402fae:	e7fe      	b.n	402fae <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402fb0:	2300      	movs	r3, #0
  402fb2:	4669      	mov	r1, sp
  402fb4:	4c05      	ldr	r4, [pc, #20]	; (402fcc <xTimerGenericCommand+0x6c>)
  402fb6:	47a0      	blx	r4
  402fb8:	e7ed      	b.n	402f96 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  402fba:	2000      	movs	r0, #0
	return xReturn;
  402fbc:	e7eb      	b.n	402f96 <xTimerGenericCommand+0x36>
  402fbe:	bf00      	nop
  402fc0:	20400b90 	.word	0x20400b90
  402fc4:	00402c9d 	.word	0x00402c9d
  402fc8:	00401d29 	.word	0x00401d29
  402fcc:	00401f0d 	.word	0x00401f0d

00402fd0 <prvSampleTimeNow>:
{
  402fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402fd4:	b082      	sub	sp, #8
  402fd6:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402fd8:	4b24      	ldr	r3, [pc, #144]	; (40306c <prvSampleTimeNow+0x9c>)
  402fda:	4798      	blx	r3
  402fdc:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  402fde:	4b24      	ldr	r3, [pc, #144]	; (403070 <prvSampleTimeNow+0xa0>)
  402fe0:	681b      	ldr	r3, [r3, #0]
  402fe2:	4298      	cmp	r0, r3
  402fe4:	d31b      	bcc.n	40301e <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402fe6:	2300      	movs	r3, #0
  402fe8:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402fec:	4b20      	ldr	r3, [pc, #128]	; (403070 <prvSampleTimeNow+0xa0>)
  402fee:	601f      	str	r7, [r3, #0]
}
  402ff0:	4638      	mov	r0, r7
  402ff2:	b002      	add	sp, #8
  402ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402ff8:	2100      	movs	r1, #0
  402ffa:	9100      	str	r1, [sp, #0]
  402ffc:	460b      	mov	r3, r1
  402ffe:	4652      	mov	r2, sl
  403000:	4620      	mov	r0, r4
  403002:	4c1c      	ldr	r4, [pc, #112]	; (403074 <prvSampleTimeNow+0xa4>)
  403004:	47a0      	blx	r4
				configASSERT( xResult );
  403006:	b960      	cbnz	r0, 403022 <prvSampleTimeNow+0x52>
  403008:	f04f 0380 	mov.w	r3, #128	; 0x80
  40300c:	b672      	cpsid	i
  40300e:	f383 8811 	msr	BASEPRI, r3
  403012:	f3bf 8f6f 	isb	sy
  403016:	f3bf 8f4f 	dsb	sy
  40301a:	b662      	cpsie	i
  40301c:	e7fe      	b.n	40301c <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40301e:	4d16      	ldr	r5, [pc, #88]	; (403078 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403020:	4e16      	ldr	r6, [pc, #88]	; (40307c <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403022:	682b      	ldr	r3, [r5, #0]
  403024:	681a      	ldr	r2, [r3, #0]
  403026:	b1c2      	cbz	r2, 40305a <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403028:	68db      	ldr	r3, [r3, #12]
  40302a:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40302e:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403030:	f104 0904 	add.w	r9, r4, #4
  403034:	4648      	mov	r0, r9
  403036:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403038:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40303a:	4620      	mov	r0, r4
  40303c:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40303e:	69e3      	ldr	r3, [r4, #28]
  403040:	2b01      	cmp	r3, #1
  403042:	d1ee      	bne.n	403022 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403044:	69a3      	ldr	r3, [r4, #24]
  403046:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403048:	459a      	cmp	sl, r3
  40304a:	d2d5      	bcs.n	402ff8 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40304c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40304e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403050:	4649      	mov	r1, r9
  403052:	6828      	ldr	r0, [r5, #0]
  403054:	4b0a      	ldr	r3, [pc, #40]	; (403080 <prvSampleTimeNow+0xb0>)
  403056:	4798      	blx	r3
  403058:	e7e3      	b.n	403022 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  40305a:	4a0a      	ldr	r2, [pc, #40]	; (403084 <prvSampleTimeNow+0xb4>)
  40305c:	6810      	ldr	r0, [r2, #0]
  40305e:	4906      	ldr	r1, [pc, #24]	; (403078 <prvSampleTimeNow+0xa8>)
  403060:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403062:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403064:	2301      	movs	r3, #1
  403066:	f8c8 3000 	str.w	r3, [r8]
  40306a:	e7bf      	b.n	402fec <prvSampleTimeNow+0x1c>
  40306c:	004025c1 	.word	0x004025c1
  403070:	20400b8c 	.word	0x20400b8c
  403074:	00402f61 	.word	0x00402f61
  403078:	20400b5c 	.word	0x20400b5c
  40307c:	004016a9 	.word	0x004016a9
  403080:	00401675 	.word	0x00401675
  403084:	20400b60 	.word	0x20400b60

00403088 <prvTimerTask>:
{
  403088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40308c:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40308e:	4e75      	ldr	r6, [pc, #468]	; (403264 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403090:	4f75      	ldr	r7, [pc, #468]	; (403268 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403092:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403290 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403096:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403294 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40309a:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  40309c:	681a      	ldr	r2, [r3, #0]
  40309e:	2a00      	cmp	r2, #0
  4030a0:	f000 80ce 	beq.w	403240 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4030a4:	68db      	ldr	r3, [r3, #12]
  4030a6:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  4030a8:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4030aa:	a804      	add	r0, sp, #16
  4030ac:	4b6f      	ldr	r3, [pc, #444]	; (40326c <prvTimerTask+0x1e4>)
  4030ae:	4798      	blx	r3
  4030b0:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4030b2:	9b04      	ldr	r3, [sp, #16]
  4030b4:	2b00      	cmp	r3, #0
  4030b6:	d144      	bne.n	403142 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4030b8:	42a0      	cmp	r0, r4
  4030ba:	d212      	bcs.n	4030e2 <prvTimerTask+0x5a>
  4030bc:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4030be:	1b61      	subs	r1, r4, r5
  4030c0:	4b6b      	ldr	r3, [pc, #428]	; (403270 <prvTimerTask+0x1e8>)
  4030c2:	6818      	ldr	r0, [r3, #0]
  4030c4:	4b6b      	ldr	r3, [pc, #428]	; (403274 <prvTimerTask+0x1ec>)
  4030c6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4030c8:	4b6b      	ldr	r3, [pc, #428]	; (403278 <prvTimerTask+0x1f0>)
  4030ca:	4798      	blx	r3
  4030cc:	2800      	cmp	r0, #0
  4030ce:	d13a      	bne.n	403146 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  4030d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4030d4:	f8c9 3000 	str.w	r3, [r9]
  4030d8:	f3bf 8f4f 	dsb	sy
  4030dc:	f3bf 8f6f 	isb	sy
  4030e0:	e031      	b.n	403146 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  4030e2:	4b65      	ldr	r3, [pc, #404]	; (403278 <prvTimerTask+0x1f0>)
  4030e4:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4030e6:	6833      	ldr	r3, [r6, #0]
  4030e8:	68db      	ldr	r3, [r3, #12]
  4030ea:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4030ee:	f10a 0004 	add.w	r0, sl, #4
  4030f2:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4030f4:	f8da 301c 	ldr.w	r3, [sl, #28]
  4030f8:	2b01      	cmp	r3, #1
  4030fa:	d004      	beq.n	403106 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4030fc:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403100:	4650      	mov	r0, sl
  403102:	4798      	blx	r3
  403104:	e01f      	b.n	403146 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403106:	f8da 1018 	ldr.w	r1, [sl, #24]
  40310a:	4623      	mov	r3, r4
  40310c:	462a      	mov	r2, r5
  40310e:	4421      	add	r1, r4
  403110:	4650      	mov	r0, sl
  403112:	4d5a      	ldr	r5, [pc, #360]	; (40327c <prvTimerTask+0x1f4>)
  403114:	47a8      	blx	r5
  403116:	2801      	cmp	r0, #1
  403118:	d1f0      	bne.n	4030fc <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  40311a:	2100      	movs	r1, #0
  40311c:	9100      	str	r1, [sp, #0]
  40311e:	460b      	mov	r3, r1
  403120:	4622      	mov	r2, r4
  403122:	4650      	mov	r0, sl
  403124:	4c56      	ldr	r4, [pc, #344]	; (403280 <prvTimerTask+0x1f8>)
  403126:	47a0      	blx	r4
			configASSERT( xResult );
  403128:	2800      	cmp	r0, #0
  40312a:	d1e7      	bne.n	4030fc <prvTimerTask+0x74>
  40312c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403130:	b672      	cpsid	i
  403132:	f383 8811 	msr	BASEPRI, r3
  403136:	f3bf 8f6f 	isb	sy
  40313a:	f3bf 8f4f 	dsb	sy
  40313e:	b662      	cpsie	i
  403140:	e7fe      	b.n	403140 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403142:	4b4d      	ldr	r3, [pc, #308]	; (403278 <prvTimerTask+0x1f0>)
  403144:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403146:	4d4a      	ldr	r5, [pc, #296]	; (403270 <prvTimerTask+0x1e8>)
  403148:	4c4e      	ldr	r4, [pc, #312]	; (403284 <prvTimerTask+0x1fc>)
  40314a:	e006      	b.n	40315a <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  40314c:	9907      	ldr	r1, [sp, #28]
  40314e:	9806      	ldr	r0, [sp, #24]
  403150:	9b05      	ldr	r3, [sp, #20]
  403152:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403154:	9b04      	ldr	r3, [sp, #16]
  403156:	2b00      	cmp	r3, #0
  403158:	da09      	bge.n	40316e <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40315a:	2300      	movs	r3, #0
  40315c:	461a      	mov	r2, r3
  40315e:	a904      	add	r1, sp, #16
  403160:	6828      	ldr	r0, [r5, #0]
  403162:	47a0      	blx	r4
  403164:	2800      	cmp	r0, #0
  403166:	d098      	beq.n	40309a <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403168:	9b04      	ldr	r3, [sp, #16]
  40316a:	2b00      	cmp	r3, #0
  40316c:	dbee      	blt.n	40314c <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40316e:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403172:	f8da 3014 	ldr.w	r3, [sl, #20]
  403176:	b113      	cbz	r3, 40317e <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403178:	f10a 0004 	add.w	r0, sl, #4
  40317c:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40317e:	a803      	add	r0, sp, #12
  403180:	4b3a      	ldr	r3, [pc, #232]	; (40326c <prvTimerTask+0x1e4>)
  403182:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403184:	9b04      	ldr	r3, [sp, #16]
  403186:	2b09      	cmp	r3, #9
  403188:	d8e7      	bhi.n	40315a <prvTimerTask+0xd2>
  40318a:	a201      	add	r2, pc, #4	; (adr r2, 403190 <prvTimerTask+0x108>)
  40318c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403190:	004031b9 	.word	0x004031b9
  403194:	004031b9 	.word	0x004031b9
  403198:	004031b9 	.word	0x004031b9
  40319c:	0040315b 	.word	0x0040315b
  4031a0:	0040320d 	.word	0x0040320d
  4031a4:	00403239 	.word	0x00403239
  4031a8:	004031b9 	.word	0x004031b9
  4031ac:	004031b9 	.word	0x004031b9
  4031b0:	0040315b 	.word	0x0040315b
  4031b4:	0040320d 	.word	0x0040320d
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  4031b8:	9c05      	ldr	r4, [sp, #20]
  4031ba:	f8da 1018 	ldr.w	r1, [sl, #24]
  4031be:	4623      	mov	r3, r4
  4031c0:	4602      	mov	r2, r0
  4031c2:	4421      	add	r1, r4
  4031c4:	4650      	mov	r0, sl
  4031c6:	4c2d      	ldr	r4, [pc, #180]	; (40327c <prvTimerTask+0x1f4>)
  4031c8:	47a0      	blx	r4
  4031ca:	2801      	cmp	r0, #1
  4031cc:	d1bc      	bne.n	403148 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4031ce:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4031d2:	4650      	mov	r0, sl
  4031d4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4031d6:	f8da 301c 	ldr.w	r3, [sl, #28]
  4031da:	2b01      	cmp	r3, #1
  4031dc:	d1b4      	bne.n	403148 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4031de:	f8da 2018 	ldr.w	r2, [sl, #24]
  4031e2:	2100      	movs	r1, #0
  4031e4:	9100      	str	r1, [sp, #0]
  4031e6:	460b      	mov	r3, r1
  4031e8:	9805      	ldr	r0, [sp, #20]
  4031ea:	4402      	add	r2, r0
  4031ec:	4650      	mov	r0, sl
  4031ee:	4c24      	ldr	r4, [pc, #144]	; (403280 <prvTimerTask+0x1f8>)
  4031f0:	47a0      	blx	r4
							configASSERT( xResult );
  4031f2:	2800      	cmp	r0, #0
  4031f4:	d1a8      	bne.n	403148 <prvTimerTask+0xc0>
  4031f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4031fa:	b672      	cpsid	i
  4031fc:	f383 8811 	msr	BASEPRI, r3
  403200:	f3bf 8f6f 	isb	sy
  403204:	f3bf 8f4f 	dsb	sy
  403208:	b662      	cpsie	i
  40320a:	e7fe      	b.n	40320a <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  40320c:	9905      	ldr	r1, [sp, #20]
  40320e:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403212:	b131      	cbz	r1, 403222 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403214:	4603      	mov	r3, r0
  403216:	4602      	mov	r2, r0
  403218:	4401      	add	r1, r0
  40321a:	4650      	mov	r0, sl
  40321c:	4c17      	ldr	r4, [pc, #92]	; (40327c <prvTimerTask+0x1f4>)
  40321e:	47a0      	blx	r4
  403220:	e792      	b.n	403148 <prvTimerTask+0xc0>
  403222:	f04f 0380 	mov.w	r3, #128	; 0x80
  403226:	b672      	cpsid	i
  403228:	f383 8811 	msr	BASEPRI, r3
  40322c:	f3bf 8f6f 	isb	sy
  403230:	f3bf 8f4f 	dsb	sy
  403234:	b662      	cpsie	i
  403236:	e7fe      	b.n	403236 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403238:	4650      	mov	r0, sl
  40323a:	4b13      	ldr	r3, [pc, #76]	; (403288 <prvTimerTask+0x200>)
  40323c:	4798      	blx	r3
  40323e:	e783      	b.n	403148 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403240:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403242:	a804      	add	r0, sp, #16
  403244:	4b09      	ldr	r3, [pc, #36]	; (40326c <prvTimerTask+0x1e4>)
  403246:	4798      	blx	r3
  403248:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40324a:	9b04      	ldr	r3, [sp, #16]
  40324c:	2b00      	cmp	r3, #0
  40324e:	f47f af78 	bne.w	403142 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403252:	4b0e      	ldr	r3, [pc, #56]	; (40328c <prvTimerTask+0x204>)
  403254:	681b      	ldr	r3, [r3, #0]
  403256:	681a      	ldr	r2, [r3, #0]
  403258:	fab2 f282 	clz	r2, r2
  40325c:	0952      	lsrs	r2, r2, #5
  40325e:	2400      	movs	r4, #0
  403260:	e72d      	b.n	4030be <prvTimerTask+0x36>
  403262:	bf00      	nop
  403264:	20400b5c 	.word	0x20400b5c
  403268:	004025b1 	.word	0x004025b1
  40326c:	00402fd1 	.word	0x00402fd1
  403270:	20400b90 	.word	0x20400b90
  403274:	00402211 	.word	0x00402211
  403278:	00402719 	.word	0x00402719
  40327c:	00402e39 	.word	0x00402e39
  403280:	00402f61 	.word	0x00402f61
  403284:	0040200d 	.word	0x0040200d
  403288:	00401a19 	.word	0x00401a19
  40328c:	20400b60 	.word	0x20400b60
  403290:	e000ed04 	.word	0xe000ed04
  403294:	004016a9 	.word	0x004016a9

00403298 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403298:	b5f0      	push	{r4, r5, r6, r7, lr}
  40329a:	b083      	sub	sp, #12
  40329c:	4605      	mov	r5, r0
  40329e:	460c      	mov	r4, r1
	uint32_t val = 0;
  4032a0:	2300      	movs	r3, #0
  4032a2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4032a4:	4b2a      	ldr	r3, [pc, #168]	; (403350 <usart_serial_getchar+0xb8>)
  4032a6:	4298      	cmp	r0, r3
  4032a8:	d013      	beq.n	4032d2 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4032aa:	4b2a      	ldr	r3, [pc, #168]	; (403354 <usart_serial_getchar+0xbc>)
  4032ac:	4298      	cmp	r0, r3
  4032ae:	d018      	beq.n	4032e2 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4032b0:	4b29      	ldr	r3, [pc, #164]	; (403358 <usart_serial_getchar+0xc0>)
  4032b2:	4298      	cmp	r0, r3
  4032b4:	d01d      	beq.n	4032f2 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4032b6:	4b29      	ldr	r3, [pc, #164]	; (40335c <usart_serial_getchar+0xc4>)
  4032b8:	429d      	cmp	r5, r3
  4032ba:	d022      	beq.n	403302 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4032bc:	4b28      	ldr	r3, [pc, #160]	; (403360 <usart_serial_getchar+0xc8>)
  4032be:	429d      	cmp	r5, r3
  4032c0:	d027      	beq.n	403312 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4032c2:	4b28      	ldr	r3, [pc, #160]	; (403364 <usart_serial_getchar+0xcc>)
  4032c4:	429d      	cmp	r5, r3
  4032c6:	d02e      	beq.n	403326 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4032c8:	4b27      	ldr	r3, [pc, #156]	; (403368 <usart_serial_getchar+0xd0>)
  4032ca:	429d      	cmp	r5, r3
  4032cc:	d035      	beq.n	40333a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4032ce:	b003      	add	sp, #12
  4032d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4032d2:	461f      	mov	r7, r3
  4032d4:	4e25      	ldr	r6, [pc, #148]	; (40336c <usart_serial_getchar+0xd4>)
  4032d6:	4621      	mov	r1, r4
  4032d8:	4638      	mov	r0, r7
  4032da:	47b0      	blx	r6
  4032dc:	2800      	cmp	r0, #0
  4032de:	d1fa      	bne.n	4032d6 <usart_serial_getchar+0x3e>
  4032e0:	e7e9      	b.n	4032b6 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4032e2:	461f      	mov	r7, r3
  4032e4:	4e21      	ldr	r6, [pc, #132]	; (40336c <usart_serial_getchar+0xd4>)
  4032e6:	4621      	mov	r1, r4
  4032e8:	4638      	mov	r0, r7
  4032ea:	47b0      	blx	r6
  4032ec:	2800      	cmp	r0, #0
  4032ee:	d1fa      	bne.n	4032e6 <usart_serial_getchar+0x4e>
  4032f0:	e7e4      	b.n	4032bc <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4032f2:	461f      	mov	r7, r3
  4032f4:	4e1d      	ldr	r6, [pc, #116]	; (40336c <usart_serial_getchar+0xd4>)
  4032f6:	4621      	mov	r1, r4
  4032f8:	4638      	mov	r0, r7
  4032fa:	47b0      	blx	r6
  4032fc:	2800      	cmp	r0, #0
  4032fe:	d1fa      	bne.n	4032f6 <usart_serial_getchar+0x5e>
  403300:	e7df      	b.n	4032c2 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403302:	461f      	mov	r7, r3
  403304:	4e19      	ldr	r6, [pc, #100]	; (40336c <usart_serial_getchar+0xd4>)
  403306:	4621      	mov	r1, r4
  403308:	4638      	mov	r0, r7
  40330a:	47b0      	blx	r6
  40330c:	2800      	cmp	r0, #0
  40330e:	d1fa      	bne.n	403306 <usart_serial_getchar+0x6e>
  403310:	e7da      	b.n	4032c8 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403312:	461e      	mov	r6, r3
  403314:	4d16      	ldr	r5, [pc, #88]	; (403370 <usart_serial_getchar+0xd8>)
  403316:	a901      	add	r1, sp, #4
  403318:	4630      	mov	r0, r6
  40331a:	47a8      	blx	r5
  40331c:	2800      	cmp	r0, #0
  40331e:	d1fa      	bne.n	403316 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403320:	9b01      	ldr	r3, [sp, #4]
  403322:	7023      	strb	r3, [r4, #0]
  403324:	e7d3      	b.n	4032ce <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403326:	461e      	mov	r6, r3
  403328:	4d11      	ldr	r5, [pc, #68]	; (403370 <usart_serial_getchar+0xd8>)
  40332a:	a901      	add	r1, sp, #4
  40332c:	4630      	mov	r0, r6
  40332e:	47a8      	blx	r5
  403330:	2800      	cmp	r0, #0
  403332:	d1fa      	bne.n	40332a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403334:	9b01      	ldr	r3, [sp, #4]
  403336:	7023      	strb	r3, [r4, #0]
  403338:	e7c9      	b.n	4032ce <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40333a:	461e      	mov	r6, r3
  40333c:	4d0c      	ldr	r5, [pc, #48]	; (403370 <usart_serial_getchar+0xd8>)
  40333e:	a901      	add	r1, sp, #4
  403340:	4630      	mov	r0, r6
  403342:	47a8      	blx	r5
  403344:	2800      	cmp	r0, #0
  403346:	d1fa      	bne.n	40333e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403348:	9b01      	ldr	r3, [sp, #4]
  40334a:	7023      	strb	r3, [r4, #0]
}
  40334c:	e7bf      	b.n	4032ce <usart_serial_getchar+0x36>
  40334e:	bf00      	nop
  403350:	400e0800 	.word	0x400e0800
  403354:	400e0a00 	.word	0x400e0a00
  403358:	400e1a00 	.word	0x400e1a00
  40335c:	400e1c00 	.word	0x400e1c00
  403360:	40024000 	.word	0x40024000
  403364:	40028000 	.word	0x40028000
  403368:	4002c000 	.word	0x4002c000
  40336c:	0040126b 	.word	0x0040126b
  403370:	00401377 	.word	0x00401377

00403374 <usart_serial_putchar>:
{
  403374:	b570      	push	{r4, r5, r6, lr}
  403376:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403378:	4b2a      	ldr	r3, [pc, #168]	; (403424 <usart_serial_putchar+0xb0>)
  40337a:	4298      	cmp	r0, r3
  40337c:	d013      	beq.n	4033a6 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  40337e:	4b2a      	ldr	r3, [pc, #168]	; (403428 <usart_serial_putchar+0xb4>)
  403380:	4298      	cmp	r0, r3
  403382:	d019      	beq.n	4033b8 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403384:	4b29      	ldr	r3, [pc, #164]	; (40342c <usart_serial_putchar+0xb8>)
  403386:	4298      	cmp	r0, r3
  403388:	d01f      	beq.n	4033ca <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40338a:	4b29      	ldr	r3, [pc, #164]	; (403430 <usart_serial_putchar+0xbc>)
  40338c:	4298      	cmp	r0, r3
  40338e:	d025      	beq.n	4033dc <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403390:	4b28      	ldr	r3, [pc, #160]	; (403434 <usart_serial_putchar+0xc0>)
  403392:	4298      	cmp	r0, r3
  403394:	d02b      	beq.n	4033ee <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403396:	4b28      	ldr	r3, [pc, #160]	; (403438 <usart_serial_putchar+0xc4>)
  403398:	4298      	cmp	r0, r3
  40339a:	d031      	beq.n	403400 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  40339c:	4b27      	ldr	r3, [pc, #156]	; (40343c <usart_serial_putchar+0xc8>)
  40339e:	4298      	cmp	r0, r3
  4033a0:	d037      	beq.n	403412 <usart_serial_putchar+0x9e>
	return 0;
  4033a2:	2000      	movs	r0, #0
}
  4033a4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4033a6:	461e      	mov	r6, r3
  4033a8:	4d25      	ldr	r5, [pc, #148]	; (403440 <usart_serial_putchar+0xcc>)
  4033aa:	4621      	mov	r1, r4
  4033ac:	4630      	mov	r0, r6
  4033ae:	47a8      	blx	r5
  4033b0:	2800      	cmp	r0, #0
  4033b2:	d1fa      	bne.n	4033aa <usart_serial_putchar+0x36>
		return 1;
  4033b4:	2001      	movs	r0, #1
  4033b6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4033b8:	461e      	mov	r6, r3
  4033ba:	4d21      	ldr	r5, [pc, #132]	; (403440 <usart_serial_putchar+0xcc>)
  4033bc:	4621      	mov	r1, r4
  4033be:	4630      	mov	r0, r6
  4033c0:	47a8      	blx	r5
  4033c2:	2800      	cmp	r0, #0
  4033c4:	d1fa      	bne.n	4033bc <usart_serial_putchar+0x48>
		return 1;
  4033c6:	2001      	movs	r0, #1
  4033c8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4033ca:	461e      	mov	r6, r3
  4033cc:	4d1c      	ldr	r5, [pc, #112]	; (403440 <usart_serial_putchar+0xcc>)
  4033ce:	4621      	mov	r1, r4
  4033d0:	4630      	mov	r0, r6
  4033d2:	47a8      	blx	r5
  4033d4:	2800      	cmp	r0, #0
  4033d6:	d1fa      	bne.n	4033ce <usart_serial_putchar+0x5a>
		return 1;
  4033d8:	2001      	movs	r0, #1
  4033da:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4033dc:	461e      	mov	r6, r3
  4033de:	4d18      	ldr	r5, [pc, #96]	; (403440 <usart_serial_putchar+0xcc>)
  4033e0:	4621      	mov	r1, r4
  4033e2:	4630      	mov	r0, r6
  4033e4:	47a8      	blx	r5
  4033e6:	2800      	cmp	r0, #0
  4033e8:	d1fa      	bne.n	4033e0 <usart_serial_putchar+0x6c>
		return 1;
  4033ea:	2001      	movs	r0, #1
  4033ec:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4033ee:	461e      	mov	r6, r3
  4033f0:	4d14      	ldr	r5, [pc, #80]	; (403444 <usart_serial_putchar+0xd0>)
  4033f2:	4621      	mov	r1, r4
  4033f4:	4630      	mov	r0, r6
  4033f6:	47a8      	blx	r5
  4033f8:	2800      	cmp	r0, #0
  4033fa:	d1fa      	bne.n	4033f2 <usart_serial_putchar+0x7e>
		return 1;
  4033fc:	2001      	movs	r0, #1
  4033fe:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403400:	461e      	mov	r6, r3
  403402:	4d10      	ldr	r5, [pc, #64]	; (403444 <usart_serial_putchar+0xd0>)
  403404:	4621      	mov	r1, r4
  403406:	4630      	mov	r0, r6
  403408:	47a8      	blx	r5
  40340a:	2800      	cmp	r0, #0
  40340c:	d1fa      	bne.n	403404 <usart_serial_putchar+0x90>
		return 1;
  40340e:	2001      	movs	r0, #1
  403410:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403412:	461e      	mov	r6, r3
  403414:	4d0b      	ldr	r5, [pc, #44]	; (403444 <usart_serial_putchar+0xd0>)
  403416:	4621      	mov	r1, r4
  403418:	4630      	mov	r0, r6
  40341a:	47a8      	blx	r5
  40341c:	2800      	cmp	r0, #0
  40341e:	d1fa      	bne.n	403416 <usart_serial_putchar+0xa2>
		return 1;
  403420:	2001      	movs	r0, #1
  403422:	bd70      	pop	{r4, r5, r6, pc}
  403424:	400e0800 	.word	0x400e0800
  403428:	400e0a00 	.word	0x400e0a00
  40342c:	400e1a00 	.word	0x400e1a00
  403430:	400e1c00 	.word	0x400e1c00
  403434:	40024000 	.word	0x40024000
  403438:	40028000 	.word	0x40028000
  40343c:	4002c000 	.word	0x4002c000
  403440:	00401259 	.word	0x00401259
  403444:	00401361 	.word	0x00401361

00403448 <task_orientacao>:
		}
		vTaskDelay(1000);
	}
}

static void task_orientacao (void *pvParameters) {
  403448:	b580      	push	{r7, lr}
  40344a:	b082      	sub	sp, #8
	enum orientacao msg;
  	for (;;) {
		/* verifica se chegou algum dado na queue, e espera por 0 ticks */
		if (xQueueReceive(xQueueOrientacao, &msg, (TickType_t) 0)) {
  40344c:	4d1c      	ldr	r5, [pc, #112]	; (4034c0 <task_orientacao+0x78>)
			} else if (msg == FRENTE) { /* acende LED 2 */
				pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
				pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
			    pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
			} else { /* acende LED 1 */
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  40344e:	4f1d      	ldr	r7, [pc, #116]	; (4034c4 <task_orientacao+0x7c>)
				pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
			    pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  403450:	4e1d      	ldr	r6, [pc, #116]	; (4034c8 <task_orientacao+0x80>)
  403452:	e018      	b.n	403486 <task_orientacao+0x3e>
				pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  403454:	2101      	movs	r1, #1
  403456:	4630      	mov	r0, r6
  403458:	4c1c      	ldr	r4, [pc, #112]	; (4034cc <task_orientacao+0x84>)
  40345a:	47a0      	blx	r4
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  40345c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403460:	4638      	mov	r0, r7
  403462:	47a0      	blx	r4
			    pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  403464:	2104      	movs	r1, #4
  403466:	481a      	ldr	r0, [pc, #104]	; (4034d0 <task_orientacao+0x88>)
  403468:	4b1a      	ldr	r3, [pc, #104]	; (4034d4 <task_orientacao+0x8c>)
  40346a:	4798      	blx	r3
  40346c:	e00b      	b.n	403486 <task_orientacao+0x3e>
				pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  40346e:	2101      	movs	r1, #1
  403470:	4630      	mov	r0, r6
  403472:	4c16      	ldr	r4, [pc, #88]	; (4034cc <task_orientacao+0x84>)
  403474:	47a0      	blx	r4
				pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  403476:	2104      	movs	r1, #4
  403478:	4815      	ldr	r0, [pc, #84]	; (4034d0 <task_orientacao+0x88>)
  40347a:	47a0      	blx	r4
			    pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  40347c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403480:	4638      	mov	r0, r7
  403482:	4b14      	ldr	r3, [pc, #80]	; (4034d4 <task_orientacao+0x8c>)
  403484:	4798      	blx	r3
		if (xQueueReceive(xQueueOrientacao, &msg, (TickType_t) 0)) {
  403486:	4c14      	ldr	r4, [pc, #80]	; (4034d8 <task_orientacao+0x90>)
  403488:	2300      	movs	r3, #0
  40348a:	461a      	mov	r2, r3
  40348c:	f10d 0107 	add.w	r1, sp, #7
  403490:	6828      	ldr	r0, [r5, #0]
  403492:	47a0      	blx	r4
  403494:	2800      	cmp	r0, #0
  403496:	d0f7      	beq.n	403488 <task_orientacao+0x40>
			if (msg == DIREITA) { /* acende LED 3 */
  403498:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40349c:	2b02      	cmp	r3, #2
  40349e:	d0d9      	beq.n	403454 <task_orientacao+0xc>
			} else if (msg == FRENTE) { /* acende LED 2 */
  4034a0:	2b01      	cmp	r3, #1
  4034a2:	d0e4      	beq.n	40346e <task_orientacao+0x26>
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  4034a4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4034a8:	4638      	mov	r0, r7
  4034aa:	4c08      	ldr	r4, [pc, #32]	; (4034cc <task_orientacao+0x84>)
  4034ac:	47a0      	blx	r4
				pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  4034ae:	2104      	movs	r1, #4
  4034b0:	4807      	ldr	r0, [pc, #28]	; (4034d0 <task_orientacao+0x88>)
  4034b2:	47a0      	blx	r4
			    pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  4034b4:	2101      	movs	r1, #1
  4034b6:	4630      	mov	r0, r6
  4034b8:	4b06      	ldr	r3, [pc, #24]	; (4034d4 <task_orientacao+0x8c>)
  4034ba:	4798      	blx	r3
  4034bc:	e7e3      	b.n	403486 <task_orientacao+0x3e>
  4034be:	bf00      	nop
  4034c0:	20400c14 	.word	0x20400c14
  4034c4:	400e1200 	.word	0x400e1200
  4034c8:	400e0e00 	.word	0x400e0e00
  4034cc:	00400f65 	.word	0x00400f65
  4034d0:	400e1000 	.word	0x400e1000
  4034d4:	00400f69 	.word	0x00400f69
  4034d8:	0040200d 	.word	0x0040200d

004034dc <task_house_down>:
static void task_house_down (void *pvParameters) {
  4034dc:	b508      	push	{r3, lr}
		if (xSemaphoreTake(xFallSemaphore, portMAX_DELAY) == pdTRUE) {
  4034de:	4d0a      	ldr	r5, [pc, #40]	; (403508 <task_house_down+0x2c>)
  4034e0:	4c0a      	ldr	r4, [pc, #40]	; (40350c <task_house_down+0x30>)
			printf("Caiu\r\n");
  4034e2:	4e0b      	ldr	r6, [pc, #44]	; (403510 <task_house_down+0x34>)
  4034e4:	e003      	b.n	4034ee <task_house_down+0x12>
		vTaskDelay(1000);
  4034e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  4034ea:	4b0a      	ldr	r3, [pc, #40]	; (403514 <task_house_down+0x38>)
  4034ec:	4798      	blx	r3
		if (xSemaphoreTake(xFallSemaphore, portMAX_DELAY) == pdTRUE) {
  4034ee:	2300      	movs	r3, #0
  4034f0:	f04f 32ff 	mov.w	r2, #4294967295
  4034f4:	4619      	mov	r1, r3
  4034f6:	6828      	ldr	r0, [r5, #0]
  4034f8:	47a0      	blx	r4
  4034fa:	2801      	cmp	r0, #1
  4034fc:	d1f3      	bne.n	4034e6 <task_house_down+0xa>
			printf("Caiu\r\n");
  4034fe:	4630      	mov	r0, r6
  403500:	4b05      	ldr	r3, [pc, #20]	; (403518 <task_house_down+0x3c>)
  403502:	4798      	blx	r3
  403504:	e7ef      	b.n	4034e6 <task_house_down+0xa>
  403506:	bf00      	nop
  403508:	20400c18 	.word	0x20400c18
  40350c:	0040200d 	.word	0x0040200d
  403510:	0040b10c 	.word	0x0040b10c
  403514:	00402839 	.word	0x00402839
  403518:	0040684d 	.word	0x0040684d

0040351c <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  40351c:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40351e:	460a      	mov	r2, r1
  403520:	4601      	mov	r1, r0
  403522:	4802      	ldr	r0, [pc, #8]	; (40352c <vApplicationStackOverflowHook+0x10>)
  403524:	4b02      	ldr	r3, [pc, #8]	; (403530 <vApplicationStackOverflowHook+0x14>)
  403526:	4798      	blx	r3
  403528:	e7fe      	b.n	403528 <vApplicationStackOverflowHook+0xc>
  40352a:	bf00      	nop
  40352c:	0040b188 	.word	0x0040b188
  403530:	00406789 	.word	0x00406789

00403534 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  403534:	4770      	bx	lr

00403536 <vApplicationMallocFailedHook>:
  403536:	f04f 0380 	mov.w	r3, #128	; 0x80
  40353a:	b672      	cpsid	i
  40353c:	f383 8811 	msr	BASEPRI, r3
  403540:	f3bf 8f6f 	isb	sy
  403544:	f3bf 8f4f 	dsb	sy
  403548:	b662      	cpsie	i
  40354a:	e7fe      	b.n	40354a <vApplicationMallocFailedHook+0x14>

0040354c <mcu6050_i2c_bus_init>:

	/* Specify that stdout should not be buffered. */
	setbuf(stdout, NULL);
}

void mcu6050_i2c_bus_init(void) {
  40354c:	b530      	push	{r4, r5, lr}
  40354e:	b085      	sub	sp, #20
    twihs_options_t mcu6050_option;
    pmc_enable_periph_clk(ID_TWIHS2);
  403550:	2029      	movs	r0, #41	; 0x29
  403552:	4c0e      	ldr	r4, [pc, #56]	; (40358c <mcu6050_i2c_bus_init+0x40>)
  403554:	47a0      	blx	r4

    /* Configure the options of TWI driver */
    mcu6050_option.master_clk = sysclk_get_cpu_hz();
  403556:	4b0e      	ldr	r3, [pc, #56]	; (403590 <mcu6050_i2c_bus_init+0x44>)
  403558:	9301      	str	r3, [sp, #4]
    mcu6050_option.speed      = 40000;
  40355a:	f649 4340 	movw	r3, #40000	; 0x9c40
  40355e:	9302      	str	r3, [sp, #8]
    twihs_master_init(TWIHS2, &mcu6050_option);
  403560:	a901      	add	r1, sp, #4
  403562:	480c      	ldr	r0, [pc, #48]	; (403594 <mcu6050_i2c_bus_init+0x48>)
  403564:	4b0c      	ldr	r3, [pc, #48]	; (403598 <mcu6050_i2c_bus_init+0x4c>)
  403566:	4798      	blx	r3
	/** Enable TWIHS port to control PIO pins */
	pmc_enable_periph_clk(ID_PIOD);
  403568:	2010      	movs	r0, #16
  40356a:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 28);
  40356c:	4d0b      	ldr	r5, [pc, #44]	; (40359c <mcu6050_i2c_bus_init+0x50>)
  40356e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403572:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403576:	4628      	mov	r0, r5
  403578:	4c09      	ldr	r4, [pc, #36]	; (4035a0 <mcu6050_i2c_bus_init+0x54>)
  40357a:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 27);
  40357c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403580:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403584:	4628      	mov	r0, r5
  403586:	47a0      	blx	r4
}
  403588:	b005      	add	sp, #20
  40358a:	bd30      	pop	{r4, r5, pc}
  40358c:	00401205 	.word	0x00401205
  403590:	11e1a300 	.word	0x11e1a300
  403594:	40060000 	.word	0x40060000
  403598:	0040025d 	.word	0x0040025d
  40359c:	400e1400 	.word	0x400e1400
  4035a0:	00400f6d 	.word	0x00400f6d

004035a4 <mcu6050_i2c_bus_write>:

int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt) {
  4035a4:	b500      	push	{lr}
  4035a6:	b087      	sub	sp, #28
    int32_t ierror = 0x00;

    twihs_packet_t p_packet;
    p_packet.chip         = dev_addr;
  4035a8:	f88d 0014 	strb.w	r0, [sp, #20]
    p_packet.addr[0]      = reg_addr;
  4035ac:	f88d 1004 	strb.w	r1, [sp, #4]
    p_packet.addr_length  = 1;
  4035b0:	2101      	movs	r1, #1
  4035b2:	9102      	str	r1, [sp, #8]
    p_packet.buffer       = reg_data;
  4035b4:	9203      	str	r2, [sp, #12]
    p_packet.length       = cnt;
  4035b6:	9304      	str	r3, [sp, #16]

    ierror = twihs_master_write(TWIHS2, &p_packet);
  4035b8:	a901      	add	r1, sp, #4
  4035ba:	4803      	ldr	r0, [pc, #12]	; (4035c8 <mcu6050_i2c_bus_write+0x24>)
  4035bc:	4b03      	ldr	r3, [pc, #12]	; (4035cc <mcu6050_i2c_bus_write+0x28>)
  4035be:	4798      	blx	r3

    return (int8_t)ierror;
}
  4035c0:	b240      	sxtb	r0, r0
  4035c2:	b007      	add	sp, #28
  4035c4:	f85d fb04 	ldr.w	pc, [sp], #4
  4035c8:	40060000 	.word	0x40060000
  4035cc:	0040033d 	.word	0x0040033d

004035d0 <mcu6050_i2c_bus_read>:

int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt) {
  4035d0:	b500      	push	{lr}
  4035d2:	b087      	sub	sp, #28
    int32_t ierror = 0x00;

    twihs_packet_t p_packet;
    p_packet.chip         = dev_addr;
  4035d4:	f88d 0014 	strb.w	r0, [sp, #20]
    p_packet.addr[0]      = reg_addr;
  4035d8:	f88d 1004 	strb.w	r1, [sp, #4]
    p_packet.addr_length  = 1;
  4035dc:	2101      	movs	r1, #1
  4035de:	9102      	str	r1, [sp, #8]
    p_packet.buffer       = reg_data;
  4035e0:	9203      	str	r2, [sp, #12]
    p_packet.length       = cnt;
  4035e2:	9304      	str	r3, [sp, #16]

	// TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
	//       conseguirmos pegar o valor correto.
    ierror = twihs_master_read(TWIHS2, &p_packet);
  4035e4:	a901      	add	r1, sp, #4
  4035e6:	4803      	ldr	r0, [pc, #12]	; (4035f4 <mcu6050_i2c_bus_read+0x24>)
  4035e8:	4b03      	ldr	r3, [pc, #12]	; (4035f8 <mcu6050_i2c_bus_read+0x28>)
  4035ea:	4798      	blx	r3

    return (int8_t)ierror;
}
  4035ec:	b240      	sxtb	r0, r0
  4035ee:	b007      	add	sp, #28
  4035f0:	f85d fb04 	ldr.w	pc, [sp], #4
  4035f4:	40060000 	.word	0x40060000
  4035f8:	00400291 	.word	0x00400291

004035fc <task_imu>:
static void task_imu(void *pvParameters) {
  4035fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403600:	ed2d 8b08 	vpush	{d8-d11}
  403604:	b0b2      	sub	sp, #200	; 0xc8
	mcu6050_i2c_bus_init();
  403606:	4b38      	ldr	r3, [pc, #224]	; (4036e8 <task_imu+0xec>)
  403608:	4798      	blx	r3
	rtn = twihs_probe(TWIHS2, MPU6050_DEFAULT_ADDRESS);
  40360a:	2168      	movs	r1, #104	; 0x68
  40360c:	4837      	ldr	r0, [pc, #220]	; (4036ec <task_imu+0xf0>)
  40360e:	4b38      	ldr	r3, [pc, #224]	; (4036f0 <task_imu+0xf4>)
  403610:	4798      	blx	r3
    if (rtn != TWIHS_SUCCESS) {
  403612:	b2c0      	uxtb	r0, r0
  403614:	2800      	cmp	r0, #0
  403616:	d037      	beq.n	403688 <task_imu+0x8c>
        printf("[ERRO] [i2c] [probe] \n");
  403618:	4836      	ldr	r0, [pc, #216]	; (4036f4 <task_imu+0xf8>)
  40361a:	4b37      	ldr	r3, [pc, #220]	; (4036f8 <task_imu+0xfc>)
  40361c:	4798      	blx	r3
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  40361e:	2301      	movs	r3, #1
  403620:	aa2b      	add	r2, sp, #172	; 0xac
  403622:	2175      	movs	r1, #117	; 0x75
  403624:	2068      	movs	r0, #104	; 0x68
  403626:	4c35      	ldr	r4, [pc, #212]	; (4036fc <task_imu+0x100>)
  403628:	47a0      	blx	r4
	if (rtn != TWIHS_SUCCESS) {
  40362a:	2800      	cmp	r0, #0
  40362c:	d030      	beq.n	403690 <task_imu+0x94>
		printf("[ERRO] [i2c] [read] \n");
  40362e:	4834      	ldr	r0, [pc, #208]	; (403700 <task_imu+0x104>)
  403630:	4b31      	ldr	r3, [pc, #196]	; (4036f8 <task_imu+0xfc>)
  403632:	4798      	blx	r3
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  403634:	2301      	movs	r3, #1
  403636:	aa32      	add	r2, sp, #200	; 0xc8
  403638:	f802 3d28 	strb.w	r3, [r2, #-40]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  40363c:	216b      	movs	r1, #107	; 0x6b
  40363e:	2068      	movs	r0, #104	; 0x68
  403640:	4c30      	ldr	r4, [pc, #192]	; (403704 <task_imu+0x108>)
  403642:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  403644:	bb58      	cbnz	r0, 40369e <task_imu+0xa2>
	bufferTX[0] = MPU6050_ACCEL_FS_2 << MPU6050_ACONFIG_AFS_SEL_BIT; 
  403646:	aa32      	add	r2, sp, #200	; 0xc8
  403648:	2300      	movs	r3, #0
  40364a:	f802 3d28 	strb.w	r3, [r2, #-40]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  40364e:	2301      	movs	r3, #1
  403650:	211c      	movs	r1, #28
  403652:	2068      	movs	r0, #104	; 0x68
  403654:	4c2b      	ldr	r4, [pc, #172]	; (403704 <task_imu+0x108>)
  403656:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  403658:	bb28      	cbnz	r0, 4036a6 <task_imu+0xaa>
	bufferTX[0] = 0x00; // 250 °/s
  40365a:	aa32      	add	r2, sp, #200	; 0xc8
  40365c:	2300      	movs	r3, #0
  40365e:	f802 3d28 	strb.w	r3, [r2, #-40]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, bufferTX, 1);
  403662:	2301      	movs	r3, #1
  403664:	211b      	movs	r1, #27
  403666:	2068      	movs	r0, #104	; 0x68
  403668:	4c26      	ldr	r4, [pc, #152]	; (403704 <task_imu+0x108>)
  40366a:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  40366c:	b9f8      	cbnz	r0, 4036ae <task_imu+0xb2>
	FusionAhrsInitialise(&ahrs); 
  40366e:	a80c      	add	r0, sp, #48	; 0x30
  403670:	4b25      	ldr	r3, [pc, #148]	; (403708 <task_imu+0x10c>)
  403672:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  403674:	2401      	movs	r4, #1
  403676:	2668      	movs	r6, #104	; 0x68
		proc_acc_x = (float)raw_acc_x/16384;
  403678:	eddf 9a24 	vldr	s19, [pc, #144]	; 40370c <task_imu+0x110>
		proc_gyr_x = (float)raw_gyr_x/131;
  40367c:	ed9f 9a24 	vldr	s18, [pc, #144]	; 403710 <task_imu+0x114>
			xSemaphoreGive(xFallSemaphore);
  403680:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 403730 <task_imu+0x134>
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
    FusionEuler euler;
    euler.angle.roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x));
  403684:	4f23      	ldr	r7, [pc, #140]	; (403714 <task_imu+0x118>)
  403686:	e06b      	b.n	403760 <task_imu+0x164>
        printf("[DADO] [i2c] probe OK\n" );
  403688:	4823      	ldr	r0, [pc, #140]	; (403718 <task_imu+0x11c>)
  40368a:	4b1b      	ldr	r3, [pc, #108]	; (4036f8 <task_imu+0xfc>)
  40368c:	4798      	blx	r3
  40368e:	e7c6      	b.n	40361e <task_imu+0x22>
		printf("[DADO] [i2c] %x:%x", MPU6050_RA_WHO_AM_I, bufferRX[0]);
  403690:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
  403694:	2175      	movs	r1, #117	; 0x75
  403696:	4821      	ldr	r0, [pc, #132]	; (40371c <task_imu+0x120>)
  403698:	4b21      	ldr	r3, [pc, #132]	; (403720 <task_imu+0x124>)
  40369a:	4798      	blx	r3
  40369c:	e7ca      	b.n	403634 <task_imu+0x38>
		printf("[ERRO] [i2c] [write] \n");
  40369e:	4821      	ldr	r0, [pc, #132]	; (403724 <task_imu+0x128>)
  4036a0:	4b15      	ldr	r3, [pc, #84]	; (4036f8 <task_imu+0xfc>)
  4036a2:	4798      	blx	r3
  4036a4:	e7cf      	b.n	403646 <task_imu+0x4a>
		printf("[ERRO] [i2c] [write] \n");
  4036a6:	481f      	ldr	r0, [pc, #124]	; (403724 <task_imu+0x128>)
  4036a8:	4b13      	ldr	r3, [pc, #76]	; (4036f8 <task_imu+0xfc>)
  4036aa:	4798      	blx	r3
  4036ac:	e7d5      	b.n	40365a <task_imu+0x5e>
		printf("[ERRO] [i2c] [write] \n");
  4036ae:	481d      	ldr	r0, [pc, #116]	; (403724 <task_imu+0x128>)
  4036b0:	4b11      	ldr	r3, [pc, #68]	; (4036f8 <task_imu+0xfc>)
  4036b2:	4798      	blx	r3
  4036b4:	e7db      	b.n	40366e <task_imu+0x72>
			xSemaphoreGive(xFallSemaphore);
  4036b6:	2300      	movs	r3, #0
  4036b8:	461a      	mov	r2, r3
  4036ba:	4619      	mov	r1, r3
  4036bc:	481a      	ldr	r0, [pc, #104]	; (403728 <task_imu+0x12c>)
  4036be:	6800      	ldr	r0, [r0, #0]
  4036c0:	47c0      	blx	r8
  4036c2:	e0f3      	b.n	4038ac <task_imu+0x2b0>
  4036c4:	eef4 7a47 	vcmp.f32	s15, s14
  4036c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4036cc:	dc07      	bgt.n	4036de <task_imu+0xe2>
  4036ce:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  4036d2:	eef4 7a47 	vcmp.f32	s15, s14
  4036d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4036da:	f140 8137 	bpl.w	40394c <task_imu+0x350>
    return asinf(value);
  4036de:	ee17 0a90 	vmov	r0, s15
  4036e2:	4b12      	ldr	r3, [pc, #72]	; (40372c <task_imu+0x130>)
  4036e4:	4798      	blx	r3
  4036e6:	e131      	b.n	40394c <task_imu+0x350>
  4036e8:	0040354d 	.word	0x0040354d
  4036ec:	40060000 	.word	0x40060000
  4036f0:	004003dd 	.word	0x004003dd
  4036f4:	0040b114 	.word	0x0040b114
  4036f8:	0040684d 	.word	0x0040684d
  4036fc:	004035d1 	.word	0x004035d1
  403700:	0040b144 	.word	0x0040b144
  403704:	004035a5 	.word	0x004035a5
  403708:	00400511 	.word	0x00400511
  40370c:	38800000 	.word	0x38800000
  403710:	43030000 	.word	0x43030000
  403714:	00403d25 	.word	0x00403d25
  403718:	0040b12c 	.word	0x0040b12c
  40371c:	0040b15c 	.word	0x0040b15c
  403720:	00406789 	.word	0x00406789
  403724:	0040b170 	.word	0x0040b170
  403728:	20400c18 	.word	0x20400c18
  40372c:	00403c85 	.word	0x00403c85
  403730:	00401d29 	.word	0x00401d29
		} else if (euler.angle.yaw < 30) {
  403734:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
  403738:	eef4 7ac7 	vcmpe.f32	s15, s14
  40373c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403740:	f140 8125 	bpl.w	40398e <task_imu+0x392>
			orient = FRENTE;
  403744:	f88d 4013 	strb.w	r4, [sp, #19]
		BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  403748:	aa32      	add	r2, sp, #200	; 0xc8
  40374a:	f842 4db4 	str.w	r4, [r2, #-180]!
		xQueueSend(xQueueOrientacao, (void *)&orient, &xHigherPriorityTaskWoken);
  40374e:	2300      	movs	r3, #0
  403750:	f10d 0113 	add.w	r1, sp, #19
  403754:	4890      	ldr	r0, [pc, #576]	; (403998 <task_imu+0x39c>)
  403756:	6800      	ldr	r0, [r0, #0]
  403758:	47c0      	blx	r8
		vTaskDelay(1);
  40375a:	4620      	mov	r0, r4
  40375c:	4b8f      	ldr	r3, [pc, #572]	; (40399c <task_imu+0x3a0>)
  40375e:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  403760:	4623      	mov	r3, r4
  403762:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
  403766:	213b      	movs	r1, #59	; 0x3b
  403768:	4630      	mov	r0, r6
  40376a:	4d8d      	ldr	r5, [pc, #564]	; (4039a0 <task_imu+0x3a4>)
  40376c:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &raw_acc_xLow,  1);
  40376e:	4623      	mov	r3, r4
  403770:	aa27      	add	r2, sp, #156	; 0x9c
  403772:	213c      	movs	r1, #60	; 0x3c
  403774:	4630      	mov	r0, r6
  403776:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &raw_acc_yHigh, 1);
  403778:	4623      	mov	r3, r4
  40377a:	f10d 029e 	add.w	r2, sp, #158	; 0x9e
  40377e:	213d      	movs	r1, #61	; 0x3d
  403780:	4630      	mov	r0, r6
  403782:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_yLow,  1);
  403784:	4623      	mov	r3, r4
  403786:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
  40378a:	2140      	movs	r1, #64	; 0x40
  40378c:	4630      	mov	r0, r6
  40378e:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &raw_acc_zHigh, 1);
  403790:	4623      	mov	r3, r4
  403792:	f10d 029d 	add.w	r2, sp, #157	; 0x9d
  403796:	213f      	movs	r1, #63	; 0x3f
  403798:	4630      	mov	r0, r6
  40379a:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_zLow,  1);
  40379c:	4623      	mov	r3, r4
  40379e:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
  4037a2:	2140      	movs	r1, #64	; 0x40
  4037a4:	4630      	mov	r0, r6
  4037a6:	47a8      	blx	r5
		raw_acc_x = (raw_acc_xHigh << 8) | (raw_acc_xLow << 0);
  4037a8:	f89d 209f 	ldrb.w	r2, [sp, #159]	; 0x9f
  4037ac:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  4037b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4037b4:	b21b      	sxth	r3, r3
  4037b6:	ee0a 3a10 	vmov	s20, r3
		raw_acc_y = (raw_acc_yHigh << 8) | (raw_acc_yLow << 0);
  4037ba:	f89d 209e 	ldrb.w	r2, [sp, #158]	; 0x9e
  4037be:	f89d 309b 	ldrb.w	r3, [sp, #155]	; 0x9b
  4037c2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4037c6:	b21b      	sxth	r3, r3
  4037c8:	ee08 3a90 	vmov	s17, r3
		raw_acc_z = (raw_acc_zHigh << 8) | (raw_acc_zLow << 0);
  4037cc:	f89d 209d 	ldrb.w	r2, [sp, #157]	; 0x9d
  4037d0:	f89d 309a 	ldrb.w	r3, [sp, #154]	; 0x9a
  4037d4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4037d8:	b21b      	sxth	r3, r3
  4037da:	ee08 3a10 	vmov	s16, r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, &raw_gyr_xHigh, 1);
  4037de:	4623      	mov	r3, r4
  4037e0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
  4037e4:	2143      	movs	r1, #67	; 0x43
  4037e6:	4630      	mov	r0, r6
  4037e8:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_L, &raw_gyr_xLow,  1);
  4037ea:	4623      	mov	r3, r4
  4037ec:	f10d 0296 	add.w	r2, sp, #150	; 0x96
  4037f0:	2144      	movs	r1, #68	; 0x44
  4037f2:	4630      	mov	r0, r6
  4037f4:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_YOUT_H, &raw_gyr_yHigh, 1);
  4037f6:	4623      	mov	r3, r4
  4037f8:	aa26      	add	r2, sp, #152	; 0x98
  4037fa:	2145      	movs	r1, #69	; 0x45
  4037fc:	4630      	mov	r0, r6
  4037fe:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_yLow,  1);
  403800:	4623      	mov	r3, r4
  403802:	f10d 0295 	add.w	r2, sp, #149	; 0x95
  403806:	2148      	movs	r1, #72	; 0x48
  403808:	4630      	mov	r0, r6
  40380a:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, &raw_gyr_zHigh, 1);
  40380c:	4623      	mov	r3, r4
  40380e:	f10d 0297 	add.w	r2, sp, #151	; 0x97
  403812:	2147      	movs	r1, #71	; 0x47
  403814:	4630      	mov	r0, r6
  403816:	47a8      	blx	r5
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_zLow,  1);
  403818:	4623      	mov	r3, r4
  40381a:	aa25      	add	r2, sp, #148	; 0x94
  40381c:	2148      	movs	r1, #72	; 0x48
  40381e:	4630      	mov	r0, r6
  403820:	47a8      	blx	r5
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  403822:	f89d e099 	ldrb.w	lr, [sp, #153]	; 0x99
  403826:	f89d 1096 	ldrb.w	r1, [sp, #150]	; 0x96
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  40382a:	f89d 5098 	ldrb.w	r5, [sp, #152]	; 0x98
  40382e:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  403832:	f89d 0097 	ldrb.w	r0, [sp, #151]	; 0x97
  403836:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
		proc_acc_x = (float)raw_acc_x/16384;
  40383a:	eeb8 aaca 	vcvt.f32.s32	s20, s20
  40383e:	ee2a aa29 	vmul.f32	s20, s20, s19
		proc_acc_y = (float)raw_acc_y/16384;
  403842:	eef8 8ae8 	vcvt.f32.s32	s17, s17
  403846:	ee68 8aa9 	vmul.f32	s17, s17, s19
		proc_acc_z = (float)raw_acc_z/16384;
  40384a:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  40384e:	ee28 8a29 	vmul.f32	s16, s16, s19
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  403852:	ea41 210e 	orr.w	r1, r1, lr, lsl #8
		proc_gyr_x = (float)raw_gyr_x/131;
  403856:	b209      	sxth	r1, r1
  403858:	ee07 1a90 	vmov	s15, r1
  40385c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403860:	eec7 ba89 	vdiv.f32	s23, s15, s18
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  403864:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
		proc_gyr_y = (float)raw_gyr_y/131;
  403868:	b212      	sxth	r2, r2
  40386a:	ee07 2a90 	vmov	s15, r2
  40386e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403872:	ee87 ba89 	vdiv.f32	s22, s15, s18
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  403876:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
		proc_gyr_z = (float)raw_gyr_z/131;
  40387a:	b21b      	sxth	r3, r3
  40387c:	ee07 3a90 	vmov	s15, r3
  403880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403884:	eec7 aa89 	vdiv.f32	s21, s15, s18
		acc = (proc_acc_x*proc_acc_x + proc_acc_y*proc_acc_y + proc_acc_z*proc_acc_z);
  403888:	ee6a 7a0a 	vmul.f32	s15, s20, s20
  40388c:	ee28 7aa8 	vmul.f32	s14, s17, s17
  403890:	ee77 7a87 	vadd.f32	s15, s15, s14
  403894:	ee28 7a08 	vmul.f32	s14, s16, s16
  403898:	ee77 7a87 	vadd.f32	s15, s15, s14
		if (acc > 5) {
  40389c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
  4038a0:	eef4 7ac7 	vcmpe.f32	s15, s14
  4038a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4038a8:	f73f af05 	bgt.w	4036b6 <task_imu+0xba>
		const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z}; 
  4038ac:	edcd ba06 	vstr	s23, [sp, #24]
  4038b0:	ed8d ba07 	vstr	s22, [sp, #28]
  4038b4:	edcd aa08 	vstr	s21, [sp, #32]
		const FusionVector accelerometer = {proc_acc_x, proc_acc_y, proc_acc_z};
  4038b8:	ed8d aa09 	vstr	s20, [sp, #36]	; 0x24
  4038bc:	edcd 8a0a 	vstr	s17, [sp, #40]	; 0x28
  4038c0:	ed8d 8a0b 	vstr	s16, [sp, #44]	; 0x2c
		FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, dT);
  4038c4:	4b37      	ldr	r3, [pc, #220]	; (4039a4 <task_imu+0x3a8>)
  4038c6:	9303      	str	r3, [sp, #12]
  4038c8:	ab09      	add	r3, sp, #36	; 0x24
  4038ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  4038ce:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  4038d2:	ab06      	add	r3, sp, #24
  4038d4:	cb0e      	ldmia	r3, {r1, r2, r3}
  4038d6:	a80c      	add	r0, sp, #48	; 0x30
  4038d8:	4d33      	ldr	r5, [pc, #204]	; (4039a8 <task_imu+0x3ac>)
  4038da:	47a8      	blx	r5
		const FusionEuler euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
  4038dc:	a90c      	add	r1, sp, #48	; 0x30
  4038de:	a82e      	add	r0, sp, #184	; 0xb8
  4038e0:	4b32      	ldr	r3, [pc, #200]	; (4039ac <task_imu+0x3b0>)
  4038e2:	4798      	blx	r3
  4038e4:	eddd 8a2e 	vldr	s17, [sp, #184]	; 0xb8
  4038e8:	ed9d 8a2f 	vldr	s16, [sp, #188]	; 0xbc
  4038ec:	ed9d aa30 	vldr	s20, [sp, #192]	; 0xc0
  4038f0:	eddd aa31 	vldr	s21, [sp, #196]	; 0xc4
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
  4038f4:	ee6a 7a0a 	vmul.f32	s15, s20, s20
  4038f8:	eeb6 ba00 	vmov.f32	s22, #96	; 0x3f000000  0.5
  4038fc:	ee3b ba67 	vsub.f32	s22, s22, s15
    euler.angle.roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x));
  403900:	ee68 6a08 	vmul.f32	s13, s16, s16
  403904:	ee28 7a28 	vmul.f32	s14, s16, s17
  403908:	ee6a 7a2a 	vmul.f32	s15, s20, s21
  40390c:	ee7b 6a66 	vsub.f32	s13, s22, s13
  403910:	ee16 1a90 	vmov	r1, s13
  403914:	ee77 7a27 	vadd.f32	s15, s14, s15
  403918:	ee17 0a90 	vmov	r0, s15
  40391c:	47b8      	blx	r7
    euler.angle.pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x)));
  40391e:	ee6a 7a28 	vmul.f32	s15, s20, s17
  403922:	ee28 7a2a 	vmul.f32	s14, s16, s21
  403926:	ee77 7ac7 	vsub.f32	s15, s15, s14
  40392a:	ee77 7aa7 	vadd.f32	s15, s15, s15
    if (value <= -1.0f) {
  40392e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  403932:	eef4 7ac7 	vcmpe.f32	s15, s14
  403936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40393a:	d907      	bls.n	40394c <task_imu+0x350>
    if (value >= 1.0f) {
  40393c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403940:	eef4 7ac7 	vcmpe.f32	s15, s14
  403944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403948:	f6ff aebc 	blt.w	4036c4 <task_imu+0xc8>
    euler.angle.yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z));
  40394c:	ee2a 7aaa 	vmul.f32	s14, s21, s21
  403950:	ee68 8aaa 	vmul.f32	s17, s17, s21
  403954:	ee68 7a0a 	vmul.f32	s15, s16, s20
  403958:	ee3b 7a47 	vsub.f32	s14, s22, s14
  40395c:	ee17 1a10 	vmov	r1, s14
  403960:	ee78 7aa7 	vadd.f32	s15, s17, s15
  403964:	ee17 0a90 	vmov	r0, s15
  403968:	47b8      	blx	r7
    return radians * (180.0f / (float) M_PI);
  40396a:	eddf 7a11 	vldr	s15, [pc, #68]	; 4039b0 <task_imu+0x3b4>
  40396e:	ee07 0a10 	vmov	s14, r0
  403972:	ee67 7a27 	vmul.f32	s15, s14, s15
		if (euler.angle.yaw < -30) {
  403976:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
  40397a:	eef4 7ac7 	vcmpe.f32	s15, s14
  40397e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403982:	f57f aed7 	bpl.w	403734 <task_imu+0x138>
			orient = DIREITA;
  403986:	2302      	movs	r3, #2
  403988:	f88d 3013 	strb.w	r3, [sp, #19]
  40398c:	e6dc      	b.n	403748 <task_imu+0x14c>
			orient = ESQUERDA;
  40398e:	2300      	movs	r3, #0
  403990:	f88d 3013 	strb.w	r3, [sp, #19]
  403994:	e6d8      	b.n	403748 <task_imu+0x14c>
  403996:	bf00      	nop
  403998:	20400c14 	.word	0x20400c14
  40399c:	00402839 	.word	0x00402839
  4039a0:	004035d1 	.word	0x004035d1
  4039a4:	3dcccccd 	.word	0x3dcccccd
  4039a8:	00400b49 	.word	0x00400b49
  4039ac:	0040053d 	.word	0x0040053d
  4039b0:	42652ee0 	.word	0x42652ee0

004039b4 <init>:

void init(void) {
  4039b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4039b6:	b089      	sub	sp, #36	; 0x24
	/* Initialize the SAM system */
	board_init();
  4039b8:	4b29      	ldr	r3, [pc, #164]	; (403a60 <init+0xac>)
  4039ba:	4798      	blx	r3

	// Initialize the board clock
	sysclk_init();
  4039bc:	4b29      	ldr	r3, [pc, #164]	; (403a64 <init+0xb0>)
  4039be:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4039c0:	4e29      	ldr	r6, [pc, #164]	; (403a68 <init+0xb4>)
  4039c2:	4b2a      	ldr	r3, [pc, #168]	; (403a6c <init+0xb8>)
  4039c4:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4039c6:	4a2a      	ldr	r2, [pc, #168]	; (403a70 <init+0xbc>)
  4039c8:	4b2a      	ldr	r3, [pc, #168]	; (403a74 <init+0xc0>)
  4039ca:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4039cc:	4a2a      	ldr	r2, [pc, #168]	; (403a78 <init+0xc4>)
  4039ce:	4b2b      	ldr	r3, [pc, #172]	; (403a7c <init+0xc8>)
  4039d0:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4039d2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4039d6:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  4039d8:	23c0      	movs	r3, #192	; 0xc0
  4039da:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  4039dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4039e0:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  4039e2:	2400      	movs	r4, #0
  4039e4:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4039e6:	9406      	str	r4, [sp, #24]
  4039e8:	200e      	movs	r0, #14
  4039ea:	4d25      	ldr	r5, [pc, #148]	; (403a80 <init+0xcc>)
  4039ec:	47a8      	blx	r5
		usart_init_rs232(p_usart, &usart_settings,
  4039ee:	4a25      	ldr	r2, [pc, #148]	; (403a84 <init+0xd0>)
  4039f0:	a902      	add	r1, sp, #8
  4039f2:	4630      	mov	r0, r6
  4039f4:	4b24      	ldr	r3, [pc, #144]	; (403a88 <init+0xd4>)
  4039f6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4039f8:	4630      	mov	r0, r6
  4039fa:	4b24      	ldr	r3, [pc, #144]	; (403a8c <init+0xd8>)
  4039fc:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4039fe:	4630      	mov	r0, r6
  403a00:	4b23      	ldr	r3, [pc, #140]	; (403a90 <init+0xdc>)
  403a02:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403a04:	4f23      	ldr	r7, [pc, #140]	; (403a94 <init+0xe0>)
  403a06:	683b      	ldr	r3, [r7, #0]
  403a08:	4621      	mov	r1, r4
  403a0a:	6898      	ldr	r0, [r3, #8]
  403a0c:	4e22      	ldr	r6, [pc, #136]	; (403a98 <init+0xe4>)
  403a0e:	47b0      	blx	r6
	setbuf(stdin, NULL);
  403a10:	683b      	ldr	r3, [r7, #0]
  403a12:	4621      	mov	r1, r4
  403a14:	6858      	ldr	r0, [r3, #4]
  403a16:	47b0      	blx	r6
	setbuf(stdout, NULL);
  403a18:	683b      	ldr	r3, [r7, #0]
  403a1a:	4621      	mov	r1, r4
  403a1c:	6898      	ldr	r0, [r3, #8]
  403a1e:	47b0      	blx	r6

	/* Initialize the console uart */
	configure_console();

	// Deactivate WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  403a20:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403a24:	4b1d      	ldr	r3, [pc, #116]	; (403a9c <init+0xe8>)
  403a26:	605a      	str	r2, [r3, #4]
	// Activate the PIO that the LED connects
	// so we can control the LED.
	pmc_enable_periph_clk(LED1_PIO_ID);
  403a28:	200a      	movs	r0, #10
  403a2a:	47a8      	blx	r5
	pmc_enable_periph_clk(LED2_PIO_ID);
  403a2c:	200c      	movs	r0, #12
  403a2e:	47a8      	blx	r5
	pmc_enable_periph_clk(LED3_PIO_ID);
  403a30:	200b      	movs	r0, #11
  403a32:	47a8      	blx	r5
	// Set LED_PIO as output (no multi drive and no pull-up resistor)
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, 0, 0, 0);
  403a34:	9400      	str	r4, [sp, #0]
  403a36:	4623      	mov	r3, r4
  403a38:	4622      	mov	r2, r4
  403a3a:	2101      	movs	r1, #1
  403a3c:	4818      	ldr	r0, [pc, #96]	; (403aa0 <init+0xec>)
  403a3e:	4d19      	ldr	r5, [pc, #100]	; (403aa4 <init+0xf0>)
  403a40:	47a8      	blx	r5
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, 0, 0, 0);
  403a42:	9400      	str	r4, [sp, #0]
  403a44:	4623      	mov	r3, r4
  403a46:	4622      	mov	r2, r4
  403a48:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403a4c:	4816      	ldr	r0, [pc, #88]	; (403aa8 <init+0xf4>)
  403a4e:	47a8      	blx	r5
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, 0, 0, 0);
  403a50:	9400      	str	r4, [sp, #0]
  403a52:	4623      	mov	r3, r4
  403a54:	4622      	mov	r2, r4
  403a56:	2104      	movs	r1, #4
  403a58:	4814      	ldr	r0, [pc, #80]	; (403aac <init+0xf8>)
  403a5a:	47a8      	blx	r5
}
  403a5c:	b009      	add	sp, #36	; 0x24
  403a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a60:	00400dcd 	.word	0x00400dcd
  403a64:	00400cd1 	.word	0x00400cd1
  403a68:	40028000 	.word	0x40028000
  403a6c:	20400bd0 	.word	0x20400bd0
  403a70:	00403375 	.word	0x00403375
  403a74:	20400bcc 	.word	0x20400bcc
  403a78:	00403299 	.word	0x00403299
  403a7c:	20400bc8 	.word	0x20400bc8
  403a80:	00401205 	.word	0x00401205
  403a84:	08f0d180 	.word	0x08f0d180
  403a88:	00401301 	.word	0x00401301
  403a8c:	00401355 	.word	0x00401355
  403a90:	0040135b 	.word	0x0040135b
  403a94:	20400010 	.word	0x20400010
  403a98:	00406881 	.word	0x00406881
  403a9c:	400e1850 	.word	0x400e1850
  403aa0:	400e0e00 	.word	0x400e0e00
  403aa4:	00400fff 	.word	0x00400fff
  403aa8:	400e1200 	.word	0x400e1200
  403aac:	400e1000 	.word	0x400e1000

00403ab0 <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void) {
  403ab0:	b500      	push	{lr}
  403ab2:	b085      	sub	sp, #20
	init();
  403ab4:	4b26      	ldr	r3, [pc, #152]	; (403b50 <main+0xa0>)
  403ab6:	4798      	blx	r3

	/* Create task to control imu */
	if (xTaskCreate(task_imu, "oled", TASK_IMU_STACK_SIZE, NULL, TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
  403ab8:	2300      	movs	r3, #0
  403aba:	9303      	str	r3, [sp, #12]
  403abc:	9302      	str	r3, [sp, #8]
  403abe:	9301      	str	r3, [sp, #4]
  403ac0:	9300      	str	r3, [sp, #0]
  403ac2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403ac6:	4923      	ldr	r1, [pc, #140]	; (403b54 <main+0xa4>)
  403ac8:	4823      	ldr	r0, [pc, #140]	; (403b58 <main+0xa8>)
  403aca:	4c24      	ldr	r4, [pc, #144]	; (403b5c <main+0xac>)
  403acc:	47a0      	blx	r4
  403ace:	2801      	cmp	r0, #1
  403ad0:	d002      	beq.n	403ad8 <main+0x28>
	  printf("Failed to create imu task\r\n");
  403ad2:	4823      	ldr	r0, [pc, #140]	; (403b60 <main+0xb0>)
  403ad4:	4b23      	ldr	r3, [pc, #140]	; (403b64 <main+0xb4>)
  403ad6:	4798      	blx	r3
	}

	/* cada espaço possui o tamanho de um inteiro*/
	xQueueOrientacao = xQueueCreate(32, sizeof(uint32_t));
  403ad8:	2200      	movs	r2, #0
  403ada:	2104      	movs	r1, #4
  403adc:	2020      	movs	r0, #32
  403ade:	4b22      	ldr	r3, [pc, #136]	; (403b68 <main+0xb8>)
  403ae0:	4798      	blx	r3
  403ae2:	4b22      	ldr	r3, [pc, #136]	; (403b6c <main+0xbc>)
  403ae4:	6018      	str	r0, [r3, #0]
	if (xQueueOrientacao == NULL) {
  403ae6:	2800      	cmp	r0, #0
  403ae8:	d02a      	beq.n	403b40 <main+0x90>
		printf("falha em criar as queues \n");
	}
	/* Create task to control imu */
	if (xTaskCreate(task_house_down, "house_down", TASK_HOUSE_DOWN_STACK_SIZE, NULL, TASK_HOUSE_DOWN_STACK_PRIORITY, NULL) != pdPASS) {
  403aea:	2300      	movs	r3, #0
  403aec:	9303      	str	r3, [sp, #12]
  403aee:	9302      	str	r3, [sp, #8]
  403af0:	9301      	str	r3, [sp, #4]
  403af2:	9300      	str	r3, [sp, #0]
  403af4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403af8:	491d      	ldr	r1, [pc, #116]	; (403b70 <main+0xc0>)
  403afa:	481e      	ldr	r0, [pc, #120]	; (403b74 <main+0xc4>)
  403afc:	4c17      	ldr	r4, [pc, #92]	; (403b5c <main+0xac>)
  403afe:	47a0      	blx	r4
  403b00:	2801      	cmp	r0, #1
  403b02:	d002      	beq.n	403b0a <main+0x5a>
	  printf("Failed to create imu task\r\n");
  403b04:	4816      	ldr	r0, [pc, #88]	; (403b60 <main+0xb0>)
  403b06:	4b17      	ldr	r3, [pc, #92]	; (403b64 <main+0xb4>)
  403b08:	4798      	blx	r3
	}

	/* Create task to control imu */
	if (xTaskCreate(task_orientacao, "orientacao", TASK_ORIENTACAO_STACK_SIZE, NULL, TASK_ORIENTACAO_STACK_PRIORITY, NULL) != pdPASS) {
  403b0a:	2300      	movs	r3, #0
  403b0c:	9303      	str	r3, [sp, #12]
  403b0e:	9302      	str	r3, [sp, #8]
  403b10:	9301      	str	r3, [sp, #4]
  403b12:	9300      	str	r3, [sp, #0]
  403b14:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403b18:	4917      	ldr	r1, [pc, #92]	; (403b78 <main+0xc8>)
  403b1a:	4818      	ldr	r0, [pc, #96]	; (403b7c <main+0xcc>)
  403b1c:	4c0f      	ldr	r4, [pc, #60]	; (403b5c <main+0xac>)
  403b1e:	47a0      	blx	r4
  403b20:	2801      	cmp	r0, #1
  403b22:	d002      	beq.n	403b2a <main+0x7a>
	  printf("Failed to create imu task\r\n");
  403b24:	480e      	ldr	r0, [pc, #56]	; (403b60 <main+0xb0>)
  403b26:	4b0f      	ldr	r3, [pc, #60]	; (403b64 <main+0xb4>)
  403b28:	4798      	blx	r3
	}

	xFallSemaphore = xSemaphoreCreateBinary();
  403b2a:	2203      	movs	r2, #3
  403b2c:	2100      	movs	r1, #0
  403b2e:	2001      	movs	r0, #1
  403b30:	4b0d      	ldr	r3, [pc, #52]	; (403b68 <main+0xb8>)
  403b32:	4798      	blx	r3
  403b34:	4b12      	ldr	r3, [pc, #72]	; (403b80 <main+0xd0>)
  403b36:	6018      	str	r0, [r3, #0]
 	if (xFallSemaphore == NULL) {
  403b38:	b130      	cbz	r0, 403b48 <main+0x98>
    	printf("falha em criar os semaforos\r\n");
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  403b3a:	4b12      	ldr	r3, [pc, #72]	; (403b84 <main+0xd4>)
  403b3c:	4798      	blx	r3
  403b3e:	e7fe      	b.n	403b3e <main+0x8e>
		printf("falha em criar as queues \n");
  403b40:	4811      	ldr	r0, [pc, #68]	; (403b88 <main+0xd8>)
  403b42:	4b08      	ldr	r3, [pc, #32]	; (403b64 <main+0xb4>)
  403b44:	4798      	blx	r3
  403b46:	e7d0      	b.n	403aea <main+0x3a>
    	printf("falha em criar os semaforos\r\n");
  403b48:	4810      	ldr	r0, [pc, #64]	; (403b8c <main+0xdc>)
  403b4a:	4b06      	ldr	r3, [pc, #24]	; (403b64 <main+0xb4>)
  403b4c:	4798      	blx	r3
  403b4e:	e7f4      	b.n	403b3a <main+0x8a>
  403b50:	004039b5 	.word	0x004039b5
  403b54:	0040b094 	.word	0x0040b094
  403b58:	004035fd 	.word	0x004035fd
  403b5c:	004022ed 	.word	0x004022ed
  403b60:	0040b09c 	.word	0x0040b09c
  403b64:	0040684d 	.word	0x0040684d
  403b68:	00401cad 	.word	0x00401cad
  403b6c:	20400c14 	.word	0x20400c14
  403b70:	0040b0d4 	.word	0x0040b0d4
  403b74:	004034dd 	.word	0x004034dd
  403b78:	0040b0e0 	.word	0x0040b0e0
  403b7c:	00403449 	.word	0x00403449
  403b80:	20400c18 	.word	0x20400c18
  403b84:	00402521 	.word	0x00402521
  403b88:	0040b0b8 	.word	0x0040b0b8
  403b8c:	0040b0ec 	.word	0x0040b0ec

00403b90 <cosf>:
  403b90:	b500      	push	{lr}
  403b92:	4a1c      	ldr	r2, [pc, #112]	; (403c04 <cosf+0x74>)
  403b94:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  403b98:	4293      	cmp	r3, r2
  403b9a:	b083      	sub	sp, #12
  403b9c:	dd18      	ble.n	403bd0 <cosf+0x40>
  403b9e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  403ba2:	db05      	blt.n	403bb0 <cosf+0x20>
  403ba4:	4601      	mov	r1, r0
  403ba6:	f001 ff01 	bl	4059ac <__aeabi_fsub>
  403baa:	b003      	add	sp, #12
  403bac:	f85d fb04 	ldr.w	pc, [sp], #4
  403bb0:	4669      	mov	r1, sp
  403bb2:	f000 fa95 	bl	4040e0 <__ieee754_rem_pio2f>
  403bb6:	f000 0203 	and.w	r2, r0, #3
  403bba:	2a01      	cmp	r2, #1
  403bbc:	d015      	beq.n	403bea <cosf+0x5a>
  403bbe:	2a02      	cmp	r2, #2
  403bc0:	d00c      	beq.n	403bdc <cosf+0x4c>
  403bc2:	b1ca      	cbz	r2, 403bf8 <cosf+0x68>
  403bc4:	2201      	movs	r2, #1
  403bc6:	9901      	ldr	r1, [sp, #4]
  403bc8:	9800      	ldr	r0, [sp, #0]
  403bca:	f001 f895 	bl	404cf8 <__kernel_sinf>
  403bce:	e7ec      	b.n	403baa <cosf+0x1a>
  403bd0:	2100      	movs	r1, #0
  403bd2:	f000 fc47 	bl	404464 <__kernel_cosf>
  403bd6:	b003      	add	sp, #12
  403bd8:	f85d fb04 	ldr.w	pc, [sp], #4
  403bdc:	9901      	ldr	r1, [sp, #4]
  403bde:	9800      	ldr	r0, [sp, #0]
  403be0:	f000 fc40 	bl	404464 <__kernel_cosf>
  403be4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403be8:	e7df      	b.n	403baa <cosf+0x1a>
  403bea:	9901      	ldr	r1, [sp, #4]
  403bec:	9800      	ldr	r0, [sp, #0]
  403bee:	f001 f883 	bl	404cf8 <__kernel_sinf>
  403bf2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403bf6:	e7d8      	b.n	403baa <cosf+0x1a>
  403bf8:	9901      	ldr	r1, [sp, #4]
  403bfa:	9800      	ldr	r0, [sp, #0]
  403bfc:	f000 fc32 	bl	404464 <__kernel_cosf>
  403c00:	e7d3      	b.n	403baa <cosf+0x1a>
  403c02:	bf00      	nop
  403c04:	3f490fd8 	.word	0x3f490fd8

00403c08 <sinf>:
  403c08:	b500      	push	{lr}
  403c0a:	4a1d      	ldr	r2, [pc, #116]	; (403c80 <sinf+0x78>)
  403c0c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  403c10:	4293      	cmp	r3, r2
  403c12:	b083      	sub	sp, #12
  403c14:	dd19      	ble.n	403c4a <sinf+0x42>
  403c16:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  403c1a:	db05      	blt.n	403c28 <sinf+0x20>
  403c1c:	4601      	mov	r1, r0
  403c1e:	f001 fec5 	bl	4059ac <__aeabi_fsub>
  403c22:	b003      	add	sp, #12
  403c24:	f85d fb04 	ldr.w	pc, [sp], #4
  403c28:	4669      	mov	r1, sp
  403c2a:	f000 fa59 	bl	4040e0 <__ieee754_rem_pio2f>
  403c2e:	f000 0003 	and.w	r0, r0, #3
  403c32:	2801      	cmp	r0, #1
  403c34:	d018      	beq.n	403c68 <sinf+0x60>
  403c36:	2802      	cmp	r0, #2
  403c38:	d00e      	beq.n	403c58 <sinf+0x50>
  403c3a:	b1d0      	cbz	r0, 403c72 <sinf+0x6a>
  403c3c:	9901      	ldr	r1, [sp, #4]
  403c3e:	9800      	ldr	r0, [sp, #0]
  403c40:	f000 fc10 	bl	404464 <__kernel_cosf>
  403c44:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403c48:	e7eb      	b.n	403c22 <sinf+0x1a>
  403c4a:	2200      	movs	r2, #0
  403c4c:	2100      	movs	r1, #0
  403c4e:	f001 f853 	bl	404cf8 <__kernel_sinf>
  403c52:	b003      	add	sp, #12
  403c54:	f85d fb04 	ldr.w	pc, [sp], #4
  403c58:	2201      	movs	r2, #1
  403c5a:	9901      	ldr	r1, [sp, #4]
  403c5c:	9800      	ldr	r0, [sp, #0]
  403c5e:	f001 f84b 	bl	404cf8 <__kernel_sinf>
  403c62:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403c66:	e7dc      	b.n	403c22 <sinf+0x1a>
  403c68:	9901      	ldr	r1, [sp, #4]
  403c6a:	9800      	ldr	r0, [sp, #0]
  403c6c:	f000 fbfa 	bl	404464 <__kernel_cosf>
  403c70:	e7d7      	b.n	403c22 <sinf+0x1a>
  403c72:	2201      	movs	r2, #1
  403c74:	9901      	ldr	r1, [sp, #4]
  403c76:	9800      	ldr	r0, [sp, #0]
  403c78:	f001 f83e 	bl	404cf8 <__kernel_sinf>
  403c7c:	e7d1      	b.n	403c22 <sinf+0x1a>
  403c7e:	bf00      	nop
  403c80:	3f490fd8 	.word	0x3f490fd8

00403c84 <asinf>:
  403c84:	b5f0      	push	{r4, r5, r6, r7, lr}
  403c86:	4e24      	ldr	r6, [pc, #144]	; (403d18 <asinf+0x94>)
  403c88:	b08b      	sub	sp, #44	; 0x2c
  403c8a:	4604      	mov	r4, r0
  403c8c:	f000 f84c 	bl	403d28 <__ieee754_asinf>
  403c90:	f996 3000 	ldrsb.w	r3, [r6]
  403c94:	3301      	adds	r3, #1
  403c96:	4605      	mov	r5, r0
  403c98:	d02f      	beq.n	403cfa <asinf+0x76>
  403c9a:	4621      	mov	r1, r4
  403c9c:	4620      	mov	r0, r4
  403c9e:	f002 f955 	bl	405f4c <__aeabi_fcmpun>
  403ca2:	4607      	mov	r7, r0
  403ca4:	bb48      	cbnz	r0, 403cfa <asinf+0x76>
  403ca6:	4620      	mov	r0, r4
  403ca8:	f001 f9ba 	bl	405020 <fabsf>
  403cac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  403cb0:	f002 f942 	bl	405f38 <__aeabi_fcmpgt>
  403cb4:	b308      	cbz	r0, 403cfa <asinf+0x76>
  403cb6:	4b19      	ldr	r3, [pc, #100]	; (403d1c <asinf+0x98>)
  403cb8:	9708      	str	r7, [sp, #32]
  403cba:	2201      	movs	r2, #1
  403cbc:	4620      	mov	r0, r4
  403cbe:	e88d 000c 	stmia.w	sp, {r2, r3}
  403cc2:	f001 fbb9 	bl	405438 <__aeabi_f2d>
  403cc6:	4602      	mov	r2, r0
  403cc8:	460b      	mov	r3, r1
  403cca:	4815      	ldr	r0, [pc, #84]	; (403d20 <asinf+0x9c>)
  403ccc:	e9cd 2304 	strd	r2, r3, [sp, #16]
  403cd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403cd4:	f001 f888 	bl	404de8 <nan>
  403cd8:	f996 3000 	ldrsb.w	r3, [r6]
  403cdc:	2b02      	cmp	r3, #2
  403cde:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403ce2:	d00d      	beq.n	403d00 <asinf+0x7c>
  403ce4:	4668      	mov	r0, sp
  403ce6:	f001 f87d 	bl	404de4 <matherr>
  403cea:	b148      	cbz	r0, 403d00 <asinf+0x7c>
  403cec:	9b08      	ldr	r3, [sp, #32]
  403cee:	b973      	cbnz	r3, 403d0e <asinf+0x8a>
  403cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403cf4:	f001 fe06 	bl	405904 <__aeabi_d2f>
  403cf8:	4605      	mov	r5, r0
  403cfa:	4628      	mov	r0, r5
  403cfc:	b00b      	add	sp, #44	; 0x2c
  403cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d00:	f002 f960 	bl	405fc4 <__errno>
  403d04:	2321      	movs	r3, #33	; 0x21
  403d06:	6003      	str	r3, [r0, #0]
  403d08:	9b08      	ldr	r3, [sp, #32]
  403d0a:	2b00      	cmp	r3, #0
  403d0c:	d0f0      	beq.n	403cf0 <asinf+0x6c>
  403d0e:	f002 f959 	bl	405fc4 <__errno>
  403d12:	9b08      	ldr	r3, [sp, #32]
  403d14:	6003      	str	r3, [r0, #0]
  403d16:	e7eb      	b.n	403cf0 <asinf+0x6c>
  403d18:	2040000c 	.word	0x2040000c
  403d1c:	0040b1a0 	.word	0x0040b1a0
  403d20:	0040b108 	.word	0x0040b108

00403d24 <atan2f>:
  403d24:	f000 b94a 	b.w	403fbc <__ieee754_atan2f>

00403d28 <__ieee754_asinf>:
  403d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403d2c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  403d30:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  403d34:	4604      	mov	r4, r0
  403d36:	f000 80c6 	beq.w	403ec6 <__ieee754_asinf+0x19e>
  403d3a:	dc12      	bgt.n	403d62 <__ieee754_asinf+0x3a>
  403d3c:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  403d40:	4606      	mov	r6, r0
  403d42:	da16      	bge.n	403d72 <__ieee754_asinf+0x4a>
  403d44:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  403d48:	f280 80cb 	bge.w	403ee2 <__ieee754_asinf+0x1ba>
  403d4c:	498b      	ldr	r1, [pc, #556]	; (403f7c <__ieee754_asinf+0x254>)
  403d4e:	f001 fe2f 	bl	4059b0 <__addsf3>
  403d52:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  403d56:	f002 f8ef 	bl	405f38 <__aeabi_fcmpgt>
  403d5a:	b150      	cbz	r0, 403d72 <__ieee754_asinf+0x4a>
  403d5c:	4620      	mov	r0, r4
  403d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d62:	4601      	mov	r1, r0
  403d64:	f001 fe22 	bl	4059ac <__aeabi_fsub>
  403d68:	4601      	mov	r1, r0
  403d6a:	f001 ffdd 	bl	405d28 <__aeabi_fdiv>
  403d6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d72:	4620      	mov	r0, r4
  403d74:	f001 f954 	bl	405020 <fabsf>
  403d78:	4601      	mov	r1, r0
  403d7a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  403d7e:	f001 fe15 	bl	4059ac <__aeabi_fsub>
  403d82:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  403d86:	f001 ff1b 	bl	405bc0 <__aeabi_fmul>
  403d8a:	497d      	ldr	r1, [pc, #500]	; (403f80 <__ieee754_asinf+0x258>)
  403d8c:	4604      	mov	r4, r0
  403d8e:	f001 ff17 	bl	405bc0 <__aeabi_fmul>
  403d92:	497c      	ldr	r1, [pc, #496]	; (403f84 <__ieee754_asinf+0x25c>)
  403d94:	f001 fe0c 	bl	4059b0 <__addsf3>
  403d98:	4621      	mov	r1, r4
  403d9a:	f001 ff11 	bl	405bc0 <__aeabi_fmul>
  403d9e:	497a      	ldr	r1, [pc, #488]	; (403f88 <__ieee754_asinf+0x260>)
  403da0:	f001 fe04 	bl	4059ac <__aeabi_fsub>
  403da4:	4621      	mov	r1, r4
  403da6:	f001 ff0b 	bl	405bc0 <__aeabi_fmul>
  403daa:	4978      	ldr	r1, [pc, #480]	; (403f8c <__ieee754_asinf+0x264>)
  403dac:	f001 fe00 	bl	4059b0 <__addsf3>
  403db0:	4621      	mov	r1, r4
  403db2:	f001 ff05 	bl	405bc0 <__aeabi_fmul>
  403db6:	4976      	ldr	r1, [pc, #472]	; (403f90 <__ieee754_asinf+0x268>)
  403db8:	f001 fdf8 	bl	4059ac <__aeabi_fsub>
  403dbc:	4621      	mov	r1, r4
  403dbe:	f001 feff 	bl	405bc0 <__aeabi_fmul>
  403dc2:	4974      	ldr	r1, [pc, #464]	; (403f94 <__ieee754_asinf+0x26c>)
  403dc4:	f001 fdf4 	bl	4059b0 <__addsf3>
  403dc8:	4621      	mov	r1, r4
  403dca:	f001 fef9 	bl	405bc0 <__aeabi_fmul>
  403dce:	4972      	ldr	r1, [pc, #456]	; (403f98 <__ieee754_asinf+0x270>)
  403dd0:	4680      	mov	r8, r0
  403dd2:	4620      	mov	r0, r4
  403dd4:	f001 fef4 	bl	405bc0 <__aeabi_fmul>
  403dd8:	4970      	ldr	r1, [pc, #448]	; (403f9c <__ieee754_asinf+0x274>)
  403dda:	f001 fde7 	bl	4059ac <__aeabi_fsub>
  403dde:	4621      	mov	r1, r4
  403de0:	f001 feee 	bl	405bc0 <__aeabi_fmul>
  403de4:	496e      	ldr	r1, [pc, #440]	; (403fa0 <__ieee754_asinf+0x278>)
  403de6:	f001 fde3 	bl	4059b0 <__addsf3>
  403dea:	4621      	mov	r1, r4
  403dec:	f001 fee8 	bl	405bc0 <__aeabi_fmul>
  403df0:	496c      	ldr	r1, [pc, #432]	; (403fa4 <__ieee754_asinf+0x27c>)
  403df2:	f001 fddb 	bl	4059ac <__aeabi_fsub>
  403df6:	4621      	mov	r1, r4
  403df8:	f001 fee2 	bl	405bc0 <__aeabi_fmul>
  403dfc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  403e00:	f001 fdd6 	bl	4059b0 <__addsf3>
  403e04:	4681      	mov	r9, r0
  403e06:	4620      	mov	r0, r4
  403e08:	f000 fad8 	bl	4043bc <__ieee754_sqrtf>
  403e0c:	4b66      	ldr	r3, [pc, #408]	; (403fa8 <__ieee754_asinf+0x280>)
  403e0e:	429d      	cmp	r5, r3
  403e10:	4607      	mov	r7, r0
  403e12:	4649      	mov	r1, r9
  403e14:	4640      	mov	r0, r8
  403e16:	dc43      	bgt.n	403ea0 <__ieee754_asinf+0x178>
  403e18:	f001 ff86 	bl	405d28 <__aeabi_fdiv>
  403e1c:	4639      	mov	r1, r7
  403e1e:	4680      	mov	r8, r0
  403e20:	4638      	mov	r0, r7
  403e22:	f001 fdc5 	bl	4059b0 <__addsf3>
  403e26:	4601      	mov	r1, r0
  403e28:	4640      	mov	r0, r8
  403e2a:	f001 fec9 	bl	405bc0 <__aeabi_fmul>
  403e2e:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  403e32:	f025 050f 	bic.w	r5, r5, #15
  403e36:	4680      	mov	r8, r0
  403e38:	4629      	mov	r1, r5
  403e3a:	4628      	mov	r0, r5
  403e3c:	f001 fec0 	bl	405bc0 <__aeabi_fmul>
  403e40:	4601      	mov	r1, r0
  403e42:	4620      	mov	r0, r4
  403e44:	f001 fdb2 	bl	4059ac <__aeabi_fsub>
  403e48:	4639      	mov	r1, r7
  403e4a:	4604      	mov	r4, r0
  403e4c:	4628      	mov	r0, r5
  403e4e:	f001 fdaf 	bl	4059b0 <__addsf3>
  403e52:	4601      	mov	r1, r0
  403e54:	4620      	mov	r0, r4
  403e56:	f001 ff67 	bl	405d28 <__aeabi_fdiv>
  403e5a:	4601      	mov	r1, r0
  403e5c:	f001 fda8 	bl	4059b0 <__addsf3>
  403e60:	4601      	mov	r1, r0
  403e62:	4852      	ldr	r0, [pc, #328]	; (403fac <__ieee754_asinf+0x284>)
  403e64:	f001 fda2 	bl	4059ac <__aeabi_fsub>
  403e68:	4601      	mov	r1, r0
  403e6a:	4640      	mov	r0, r8
  403e6c:	f001 fd9e 	bl	4059ac <__aeabi_fsub>
  403e70:	4629      	mov	r1, r5
  403e72:	4604      	mov	r4, r0
  403e74:	4628      	mov	r0, r5
  403e76:	f001 fd9b 	bl	4059b0 <__addsf3>
  403e7a:	4601      	mov	r1, r0
  403e7c:	484c      	ldr	r0, [pc, #304]	; (403fb0 <__ieee754_asinf+0x288>)
  403e7e:	f001 fd95 	bl	4059ac <__aeabi_fsub>
  403e82:	4601      	mov	r1, r0
  403e84:	4620      	mov	r0, r4
  403e86:	f001 fd91 	bl	4059ac <__aeabi_fsub>
  403e8a:	4601      	mov	r1, r0
  403e8c:	4848      	ldr	r0, [pc, #288]	; (403fb0 <__ieee754_asinf+0x288>)
  403e8e:	f001 fd8d 	bl	4059ac <__aeabi_fsub>
  403e92:	2e00      	cmp	r6, #0
  403e94:	f73f af63 	bgt.w	403d5e <__ieee754_asinf+0x36>
  403e98:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403e9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ea0:	f001 ff42 	bl	405d28 <__aeabi_fdiv>
  403ea4:	4639      	mov	r1, r7
  403ea6:	f001 fe8b 	bl	405bc0 <__aeabi_fmul>
  403eaa:	4639      	mov	r1, r7
  403eac:	f001 fd80 	bl	4059b0 <__addsf3>
  403eb0:	4601      	mov	r1, r0
  403eb2:	f001 fd7d 	bl	4059b0 <__addsf3>
  403eb6:	493f      	ldr	r1, [pc, #252]	; (403fb4 <__ieee754_asinf+0x28c>)
  403eb8:	f001 fd7a 	bl	4059b0 <__addsf3>
  403ebc:	4601      	mov	r1, r0
  403ebe:	483e      	ldr	r0, [pc, #248]	; (403fb8 <__ieee754_asinf+0x290>)
  403ec0:	f001 fd74 	bl	4059ac <__aeabi_fsub>
  403ec4:	e7e5      	b.n	403e92 <__ieee754_asinf+0x16a>
  403ec6:	493c      	ldr	r1, [pc, #240]	; (403fb8 <__ieee754_asinf+0x290>)
  403ec8:	f001 fe7a 	bl	405bc0 <__aeabi_fmul>
  403ecc:	4937      	ldr	r1, [pc, #220]	; (403fac <__ieee754_asinf+0x284>)
  403ece:	4605      	mov	r5, r0
  403ed0:	4620      	mov	r0, r4
  403ed2:	f001 fe75 	bl	405bc0 <__aeabi_fmul>
  403ed6:	4601      	mov	r1, r0
  403ed8:	4628      	mov	r0, r5
  403eda:	f001 fd69 	bl	4059b0 <__addsf3>
  403ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ee2:	4601      	mov	r1, r0
  403ee4:	f001 fe6c 	bl	405bc0 <__aeabi_fmul>
  403ee8:	4925      	ldr	r1, [pc, #148]	; (403f80 <__ieee754_asinf+0x258>)
  403eea:	4605      	mov	r5, r0
  403eec:	f001 fe68 	bl	405bc0 <__aeabi_fmul>
  403ef0:	4924      	ldr	r1, [pc, #144]	; (403f84 <__ieee754_asinf+0x25c>)
  403ef2:	f001 fd5d 	bl	4059b0 <__addsf3>
  403ef6:	4629      	mov	r1, r5
  403ef8:	f001 fe62 	bl	405bc0 <__aeabi_fmul>
  403efc:	4922      	ldr	r1, [pc, #136]	; (403f88 <__ieee754_asinf+0x260>)
  403efe:	f001 fd55 	bl	4059ac <__aeabi_fsub>
  403f02:	4629      	mov	r1, r5
  403f04:	f001 fe5c 	bl	405bc0 <__aeabi_fmul>
  403f08:	4920      	ldr	r1, [pc, #128]	; (403f8c <__ieee754_asinf+0x264>)
  403f0a:	f001 fd51 	bl	4059b0 <__addsf3>
  403f0e:	4629      	mov	r1, r5
  403f10:	f001 fe56 	bl	405bc0 <__aeabi_fmul>
  403f14:	491e      	ldr	r1, [pc, #120]	; (403f90 <__ieee754_asinf+0x268>)
  403f16:	f001 fd49 	bl	4059ac <__aeabi_fsub>
  403f1a:	4629      	mov	r1, r5
  403f1c:	f001 fe50 	bl	405bc0 <__aeabi_fmul>
  403f20:	491c      	ldr	r1, [pc, #112]	; (403f94 <__ieee754_asinf+0x26c>)
  403f22:	f001 fd45 	bl	4059b0 <__addsf3>
  403f26:	4629      	mov	r1, r5
  403f28:	f001 fe4a 	bl	405bc0 <__aeabi_fmul>
  403f2c:	491a      	ldr	r1, [pc, #104]	; (403f98 <__ieee754_asinf+0x270>)
  403f2e:	4606      	mov	r6, r0
  403f30:	4628      	mov	r0, r5
  403f32:	f001 fe45 	bl	405bc0 <__aeabi_fmul>
  403f36:	4919      	ldr	r1, [pc, #100]	; (403f9c <__ieee754_asinf+0x274>)
  403f38:	f001 fd38 	bl	4059ac <__aeabi_fsub>
  403f3c:	4629      	mov	r1, r5
  403f3e:	f001 fe3f 	bl	405bc0 <__aeabi_fmul>
  403f42:	4917      	ldr	r1, [pc, #92]	; (403fa0 <__ieee754_asinf+0x278>)
  403f44:	f001 fd34 	bl	4059b0 <__addsf3>
  403f48:	4629      	mov	r1, r5
  403f4a:	f001 fe39 	bl	405bc0 <__aeabi_fmul>
  403f4e:	4915      	ldr	r1, [pc, #84]	; (403fa4 <__ieee754_asinf+0x27c>)
  403f50:	f001 fd2c 	bl	4059ac <__aeabi_fsub>
  403f54:	4629      	mov	r1, r5
  403f56:	f001 fe33 	bl	405bc0 <__aeabi_fmul>
  403f5a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  403f5e:	f001 fd27 	bl	4059b0 <__addsf3>
  403f62:	4601      	mov	r1, r0
  403f64:	4630      	mov	r0, r6
  403f66:	f001 fedf 	bl	405d28 <__aeabi_fdiv>
  403f6a:	4621      	mov	r1, r4
  403f6c:	f001 fe28 	bl	405bc0 <__aeabi_fmul>
  403f70:	4621      	mov	r1, r4
  403f72:	f001 fd1d 	bl	4059b0 <__addsf3>
  403f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403f7a:	bf00      	nop
  403f7c:	7149f2ca 	.word	0x7149f2ca
  403f80:	3811ef08 	.word	0x3811ef08
  403f84:	3a4f7f04 	.word	0x3a4f7f04
  403f88:	3d241146 	.word	0x3d241146
  403f8c:	3e4e0aa8 	.word	0x3e4e0aa8
  403f90:	3ea6b090 	.word	0x3ea6b090
  403f94:	3e2aaaab 	.word	0x3e2aaaab
  403f98:	3d9dc62e 	.word	0x3d9dc62e
  403f9c:	3f303361 	.word	0x3f303361
  403fa0:	4001572d 	.word	0x4001572d
  403fa4:	4019d139 	.word	0x4019d139
  403fa8:	3f799999 	.word	0x3f799999
  403fac:	b33bbd2e 	.word	0xb33bbd2e
  403fb0:	3f490fdb 	.word	0x3f490fdb
  403fb4:	333bbd2e 	.word	0x333bbd2e
  403fb8:	3fc90fdb 	.word	0x3fc90fdb

00403fbc <__ieee754_atan2f>:
  403fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403fbe:	460c      	mov	r4, r1
  403fc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403fc4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  403fc8:	4603      	mov	r3, r0
  403fca:	dc14      	bgt.n	403ff6 <__ieee754_atan2f+0x3a>
  403fcc:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  403fd0:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  403fd4:	4607      	mov	r7, r0
  403fd6:	dc0e      	bgt.n	403ff6 <__ieee754_atan2f+0x3a>
  403fd8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
  403fdc:	d03d      	beq.n	40405a <__ieee754_atan2f+0x9e>
  403fde:	17a5      	asrs	r5, r4, #30
  403fe0:	f005 0502 	and.w	r5, r5, #2
  403fe4:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  403fe8:	b956      	cbnz	r6, 404000 <__ieee754_atan2f+0x44>
  403fea:	2d02      	cmp	r5, #2
  403fec:	d030      	beq.n	404050 <__ieee754_atan2f+0x94>
  403fee:	2d03      	cmp	r5, #3
  403ff0:	d130      	bne.n	404054 <__ieee754_atan2f+0x98>
  403ff2:	4832      	ldr	r0, [pc, #200]	; (4040bc <__ieee754_atan2f+0x100>)
  403ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ff6:	4619      	mov	r1, r3
  403ff8:	4620      	mov	r0, r4
  403ffa:	f001 fcd9 	bl	4059b0 <__addsf3>
  403ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404000:	b301      	cbz	r1, 404044 <__ieee754_atan2f+0x88>
  404002:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404006:	d02c      	beq.n	404062 <__ieee754_atan2f+0xa6>
  404008:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  40400c:	d01a      	beq.n	404044 <__ieee754_atan2f+0x88>
  40400e:	1a71      	subs	r1, r6, r1
  404010:	15c9      	asrs	r1, r1, #23
  404012:	293c      	cmp	r1, #60	; 0x3c
  404014:	dc1a      	bgt.n	40404c <__ieee754_atan2f+0x90>
  404016:	2c00      	cmp	r4, #0
  404018:	db39      	blt.n	40408e <__ieee754_atan2f+0xd2>
  40401a:	4621      	mov	r1, r4
  40401c:	4618      	mov	r0, r3
  40401e:	f001 fe83 	bl	405d28 <__aeabi_fdiv>
  404022:	f000 fffd 	bl	405020 <fabsf>
  404026:	f000 fee5 	bl	404df4 <atanf>
  40402a:	2d01      	cmp	r5, #1
  40402c:	d02c      	beq.n	404088 <__ieee754_atan2f+0xcc>
  40402e:	2d02      	cmp	r5, #2
  404030:	d022      	beq.n	404078 <__ieee754_atan2f+0xbc>
  404032:	2d00      	cmp	r5, #0
  404034:	d02f      	beq.n	404096 <__ieee754_atan2f+0xda>
  404036:	4922      	ldr	r1, [pc, #136]	; (4040c0 <__ieee754_atan2f+0x104>)
  404038:	f001 fcba 	bl	4059b0 <__addsf3>
  40403c:	4921      	ldr	r1, [pc, #132]	; (4040c4 <__ieee754_atan2f+0x108>)
  40403e:	f001 fcb5 	bl	4059ac <__aeabi_fsub>
  404042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404044:	2f00      	cmp	r7, #0
  404046:	db06      	blt.n	404056 <__ieee754_atan2f+0x9a>
  404048:	481f      	ldr	r0, [pc, #124]	; (4040c8 <__ieee754_atan2f+0x10c>)
  40404a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40404c:	481e      	ldr	r0, [pc, #120]	; (4040c8 <__ieee754_atan2f+0x10c>)
  40404e:	e7ec      	b.n	40402a <__ieee754_atan2f+0x6e>
  404050:	481c      	ldr	r0, [pc, #112]	; (4040c4 <__ieee754_atan2f+0x108>)
  404052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404056:	481d      	ldr	r0, [pc, #116]	; (4040cc <__ieee754_atan2f+0x110>)
  404058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40405a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  40405e:	f000 bec9 	b.w	404df4 <atanf>
  404062:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404066:	d017      	beq.n	404098 <__ieee754_atan2f+0xdc>
  404068:	2d02      	cmp	r5, #2
  40406a:	d0f1      	beq.n	404050 <__ieee754_atan2f+0x94>
  40406c:	2d03      	cmp	r5, #3
  40406e:	d0c0      	beq.n	403ff2 <__ieee754_atan2f+0x36>
  404070:	2d01      	cmp	r5, #1
  404072:	d019      	beq.n	4040a8 <__ieee754_atan2f+0xec>
  404074:	2000      	movs	r0, #0
  404076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404078:	4911      	ldr	r1, [pc, #68]	; (4040c0 <__ieee754_atan2f+0x104>)
  40407a:	f001 fc99 	bl	4059b0 <__addsf3>
  40407e:	4601      	mov	r1, r0
  404080:	4810      	ldr	r0, [pc, #64]	; (4040c4 <__ieee754_atan2f+0x108>)
  404082:	f001 fc93 	bl	4059ac <__aeabi_fsub>
  404086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404088:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40408c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40408e:	313c      	adds	r1, #60	; 0x3c
  404090:	dac3      	bge.n	40401a <__ieee754_atan2f+0x5e>
  404092:	2000      	movs	r0, #0
  404094:	e7c9      	b.n	40402a <__ieee754_atan2f+0x6e>
  404096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404098:	2d02      	cmp	r5, #2
  40409a:	d00c      	beq.n	4040b6 <__ieee754_atan2f+0xfa>
  40409c:	2d03      	cmp	r5, #3
  40409e:	d008      	beq.n	4040b2 <__ieee754_atan2f+0xf6>
  4040a0:	2d01      	cmp	r5, #1
  4040a2:	d004      	beq.n	4040ae <__ieee754_atan2f+0xf2>
  4040a4:	480a      	ldr	r0, [pc, #40]	; (4040d0 <__ieee754_atan2f+0x114>)
  4040a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4040a8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  4040ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4040ae:	4809      	ldr	r0, [pc, #36]	; (4040d4 <__ieee754_atan2f+0x118>)
  4040b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4040b2:	4809      	ldr	r0, [pc, #36]	; (4040d8 <__ieee754_atan2f+0x11c>)
  4040b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4040b6:	4809      	ldr	r0, [pc, #36]	; (4040dc <__ieee754_atan2f+0x120>)
  4040b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4040ba:	bf00      	nop
  4040bc:	c0490fdb 	.word	0xc0490fdb
  4040c0:	33bbbd2e 	.word	0x33bbbd2e
  4040c4:	40490fdb 	.word	0x40490fdb
  4040c8:	3fc90fdb 	.word	0x3fc90fdb
  4040cc:	bfc90fdb 	.word	0xbfc90fdb
  4040d0:	3f490fdb 	.word	0x3f490fdb
  4040d4:	bf490fdb 	.word	0xbf490fdb
  4040d8:	c016cbe4 	.word	0xc016cbe4
  4040dc:	4016cbe4 	.word	0x4016cbe4

004040e0 <__ieee754_rem_pio2f>:
  4040e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4040e4:	4aa8      	ldr	r2, [pc, #672]	; (404388 <__ieee754_rem_pio2f+0x2a8>)
  4040e6:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  4040ea:	4294      	cmp	r4, r2
  4040ec:	b089      	sub	sp, #36	; 0x24
  4040ee:	dd6e      	ble.n	4041ce <__ieee754_rem_pio2f+0xee>
  4040f0:	4aa6      	ldr	r2, [pc, #664]	; (40438c <__ieee754_rem_pio2f+0x2ac>)
  4040f2:	4294      	cmp	r4, r2
  4040f4:	4606      	mov	r6, r0
  4040f6:	460d      	mov	r5, r1
  4040f8:	dc1c      	bgt.n	404134 <__ieee754_rem_pio2f+0x54>
  4040fa:	2800      	cmp	r0, #0
  4040fc:	49a4      	ldr	r1, [pc, #656]	; (404390 <__ieee754_rem_pio2f+0x2b0>)
  4040fe:	f340 80fc 	ble.w	4042fa <__ieee754_rem_pio2f+0x21a>
  404102:	f001 fc53 	bl	4059ac <__aeabi_fsub>
  404106:	4ba3      	ldr	r3, [pc, #652]	; (404394 <__ieee754_rem_pio2f+0x2b4>)
  404108:	f024 040f 	bic.w	r4, r4, #15
  40410c:	429c      	cmp	r4, r3
  40410e:	4606      	mov	r6, r0
  404110:	d06c      	beq.n	4041ec <__ieee754_rem_pio2f+0x10c>
  404112:	49a1      	ldr	r1, [pc, #644]	; (404398 <__ieee754_rem_pio2f+0x2b8>)
  404114:	f001 fc4a 	bl	4059ac <__aeabi_fsub>
  404118:	4601      	mov	r1, r0
  40411a:	6028      	str	r0, [r5, #0]
  40411c:	4630      	mov	r0, r6
  40411e:	f001 fc45 	bl	4059ac <__aeabi_fsub>
  404122:	499d      	ldr	r1, [pc, #628]	; (404398 <__ieee754_rem_pio2f+0x2b8>)
  404124:	f001 fc42 	bl	4059ac <__aeabi_fsub>
  404128:	2701      	movs	r7, #1
  40412a:	6068      	str	r0, [r5, #4]
  40412c:	4638      	mov	r0, r7
  40412e:	b009      	add	sp, #36	; 0x24
  404130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404134:	4a99      	ldr	r2, [pc, #612]	; (40439c <__ieee754_rem_pio2f+0x2bc>)
  404136:	4294      	cmp	r4, r2
  404138:	dd6a      	ble.n	404210 <__ieee754_rem_pio2f+0x130>
  40413a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  40413e:	da4e      	bge.n	4041de <__ieee754_rem_pio2f+0xfe>
  404140:	15e7      	asrs	r7, r4, #23
  404142:	3f86      	subs	r7, #134	; 0x86
  404144:	eba4 54c7 	sub.w	r4, r4, r7, lsl #23
  404148:	4620      	mov	r0, r4
  40414a:	f001 ff15 	bl	405f78 <__aeabi_f2iz>
  40414e:	f001 fce3 	bl	405b18 <__aeabi_i2f>
  404152:	4603      	mov	r3, r0
  404154:	4601      	mov	r1, r0
  404156:	4620      	mov	r0, r4
  404158:	9305      	str	r3, [sp, #20]
  40415a:	f001 fc27 	bl	4059ac <__aeabi_fsub>
  40415e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404162:	f001 fd2d 	bl	405bc0 <__aeabi_fmul>
  404166:	4680      	mov	r8, r0
  404168:	f001 ff06 	bl	405f78 <__aeabi_f2iz>
  40416c:	f001 fcd4 	bl	405b18 <__aeabi_i2f>
  404170:	4601      	mov	r1, r0
  404172:	4604      	mov	r4, r0
  404174:	4640      	mov	r0, r8
  404176:	9406      	str	r4, [sp, #24]
  404178:	f001 fc18 	bl	4059ac <__aeabi_fsub>
  40417c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404180:	f001 fd1e 	bl	405bc0 <__aeabi_fmul>
  404184:	2100      	movs	r1, #0
  404186:	9007      	str	r0, [sp, #28]
  404188:	f001 feae 	bl	405ee8 <__aeabi_fcmpeq>
  40418c:	2800      	cmp	r0, #0
  40418e:	f000 80cb 	beq.w	404328 <__ieee754_rem_pio2f+0x248>
  404192:	4620      	mov	r0, r4
  404194:	2100      	movs	r1, #0
  404196:	f001 fea7 	bl	405ee8 <__aeabi_fcmpeq>
  40419a:	2800      	cmp	r0, #0
  40419c:	bf14      	ite	ne
  40419e:	2301      	movne	r3, #1
  4041a0:	2302      	moveq	r3, #2
  4041a2:	4a7f      	ldr	r2, [pc, #508]	; (4043a0 <__ieee754_rem_pio2f+0x2c0>)
  4041a4:	9201      	str	r2, [sp, #4]
  4041a6:	2102      	movs	r1, #2
  4041a8:	463a      	mov	r2, r7
  4041aa:	9100      	str	r1, [sp, #0]
  4041ac:	a805      	add	r0, sp, #20
  4041ae:	4629      	mov	r1, r5
  4041b0:	f000 fa1c 	bl	4045ec <__kernel_rem_pio2f>
  4041b4:	2e00      	cmp	r6, #0
  4041b6:	4607      	mov	r7, r0
  4041b8:	da0d      	bge.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  4041ba:	e895 000c 	ldmia.w	r5, {r2, r3}
  4041be:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  4041c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4041c6:	4247      	negs	r7, r0
  4041c8:	602a      	str	r2, [r5, #0]
  4041ca:	606b      	str	r3, [r5, #4]
  4041cc:	e003      	b.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  4041ce:	2200      	movs	r2, #0
  4041d0:	6008      	str	r0, [r1, #0]
  4041d2:	604a      	str	r2, [r1, #4]
  4041d4:	2700      	movs	r7, #0
  4041d6:	4638      	mov	r0, r7
  4041d8:	b009      	add	sp, #36	; 0x24
  4041da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041de:	4601      	mov	r1, r0
  4041e0:	f001 fbe4 	bl	4059ac <__aeabi_fsub>
  4041e4:	2700      	movs	r7, #0
  4041e6:	6068      	str	r0, [r5, #4]
  4041e8:	6028      	str	r0, [r5, #0]
  4041ea:	e7f4      	b.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  4041ec:	496d      	ldr	r1, [pc, #436]	; (4043a4 <__ieee754_rem_pio2f+0x2c4>)
  4041ee:	f001 fbdd 	bl	4059ac <__aeabi_fsub>
  4041f2:	496d      	ldr	r1, [pc, #436]	; (4043a8 <__ieee754_rem_pio2f+0x2c8>)
  4041f4:	4604      	mov	r4, r0
  4041f6:	f001 fbd9 	bl	4059ac <__aeabi_fsub>
  4041fa:	4601      	mov	r1, r0
  4041fc:	6028      	str	r0, [r5, #0]
  4041fe:	4620      	mov	r0, r4
  404200:	f001 fbd4 	bl	4059ac <__aeabi_fsub>
  404204:	4968      	ldr	r1, [pc, #416]	; (4043a8 <__ieee754_rem_pio2f+0x2c8>)
  404206:	f001 fbd1 	bl	4059ac <__aeabi_fsub>
  40420a:	2701      	movs	r7, #1
  40420c:	6068      	str	r0, [r5, #4]
  40420e:	e7e2      	b.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  404210:	f000 ff06 	bl	405020 <fabsf>
  404214:	4965      	ldr	r1, [pc, #404]	; (4043ac <__ieee754_rem_pio2f+0x2cc>)
  404216:	4680      	mov	r8, r0
  404218:	f001 fcd2 	bl	405bc0 <__aeabi_fmul>
  40421c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404220:	f001 fbc6 	bl	4059b0 <__addsf3>
  404224:	f001 fea8 	bl	405f78 <__aeabi_f2iz>
  404228:	4607      	mov	r7, r0
  40422a:	f001 fc75 	bl	405b18 <__aeabi_i2f>
  40422e:	4958      	ldr	r1, [pc, #352]	; (404390 <__ieee754_rem_pio2f+0x2b0>)
  404230:	4683      	mov	fp, r0
  404232:	f001 fcc5 	bl	405bc0 <__aeabi_fmul>
  404236:	4601      	mov	r1, r0
  404238:	4640      	mov	r0, r8
  40423a:	f001 fbb7 	bl	4059ac <__aeabi_fsub>
  40423e:	4956      	ldr	r1, [pc, #344]	; (404398 <__ieee754_rem_pio2f+0x2b8>)
  404240:	4681      	mov	r9, r0
  404242:	4658      	mov	r0, fp
  404244:	f001 fcbc 	bl	405bc0 <__aeabi_fmul>
  404248:	2f1f      	cmp	r7, #31
  40424a:	4682      	mov	sl, r0
  40424c:	dc21      	bgt.n	404292 <__ieee754_rem_pio2f+0x1b2>
  40424e:	4a58      	ldr	r2, [pc, #352]	; (4043b0 <__ieee754_rem_pio2f+0x2d0>)
  404250:	1e79      	subs	r1, r7, #1
  404252:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
  404256:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40425a:	4293      	cmp	r3, r2
  40425c:	d019      	beq.n	404292 <__ieee754_rem_pio2f+0x1b2>
  40425e:	4651      	mov	r1, sl
  404260:	4648      	mov	r0, r9
  404262:	f001 fba3 	bl	4059ac <__aeabi_fsub>
  404266:	4680      	mov	r8, r0
  404268:	f8c5 8000 	str.w	r8, [r5]
  40426c:	4641      	mov	r1, r8
  40426e:	4648      	mov	r0, r9
  404270:	f001 fb9c 	bl	4059ac <__aeabi_fsub>
  404274:	4651      	mov	r1, sl
  404276:	f001 fb99 	bl	4059ac <__aeabi_fsub>
  40427a:	2e00      	cmp	r6, #0
  40427c:	6068      	str	r0, [r5, #4]
  40427e:	daaa      	bge.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  404280:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
  404284:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404288:	f8c5 8000 	str.w	r8, [r5]
  40428c:	6068      	str	r0, [r5, #4]
  40428e:	427f      	negs	r7, r7
  404290:	e7a1      	b.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  404292:	4651      	mov	r1, sl
  404294:	4648      	mov	r0, r9
  404296:	f001 fb89 	bl	4059ac <__aeabi_fsub>
  40429a:	15e2      	asrs	r2, r4, #23
  40429c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  4042a0:	1ad3      	subs	r3, r2, r3
  4042a2:	2b08      	cmp	r3, #8
  4042a4:	4680      	mov	r8, r0
  4042a6:	dddf      	ble.n	404268 <__ieee754_rem_pio2f+0x188>
  4042a8:	493e      	ldr	r1, [pc, #248]	; (4043a4 <__ieee754_rem_pio2f+0x2c4>)
  4042aa:	9203      	str	r2, [sp, #12]
  4042ac:	4658      	mov	r0, fp
  4042ae:	f001 fc87 	bl	405bc0 <__aeabi_fmul>
  4042b2:	4680      	mov	r8, r0
  4042b4:	4601      	mov	r1, r0
  4042b6:	4648      	mov	r0, r9
  4042b8:	f001 fb78 	bl	4059ac <__aeabi_fsub>
  4042bc:	4601      	mov	r1, r0
  4042be:	4604      	mov	r4, r0
  4042c0:	4648      	mov	r0, r9
  4042c2:	f001 fb73 	bl	4059ac <__aeabi_fsub>
  4042c6:	4641      	mov	r1, r8
  4042c8:	f001 fb70 	bl	4059ac <__aeabi_fsub>
  4042cc:	4936      	ldr	r1, [pc, #216]	; (4043a8 <__ieee754_rem_pio2f+0x2c8>)
  4042ce:	4680      	mov	r8, r0
  4042d0:	4658      	mov	r0, fp
  4042d2:	f001 fc75 	bl	405bc0 <__aeabi_fmul>
  4042d6:	4641      	mov	r1, r8
  4042d8:	f001 fb68 	bl	4059ac <__aeabi_fsub>
  4042dc:	4601      	mov	r1, r0
  4042de:	4682      	mov	sl, r0
  4042e0:	4620      	mov	r0, r4
  4042e2:	f001 fb63 	bl	4059ac <__aeabi_fsub>
  4042e6:	9a03      	ldr	r2, [sp, #12]
  4042e8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  4042ec:	1ad2      	subs	r2, r2, r3
  4042ee:	2a19      	cmp	r2, #25
  4042f0:	4680      	mov	r8, r0
  4042f2:	dc2e      	bgt.n	404352 <__ieee754_rem_pio2f+0x272>
  4042f4:	6028      	str	r0, [r5, #0]
  4042f6:	46a1      	mov	r9, r4
  4042f8:	e7b8      	b.n	40426c <__ieee754_rem_pio2f+0x18c>
  4042fa:	f001 fb59 	bl	4059b0 <__addsf3>
  4042fe:	4b25      	ldr	r3, [pc, #148]	; (404394 <__ieee754_rem_pio2f+0x2b4>)
  404300:	f024 040f 	bic.w	r4, r4, #15
  404304:	429c      	cmp	r4, r3
  404306:	4606      	mov	r6, r0
  404308:	d010      	beq.n	40432c <__ieee754_rem_pio2f+0x24c>
  40430a:	4923      	ldr	r1, [pc, #140]	; (404398 <__ieee754_rem_pio2f+0x2b8>)
  40430c:	f001 fb50 	bl	4059b0 <__addsf3>
  404310:	4601      	mov	r1, r0
  404312:	6028      	str	r0, [r5, #0]
  404314:	4630      	mov	r0, r6
  404316:	f001 fb49 	bl	4059ac <__aeabi_fsub>
  40431a:	491f      	ldr	r1, [pc, #124]	; (404398 <__ieee754_rem_pio2f+0x2b8>)
  40431c:	f001 fb48 	bl	4059b0 <__addsf3>
  404320:	f04f 37ff 	mov.w	r7, #4294967295
  404324:	6068      	str	r0, [r5, #4]
  404326:	e756      	b.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  404328:	2303      	movs	r3, #3
  40432a:	e73a      	b.n	4041a2 <__ieee754_rem_pio2f+0xc2>
  40432c:	491d      	ldr	r1, [pc, #116]	; (4043a4 <__ieee754_rem_pio2f+0x2c4>)
  40432e:	f001 fb3f 	bl	4059b0 <__addsf3>
  404332:	491d      	ldr	r1, [pc, #116]	; (4043a8 <__ieee754_rem_pio2f+0x2c8>)
  404334:	4604      	mov	r4, r0
  404336:	f001 fb3b 	bl	4059b0 <__addsf3>
  40433a:	4601      	mov	r1, r0
  40433c:	6028      	str	r0, [r5, #0]
  40433e:	4620      	mov	r0, r4
  404340:	f001 fb34 	bl	4059ac <__aeabi_fsub>
  404344:	4918      	ldr	r1, [pc, #96]	; (4043a8 <__ieee754_rem_pio2f+0x2c8>)
  404346:	f001 fb33 	bl	4059b0 <__addsf3>
  40434a:	f04f 37ff 	mov.w	r7, #4294967295
  40434e:	6068      	str	r0, [r5, #4]
  404350:	e741      	b.n	4041d6 <__ieee754_rem_pio2f+0xf6>
  404352:	4918      	ldr	r1, [pc, #96]	; (4043b4 <__ieee754_rem_pio2f+0x2d4>)
  404354:	4658      	mov	r0, fp
  404356:	f001 fc33 	bl	405bc0 <__aeabi_fmul>
  40435a:	4601      	mov	r1, r0
  40435c:	4680      	mov	r8, r0
  40435e:	4620      	mov	r0, r4
  404360:	f001 fb24 	bl	4059ac <__aeabi_fsub>
  404364:	4601      	mov	r1, r0
  404366:	4681      	mov	r9, r0
  404368:	4620      	mov	r0, r4
  40436a:	f001 fb1f 	bl	4059ac <__aeabi_fsub>
  40436e:	4641      	mov	r1, r8
  404370:	f001 fb1c 	bl	4059ac <__aeabi_fsub>
  404374:	4910      	ldr	r1, [pc, #64]	; (4043b8 <__ieee754_rem_pio2f+0x2d8>)
  404376:	4604      	mov	r4, r0
  404378:	4658      	mov	r0, fp
  40437a:	f001 fc21 	bl	405bc0 <__aeabi_fmul>
  40437e:	4621      	mov	r1, r4
  404380:	f001 fb14 	bl	4059ac <__aeabi_fsub>
  404384:	4682      	mov	sl, r0
  404386:	e76a      	b.n	40425e <__ieee754_rem_pio2f+0x17e>
  404388:	3f490fd8 	.word	0x3f490fd8
  40438c:	4016cbe3 	.word	0x4016cbe3
  404390:	3fc90f80 	.word	0x3fc90f80
  404394:	3fc90fd0 	.word	0x3fc90fd0
  404398:	37354443 	.word	0x37354443
  40439c:	43490f80 	.word	0x43490f80
  4043a0:	0040b228 	.word	0x0040b228
  4043a4:	37354400 	.word	0x37354400
  4043a8:	2e85a308 	.word	0x2e85a308
  4043ac:	3f22f984 	.word	0x3f22f984
  4043b0:	0040b1a8 	.word	0x0040b1a8
  4043b4:	2e85a300 	.word	0x2e85a300
  4043b8:	248d3132 	.word	0x248d3132

004043bc <__ieee754_sqrtf>:
  4043bc:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  4043c0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  4043c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4043c6:	4604      	mov	r4, r0
  4043c8:	d22e      	bcs.n	404428 <__ieee754_sqrtf+0x6c>
  4043ca:	b362      	cbz	r2, 404426 <__ieee754_sqrtf+0x6a>
  4043cc:	2800      	cmp	r0, #0
  4043ce:	4603      	mov	r3, r0
  4043d0:	db3d      	blt.n	40444e <__ieee754_sqrtf+0x92>
  4043d2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  4043d6:	ea4f 50e0 	mov.w	r0, r0, asr #23
  4043da:	d32c      	bcc.n	404436 <__ieee754_sqrtf+0x7a>
  4043dc:	387f      	subs	r0, #127	; 0x7f
  4043de:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4043e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4043e6:	07c2      	lsls	r2, r0, #31
  4043e8:	bf48      	it	mi
  4043ea:	005b      	lslmi	r3, r3, #1
  4043ec:	2600      	movs	r6, #0
  4043ee:	1047      	asrs	r7, r0, #1
  4043f0:	005b      	lsls	r3, r3, #1
  4043f2:	4631      	mov	r1, r6
  4043f4:	2419      	movs	r4, #25
  4043f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4043fa:	188d      	adds	r5, r1, r2
  4043fc:	429d      	cmp	r5, r3
  4043fe:	dc02      	bgt.n	404406 <__ieee754_sqrtf+0x4a>
  404400:	1b5b      	subs	r3, r3, r5
  404402:	18a9      	adds	r1, r5, r2
  404404:	4416      	add	r6, r2
  404406:	3c01      	subs	r4, #1
  404408:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40440c:	ea4f 0252 	mov.w	r2, r2, lsr #1
  404410:	d1f3      	bne.n	4043fa <__ieee754_sqrtf+0x3e>
  404412:	b113      	cbz	r3, 40441a <__ieee754_sqrtf+0x5e>
  404414:	3601      	adds	r6, #1
  404416:	f026 0601 	bic.w	r6, r6, #1
  40441a:	1070      	asrs	r0, r6, #1
  40441c:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  404420:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  404424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404428:	4601      	mov	r1, r0
  40442a:	f001 fbc9 	bl	405bc0 <__aeabi_fmul>
  40442e:	4621      	mov	r1, r4
  404430:	f001 fabe 	bl	4059b0 <__addsf3>
  404434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404436:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  40443a:	d001      	beq.n	404440 <__ieee754_sqrtf+0x84>
  40443c:	e00e      	b.n	40445c <__ieee754_sqrtf+0xa0>
  40443e:	460a      	mov	r2, r1
  404440:	005b      	lsls	r3, r3, #1
  404442:	021c      	lsls	r4, r3, #8
  404444:	f102 0101 	add.w	r1, r2, #1
  404448:	d5f9      	bpl.n	40443e <__ieee754_sqrtf+0x82>
  40444a:	1a80      	subs	r0, r0, r2
  40444c:	e7c6      	b.n	4043dc <__ieee754_sqrtf+0x20>
  40444e:	4601      	mov	r1, r0
  404450:	f001 faac 	bl	4059ac <__aeabi_fsub>
  404454:	4601      	mov	r1, r0
  404456:	f001 fc67 	bl	405d28 <__aeabi_fdiv>
  40445a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40445c:	f04f 32ff 	mov.w	r2, #4294967295
  404460:	e7f3      	b.n	40444a <__ieee754_sqrtf+0x8e>
  404462:	bf00      	nop

00404464 <__kernel_cosf>:
  404464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404468:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  40446c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
  404470:	4606      	mov	r6, r0
  404472:	460f      	mov	r7, r1
  404474:	da49      	bge.n	40450a <__kernel_cosf+0xa6>
  404476:	f001 fd7f 	bl	405f78 <__aeabi_f2iz>
  40447a:	2800      	cmp	r0, #0
  40447c:	f000 809d 	beq.w	4045ba <__kernel_cosf+0x156>
  404480:	4631      	mov	r1, r6
  404482:	4630      	mov	r0, r6
  404484:	f001 fb9c 	bl	405bc0 <__aeabi_fmul>
  404488:	494e      	ldr	r1, [pc, #312]	; (4045c4 <__kernel_cosf+0x160>)
  40448a:	4605      	mov	r5, r0
  40448c:	f001 fb98 	bl	405bc0 <__aeabi_fmul>
  404490:	494d      	ldr	r1, [pc, #308]	; (4045c8 <__kernel_cosf+0x164>)
  404492:	f001 fa8d 	bl	4059b0 <__addsf3>
  404496:	4629      	mov	r1, r5
  404498:	f001 fb92 	bl	405bc0 <__aeabi_fmul>
  40449c:	494b      	ldr	r1, [pc, #300]	; (4045cc <__kernel_cosf+0x168>)
  40449e:	f001 fa85 	bl	4059ac <__aeabi_fsub>
  4044a2:	4629      	mov	r1, r5
  4044a4:	f001 fb8c 	bl	405bc0 <__aeabi_fmul>
  4044a8:	4949      	ldr	r1, [pc, #292]	; (4045d0 <__kernel_cosf+0x16c>)
  4044aa:	f001 fa81 	bl	4059b0 <__addsf3>
  4044ae:	4629      	mov	r1, r5
  4044b0:	f001 fb86 	bl	405bc0 <__aeabi_fmul>
  4044b4:	4947      	ldr	r1, [pc, #284]	; (4045d4 <__kernel_cosf+0x170>)
  4044b6:	f001 fa79 	bl	4059ac <__aeabi_fsub>
  4044ba:	4629      	mov	r1, r5
  4044bc:	f001 fb80 	bl	405bc0 <__aeabi_fmul>
  4044c0:	4945      	ldr	r1, [pc, #276]	; (4045d8 <__kernel_cosf+0x174>)
  4044c2:	f001 fa75 	bl	4059b0 <__addsf3>
  4044c6:	4629      	mov	r1, r5
  4044c8:	f001 fb7a 	bl	405bc0 <__aeabi_fmul>
  4044cc:	4680      	mov	r8, r0
  4044ce:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4044d2:	4628      	mov	r0, r5
  4044d4:	f001 fb74 	bl	405bc0 <__aeabi_fmul>
  4044d8:	4641      	mov	r1, r8
  4044da:	4604      	mov	r4, r0
  4044dc:	4628      	mov	r0, r5
  4044de:	f001 fb6f 	bl	405bc0 <__aeabi_fmul>
  4044e2:	4639      	mov	r1, r7
  4044e4:	4605      	mov	r5, r0
  4044e6:	4630      	mov	r0, r6
  4044e8:	f001 fb6a 	bl	405bc0 <__aeabi_fmul>
  4044ec:	4601      	mov	r1, r0
  4044ee:	4628      	mov	r0, r5
  4044f0:	f001 fa5c 	bl	4059ac <__aeabi_fsub>
  4044f4:	4601      	mov	r1, r0
  4044f6:	4620      	mov	r0, r4
  4044f8:	f001 fa58 	bl	4059ac <__aeabi_fsub>
  4044fc:	4601      	mov	r1, r0
  4044fe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404502:	f001 fa53 	bl	4059ac <__aeabi_fsub>
  404506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40450a:	4601      	mov	r1, r0
  40450c:	f001 fb58 	bl	405bc0 <__aeabi_fmul>
  404510:	492c      	ldr	r1, [pc, #176]	; (4045c4 <__kernel_cosf+0x160>)
  404512:	4605      	mov	r5, r0
  404514:	f001 fb54 	bl	405bc0 <__aeabi_fmul>
  404518:	492b      	ldr	r1, [pc, #172]	; (4045c8 <__kernel_cosf+0x164>)
  40451a:	f001 fa49 	bl	4059b0 <__addsf3>
  40451e:	4629      	mov	r1, r5
  404520:	f001 fb4e 	bl	405bc0 <__aeabi_fmul>
  404524:	4929      	ldr	r1, [pc, #164]	; (4045cc <__kernel_cosf+0x168>)
  404526:	f001 fa41 	bl	4059ac <__aeabi_fsub>
  40452a:	4629      	mov	r1, r5
  40452c:	f001 fb48 	bl	405bc0 <__aeabi_fmul>
  404530:	4927      	ldr	r1, [pc, #156]	; (4045d0 <__kernel_cosf+0x16c>)
  404532:	f001 fa3d 	bl	4059b0 <__addsf3>
  404536:	4629      	mov	r1, r5
  404538:	f001 fb42 	bl	405bc0 <__aeabi_fmul>
  40453c:	4925      	ldr	r1, [pc, #148]	; (4045d4 <__kernel_cosf+0x170>)
  40453e:	f001 fa35 	bl	4059ac <__aeabi_fsub>
  404542:	4629      	mov	r1, r5
  404544:	f001 fb3c 	bl	405bc0 <__aeabi_fmul>
  404548:	4923      	ldr	r1, [pc, #140]	; (4045d8 <__kernel_cosf+0x174>)
  40454a:	f001 fa31 	bl	4059b0 <__addsf3>
  40454e:	4629      	mov	r1, r5
  404550:	f001 fb36 	bl	405bc0 <__aeabi_fmul>
  404554:	4b21      	ldr	r3, [pc, #132]	; (4045dc <__kernel_cosf+0x178>)
  404556:	429c      	cmp	r4, r3
  404558:	4680      	mov	r8, r0
  40455a:	ddb8      	ble.n	4044ce <__kernel_cosf+0x6a>
  40455c:	4b20      	ldr	r3, [pc, #128]	; (4045e0 <__kernel_cosf+0x17c>)
  40455e:	429c      	cmp	r4, r3
  404560:	dc27      	bgt.n	4045b2 <__kernel_cosf+0x14e>
  404562:	f104 447f 	add.w	r4, r4, #4278190080	; 0xff000000
  404566:	4621      	mov	r1, r4
  404568:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40456c:	f001 fa1e 	bl	4059ac <__aeabi_fsub>
  404570:	4681      	mov	r9, r0
  404572:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404576:	4628      	mov	r0, r5
  404578:	f001 fb22 	bl	405bc0 <__aeabi_fmul>
  40457c:	4621      	mov	r1, r4
  40457e:	f001 fa15 	bl	4059ac <__aeabi_fsub>
  404582:	4641      	mov	r1, r8
  404584:	4604      	mov	r4, r0
  404586:	4628      	mov	r0, r5
  404588:	f001 fb1a 	bl	405bc0 <__aeabi_fmul>
  40458c:	4639      	mov	r1, r7
  40458e:	4605      	mov	r5, r0
  404590:	4630      	mov	r0, r6
  404592:	f001 fb15 	bl	405bc0 <__aeabi_fmul>
  404596:	4601      	mov	r1, r0
  404598:	4628      	mov	r0, r5
  40459a:	f001 fa07 	bl	4059ac <__aeabi_fsub>
  40459e:	4601      	mov	r1, r0
  4045a0:	4620      	mov	r0, r4
  4045a2:	f001 fa03 	bl	4059ac <__aeabi_fsub>
  4045a6:	4601      	mov	r1, r0
  4045a8:	4648      	mov	r0, r9
  4045aa:	f001 f9ff 	bl	4059ac <__aeabi_fsub>
  4045ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4045b2:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4045e8 <__kernel_cosf+0x184>
  4045b6:	4c0b      	ldr	r4, [pc, #44]	; (4045e4 <__kernel_cosf+0x180>)
  4045b8:	e7db      	b.n	404572 <__kernel_cosf+0x10e>
  4045ba:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4045be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4045c2:	bf00      	nop
  4045c4:	ad47d74e 	.word	0xad47d74e
  4045c8:	310f74f6 	.word	0x310f74f6
  4045cc:	3493f27c 	.word	0x3493f27c
  4045d0:	37d00d01 	.word	0x37d00d01
  4045d4:	3ab60b61 	.word	0x3ab60b61
  4045d8:	3d2aaaab 	.word	0x3d2aaaab
  4045dc:	3e999999 	.word	0x3e999999
  4045e0:	3f480000 	.word	0x3f480000
  4045e4:	3e900000 	.word	0x3e900000
  4045e8:	3f380000 	.word	0x3f380000

004045ec <__kernel_rem_pio2f>:
  4045ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045f0:	b0dd      	sub	sp, #372	; 0x174
  4045f2:	4c90      	ldr	r4, [pc, #576]	; (404834 <__kernel_rem_pio2f+0x248>)
  4045f4:	9308      	str	r3, [sp, #32]
  4045f6:	3b01      	subs	r3, #1
  4045f8:	9301      	str	r3, [sp, #4]
  4045fa:	1ed3      	subs	r3, r2, #3
  4045fc:	bf48      	it	mi
  4045fe:	1d13      	addmi	r3, r2, #4
  404600:	9d66      	ldr	r5, [sp, #408]	; 0x198
  404602:	9107      	str	r1, [sp, #28]
  404604:	10db      	asrs	r3, r3, #3
  404606:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40460a:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  40460e:	9309      	str	r3, [sp, #36]	; 0x24
  404610:	4619      	mov	r1, r3
  404612:	3301      	adds	r3, #1
  404614:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
  404618:	9405      	str	r4, [sp, #20]
  40461a:	9a01      	ldr	r2, [sp, #4]
  40461c:	9304      	str	r3, [sp, #16]
  40461e:	9b05      	ldr	r3, [sp, #20]
  404620:	9002      	str	r0, [sp, #8]
  404622:	189c      	adds	r4, r3, r2
  404624:	eba1 0602 	sub.w	r6, r1, r2
  404628:	d417      	bmi.n	40465a <__kernel_rem_pio2f+0x6e>
  40462a:	4434      	add	r4, r6
  40462c:	2500      	movs	r5, #0
  40462e:	3401      	adds	r4, #1
  404630:	af1f      	add	r7, sp, #124	; 0x7c
  404632:	f8dd 819c 	ldr.w	r8, [sp, #412]	; 0x19c
  404636:	e008      	b.n	40464a <__kernel_rem_pio2f+0x5e>
  404638:	f858 0026 	ldr.w	r0, [r8, r6, lsl #2]
  40463c:	f001 fa6c 	bl	405b18 <__aeabi_i2f>
  404640:	3601      	adds	r6, #1
  404642:	42a6      	cmp	r6, r4
  404644:	f847 0f04 	str.w	r0, [r7, #4]!
  404648:	d007      	beq.n	40465a <__kernel_rem_pio2f+0x6e>
  40464a:	2e00      	cmp	r6, #0
  40464c:	daf4      	bge.n	404638 <__kernel_rem_pio2f+0x4c>
  40464e:	3601      	adds	r6, #1
  404650:	4628      	mov	r0, r5
  404652:	42a6      	cmp	r6, r4
  404654:	f847 0f04 	str.w	r0, [r7, #4]!
  404658:	d1f7      	bne.n	40464a <__kernel_rem_pio2f+0x5e>
  40465a:	9b05      	ldr	r3, [sp, #20]
  40465c:	2b00      	cmp	r3, #0
  40465e:	db28      	blt.n	4046b2 <__kernel_rem_pio2f+0xc6>
  404660:	9b08      	ldr	r3, [sp, #32]
  404662:	009e      	lsls	r6, r3, #2
  404664:	9b02      	ldr	r3, [sp, #8]
  404666:	1f35      	subs	r5, r6, #4
  404668:	441d      	add	r5, r3
  40466a:	ab20      	add	r3, sp, #128	; 0x80
  40466c:	441e      	add	r6, r3
  40466e:	9b05      	ldr	r3, [sp, #20]
  404670:	aa48      	add	r2, sp, #288	; 0x120
  404672:	f04f 0900 	mov.w	r9, #0
  404676:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  40467a:	af47      	add	r7, sp, #284	; 0x11c
  40467c:	9b01      	ldr	r3, [sp, #4]
  40467e:	2b00      	cmp	r3, #0
  404680:	f2c0 82b9 	blt.w	404bf6 <__kernel_rem_pio2f+0x60a>
  404684:	9b02      	ldr	r3, [sp, #8]
  404686:	46b3      	mov	fp, r6
  404688:	1f1c      	subs	r4, r3, #4
  40468a:	46ca      	mov	sl, r9
  40468c:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  404690:	f854 0f04 	ldr.w	r0, [r4, #4]!
  404694:	f001 fa94 	bl	405bc0 <__aeabi_fmul>
  404698:	4601      	mov	r1, r0
  40469a:	4650      	mov	r0, sl
  40469c:	f001 f988 	bl	4059b0 <__addsf3>
  4046a0:	42ac      	cmp	r4, r5
  4046a2:	4682      	mov	sl, r0
  4046a4:	d1f2      	bne.n	40468c <__kernel_rem_pio2f+0xa0>
  4046a6:	f847 af04 	str.w	sl, [r7, #4]!
  4046aa:	4547      	cmp	r7, r8
  4046ac:	f106 0604 	add.w	r6, r6, #4
  4046b0:	d1e4      	bne.n	40467c <__kernel_rem_pio2f+0x90>
  4046b2:	9805      	ldr	r0, [sp, #20]
  4046b4:	9908      	ldr	r1, [sp, #32]
  4046b6:	9c02      	ldr	r4, [sp, #8]
  4046b8:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
  4046bc:	4603      	mov	r3, r0
  4046be:	4413      	add	r3, r2
  4046c0:	009b      	lsls	r3, r3, #2
  4046c2:	440a      	add	r2, r1
  4046c4:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
  4046c8:	1f19      	subs	r1, r3, #4
  4046ca:	eb04 0582 	add.w	r5, r4, r2, lsl #2
  4046ce:	4453      	add	r3, sl
  4046d0:	eb0a 0201 	add.w	r2, sl, r1
  4046d4:	920a      	str	r2, [sp, #40]	; 0x28
  4046d6:	930b      	str	r3, [sp, #44]	; 0x2c
  4046d8:	4680      	mov	r8, r0
  4046da:	ea4f 0388 	mov.w	r3, r8, lsl #2
  4046de:	aa5c      	add	r2, sp, #368	; 0x170
  4046e0:	9303      	str	r3, [sp, #12]
  4046e2:	18d3      	adds	r3, r2, r3
  4046e4:	f1b8 0f00 	cmp.w	r8, #0
  4046e8:	f853 9c50 	ldr.w	r9, [r3, #-80]
  4046ec:	dd22      	ble.n	404734 <__kernel_rem_pio2f+0x148>
  4046ee:	eb02 0488 	add.w	r4, r2, r8, lsl #2
  4046f2:	3c54      	subs	r4, #84	; 0x54
  4046f4:	ae0b      	add	r6, sp, #44	; 0x2c
  4046f6:	af47      	add	r7, sp, #284	; 0x11c
  4046f8:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  4046fc:	4648      	mov	r0, r9
  4046fe:	f001 fa5f 	bl	405bc0 <__aeabi_fmul>
  404702:	f001 fc39 	bl	405f78 <__aeabi_f2iz>
  404706:	f001 fa07 	bl	405b18 <__aeabi_i2f>
  40470a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  40470e:	4683      	mov	fp, r0
  404710:	f001 fa56 	bl	405bc0 <__aeabi_fmul>
  404714:	4601      	mov	r1, r0
  404716:	4648      	mov	r0, r9
  404718:	f001 f948 	bl	4059ac <__aeabi_fsub>
  40471c:	f001 fc2c 	bl	405f78 <__aeabi_f2iz>
  404720:	f854 1904 	ldr.w	r1, [r4], #-4
  404724:	f846 0f04 	str.w	r0, [r6, #4]!
  404728:	4658      	mov	r0, fp
  40472a:	f001 f941 	bl	4059b0 <__addsf3>
  40472e:	42bc      	cmp	r4, r7
  404730:	4681      	mov	r9, r0
  404732:	d1e1      	bne.n	4046f8 <__kernel_rem_pio2f+0x10c>
  404734:	9e04      	ldr	r6, [sp, #16]
  404736:	4648      	mov	r0, r9
  404738:	4631      	mov	r1, r6
  40473a:	f000 fcbb 	bl	4050b4 <scalbnf>
  40473e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  404742:	4604      	mov	r4, r0
  404744:	f001 fa3c 	bl	405bc0 <__aeabi_fmul>
  404748:	f000 fc6e 	bl	405028 <floorf>
  40474c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  404750:	f001 fa36 	bl	405bc0 <__aeabi_fmul>
  404754:	4601      	mov	r1, r0
  404756:	4620      	mov	r0, r4
  404758:	f001 f928 	bl	4059ac <__aeabi_fsub>
  40475c:	4604      	mov	r4, r0
  40475e:	f001 fc0b 	bl	405f78 <__aeabi_f2iz>
  404762:	4681      	mov	r9, r0
  404764:	9006      	str	r0, [sp, #24]
  404766:	f001 f9d7 	bl	405b18 <__aeabi_i2f>
  40476a:	4601      	mov	r1, r0
  40476c:	4620      	mov	r0, r4
  40476e:	f001 f91d 	bl	4059ac <__aeabi_fsub>
  404772:	2e00      	cmp	r6, #0
  404774:	4607      	mov	r7, r0
  404776:	f340 80e6 	ble.w	404946 <__kernel_rem_pio2f+0x35a>
  40477a:	f108 31ff 	add.w	r1, r8, #4294967295
  40477e:	f1c6 0308 	rsb	r3, r6, #8
  404782:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  404786:	fa42 f003 	asr.w	r0, r2, r3
  40478a:	fa00 f303 	lsl.w	r3, r0, r3
  40478e:	1ad3      	subs	r3, r2, r3
  404790:	464a      	mov	r2, r9
  404792:	f1c6 0407 	rsb	r4, r6, #7
  404796:	4402      	add	r2, r0
  404798:	f84a 3021 	str.w	r3, [sl, r1, lsl #2]
  40479c:	9206      	str	r2, [sp, #24]
  40479e:	fa43 f404 	asr.w	r4, r3, r4
  4047a2:	2c00      	cmp	r4, #0
  4047a4:	dd5b      	ble.n	40485e <__kernel_rem_pio2f+0x272>
  4047a6:	9b06      	ldr	r3, [sp, #24]
  4047a8:	f1b8 0f00 	cmp.w	r8, #0
  4047ac:	f103 0301 	add.w	r3, r3, #1
  4047b0:	9306      	str	r3, [sp, #24]
  4047b2:	f340 823b 	ble.w	404c2c <__kernel_rem_pio2f+0x640>
  4047b6:	f8da 6000 	ldr.w	r6, [sl]
  4047ba:	2e00      	cmp	r6, #0
  4047bc:	f040 8294 	bne.w	404ce8 <__kernel_rem_pio2f+0x6fc>
  4047c0:	f1b8 0f01 	cmp.w	r8, #1
  4047c4:	f340 8255 	ble.w	404c72 <__kernel_rem_pio2f+0x686>
  4047c8:	4652      	mov	r2, sl
  4047ca:	2301      	movs	r3, #1
  4047cc:	f852 6f04 	ldr.w	r6, [r2, #4]!
  4047d0:	2e00      	cmp	r6, #0
  4047d2:	f000 824a 	beq.w	404c6a <__kernel_rem_pio2f+0x67e>
  4047d6:	1c59      	adds	r1, r3, #1
  4047d8:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
  4047dc:	4588      	cmp	r8, r1
  4047de:	f84a 6023 	str.w	r6, [sl, r3, lsl #2]
  4047e2:	dd14      	ble.n	40480e <__kernel_rem_pio2f+0x222>
  4047e4:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  4047e8:	3302      	adds	r3, #2
  4047ea:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  4047ee:	4598      	cmp	r8, r3
  4047f0:	f84a 2021 	str.w	r2, [sl, r1, lsl #2]
  4047f4:	dd0b      	ble.n	40480e <__kernel_rem_pio2f+0x222>
  4047f6:	9a03      	ldr	r2, [sp, #12]
  4047f8:	4452      	add	r2, sl
  4047fa:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4047fe:	4691      	mov	r9, r2
  404800:	681a      	ldr	r2, [r3, #0]
  404802:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  404806:	f843 2b04 	str.w	r2, [r3], #4
  40480a:	454b      	cmp	r3, r9
  40480c:	d1f8      	bne.n	404800 <__kernel_rem_pio2f+0x214>
  40480e:	9b04      	ldr	r3, [sp, #16]
  404810:	2b00      	cmp	r3, #0
  404812:	dd11      	ble.n	404838 <__kernel_rem_pio2f+0x24c>
  404814:	9b04      	ldr	r3, [sp, #16]
  404816:	2b01      	cmp	r3, #1
  404818:	f04f 0601 	mov.w	r6, #1
  40481c:	f040 820e 	bne.w	404c3c <__kernel_rem_pio2f+0x650>
  404820:	f108 32ff 	add.w	r2, r8, #4294967295
  404824:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  404828:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40482c:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  404830:	e20e      	b.n	404c50 <__kernel_rem_pio2f+0x664>
  404832:	bf00      	nop
  404834:	0040b56c 	.word	0x0040b56c
  404838:	2c02      	cmp	r4, #2
  40483a:	d110      	bne.n	40485e <__kernel_rem_pio2f+0x272>
  40483c:	4639      	mov	r1, r7
  40483e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404842:	f001 f8b3 	bl	4059ac <__aeabi_fsub>
  404846:	4607      	mov	r7, r0
  404848:	9904      	ldr	r1, [sp, #16]
  40484a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40484e:	f000 fc31 	bl	4050b4 <scalbnf>
  404852:	4601      	mov	r1, r0
  404854:	4638      	mov	r0, r7
  404856:	f001 f8a9 	bl	4059ac <__aeabi_fsub>
  40485a:	2402      	movs	r4, #2
  40485c:	4607      	mov	r7, r0
  40485e:	2100      	movs	r1, #0
  404860:	4638      	mov	r0, r7
  404862:	f001 fb41 	bl	405ee8 <__aeabi_fcmpeq>
  404866:	2800      	cmp	r0, #0
  404868:	f000 8083 	beq.w	404972 <__kernel_rem_pio2f+0x386>
  40486c:	9b05      	ldr	r3, [sp, #20]
  40486e:	f108 37ff 	add.w	r7, r8, #4294967295
  404872:	42bb      	cmp	r3, r7
  404874:	dc0f      	bgt.n	404896 <__kernel_rem_pio2f+0x2aa>
  404876:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
  40487a:	3b01      	subs	r3, #1
  40487c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40487e:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  404882:	2200      	movs	r2, #0
  404884:	f853 1904 	ldr.w	r1, [r3], #-4
  404888:	4283      	cmp	r3, r0
  40488a:	ea42 0201 	orr.w	r2, r2, r1
  40488e:	d1f9      	bne.n	404884 <__kernel_rem_pio2f+0x298>
  404890:	2a00      	cmp	r2, #0
  404892:	f040 809d 	bne.w	4049d0 <__kernel_rem_pio2f+0x3e4>
  404896:	9b05      	ldr	r3, [sp, #20]
  404898:	3b01      	subs	r3, #1
  40489a:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
  40489e:	2b00      	cmp	r3, #0
  4048a0:	f040 81f4 	bne.w	404c8c <__kernel_rem_pio2f+0x6a0>
  4048a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4048a6:	2301      	movs	r3, #1
  4048a8:	f852 1904 	ldr.w	r1, [r2], #-4
  4048ac:	3301      	adds	r3, #1
  4048ae:	2900      	cmp	r1, #0
  4048b0:	d0fa      	beq.n	4048a8 <__kernel_rem_pio2f+0x2bc>
  4048b2:	4443      	add	r3, r8
  4048b4:	461a      	mov	r2, r3
  4048b6:	9306      	str	r3, [sp, #24]
  4048b8:	f108 0301 	add.w	r3, r8, #1
  4048bc:	4293      	cmp	r3, r2
  4048be:	dc37      	bgt.n	404930 <__kernel_rem_pio2f+0x344>
  4048c0:	9908      	ldr	r1, [sp, #32]
  4048c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4048c4:	eb01 0708 	add.w	r7, r1, r8
  4048c8:	a920      	add	r1, sp, #128	; 0x80
  4048ca:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  4048ce:	9906      	ldr	r1, [sp, #24]
  4048d0:	189e      	adds	r6, r3, r2
  4048d2:	eb01 0902 	add.w	r9, r1, r2
  4048d6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
  4048da:	9a67      	ldr	r2, [sp, #412]	; 0x19c
  4048dc:	3e01      	subs	r6, #1
  4048de:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  4048e2:	aa48      	add	r2, sp, #288	; 0x120
  4048e4:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  4048e8:	9b67      	ldr	r3, [sp, #412]	; 0x19c
  4048ea:	eb03 0389 	add.w	r3, r3, r9, lsl #2
  4048ee:	9303      	str	r3, [sp, #12]
  4048f0:	f856 0f04 	ldr.w	r0, [r6, #4]!
  4048f4:	f001 f910 	bl	405b18 <__aeabi_i2f>
  4048f8:	9b01      	ldr	r3, [sp, #4]
  4048fa:	f847 0b04 	str.w	r0, [r7], #4
  4048fe:	2b00      	cmp	r3, #0
  404900:	db19      	blt.n	404936 <__kernel_rem_pio2f+0x34a>
  404902:	9b02      	ldr	r3, [sp, #8]
  404904:	46bb      	mov	fp, r7
  404906:	1f1c      	subs	r4, r3, #4
  404908:	f04f 0900 	mov.w	r9, #0
  40490c:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  404910:	f854 0f04 	ldr.w	r0, [r4, #4]!
  404914:	f001 f954 	bl	405bc0 <__aeabi_fmul>
  404918:	4601      	mov	r1, r0
  40491a:	4648      	mov	r0, r9
  40491c:	f001 f848 	bl	4059b0 <__addsf3>
  404920:	42ac      	cmp	r4, r5
  404922:	4681      	mov	r9, r0
  404924:	d1f2      	bne.n	40490c <__kernel_rem_pio2f+0x320>
  404926:	9b03      	ldr	r3, [sp, #12]
  404928:	f848 9b04 	str.w	r9, [r8], #4
  40492c:	429e      	cmp	r6, r3
  40492e:	d1df      	bne.n	4048f0 <__kernel_rem_pio2f+0x304>
  404930:	f8dd 8018 	ldr.w	r8, [sp, #24]
  404934:	e6d1      	b.n	4046da <__kernel_rem_pio2f+0xee>
  404936:	9b03      	ldr	r3, [sp, #12]
  404938:	f04f 0900 	mov.w	r9, #0
  40493c:	429e      	cmp	r6, r3
  40493e:	f848 9b04 	str.w	r9, [r8], #4
  404942:	d1d5      	bne.n	4048f0 <__kernel_rem_pio2f+0x304>
  404944:	e7f4      	b.n	404930 <__kernel_rem_pio2f+0x344>
  404946:	d105      	bne.n	404954 <__kernel_rem_pio2f+0x368>
  404948:	f108 33ff 	add.w	r3, r8, #4294967295
  40494c:	f85a 4023 	ldr.w	r4, [sl, r3, lsl #2]
  404950:	1224      	asrs	r4, r4, #8
  404952:	e726      	b.n	4047a2 <__kernel_rem_pio2f+0x1b6>
  404954:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404958:	f001 fae4 	bl	405f24 <__aeabi_fcmpge>
  40495c:	2800      	cmp	r0, #0
  40495e:	f040 8153 	bne.w	404c08 <__kernel_rem_pio2f+0x61c>
  404962:	4604      	mov	r4, r0
  404964:	2100      	movs	r1, #0
  404966:	4638      	mov	r0, r7
  404968:	f001 fabe 	bl	405ee8 <__aeabi_fcmpeq>
  40496c:	2800      	cmp	r0, #0
  40496e:	f47f af7d 	bne.w	40486c <__kernel_rem_pio2f+0x280>
  404972:	9e04      	ldr	r6, [sp, #16]
  404974:	4638      	mov	r0, r7
  404976:	4271      	negs	r1, r6
  404978:	f000 fb9c 	bl	4050b4 <scalbnf>
  40497c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404980:	46a1      	mov	r9, r4
  404982:	4604      	mov	r4, r0
  404984:	f001 face 	bl	405f24 <__aeabi_fcmpge>
  404988:	2800      	cmp	r0, #0
  40498a:	f000 818d 	beq.w	404ca8 <__kernel_rem_pio2f+0x6bc>
  40498e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  404992:	4620      	mov	r0, r4
  404994:	f001 f914 	bl	405bc0 <__aeabi_fmul>
  404998:	f001 faee 	bl	405f78 <__aeabi_f2iz>
  40499c:	f001 f8bc 	bl	405b18 <__aeabi_i2f>
  4049a0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4049a4:	4605      	mov	r5, r0
  4049a6:	f001 f90b 	bl	405bc0 <__aeabi_fmul>
  4049aa:	4601      	mov	r1, r0
  4049ac:	4620      	mov	r0, r4
  4049ae:	f000 fffd 	bl	4059ac <__aeabi_fsub>
  4049b2:	f001 fae1 	bl	405f78 <__aeabi_f2iz>
  4049b6:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  4049ba:	4628      	mov	r0, r5
  4049bc:	f001 fadc 	bl	405f78 <__aeabi_f2iz>
  4049c0:	f108 0701 	add.w	r7, r8, #1
  4049c4:	4633      	mov	r3, r6
  4049c6:	3308      	adds	r3, #8
  4049c8:	9304      	str	r3, [sp, #16]
  4049ca:	f84a 0027 	str.w	r0, [sl, r7, lsl #2]
  4049ce:	e012      	b.n	4049f6 <__kernel_rem_pio2f+0x40a>
  4049d0:	9a04      	ldr	r2, [sp, #16]
  4049d2:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  4049d6:	3a08      	subs	r2, #8
  4049d8:	46a1      	mov	r9, r4
  4049da:	9204      	str	r2, [sp, #16]
  4049dc:	b95b      	cbnz	r3, 4049f6 <__kernel_rem_pio2f+0x40a>
  4049de:	f107 4380 	add.w	r3, r7, #1073741824	; 0x40000000
  4049e2:	3b01      	subs	r3, #1
  4049e4:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4049e8:	f853 1904 	ldr.w	r1, [r3], #-4
  4049ec:	3f01      	subs	r7, #1
  4049ee:	3a08      	subs	r2, #8
  4049f0:	2900      	cmp	r1, #0
  4049f2:	d0f9      	beq.n	4049e8 <__kernel_rem_pio2f+0x3fc>
  4049f4:	9204      	str	r2, [sp, #16]
  4049f6:	9904      	ldr	r1, [sp, #16]
  4049f8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4049fc:	f000 fb5a 	bl	4050b4 <scalbnf>
  404a00:	2f00      	cmp	r7, #0
  404a02:	4604      	mov	r4, r0
  404a04:	f2c0 815c 	blt.w	404cc0 <__kernel_rem_pio2f+0x6d4>
  404a08:	00bb      	lsls	r3, r7, #2
  404a0a:	a948      	add	r1, sp, #288	; 0x120
  404a0c:	1d1a      	adds	r2, r3, #4
  404a0e:	eb01 0803 	add.w	r8, r1, r3
  404a12:	9301      	str	r3, [sp, #4]
  404a14:	9202      	str	r2, [sp, #8]
  404a16:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
  404a1a:	eb0a 0b02 	add.w	fp, sl, r2
  404a1e:	f108 0504 	add.w	r5, r8, #4
  404a22:	f85b 0d04 	ldr.w	r0, [fp, #-4]!
  404a26:	f001 f877 	bl	405b18 <__aeabi_i2f>
  404a2a:	4621      	mov	r1, r4
  404a2c:	f001 f8c8 	bl	405bc0 <__aeabi_fmul>
  404a30:	4631      	mov	r1, r6
  404a32:	f845 0d04 	str.w	r0, [r5, #-4]!
  404a36:	4620      	mov	r0, r4
  404a38:	f001 f8c2 	bl	405bc0 <__aeabi_fmul>
  404a3c:	45d3      	cmp	fp, sl
  404a3e:	4604      	mov	r4, r0
  404a40:	d1ef      	bne.n	404a22 <__kernel_rem_pio2f+0x436>
  404a42:	2600      	movs	r6, #0
  404a44:	f8dd b014 	ldr.w	fp, [sp, #20]
  404a48:	9703      	str	r7, [sp, #12]
  404a4a:	f1a8 0804 	sub.w	r8, r8, #4
  404a4e:	46b2      	mov	sl, r6
  404a50:	f1bb 0f00 	cmp.w	fp, #0
  404a54:	bfb8      	it	lt
  404a56:	2500      	movlt	r5, #0
  404a58:	db15      	blt.n	404a86 <__kernel_rem_pio2f+0x49a>
  404a5a:	4ea5      	ldr	r6, [pc, #660]	; (404cf0 <__kernel_rem_pio2f+0x704>)
  404a5c:	48a5      	ldr	r0, [pc, #660]	; (404cf4 <__kernel_rem_pio2f+0x708>)
  404a5e:	4647      	mov	r7, r8
  404a60:	2500      	movs	r5, #0
  404a62:	2400      	movs	r4, #0
  404a64:	e003      	b.n	404a6e <__kernel_rem_pio2f+0x482>
  404a66:	4554      	cmp	r4, sl
  404a68:	dc0d      	bgt.n	404a86 <__kernel_rem_pio2f+0x49a>
  404a6a:	f856 0f04 	ldr.w	r0, [r6, #4]!
  404a6e:	f857 1f04 	ldr.w	r1, [r7, #4]!
  404a72:	f001 f8a5 	bl	405bc0 <__aeabi_fmul>
  404a76:	4601      	mov	r1, r0
  404a78:	4628      	mov	r0, r5
  404a7a:	f000 ff99 	bl	4059b0 <__addsf3>
  404a7e:	3401      	adds	r4, #1
  404a80:	45a3      	cmp	fp, r4
  404a82:	4605      	mov	r5, r0
  404a84:	daef      	bge.n	404a66 <__kernel_rem_pio2f+0x47a>
  404a86:	ab5c      	add	r3, sp, #368	; 0x170
  404a88:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  404a8c:	f1a8 0804 	sub.w	r8, r8, #4
  404a90:	f843 5ca0 	str.w	r5, [r3, #-160]
  404a94:	ab46      	add	r3, sp, #280	; 0x118
  404a96:	4543      	cmp	r3, r8
  404a98:	f10a 0a01 	add.w	sl, sl, #1
  404a9c:	d1d8      	bne.n	404a50 <__kernel_rem_pio2f+0x464>
  404a9e:	9b66      	ldr	r3, [sp, #408]	; 0x198
  404aa0:	9f03      	ldr	r7, [sp, #12]
  404aa2:	2b03      	cmp	r3, #3
  404aa4:	d85a      	bhi.n	404b5c <__kernel_rem_pio2f+0x570>
  404aa6:	e8df f003 	tbb	[pc, r3]
  404aaa:	5f8e      	.short	0x5f8e
  404aac:	025f      	.short	0x025f
  404aae:	2f00      	cmp	r7, #0
  404ab0:	f340 8104 	ble.w	404cbc <__kernel_rem_pio2f+0x6d0>
  404ab4:	9a01      	ldr	r2, [sp, #4]
  404ab6:	a95c      	add	r1, sp, #368	; 0x170
  404ab8:	188b      	adds	r3, r1, r2
  404aba:	ac34      	add	r4, sp, #208	; 0xd0
  404abc:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  404ac0:	18a5      	adds	r5, r4, r2
  404ac2:	f855 ac04 	ldr.w	sl, [r5, #-4]
  404ac6:	4631      	mov	r1, r6
  404ac8:	4650      	mov	r0, sl
  404aca:	f000 ff71 	bl	4059b0 <__addsf3>
  404ace:	4680      	mov	r8, r0
  404ad0:	4601      	mov	r1, r0
  404ad2:	4650      	mov	r0, sl
  404ad4:	f000 ff6a 	bl	4059ac <__aeabi_fsub>
  404ad8:	4631      	mov	r1, r6
  404ada:	f000 ff69 	bl	4059b0 <__addsf3>
  404ade:	6028      	str	r0, [r5, #0]
  404ae0:	f845 8d04 	str.w	r8, [r5, #-4]!
  404ae4:	42ac      	cmp	r4, r5
  404ae6:	4646      	mov	r6, r8
  404ae8:	d1eb      	bne.n	404ac2 <__kernel_rem_pio2f+0x4d6>
  404aea:	2f01      	cmp	r7, #1
  404aec:	f340 80e6 	ble.w	404cbc <__kernel_rem_pio2f+0x6d0>
  404af0:	9a01      	ldr	r2, [sp, #4]
  404af2:	a95c      	add	r1, sp, #368	; 0x170
  404af4:	188b      	adds	r3, r1, r2
  404af6:	4414      	add	r4, r2
  404af8:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  404afc:	4625      	mov	r5, r4
  404afe:	f10d 0ad4 	add.w	sl, sp, #212	; 0xd4
  404b02:	f855 8c04 	ldr.w	r8, [r5, #-4]
  404b06:	4631      	mov	r1, r6
  404b08:	4640      	mov	r0, r8
  404b0a:	f000 ff51 	bl	4059b0 <__addsf3>
  404b0e:	4607      	mov	r7, r0
  404b10:	4601      	mov	r1, r0
  404b12:	4640      	mov	r0, r8
  404b14:	f000 ff4a 	bl	4059ac <__aeabi_fsub>
  404b18:	4631      	mov	r1, r6
  404b1a:	f000 ff49 	bl	4059b0 <__addsf3>
  404b1e:	6028      	str	r0, [r5, #0]
  404b20:	f845 7d04 	str.w	r7, [r5, #-4]!
  404b24:	45aa      	cmp	sl, r5
  404b26:	463e      	mov	r6, r7
  404b28:	d1eb      	bne.n	404b02 <__kernel_rem_pio2f+0x516>
  404b2a:	2000      	movs	r0, #0
  404b2c:	3404      	adds	r4, #4
  404b2e:	ad36      	add	r5, sp, #216	; 0xd8
  404b30:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  404b34:	f000 ff3c 	bl	4059b0 <__addsf3>
  404b38:	42a5      	cmp	r5, r4
  404b3a:	d1f9      	bne.n	404b30 <__kernel_rem_pio2f+0x544>
  404b3c:	f1b9 0f00 	cmp.w	r9, #0
  404b40:	f000 80b9 	beq.w	404cb6 <__kernel_rem_pio2f+0x6ca>
  404b44:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  404b46:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  404b48:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404b4c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  404b50:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404b54:	9c07      	ldr	r4, [sp, #28]
  404b56:	60a0      	str	r0, [r4, #8]
  404b58:	6022      	str	r2, [r4, #0]
  404b5a:	6063      	str	r3, [r4, #4]
  404b5c:	9b06      	ldr	r3, [sp, #24]
  404b5e:	f003 0007 	and.w	r0, r3, #7
  404b62:	b05d      	add	sp, #372	; 0x174
  404b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b68:	9c01      	ldr	r4, [sp, #4]
  404b6a:	ad34      	add	r5, sp, #208	; 0xd0
  404b6c:	3404      	adds	r4, #4
  404b6e:	442c      	add	r4, r5
  404b70:	2000      	movs	r0, #0
  404b72:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  404b76:	f000 ff1b 	bl	4059b0 <__addsf3>
  404b7a:	42ac      	cmp	r4, r5
  404b7c:	d1f9      	bne.n	404b72 <__kernel_rem_pio2f+0x586>
  404b7e:	f1b9 0f00 	cmp.w	r9, #0
  404b82:	f000 8085 	beq.w	404c90 <__kernel_rem_pio2f+0x6a4>
  404b86:	9a07      	ldr	r2, [sp, #28]
  404b88:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
  404b8c:	4601      	mov	r1, r0
  404b8e:	6013      	str	r3, [r2, #0]
  404b90:	9834      	ldr	r0, [sp, #208]	; 0xd0
  404b92:	f000 ff0b 	bl	4059ac <__aeabi_fsub>
  404b96:	2f00      	cmp	r7, #0
  404b98:	dd0b      	ble.n	404bb2 <__kernel_rem_pio2f+0x5c6>
  404b9a:	ad34      	add	r5, sp, #208	; 0xd0
  404b9c:	2401      	movs	r4, #1
  404b9e:	3401      	adds	r4, #1
  404ba0:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404ba4:	f000 ff04 	bl	4059b0 <__addsf3>
  404ba8:	42a7      	cmp	r7, r4
  404baa:	daf8      	bge.n	404b9e <__kernel_rem_pio2f+0x5b2>
  404bac:	f1b9 0f00 	cmp.w	r9, #0
  404bb0:	d001      	beq.n	404bb6 <__kernel_rem_pio2f+0x5ca>
  404bb2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404bb6:	9b07      	ldr	r3, [sp, #28]
  404bb8:	6058      	str	r0, [r3, #4]
  404bba:	9b06      	ldr	r3, [sp, #24]
  404bbc:	f003 0007 	and.w	r0, r3, #7
  404bc0:	b05d      	add	sp, #372	; 0x174
  404bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bc6:	9b02      	ldr	r3, [sp, #8]
  404bc8:	ad34      	add	r5, sp, #208	; 0xd0
  404bca:	442b      	add	r3, r5
  404bcc:	2000      	movs	r0, #0
  404bce:	461c      	mov	r4, r3
  404bd0:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  404bd4:	f000 feec 	bl	4059b0 <__addsf3>
  404bd8:	42a5      	cmp	r5, r4
  404bda:	d1f9      	bne.n	404bd0 <__kernel_rem_pio2f+0x5e4>
  404bdc:	f1b9 0f00 	cmp.w	r9, #0
  404be0:	d001      	beq.n	404be6 <__kernel_rem_pio2f+0x5fa>
  404be2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404be6:	9b07      	ldr	r3, [sp, #28]
  404be8:	6018      	str	r0, [r3, #0]
  404bea:	9b06      	ldr	r3, [sp, #24]
  404bec:	f003 0007 	and.w	r0, r3, #7
  404bf0:	b05d      	add	sp, #372	; 0x174
  404bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bf6:	46ca      	mov	sl, r9
  404bf8:	f847 af04 	str.w	sl, [r7, #4]!
  404bfc:	4547      	cmp	r7, r8
  404bfe:	f106 0604 	add.w	r6, r6, #4
  404c02:	f47f ad3b 	bne.w	40467c <__kernel_rem_pio2f+0x90>
  404c06:	e554      	b.n	4046b2 <__kernel_rem_pio2f+0xc6>
  404c08:	9b06      	ldr	r3, [sp, #24]
  404c0a:	f1b8 0f00 	cmp.w	r8, #0
  404c0e:	f103 0301 	add.w	r3, r3, #1
  404c12:	9306      	str	r3, [sp, #24]
  404c14:	bfc8      	it	gt
  404c16:	2402      	movgt	r4, #2
  404c18:	f73f adcd 	bgt.w	4047b6 <__kernel_rem_pio2f+0x1ca>
  404c1c:	4639      	mov	r1, r7
  404c1e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404c22:	f000 fec3 	bl	4059ac <__aeabi_fsub>
  404c26:	2402      	movs	r4, #2
  404c28:	4607      	mov	r7, r0
  404c2a:	e618      	b.n	40485e <__kernel_rem_pio2f+0x272>
  404c2c:	9b04      	ldr	r3, [sp, #16]
  404c2e:	2b00      	cmp	r3, #0
  404c30:	dd22      	ble.n	404c78 <__kernel_rem_pio2f+0x68c>
  404c32:	2600      	movs	r6, #0
  404c34:	9b04      	ldr	r3, [sp, #16]
  404c36:	2b01      	cmp	r3, #1
  404c38:	f43f adf2 	beq.w	404820 <__kernel_rem_pio2f+0x234>
  404c3c:	2b02      	cmp	r3, #2
  404c3e:	d107      	bne.n	404c50 <__kernel_rem_pio2f+0x664>
  404c40:	f108 32ff 	add.w	r2, r8, #4294967295
  404c44:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  404c48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  404c4c:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  404c50:	2c02      	cmp	r4, #2
  404c52:	f47f ae04 	bne.w	40485e <__kernel_rem_pio2f+0x272>
  404c56:	4639      	mov	r1, r7
  404c58:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404c5c:	f000 fea6 	bl	4059ac <__aeabi_fsub>
  404c60:	4607      	mov	r7, r0
  404c62:	2e00      	cmp	r6, #0
  404c64:	f43f adfb 	beq.w	40485e <__kernel_rem_pio2f+0x272>
  404c68:	e5ee      	b.n	404848 <__kernel_rem_pio2f+0x25c>
  404c6a:	3301      	adds	r3, #1
  404c6c:	4598      	cmp	r8, r3
  404c6e:	f47f adad 	bne.w	4047cc <__kernel_rem_pio2f+0x1e0>
  404c72:	9b04      	ldr	r3, [sp, #16]
  404c74:	2b00      	cmp	r3, #0
  404c76:	dcdd      	bgt.n	404c34 <__kernel_rem_pio2f+0x648>
  404c78:	2c02      	cmp	r4, #2
  404c7a:	f47f adf0 	bne.w	40485e <__kernel_rem_pio2f+0x272>
  404c7e:	4639      	mov	r1, r7
  404c80:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404c84:	f000 fe92 	bl	4059ac <__aeabi_fsub>
  404c88:	4607      	mov	r7, r0
  404c8a:	e5e8      	b.n	40485e <__kernel_rem_pio2f+0x272>
  404c8c:	2301      	movs	r3, #1
  404c8e:	e610      	b.n	4048b2 <__kernel_rem_pio2f+0x2c6>
  404c90:	9b07      	ldr	r3, [sp, #28]
  404c92:	4601      	mov	r1, r0
  404c94:	6018      	str	r0, [r3, #0]
  404c96:	9834      	ldr	r0, [sp, #208]	; 0xd0
  404c98:	f000 fe88 	bl	4059ac <__aeabi_fsub>
  404c9c:	2f00      	cmp	r7, #0
  404c9e:	f73f af7c 	bgt.w	404b9a <__kernel_rem_pio2f+0x5ae>
  404ca2:	9b07      	ldr	r3, [sp, #28]
  404ca4:	6058      	str	r0, [r3, #4]
  404ca6:	e788      	b.n	404bba <__kernel_rem_pio2f+0x5ce>
  404ca8:	4620      	mov	r0, r4
  404caa:	f001 f965 	bl	405f78 <__aeabi_f2iz>
  404cae:	4647      	mov	r7, r8
  404cb0:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  404cb4:	e69f      	b.n	4049f6 <__kernel_rem_pio2f+0x40a>
  404cb6:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  404cb8:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  404cba:	e74b      	b.n	404b54 <__kernel_rem_pio2f+0x568>
  404cbc:	2000      	movs	r0, #0
  404cbe:	e73d      	b.n	404b3c <__kernel_rem_pio2f+0x550>
  404cc0:	9b66      	ldr	r3, [sp, #408]	; 0x198
  404cc2:	2b03      	cmp	r3, #3
  404cc4:	f63f af4a 	bhi.w	404b5c <__kernel_rem_pio2f+0x570>
  404cc8:	a201      	add	r2, pc, #4	; (adr r2, 404cd0 <__kernel_rem_pio2f+0x6e4>)
  404cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404cce:	bf00      	nop
  404cd0:	00404ce5 	.word	0x00404ce5
  404cd4:	00404ce1 	.word	0x00404ce1
  404cd8:	00404ce1 	.word	0x00404ce1
  404cdc:	00404cbd 	.word	0x00404cbd
  404ce0:	2000      	movs	r0, #0
  404ce2:	e74c      	b.n	404b7e <__kernel_rem_pio2f+0x592>
  404ce4:	2000      	movs	r0, #0
  404ce6:	e779      	b.n	404bdc <__kernel_rem_pio2f+0x5f0>
  404ce8:	2101      	movs	r1, #1
  404cea:	2300      	movs	r3, #0
  404cec:	e574      	b.n	4047d8 <__kernel_rem_pio2f+0x1ec>
  404cee:	bf00      	nop
  404cf0:	0040b540 	.word	0x0040b540
  404cf4:	3fc90000 	.word	0x3fc90000

00404cf8 <__kernel_sinf>:
  404cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404cfc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  404d00:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
  404d04:	4604      	mov	r4, r0
  404d06:	460f      	mov	r7, r1
  404d08:	4690      	mov	r8, r2
  404d0a:	da03      	bge.n	404d14 <__kernel_sinf+0x1c>
  404d0c:	f001 f934 	bl	405f78 <__aeabi_f2iz>
  404d10:	2800      	cmp	r0, #0
  404d12:	d058      	beq.n	404dc6 <__kernel_sinf+0xce>
  404d14:	4621      	mov	r1, r4
  404d16:	4620      	mov	r0, r4
  404d18:	f000 ff52 	bl	405bc0 <__aeabi_fmul>
  404d1c:	4605      	mov	r5, r0
  404d1e:	4601      	mov	r1, r0
  404d20:	4620      	mov	r0, r4
  404d22:	f000 ff4d 	bl	405bc0 <__aeabi_fmul>
  404d26:	4929      	ldr	r1, [pc, #164]	; (404dcc <__kernel_sinf+0xd4>)
  404d28:	4606      	mov	r6, r0
  404d2a:	4628      	mov	r0, r5
  404d2c:	f000 ff48 	bl	405bc0 <__aeabi_fmul>
  404d30:	4927      	ldr	r1, [pc, #156]	; (404dd0 <__kernel_sinf+0xd8>)
  404d32:	f000 fe3b 	bl	4059ac <__aeabi_fsub>
  404d36:	4629      	mov	r1, r5
  404d38:	f000 ff42 	bl	405bc0 <__aeabi_fmul>
  404d3c:	4925      	ldr	r1, [pc, #148]	; (404dd4 <__kernel_sinf+0xdc>)
  404d3e:	f000 fe37 	bl	4059b0 <__addsf3>
  404d42:	4629      	mov	r1, r5
  404d44:	f000 ff3c 	bl	405bc0 <__aeabi_fmul>
  404d48:	4923      	ldr	r1, [pc, #140]	; (404dd8 <__kernel_sinf+0xe0>)
  404d4a:	f000 fe2f 	bl	4059ac <__aeabi_fsub>
  404d4e:	4629      	mov	r1, r5
  404d50:	f000 ff36 	bl	405bc0 <__aeabi_fmul>
  404d54:	4921      	ldr	r1, [pc, #132]	; (404ddc <__kernel_sinf+0xe4>)
  404d56:	f000 fe2b 	bl	4059b0 <__addsf3>
  404d5a:	4681      	mov	r9, r0
  404d5c:	f1b8 0f00 	cmp.w	r8, #0
  404d60:	d022      	beq.n	404da8 <__kernel_sinf+0xb0>
  404d62:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404d66:	4638      	mov	r0, r7
  404d68:	f000 ff2a 	bl	405bc0 <__aeabi_fmul>
  404d6c:	4649      	mov	r1, r9
  404d6e:	4680      	mov	r8, r0
  404d70:	4630      	mov	r0, r6
  404d72:	f000 ff25 	bl	405bc0 <__aeabi_fmul>
  404d76:	4601      	mov	r1, r0
  404d78:	4640      	mov	r0, r8
  404d7a:	f000 fe17 	bl	4059ac <__aeabi_fsub>
  404d7e:	4629      	mov	r1, r5
  404d80:	f000 ff1e 	bl	405bc0 <__aeabi_fmul>
  404d84:	4639      	mov	r1, r7
  404d86:	f000 fe11 	bl	4059ac <__aeabi_fsub>
  404d8a:	4915      	ldr	r1, [pc, #84]	; (404de0 <__kernel_sinf+0xe8>)
  404d8c:	4605      	mov	r5, r0
  404d8e:	4630      	mov	r0, r6
  404d90:	f000 ff16 	bl	405bc0 <__aeabi_fmul>
  404d94:	4601      	mov	r1, r0
  404d96:	4628      	mov	r0, r5
  404d98:	f000 fe0a 	bl	4059b0 <__addsf3>
  404d9c:	4601      	mov	r1, r0
  404d9e:	4620      	mov	r0, r4
  404da0:	f000 fe04 	bl	4059ac <__aeabi_fsub>
  404da4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404da8:	4601      	mov	r1, r0
  404daa:	4628      	mov	r0, r5
  404dac:	f000 ff08 	bl	405bc0 <__aeabi_fmul>
  404db0:	490b      	ldr	r1, [pc, #44]	; (404de0 <__kernel_sinf+0xe8>)
  404db2:	f000 fdfb 	bl	4059ac <__aeabi_fsub>
  404db6:	4631      	mov	r1, r6
  404db8:	f000 ff02 	bl	405bc0 <__aeabi_fmul>
  404dbc:	4621      	mov	r1, r4
  404dbe:	f000 fdf7 	bl	4059b0 <__addsf3>
  404dc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dc6:	4620      	mov	r0, r4
  404dc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dcc:	2f2ec9d3 	.word	0x2f2ec9d3
  404dd0:	32d72f34 	.word	0x32d72f34
  404dd4:	3638ef1b 	.word	0x3638ef1b
  404dd8:	39500d01 	.word	0x39500d01
  404ddc:	3c088889 	.word	0x3c088889
  404de0:	3e2aaaab 	.word	0x3e2aaaab

00404de4 <matherr>:
  404de4:	2000      	movs	r0, #0
  404de6:	4770      	bx	lr

00404de8 <nan>:
  404de8:	2000      	movs	r0, #0
  404dea:	4901      	ldr	r1, [pc, #4]	; (404df0 <nan+0x8>)
  404dec:	4770      	bx	lr
  404dee:	bf00      	nop
  404df0:	7ff80000 	.word	0x7ff80000

00404df4 <atanf>:
  404df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404df8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404dfc:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  404e00:	4604      	mov	r4, r0
  404e02:	4606      	mov	r6, r0
  404e04:	db08      	blt.n	404e18 <atanf+0x24>
  404e06:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  404e0a:	dc6f      	bgt.n	404eec <atanf+0xf8>
  404e0c:	2800      	cmp	r0, #0
  404e0e:	f340 80a0 	ble.w	404f52 <atanf+0x15e>
  404e12:	486f      	ldr	r0, [pc, #444]	; (404fd0 <atanf+0x1dc>)
  404e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e18:	4b6e      	ldr	r3, [pc, #440]	; (404fd4 <atanf+0x1e0>)
  404e1a:	429d      	cmp	r5, r3
  404e1c:	dc77      	bgt.n	404f0e <atanf+0x11a>
  404e1e:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  404e22:	db68      	blt.n	404ef6 <atanf+0x102>
  404e24:	f04f 37ff 	mov.w	r7, #4294967295
  404e28:	4621      	mov	r1, r4
  404e2a:	4620      	mov	r0, r4
  404e2c:	f000 fec8 	bl	405bc0 <__aeabi_fmul>
  404e30:	4601      	mov	r1, r0
  404e32:	4680      	mov	r8, r0
  404e34:	f000 fec4 	bl	405bc0 <__aeabi_fmul>
  404e38:	4967      	ldr	r1, [pc, #412]	; (404fd8 <atanf+0x1e4>)
  404e3a:	4605      	mov	r5, r0
  404e3c:	f000 fec0 	bl	405bc0 <__aeabi_fmul>
  404e40:	4966      	ldr	r1, [pc, #408]	; (404fdc <atanf+0x1e8>)
  404e42:	f000 fdb5 	bl	4059b0 <__addsf3>
  404e46:	4629      	mov	r1, r5
  404e48:	f000 feba 	bl	405bc0 <__aeabi_fmul>
  404e4c:	4964      	ldr	r1, [pc, #400]	; (404fe0 <atanf+0x1ec>)
  404e4e:	f000 fdaf 	bl	4059b0 <__addsf3>
  404e52:	4629      	mov	r1, r5
  404e54:	f000 feb4 	bl	405bc0 <__aeabi_fmul>
  404e58:	4962      	ldr	r1, [pc, #392]	; (404fe4 <atanf+0x1f0>)
  404e5a:	f000 fda9 	bl	4059b0 <__addsf3>
  404e5e:	4629      	mov	r1, r5
  404e60:	f000 feae 	bl	405bc0 <__aeabi_fmul>
  404e64:	4960      	ldr	r1, [pc, #384]	; (404fe8 <atanf+0x1f4>)
  404e66:	f000 fda3 	bl	4059b0 <__addsf3>
  404e6a:	4629      	mov	r1, r5
  404e6c:	f000 fea8 	bl	405bc0 <__aeabi_fmul>
  404e70:	495e      	ldr	r1, [pc, #376]	; (404fec <atanf+0x1f8>)
  404e72:	f000 fd9d 	bl	4059b0 <__addsf3>
  404e76:	4641      	mov	r1, r8
  404e78:	f000 fea2 	bl	405bc0 <__aeabi_fmul>
  404e7c:	495c      	ldr	r1, [pc, #368]	; (404ff0 <atanf+0x1fc>)
  404e7e:	4680      	mov	r8, r0
  404e80:	4628      	mov	r0, r5
  404e82:	f000 fe9d 	bl	405bc0 <__aeabi_fmul>
  404e86:	495b      	ldr	r1, [pc, #364]	; (404ff4 <atanf+0x200>)
  404e88:	f000 fd90 	bl	4059ac <__aeabi_fsub>
  404e8c:	4629      	mov	r1, r5
  404e8e:	f000 fe97 	bl	405bc0 <__aeabi_fmul>
  404e92:	4959      	ldr	r1, [pc, #356]	; (404ff8 <atanf+0x204>)
  404e94:	f000 fd8a 	bl	4059ac <__aeabi_fsub>
  404e98:	4629      	mov	r1, r5
  404e9a:	f000 fe91 	bl	405bc0 <__aeabi_fmul>
  404e9e:	4957      	ldr	r1, [pc, #348]	; (404ffc <atanf+0x208>)
  404ea0:	f000 fd84 	bl	4059ac <__aeabi_fsub>
  404ea4:	4629      	mov	r1, r5
  404ea6:	f000 fe8b 	bl	405bc0 <__aeabi_fmul>
  404eaa:	4955      	ldr	r1, [pc, #340]	; (405000 <atanf+0x20c>)
  404eac:	f000 fd7e 	bl	4059ac <__aeabi_fsub>
  404eb0:	4629      	mov	r1, r5
  404eb2:	f000 fe85 	bl	405bc0 <__aeabi_fmul>
  404eb6:	1c7b      	adds	r3, r7, #1
  404eb8:	4601      	mov	r1, r0
  404eba:	4640      	mov	r0, r8
  404ebc:	d04c      	beq.n	404f58 <atanf+0x164>
  404ebe:	f000 fd77 	bl	4059b0 <__addsf3>
  404ec2:	4621      	mov	r1, r4
  404ec4:	f000 fe7c 	bl	405bc0 <__aeabi_fmul>
  404ec8:	4b4e      	ldr	r3, [pc, #312]	; (405004 <atanf+0x210>)
  404eca:	4d4f      	ldr	r5, [pc, #316]	; (405008 <atanf+0x214>)
  404ecc:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  404ed0:	f000 fd6c 	bl	4059ac <__aeabi_fsub>
  404ed4:	4621      	mov	r1, r4
  404ed6:	f000 fd69 	bl	4059ac <__aeabi_fsub>
  404eda:	4601      	mov	r1, r0
  404edc:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  404ee0:	f000 fd64 	bl	4059ac <__aeabi_fsub>
  404ee4:	2e00      	cmp	r6, #0
  404ee6:	db30      	blt.n	404f4a <atanf+0x156>
  404ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404eec:	4601      	mov	r1, r0
  404eee:	f000 fd5f 	bl	4059b0 <__addsf3>
  404ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ef6:	4945      	ldr	r1, [pc, #276]	; (40500c <atanf+0x218>)
  404ef8:	f000 fd5a 	bl	4059b0 <__addsf3>
  404efc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404f00:	f001 f81a 	bl	405f38 <__aeabi_fcmpgt>
  404f04:	2800      	cmp	r0, #0
  404f06:	d08d      	beq.n	404e24 <atanf+0x30>
  404f08:	4620      	mov	r0, r4
  404f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f0e:	f000 f887 	bl	405020 <fabsf>
  404f12:	4b3f      	ldr	r3, [pc, #252]	; (405010 <atanf+0x21c>)
  404f14:	429d      	cmp	r5, r3
  404f16:	4604      	mov	r4, r0
  404f18:	dc29      	bgt.n	404f6e <atanf+0x17a>
  404f1a:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  404f1e:	429d      	cmp	r5, r3
  404f20:	dc44      	bgt.n	404fac <atanf+0x1b8>
  404f22:	4601      	mov	r1, r0
  404f24:	f000 fd44 	bl	4059b0 <__addsf3>
  404f28:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404f2c:	f000 fd3e 	bl	4059ac <__aeabi_fsub>
  404f30:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  404f34:	4605      	mov	r5, r0
  404f36:	4620      	mov	r0, r4
  404f38:	f000 fd3a 	bl	4059b0 <__addsf3>
  404f3c:	4601      	mov	r1, r0
  404f3e:	4628      	mov	r0, r5
  404f40:	f000 fef2 	bl	405d28 <__aeabi_fdiv>
  404f44:	2700      	movs	r7, #0
  404f46:	4604      	mov	r4, r0
  404f48:	e76e      	b.n	404e28 <atanf+0x34>
  404f4a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f52:	4830      	ldr	r0, [pc, #192]	; (405014 <atanf+0x220>)
  404f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f58:	f000 fd2a 	bl	4059b0 <__addsf3>
  404f5c:	4621      	mov	r1, r4
  404f5e:	f000 fe2f 	bl	405bc0 <__aeabi_fmul>
  404f62:	4601      	mov	r1, r0
  404f64:	4620      	mov	r0, r4
  404f66:	f000 fd21 	bl	4059ac <__aeabi_fsub>
  404f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f6e:	4b2a      	ldr	r3, [pc, #168]	; (405018 <atanf+0x224>)
  404f70:	429d      	cmp	r5, r3
  404f72:	dc14      	bgt.n	404f9e <atanf+0x1aa>
  404f74:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  404f78:	f000 fd18 	bl	4059ac <__aeabi_fsub>
  404f7c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  404f80:	4605      	mov	r5, r0
  404f82:	4620      	mov	r0, r4
  404f84:	f000 fe1c 	bl	405bc0 <__aeabi_fmul>
  404f88:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404f8c:	f000 fd10 	bl	4059b0 <__addsf3>
  404f90:	4601      	mov	r1, r0
  404f92:	4628      	mov	r0, r5
  404f94:	f000 fec8 	bl	405d28 <__aeabi_fdiv>
  404f98:	2702      	movs	r7, #2
  404f9a:	4604      	mov	r4, r0
  404f9c:	e744      	b.n	404e28 <atanf+0x34>
  404f9e:	4601      	mov	r1, r0
  404fa0:	481e      	ldr	r0, [pc, #120]	; (40501c <atanf+0x228>)
  404fa2:	f000 fec1 	bl	405d28 <__aeabi_fdiv>
  404fa6:	2703      	movs	r7, #3
  404fa8:	4604      	mov	r4, r0
  404faa:	e73d      	b.n	404e28 <atanf+0x34>
  404fac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404fb0:	f000 fcfc 	bl	4059ac <__aeabi_fsub>
  404fb4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404fb8:	4605      	mov	r5, r0
  404fba:	4620      	mov	r0, r4
  404fbc:	f000 fcf8 	bl	4059b0 <__addsf3>
  404fc0:	4601      	mov	r1, r0
  404fc2:	4628      	mov	r0, r5
  404fc4:	f000 feb0 	bl	405d28 <__aeabi_fdiv>
  404fc8:	2701      	movs	r7, #1
  404fca:	4604      	mov	r4, r0
  404fcc:	e72c      	b.n	404e28 <atanf+0x34>
  404fce:	bf00      	nop
  404fd0:	3fc90fdb 	.word	0x3fc90fdb
  404fd4:	3edfffff 	.word	0x3edfffff
  404fd8:	3c8569d7 	.word	0x3c8569d7
  404fdc:	3d4bda59 	.word	0x3d4bda59
  404fe0:	3d886b35 	.word	0x3d886b35
  404fe4:	3dba2e6e 	.word	0x3dba2e6e
  404fe8:	3e124925 	.word	0x3e124925
  404fec:	3eaaaaab 	.word	0x3eaaaaab
  404ff0:	bd15a221 	.word	0xbd15a221
  404ff4:	3d6ef16b 	.word	0x3d6ef16b
  404ff8:	3d9d8795 	.word	0x3d9d8795
  404ffc:	3de38e38 	.word	0x3de38e38
  405000:	3e4ccccd 	.word	0x3e4ccccd
  405004:	0040b588 	.word	0x0040b588
  405008:	0040b578 	.word	0x0040b578
  40500c:	7149f2ca 	.word	0x7149f2ca
  405010:	3f97ffff 	.word	0x3f97ffff
  405014:	bfc90fdb 	.word	0xbfc90fdb
  405018:	401bffff 	.word	0x401bffff
  40501c:	bf800000 	.word	0xbf800000

00405020 <fabsf>:
  405020:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  405024:	4770      	bx	lr
  405026:	bf00      	nop

00405028 <floorf>:
  405028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40502c:	f020 4700 	bic.w	r7, r0, #2147483648	; 0x80000000
  405030:	0dfc      	lsrs	r4, r7, #23
  405032:	3c7f      	subs	r4, #127	; 0x7f
  405034:	2c16      	cmp	r4, #22
  405036:	4605      	mov	r5, r0
  405038:	dc13      	bgt.n	405062 <floorf+0x3a>
  40503a:	2c00      	cmp	r4, #0
  40503c:	4680      	mov	r8, r0
  40503e:	db1b      	blt.n	405078 <floorf+0x50>
  405040:	4f19      	ldr	r7, [pc, #100]	; (4050a8 <floorf+0x80>)
  405042:	4127      	asrs	r7, r4
  405044:	4238      	tst	r0, r7
  405046:	d014      	beq.n	405072 <floorf+0x4a>
  405048:	4918      	ldr	r1, [pc, #96]	; (4050ac <floorf+0x84>)
  40504a:	f000 fcb1 	bl	4059b0 <__addsf3>
  40504e:	2100      	movs	r1, #0
  405050:	f000 ff72 	bl	405f38 <__aeabi_fcmpgt>
  405054:	b168      	cbz	r0, 405072 <floorf+0x4a>
  405056:	2d00      	cmp	r5, #0
  405058:	db1b      	blt.n	405092 <floorf+0x6a>
  40505a:	ea28 0007 	bic.w	r0, r8, r7
  40505e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405062:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
  405066:	d304      	bcc.n	405072 <floorf+0x4a>
  405068:	4601      	mov	r1, r0
  40506a:	f000 fca1 	bl	4059b0 <__addsf3>
  40506e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405072:	4628      	mov	r0, r5
  405074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405078:	490c      	ldr	r1, [pc, #48]	; (4050ac <floorf+0x84>)
  40507a:	f000 fc99 	bl	4059b0 <__addsf3>
  40507e:	2100      	movs	r1, #0
  405080:	f000 ff5a 	bl	405f38 <__aeabi_fcmpgt>
  405084:	2800      	cmp	r0, #0
  405086:	d0f4      	beq.n	405072 <floorf+0x4a>
  405088:	2d00      	cmp	r5, #0
  40508a:	db08      	blt.n	40509e <floorf+0x76>
  40508c:	2000      	movs	r0, #0
  40508e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405092:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  405096:	fa43 f404 	asr.w	r4, r3, r4
  40509a:	44a0      	add	r8, r4
  40509c:	e7dd      	b.n	40505a <floorf+0x32>
  40509e:	2f00      	cmp	r7, #0
  4050a0:	d0e7      	beq.n	405072 <floorf+0x4a>
  4050a2:	4803      	ldr	r0, [pc, #12]	; (4050b0 <floorf+0x88>)
  4050a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050a8:	007fffff 	.word	0x007fffff
  4050ac:	7149f2ca 	.word	0x7149f2ca
  4050b0:	bf800000 	.word	0xbf800000

004050b4 <scalbnf>:
  4050b4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4050b8:	b538      	push	{r3, r4, r5, lr}
  4050ba:	4603      	mov	r3, r0
  4050bc:	d016      	beq.n	4050ec <scalbnf+0x38>
  4050be:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  4050c2:	d20f      	bcs.n	4050e4 <scalbnf+0x30>
  4050c4:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  4050c8:	460d      	mov	r5, r1
  4050ca:	d310      	bcc.n	4050ee <scalbnf+0x3a>
  4050cc:	4604      	mov	r4, r0
  4050ce:	0dd0      	lsrs	r0, r2, #23
  4050d0:	4428      	add	r0, r5
  4050d2:	28fe      	cmp	r0, #254	; 0xfe
  4050d4:	dc2e      	bgt.n	405134 <scalbnf+0x80>
  4050d6:	2800      	cmp	r0, #0
  4050d8:	dd1d      	ble.n	405116 <scalbnf+0x62>
  4050da:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  4050de:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  4050e2:	bd38      	pop	{r3, r4, r5, pc}
  4050e4:	4601      	mov	r1, r0
  4050e6:	f000 fc63 	bl	4059b0 <__addsf3>
  4050ea:	bd38      	pop	{r3, r4, r5, pc}
  4050ec:	bd38      	pop	{r3, r4, r5, pc}
  4050ee:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
  4050f2:	f000 fd65 	bl	405bc0 <__aeabi_fmul>
  4050f6:	4a18      	ldr	r2, [pc, #96]	; (405158 <scalbnf+0xa4>)
  4050f8:	4295      	cmp	r5, r2
  4050fa:	4603      	mov	r3, r0
  4050fc:	db07      	blt.n	40510e <scalbnf+0x5a>
  4050fe:	4604      	mov	r4, r0
  405100:	f3c0 50c7 	ubfx	r0, r0, #23, #8
  405104:	3819      	subs	r0, #25
  405106:	e7e3      	b.n	4050d0 <scalbnf+0x1c>
  405108:	4814      	ldr	r0, [pc, #80]	; (40515c <scalbnf+0xa8>)
  40510a:	f000 f82b 	bl	405164 <copysignf>
  40510e:	4913      	ldr	r1, [pc, #76]	; (40515c <scalbnf+0xa8>)
  405110:	f000 fd56 	bl	405bc0 <__aeabi_fmul>
  405114:	bd38      	pop	{r3, r4, r5, pc}
  405116:	f110 0f16 	cmn.w	r0, #22
  40511a:	da13      	bge.n	405144 <scalbnf+0x90>
  40511c:	f24c 3250 	movw	r2, #50000	; 0xc350
  405120:	4295      	cmp	r5, r2
  405122:	4619      	mov	r1, r3
  405124:	ddf0      	ble.n	405108 <scalbnf+0x54>
  405126:	480e      	ldr	r0, [pc, #56]	; (405160 <scalbnf+0xac>)
  405128:	f000 f81c 	bl	405164 <copysignf>
  40512c:	490c      	ldr	r1, [pc, #48]	; (405160 <scalbnf+0xac>)
  40512e:	f000 fd47 	bl	405bc0 <__aeabi_fmul>
  405132:	bd38      	pop	{r3, r4, r5, pc}
  405134:	4619      	mov	r1, r3
  405136:	480a      	ldr	r0, [pc, #40]	; (405160 <scalbnf+0xac>)
  405138:	f000 f814 	bl	405164 <copysignf>
  40513c:	4908      	ldr	r1, [pc, #32]	; (405160 <scalbnf+0xac>)
  40513e:	f000 fd3f 	bl	405bc0 <__aeabi_fmul>
  405142:	bd38      	pop	{r3, r4, r5, pc}
  405144:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  405148:	3019      	adds	r0, #25
  40514a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  40514e:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
  405152:	f000 fd35 	bl	405bc0 <__aeabi_fmul>
  405156:	bd38      	pop	{r3, r4, r5, pc}
  405158:	ffff3cb0 	.word	0xffff3cb0
  40515c:	0da24260 	.word	0x0da24260
  405160:	7149f2ca 	.word	0x7149f2ca

00405164 <copysignf>:
  405164:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405168:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  40516c:	4308      	orrs	r0, r1
  40516e:	4770      	bx	lr

00405170 <__aeabi_drsub>:
  405170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405174:	e002      	b.n	40517c <__adddf3>
  405176:	bf00      	nop

00405178 <__aeabi_dsub>:
  405178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040517c <__adddf3>:
  40517c:	b530      	push	{r4, r5, lr}
  40517e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405182:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405186:	ea94 0f05 	teq	r4, r5
  40518a:	bf08      	it	eq
  40518c:	ea90 0f02 	teqeq	r0, r2
  405190:	bf1f      	itttt	ne
  405192:	ea54 0c00 	orrsne.w	ip, r4, r0
  405196:	ea55 0c02 	orrsne.w	ip, r5, r2
  40519a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40519e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4051a2:	f000 80e2 	beq.w	40536a <__adddf3+0x1ee>
  4051a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4051aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4051ae:	bfb8      	it	lt
  4051b0:	426d      	neglt	r5, r5
  4051b2:	dd0c      	ble.n	4051ce <__adddf3+0x52>
  4051b4:	442c      	add	r4, r5
  4051b6:	ea80 0202 	eor.w	r2, r0, r2
  4051ba:	ea81 0303 	eor.w	r3, r1, r3
  4051be:	ea82 0000 	eor.w	r0, r2, r0
  4051c2:	ea83 0101 	eor.w	r1, r3, r1
  4051c6:	ea80 0202 	eor.w	r2, r0, r2
  4051ca:	ea81 0303 	eor.w	r3, r1, r3
  4051ce:	2d36      	cmp	r5, #54	; 0x36
  4051d0:	bf88      	it	hi
  4051d2:	bd30      	pophi	{r4, r5, pc}
  4051d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4051d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4051dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4051e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4051e4:	d002      	beq.n	4051ec <__adddf3+0x70>
  4051e6:	4240      	negs	r0, r0
  4051e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4051ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4051f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4051f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4051f8:	d002      	beq.n	405200 <__adddf3+0x84>
  4051fa:	4252      	negs	r2, r2
  4051fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405200:	ea94 0f05 	teq	r4, r5
  405204:	f000 80a7 	beq.w	405356 <__adddf3+0x1da>
  405208:	f1a4 0401 	sub.w	r4, r4, #1
  40520c:	f1d5 0e20 	rsbs	lr, r5, #32
  405210:	db0d      	blt.n	40522e <__adddf3+0xb2>
  405212:	fa02 fc0e 	lsl.w	ip, r2, lr
  405216:	fa22 f205 	lsr.w	r2, r2, r5
  40521a:	1880      	adds	r0, r0, r2
  40521c:	f141 0100 	adc.w	r1, r1, #0
  405220:	fa03 f20e 	lsl.w	r2, r3, lr
  405224:	1880      	adds	r0, r0, r2
  405226:	fa43 f305 	asr.w	r3, r3, r5
  40522a:	4159      	adcs	r1, r3
  40522c:	e00e      	b.n	40524c <__adddf3+0xd0>
  40522e:	f1a5 0520 	sub.w	r5, r5, #32
  405232:	f10e 0e20 	add.w	lr, lr, #32
  405236:	2a01      	cmp	r2, #1
  405238:	fa03 fc0e 	lsl.w	ip, r3, lr
  40523c:	bf28      	it	cs
  40523e:	f04c 0c02 	orrcs.w	ip, ip, #2
  405242:	fa43 f305 	asr.w	r3, r3, r5
  405246:	18c0      	adds	r0, r0, r3
  405248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40524c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405250:	d507      	bpl.n	405262 <__adddf3+0xe6>
  405252:	f04f 0e00 	mov.w	lr, #0
  405256:	f1dc 0c00 	rsbs	ip, ip, #0
  40525a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40525e:	eb6e 0101 	sbc.w	r1, lr, r1
  405262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405266:	d31b      	bcc.n	4052a0 <__adddf3+0x124>
  405268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40526c:	d30c      	bcc.n	405288 <__adddf3+0x10c>
  40526e:	0849      	lsrs	r1, r1, #1
  405270:	ea5f 0030 	movs.w	r0, r0, rrx
  405274:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405278:	f104 0401 	add.w	r4, r4, #1
  40527c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405284:	f080 809a 	bcs.w	4053bc <__adddf3+0x240>
  405288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40528c:	bf08      	it	eq
  40528e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405292:	f150 0000 	adcs.w	r0, r0, #0
  405296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40529a:	ea41 0105 	orr.w	r1, r1, r5
  40529e:	bd30      	pop	{r4, r5, pc}
  4052a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4052a4:	4140      	adcs	r0, r0
  4052a6:	eb41 0101 	adc.w	r1, r1, r1
  4052aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4052ae:	f1a4 0401 	sub.w	r4, r4, #1
  4052b2:	d1e9      	bne.n	405288 <__adddf3+0x10c>
  4052b4:	f091 0f00 	teq	r1, #0
  4052b8:	bf04      	itt	eq
  4052ba:	4601      	moveq	r1, r0
  4052bc:	2000      	moveq	r0, #0
  4052be:	fab1 f381 	clz	r3, r1
  4052c2:	bf08      	it	eq
  4052c4:	3320      	addeq	r3, #32
  4052c6:	f1a3 030b 	sub.w	r3, r3, #11
  4052ca:	f1b3 0220 	subs.w	r2, r3, #32
  4052ce:	da0c      	bge.n	4052ea <__adddf3+0x16e>
  4052d0:	320c      	adds	r2, #12
  4052d2:	dd08      	ble.n	4052e6 <__adddf3+0x16a>
  4052d4:	f102 0c14 	add.w	ip, r2, #20
  4052d8:	f1c2 020c 	rsb	r2, r2, #12
  4052dc:	fa01 f00c 	lsl.w	r0, r1, ip
  4052e0:	fa21 f102 	lsr.w	r1, r1, r2
  4052e4:	e00c      	b.n	405300 <__adddf3+0x184>
  4052e6:	f102 0214 	add.w	r2, r2, #20
  4052ea:	bfd8      	it	le
  4052ec:	f1c2 0c20 	rsble	ip, r2, #32
  4052f0:	fa01 f102 	lsl.w	r1, r1, r2
  4052f4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4052f8:	bfdc      	itt	le
  4052fa:	ea41 010c 	orrle.w	r1, r1, ip
  4052fe:	4090      	lslle	r0, r2
  405300:	1ae4      	subs	r4, r4, r3
  405302:	bfa2      	ittt	ge
  405304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405308:	4329      	orrge	r1, r5
  40530a:	bd30      	popge	{r4, r5, pc}
  40530c:	ea6f 0404 	mvn.w	r4, r4
  405310:	3c1f      	subs	r4, #31
  405312:	da1c      	bge.n	40534e <__adddf3+0x1d2>
  405314:	340c      	adds	r4, #12
  405316:	dc0e      	bgt.n	405336 <__adddf3+0x1ba>
  405318:	f104 0414 	add.w	r4, r4, #20
  40531c:	f1c4 0220 	rsb	r2, r4, #32
  405320:	fa20 f004 	lsr.w	r0, r0, r4
  405324:	fa01 f302 	lsl.w	r3, r1, r2
  405328:	ea40 0003 	orr.w	r0, r0, r3
  40532c:	fa21 f304 	lsr.w	r3, r1, r4
  405330:	ea45 0103 	orr.w	r1, r5, r3
  405334:	bd30      	pop	{r4, r5, pc}
  405336:	f1c4 040c 	rsb	r4, r4, #12
  40533a:	f1c4 0220 	rsb	r2, r4, #32
  40533e:	fa20 f002 	lsr.w	r0, r0, r2
  405342:	fa01 f304 	lsl.w	r3, r1, r4
  405346:	ea40 0003 	orr.w	r0, r0, r3
  40534a:	4629      	mov	r1, r5
  40534c:	bd30      	pop	{r4, r5, pc}
  40534e:	fa21 f004 	lsr.w	r0, r1, r4
  405352:	4629      	mov	r1, r5
  405354:	bd30      	pop	{r4, r5, pc}
  405356:	f094 0f00 	teq	r4, #0
  40535a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40535e:	bf06      	itte	eq
  405360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405364:	3401      	addeq	r4, #1
  405366:	3d01      	subne	r5, #1
  405368:	e74e      	b.n	405208 <__adddf3+0x8c>
  40536a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40536e:	bf18      	it	ne
  405370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405374:	d029      	beq.n	4053ca <__adddf3+0x24e>
  405376:	ea94 0f05 	teq	r4, r5
  40537a:	bf08      	it	eq
  40537c:	ea90 0f02 	teqeq	r0, r2
  405380:	d005      	beq.n	40538e <__adddf3+0x212>
  405382:	ea54 0c00 	orrs.w	ip, r4, r0
  405386:	bf04      	itt	eq
  405388:	4619      	moveq	r1, r3
  40538a:	4610      	moveq	r0, r2
  40538c:	bd30      	pop	{r4, r5, pc}
  40538e:	ea91 0f03 	teq	r1, r3
  405392:	bf1e      	ittt	ne
  405394:	2100      	movne	r1, #0
  405396:	2000      	movne	r0, #0
  405398:	bd30      	popne	{r4, r5, pc}
  40539a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40539e:	d105      	bne.n	4053ac <__adddf3+0x230>
  4053a0:	0040      	lsls	r0, r0, #1
  4053a2:	4149      	adcs	r1, r1
  4053a4:	bf28      	it	cs
  4053a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4053aa:	bd30      	pop	{r4, r5, pc}
  4053ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4053b0:	bf3c      	itt	cc
  4053b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4053b6:	bd30      	popcc	{r4, r5, pc}
  4053b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4053bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4053c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4053c4:	f04f 0000 	mov.w	r0, #0
  4053c8:	bd30      	pop	{r4, r5, pc}
  4053ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4053ce:	bf1a      	itte	ne
  4053d0:	4619      	movne	r1, r3
  4053d2:	4610      	movne	r0, r2
  4053d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4053d8:	bf1c      	itt	ne
  4053da:	460b      	movne	r3, r1
  4053dc:	4602      	movne	r2, r0
  4053de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4053e2:	bf06      	itte	eq
  4053e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4053e8:	ea91 0f03 	teqeq	r1, r3
  4053ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4053f0:	bd30      	pop	{r4, r5, pc}
  4053f2:	bf00      	nop

004053f4 <__aeabi_ui2d>:
  4053f4:	f090 0f00 	teq	r0, #0
  4053f8:	bf04      	itt	eq
  4053fa:	2100      	moveq	r1, #0
  4053fc:	4770      	bxeq	lr
  4053fe:	b530      	push	{r4, r5, lr}
  405400:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405404:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405408:	f04f 0500 	mov.w	r5, #0
  40540c:	f04f 0100 	mov.w	r1, #0
  405410:	e750      	b.n	4052b4 <__adddf3+0x138>
  405412:	bf00      	nop

00405414 <__aeabi_i2d>:
  405414:	f090 0f00 	teq	r0, #0
  405418:	bf04      	itt	eq
  40541a:	2100      	moveq	r1, #0
  40541c:	4770      	bxeq	lr
  40541e:	b530      	push	{r4, r5, lr}
  405420:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405424:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40542c:	bf48      	it	mi
  40542e:	4240      	negmi	r0, r0
  405430:	f04f 0100 	mov.w	r1, #0
  405434:	e73e      	b.n	4052b4 <__adddf3+0x138>
  405436:	bf00      	nop

00405438 <__aeabi_f2d>:
  405438:	0042      	lsls	r2, r0, #1
  40543a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40543e:	ea4f 0131 	mov.w	r1, r1, rrx
  405442:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405446:	bf1f      	itttt	ne
  405448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40544c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405454:	4770      	bxne	lr
  405456:	f092 0f00 	teq	r2, #0
  40545a:	bf14      	ite	ne
  40545c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405460:	4770      	bxeq	lr
  405462:	b530      	push	{r4, r5, lr}
  405464:	f44f 7460 	mov.w	r4, #896	; 0x380
  405468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40546c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405470:	e720      	b.n	4052b4 <__adddf3+0x138>
  405472:	bf00      	nop

00405474 <__aeabi_ul2d>:
  405474:	ea50 0201 	orrs.w	r2, r0, r1
  405478:	bf08      	it	eq
  40547a:	4770      	bxeq	lr
  40547c:	b530      	push	{r4, r5, lr}
  40547e:	f04f 0500 	mov.w	r5, #0
  405482:	e00a      	b.n	40549a <__aeabi_l2d+0x16>

00405484 <__aeabi_l2d>:
  405484:	ea50 0201 	orrs.w	r2, r0, r1
  405488:	bf08      	it	eq
  40548a:	4770      	bxeq	lr
  40548c:	b530      	push	{r4, r5, lr}
  40548e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405492:	d502      	bpl.n	40549a <__aeabi_l2d+0x16>
  405494:	4240      	negs	r0, r0
  405496:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40549a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40549e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4054a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4054a6:	f43f aedc 	beq.w	405262 <__adddf3+0xe6>
  4054aa:	f04f 0203 	mov.w	r2, #3
  4054ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4054b2:	bf18      	it	ne
  4054b4:	3203      	addne	r2, #3
  4054b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4054ba:	bf18      	it	ne
  4054bc:	3203      	addne	r2, #3
  4054be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4054c2:	f1c2 0320 	rsb	r3, r2, #32
  4054c6:	fa00 fc03 	lsl.w	ip, r0, r3
  4054ca:	fa20 f002 	lsr.w	r0, r0, r2
  4054ce:	fa01 fe03 	lsl.w	lr, r1, r3
  4054d2:	ea40 000e 	orr.w	r0, r0, lr
  4054d6:	fa21 f102 	lsr.w	r1, r1, r2
  4054da:	4414      	add	r4, r2
  4054dc:	e6c1      	b.n	405262 <__adddf3+0xe6>
  4054de:	bf00      	nop

004054e0 <__aeabi_dmul>:
  4054e0:	b570      	push	{r4, r5, r6, lr}
  4054e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4054e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4054ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4054ee:	bf1d      	ittte	ne
  4054f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4054f4:	ea94 0f0c 	teqne	r4, ip
  4054f8:	ea95 0f0c 	teqne	r5, ip
  4054fc:	f000 f8de 	bleq	4056bc <__aeabi_dmul+0x1dc>
  405500:	442c      	add	r4, r5
  405502:	ea81 0603 	eor.w	r6, r1, r3
  405506:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40550a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40550e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405512:	bf18      	it	ne
  405514:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405518:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40551c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405520:	d038      	beq.n	405594 <__aeabi_dmul+0xb4>
  405522:	fba0 ce02 	umull	ip, lr, r0, r2
  405526:	f04f 0500 	mov.w	r5, #0
  40552a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40552e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405532:	fbe0 e503 	umlal	lr, r5, r0, r3
  405536:	f04f 0600 	mov.w	r6, #0
  40553a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40553e:	f09c 0f00 	teq	ip, #0
  405542:	bf18      	it	ne
  405544:	f04e 0e01 	orrne.w	lr, lr, #1
  405548:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40554c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405550:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405554:	d204      	bcs.n	405560 <__aeabi_dmul+0x80>
  405556:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40555a:	416d      	adcs	r5, r5
  40555c:	eb46 0606 	adc.w	r6, r6, r6
  405560:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405564:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405568:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40556c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405570:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405574:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405578:	bf88      	it	hi
  40557a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40557e:	d81e      	bhi.n	4055be <__aeabi_dmul+0xde>
  405580:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405584:	bf08      	it	eq
  405586:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40558a:	f150 0000 	adcs.w	r0, r0, #0
  40558e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405592:	bd70      	pop	{r4, r5, r6, pc}
  405594:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405598:	ea46 0101 	orr.w	r1, r6, r1
  40559c:	ea40 0002 	orr.w	r0, r0, r2
  4055a0:	ea81 0103 	eor.w	r1, r1, r3
  4055a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4055a8:	bfc2      	ittt	gt
  4055aa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4055ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4055b2:	bd70      	popgt	{r4, r5, r6, pc}
  4055b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4055b8:	f04f 0e00 	mov.w	lr, #0
  4055bc:	3c01      	subs	r4, #1
  4055be:	f300 80ab 	bgt.w	405718 <__aeabi_dmul+0x238>
  4055c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4055c6:	bfde      	ittt	le
  4055c8:	2000      	movle	r0, #0
  4055ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4055ce:	bd70      	pople	{r4, r5, r6, pc}
  4055d0:	f1c4 0400 	rsb	r4, r4, #0
  4055d4:	3c20      	subs	r4, #32
  4055d6:	da35      	bge.n	405644 <__aeabi_dmul+0x164>
  4055d8:	340c      	adds	r4, #12
  4055da:	dc1b      	bgt.n	405614 <__aeabi_dmul+0x134>
  4055dc:	f104 0414 	add.w	r4, r4, #20
  4055e0:	f1c4 0520 	rsb	r5, r4, #32
  4055e4:	fa00 f305 	lsl.w	r3, r0, r5
  4055e8:	fa20 f004 	lsr.w	r0, r0, r4
  4055ec:	fa01 f205 	lsl.w	r2, r1, r5
  4055f0:	ea40 0002 	orr.w	r0, r0, r2
  4055f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4055f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4055fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405600:	fa21 f604 	lsr.w	r6, r1, r4
  405604:	eb42 0106 	adc.w	r1, r2, r6
  405608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40560c:	bf08      	it	eq
  40560e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405612:	bd70      	pop	{r4, r5, r6, pc}
  405614:	f1c4 040c 	rsb	r4, r4, #12
  405618:	f1c4 0520 	rsb	r5, r4, #32
  40561c:	fa00 f304 	lsl.w	r3, r0, r4
  405620:	fa20 f005 	lsr.w	r0, r0, r5
  405624:	fa01 f204 	lsl.w	r2, r1, r4
  405628:	ea40 0002 	orr.w	r0, r0, r2
  40562c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405630:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405634:	f141 0100 	adc.w	r1, r1, #0
  405638:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40563c:	bf08      	it	eq
  40563e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405642:	bd70      	pop	{r4, r5, r6, pc}
  405644:	f1c4 0520 	rsb	r5, r4, #32
  405648:	fa00 f205 	lsl.w	r2, r0, r5
  40564c:	ea4e 0e02 	orr.w	lr, lr, r2
  405650:	fa20 f304 	lsr.w	r3, r0, r4
  405654:	fa01 f205 	lsl.w	r2, r1, r5
  405658:	ea43 0302 	orr.w	r3, r3, r2
  40565c:	fa21 f004 	lsr.w	r0, r1, r4
  405660:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405664:	fa21 f204 	lsr.w	r2, r1, r4
  405668:	ea20 0002 	bic.w	r0, r0, r2
  40566c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405674:	bf08      	it	eq
  405676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40567a:	bd70      	pop	{r4, r5, r6, pc}
  40567c:	f094 0f00 	teq	r4, #0
  405680:	d10f      	bne.n	4056a2 <__aeabi_dmul+0x1c2>
  405682:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405686:	0040      	lsls	r0, r0, #1
  405688:	eb41 0101 	adc.w	r1, r1, r1
  40568c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405690:	bf08      	it	eq
  405692:	3c01      	subeq	r4, #1
  405694:	d0f7      	beq.n	405686 <__aeabi_dmul+0x1a6>
  405696:	ea41 0106 	orr.w	r1, r1, r6
  40569a:	f095 0f00 	teq	r5, #0
  40569e:	bf18      	it	ne
  4056a0:	4770      	bxne	lr
  4056a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4056a6:	0052      	lsls	r2, r2, #1
  4056a8:	eb43 0303 	adc.w	r3, r3, r3
  4056ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4056b0:	bf08      	it	eq
  4056b2:	3d01      	subeq	r5, #1
  4056b4:	d0f7      	beq.n	4056a6 <__aeabi_dmul+0x1c6>
  4056b6:	ea43 0306 	orr.w	r3, r3, r6
  4056ba:	4770      	bx	lr
  4056bc:	ea94 0f0c 	teq	r4, ip
  4056c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4056c4:	bf18      	it	ne
  4056c6:	ea95 0f0c 	teqne	r5, ip
  4056ca:	d00c      	beq.n	4056e6 <__aeabi_dmul+0x206>
  4056cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4056d0:	bf18      	it	ne
  4056d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4056d6:	d1d1      	bne.n	40567c <__aeabi_dmul+0x19c>
  4056d8:	ea81 0103 	eor.w	r1, r1, r3
  4056dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4056e0:	f04f 0000 	mov.w	r0, #0
  4056e4:	bd70      	pop	{r4, r5, r6, pc}
  4056e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4056ea:	bf06      	itte	eq
  4056ec:	4610      	moveq	r0, r2
  4056ee:	4619      	moveq	r1, r3
  4056f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4056f4:	d019      	beq.n	40572a <__aeabi_dmul+0x24a>
  4056f6:	ea94 0f0c 	teq	r4, ip
  4056fa:	d102      	bne.n	405702 <__aeabi_dmul+0x222>
  4056fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405700:	d113      	bne.n	40572a <__aeabi_dmul+0x24a>
  405702:	ea95 0f0c 	teq	r5, ip
  405706:	d105      	bne.n	405714 <__aeabi_dmul+0x234>
  405708:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40570c:	bf1c      	itt	ne
  40570e:	4610      	movne	r0, r2
  405710:	4619      	movne	r1, r3
  405712:	d10a      	bne.n	40572a <__aeabi_dmul+0x24a>
  405714:	ea81 0103 	eor.w	r1, r1, r3
  405718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40571c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405720:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405724:	f04f 0000 	mov.w	r0, #0
  405728:	bd70      	pop	{r4, r5, r6, pc}
  40572a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40572e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405732:	bd70      	pop	{r4, r5, r6, pc}

00405734 <__aeabi_ddiv>:
  405734:	b570      	push	{r4, r5, r6, lr}
  405736:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40573a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40573e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405742:	bf1d      	ittte	ne
  405744:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405748:	ea94 0f0c 	teqne	r4, ip
  40574c:	ea95 0f0c 	teqne	r5, ip
  405750:	f000 f8a7 	bleq	4058a2 <__aeabi_ddiv+0x16e>
  405754:	eba4 0405 	sub.w	r4, r4, r5
  405758:	ea81 0e03 	eor.w	lr, r1, r3
  40575c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405760:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405764:	f000 8088 	beq.w	405878 <__aeabi_ddiv+0x144>
  405768:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40576c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405770:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405774:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405778:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40577c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405780:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405784:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405788:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40578c:	429d      	cmp	r5, r3
  40578e:	bf08      	it	eq
  405790:	4296      	cmpeq	r6, r2
  405792:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405796:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40579a:	d202      	bcs.n	4057a2 <__aeabi_ddiv+0x6e>
  40579c:	085b      	lsrs	r3, r3, #1
  40579e:	ea4f 0232 	mov.w	r2, r2, rrx
  4057a2:	1ab6      	subs	r6, r6, r2
  4057a4:	eb65 0503 	sbc.w	r5, r5, r3
  4057a8:	085b      	lsrs	r3, r3, #1
  4057aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4057ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4057b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4057b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4057ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4057be:	bf22      	ittt	cs
  4057c0:	1ab6      	subcs	r6, r6, r2
  4057c2:	4675      	movcs	r5, lr
  4057c4:	ea40 000c 	orrcs.w	r0, r0, ip
  4057c8:	085b      	lsrs	r3, r3, #1
  4057ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4057ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4057d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4057d6:	bf22      	ittt	cs
  4057d8:	1ab6      	subcs	r6, r6, r2
  4057da:	4675      	movcs	r5, lr
  4057dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4057e0:	085b      	lsrs	r3, r3, #1
  4057e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4057e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4057ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4057ee:	bf22      	ittt	cs
  4057f0:	1ab6      	subcs	r6, r6, r2
  4057f2:	4675      	movcs	r5, lr
  4057f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4057f8:	085b      	lsrs	r3, r3, #1
  4057fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4057fe:	ebb6 0e02 	subs.w	lr, r6, r2
  405802:	eb75 0e03 	sbcs.w	lr, r5, r3
  405806:	bf22      	ittt	cs
  405808:	1ab6      	subcs	r6, r6, r2
  40580a:	4675      	movcs	r5, lr
  40580c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405810:	ea55 0e06 	orrs.w	lr, r5, r6
  405814:	d018      	beq.n	405848 <__aeabi_ddiv+0x114>
  405816:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40581a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40581e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405822:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405826:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40582a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40582e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405832:	d1c0      	bne.n	4057b6 <__aeabi_ddiv+0x82>
  405834:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405838:	d10b      	bne.n	405852 <__aeabi_ddiv+0x11e>
  40583a:	ea41 0100 	orr.w	r1, r1, r0
  40583e:	f04f 0000 	mov.w	r0, #0
  405842:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405846:	e7b6      	b.n	4057b6 <__aeabi_ddiv+0x82>
  405848:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40584c:	bf04      	itt	eq
  40584e:	4301      	orreq	r1, r0
  405850:	2000      	moveq	r0, #0
  405852:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405856:	bf88      	it	hi
  405858:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40585c:	f63f aeaf 	bhi.w	4055be <__aeabi_dmul+0xde>
  405860:	ebb5 0c03 	subs.w	ip, r5, r3
  405864:	bf04      	itt	eq
  405866:	ebb6 0c02 	subseq.w	ip, r6, r2
  40586a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40586e:	f150 0000 	adcs.w	r0, r0, #0
  405872:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405876:	bd70      	pop	{r4, r5, r6, pc}
  405878:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40587c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405880:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405884:	bfc2      	ittt	gt
  405886:	ebd4 050c 	rsbsgt	r5, r4, ip
  40588a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40588e:	bd70      	popgt	{r4, r5, r6, pc}
  405890:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405894:	f04f 0e00 	mov.w	lr, #0
  405898:	3c01      	subs	r4, #1
  40589a:	e690      	b.n	4055be <__aeabi_dmul+0xde>
  40589c:	ea45 0e06 	orr.w	lr, r5, r6
  4058a0:	e68d      	b.n	4055be <__aeabi_dmul+0xde>
  4058a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4058a6:	ea94 0f0c 	teq	r4, ip
  4058aa:	bf08      	it	eq
  4058ac:	ea95 0f0c 	teqeq	r5, ip
  4058b0:	f43f af3b 	beq.w	40572a <__aeabi_dmul+0x24a>
  4058b4:	ea94 0f0c 	teq	r4, ip
  4058b8:	d10a      	bne.n	4058d0 <__aeabi_ddiv+0x19c>
  4058ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4058be:	f47f af34 	bne.w	40572a <__aeabi_dmul+0x24a>
  4058c2:	ea95 0f0c 	teq	r5, ip
  4058c6:	f47f af25 	bne.w	405714 <__aeabi_dmul+0x234>
  4058ca:	4610      	mov	r0, r2
  4058cc:	4619      	mov	r1, r3
  4058ce:	e72c      	b.n	40572a <__aeabi_dmul+0x24a>
  4058d0:	ea95 0f0c 	teq	r5, ip
  4058d4:	d106      	bne.n	4058e4 <__aeabi_ddiv+0x1b0>
  4058d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4058da:	f43f aefd 	beq.w	4056d8 <__aeabi_dmul+0x1f8>
  4058de:	4610      	mov	r0, r2
  4058e0:	4619      	mov	r1, r3
  4058e2:	e722      	b.n	40572a <__aeabi_dmul+0x24a>
  4058e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4058e8:	bf18      	it	ne
  4058ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4058ee:	f47f aec5 	bne.w	40567c <__aeabi_dmul+0x19c>
  4058f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4058f6:	f47f af0d 	bne.w	405714 <__aeabi_dmul+0x234>
  4058fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4058fe:	f47f aeeb 	bne.w	4056d8 <__aeabi_dmul+0x1f8>
  405902:	e712      	b.n	40572a <__aeabi_dmul+0x24a>

00405904 <__aeabi_d2f>:
  405904:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405908:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40590c:	bf24      	itt	cs
  40590e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  405912:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  405916:	d90d      	bls.n	405934 <__aeabi_d2f+0x30>
  405918:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40591c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  405920:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  405924:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405928:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40592c:	bf08      	it	eq
  40592e:	f020 0001 	biceq.w	r0, r0, #1
  405932:	4770      	bx	lr
  405934:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405938:	d121      	bne.n	40597e <__aeabi_d2f+0x7a>
  40593a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40593e:	bfbc      	itt	lt
  405940:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  405944:	4770      	bxlt	lr
  405946:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40594a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40594e:	f1c2 0218 	rsb	r2, r2, #24
  405952:	f1c2 0c20 	rsb	ip, r2, #32
  405956:	fa10 f30c 	lsls.w	r3, r0, ip
  40595a:	fa20 f002 	lsr.w	r0, r0, r2
  40595e:	bf18      	it	ne
  405960:	f040 0001 	orrne.w	r0, r0, #1
  405964:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405968:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40596c:	fa03 fc0c 	lsl.w	ip, r3, ip
  405970:	ea40 000c 	orr.w	r0, r0, ip
  405974:	fa23 f302 	lsr.w	r3, r3, r2
  405978:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40597c:	e7cc      	b.n	405918 <__aeabi_d2f+0x14>
  40597e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405982:	d107      	bne.n	405994 <__aeabi_d2f+0x90>
  405984:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405988:	bf1e      	ittt	ne
  40598a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40598e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405992:	4770      	bxne	lr
  405994:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405998:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40599c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4059a0:	4770      	bx	lr
  4059a2:	bf00      	nop

004059a4 <__aeabi_frsub>:
  4059a4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4059a8:	e002      	b.n	4059b0 <__addsf3>
  4059aa:	bf00      	nop

004059ac <__aeabi_fsub>:
  4059ac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004059b0 <__addsf3>:
  4059b0:	0042      	lsls	r2, r0, #1
  4059b2:	bf1f      	itttt	ne
  4059b4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4059b8:	ea92 0f03 	teqne	r2, r3
  4059bc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4059c0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4059c4:	d06a      	beq.n	405a9c <__addsf3+0xec>
  4059c6:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4059ca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4059ce:	bfc1      	itttt	gt
  4059d0:	18d2      	addgt	r2, r2, r3
  4059d2:	4041      	eorgt	r1, r0
  4059d4:	4048      	eorgt	r0, r1
  4059d6:	4041      	eorgt	r1, r0
  4059d8:	bfb8      	it	lt
  4059da:	425b      	neglt	r3, r3
  4059dc:	2b19      	cmp	r3, #25
  4059de:	bf88      	it	hi
  4059e0:	4770      	bxhi	lr
  4059e2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4059e6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4059ea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4059ee:	bf18      	it	ne
  4059f0:	4240      	negne	r0, r0
  4059f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4059f6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4059fa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4059fe:	bf18      	it	ne
  405a00:	4249      	negne	r1, r1
  405a02:	ea92 0f03 	teq	r2, r3
  405a06:	d03f      	beq.n	405a88 <__addsf3+0xd8>
  405a08:	f1a2 0201 	sub.w	r2, r2, #1
  405a0c:	fa41 fc03 	asr.w	ip, r1, r3
  405a10:	eb10 000c 	adds.w	r0, r0, ip
  405a14:	f1c3 0320 	rsb	r3, r3, #32
  405a18:	fa01 f103 	lsl.w	r1, r1, r3
  405a1c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405a20:	d502      	bpl.n	405a28 <__addsf3+0x78>
  405a22:	4249      	negs	r1, r1
  405a24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  405a28:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  405a2c:	d313      	bcc.n	405a56 <__addsf3+0xa6>
  405a2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  405a32:	d306      	bcc.n	405a42 <__addsf3+0x92>
  405a34:	0840      	lsrs	r0, r0, #1
  405a36:	ea4f 0131 	mov.w	r1, r1, rrx
  405a3a:	f102 0201 	add.w	r2, r2, #1
  405a3e:	2afe      	cmp	r2, #254	; 0xfe
  405a40:	d251      	bcs.n	405ae6 <__addsf3+0x136>
  405a42:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  405a46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405a4a:	bf08      	it	eq
  405a4c:	f020 0001 	biceq.w	r0, r0, #1
  405a50:	ea40 0003 	orr.w	r0, r0, r3
  405a54:	4770      	bx	lr
  405a56:	0049      	lsls	r1, r1, #1
  405a58:	eb40 0000 	adc.w	r0, r0, r0
  405a5c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  405a60:	f1a2 0201 	sub.w	r2, r2, #1
  405a64:	d1ed      	bne.n	405a42 <__addsf3+0x92>
  405a66:	fab0 fc80 	clz	ip, r0
  405a6a:	f1ac 0c08 	sub.w	ip, ip, #8
  405a6e:	ebb2 020c 	subs.w	r2, r2, ip
  405a72:	fa00 f00c 	lsl.w	r0, r0, ip
  405a76:	bfaa      	itet	ge
  405a78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  405a7c:	4252      	neglt	r2, r2
  405a7e:	4318      	orrge	r0, r3
  405a80:	bfbc      	itt	lt
  405a82:	40d0      	lsrlt	r0, r2
  405a84:	4318      	orrlt	r0, r3
  405a86:	4770      	bx	lr
  405a88:	f092 0f00 	teq	r2, #0
  405a8c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  405a90:	bf06      	itte	eq
  405a92:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  405a96:	3201      	addeq	r2, #1
  405a98:	3b01      	subne	r3, #1
  405a9a:	e7b5      	b.n	405a08 <__addsf3+0x58>
  405a9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  405aa0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405aa4:	bf18      	it	ne
  405aa6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405aaa:	d021      	beq.n	405af0 <__addsf3+0x140>
  405aac:	ea92 0f03 	teq	r2, r3
  405ab0:	d004      	beq.n	405abc <__addsf3+0x10c>
  405ab2:	f092 0f00 	teq	r2, #0
  405ab6:	bf08      	it	eq
  405ab8:	4608      	moveq	r0, r1
  405aba:	4770      	bx	lr
  405abc:	ea90 0f01 	teq	r0, r1
  405ac0:	bf1c      	itt	ne
  405ac2:	2000      	movne	r0, #0
  405ac4:	4770      	bxne	lr
  405ac6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  405aca:	d104      	bne.n	405ad6 <__addsf3+0x126>
  405acc:	0040      	lsls	r0, r0, #1
  405ace:	bf28      	it	cs
  405ad0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  405ad4:	4770      	bx	lr
  405ad6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  405ada:	bf3c      	itt	cc
  405adc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  405ae0:	4770      	bxcc	lr
  405ae2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405ae6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  405aea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405aee:	4770      	bx	lr
  405af0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  405af4:	bf16      	itet	ne
  405af6:	4608      	movne	r0, r1
  405af8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  405afc:	4601      	movne	r1, r0
  405afe:	0242      	lsls	r2, r0, #9
  405b00:	bf06      	itte	eq
  405b02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  405b06:	ea90 0f01 	teqeq	r0, r1
  405b0a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  405b0e:	4770      	bx	lr

00405b10 <__aeabi_ui2f>:
  405b10:	f04f 0300 	mov.w	r3, #0
  405b14:	e004      	b.n	405b20 <__aeabi_i2f+0x8>
  405b16:	bf00      	nop

00405b18 <__aeabi_i2f>:
  405b18:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  405b1c:	bf48      	it	mi
  405b1e:	4240      	negmi	r0, r0
  405b20:	ea5f 0c00 	movs.w	ip, r0
  405b24:	bf08      	it	eq
  405b26:	4770      	bxeq	lr
  405b28:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  405b2c:	4601      	mov	r1, r0
  405b2e:	f04f 0000 	mov.w	r0, #0
  405b32:	e01c      	b.n	405b6e <__aeabi_l2f+0x2a>

00405b34 <__aeabi_ul2f>:
  405b34:	ea50 0201 	orrs.w	r2, r0, r1
  405b38:	bf08      	it	eq
  405b3a:	4770      	bxeq	lr
  405b3c:	f04f 0300 	mov.w	r3, #0
  405b40:	e00a      	b.n	405b58 <__aeabi_l2f+0x14>
  405b42:	bf00      	nop

00405b44 <__aeabi_l2f>:
  405b44:	ea50 0201 	orrs.w	r2, r0, r1
  405b48:	bf08      	it	eq
  405b4a:	4770      	bxeq	lr
  405b4c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  405b50:	d502      	bpl.n	405b58 <__aeabi_l2f+0x14>
  405b52:	4240      	negs	r0, r0
  405b54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405b58:	ea5f 0c01 	movs.w	ip, r1
  405b5c:	bf02      	ittt	eq
  405b5e:	4684      	moveq	ip, r0
  405b60:	4601      	moveq	r1, r0
  405b62:	2000      	moveq	r0, #0
  405b64:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  405b68:	bf08      	it	eq
  405b6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  405b6e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  405b72:	fabc f28c 	clz	r2, ip
  405b76:	3a08      	subs	r2, #8
  405b78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  405b7c:	db10      	blt.n	405ba0 <__aeabi_l2f+0x5c>
  405b7e:	fa01 fc02 	lsl.w	ip, r1, r2
  405b82:	4463      	add	r3, ip
  405b84:	fa00 fc02 	lsl.w	ip, r0, r2
  405b88:	f1c2 0220 	rsb	r2, r2, #32
  405b8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405b90:	fa20 f202 	lsr.w	r2, r0, r2
  405b94:	eb43 0002 	adc.w	r0, r3, r2
  405b98:	bf08      	it	eq
  405b9a:	f020 0001 	biceq.w	r0, r0, #1
  405b9e:	4770      	bx	lr
  405ba0:	f102 0220 	add.w	r2, r2, #32
  405ba4:	fa01 fc02 	lsl.w	ip, r1, r2
  405ba8:	f1c2 0220 	rsb	r2, r2, #32
  405bac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  405bb0:	fa21 f202 	lsr.w	r2, r1, r2
  405bb4:	eb43 0002 	adc.w	r0, r3, r2
  405bb8:	bf08      	it	eq
  405bba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  405bbe:	4770      	bx	lr

00405bc0 <__aeabi_fmul>:
  405bc0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405bc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  405bc8:	bf1e      	ittt	ne
  405bca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405bce:	ea92 0f0c 	teqne	r2, ip
  405bd2:	ea93 0f0c 	teqne	r3, ip
  405bd6:	d06f      	beq.n	405cb8 <__aeabi_fmul+0xf8>
  405bd8:	441a      	add	r2, r3
  405bda:	ea80 0c01 	eor.w	ip, r0, r1
  405bde:	0240      	lsls	r0, r0, #9
  405be0:	bf18      	it	ne
  405be2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  405be6:	d01e      	beq.n	405c26 <__aeabi_fmul+0x66>
  405be8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  405bec:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  405bf0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  405bf4:	fba0 3101 	umull	r3, r1, r0, r1
  405bf8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405bfc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  405c00:	bf3e      	ittt	cc
  405c02:	0049      	lslcc	r1, r1, #1
  405c04:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  405c08:	005b      	lslcc	r3, r3, #1
  405c0a:	ea40 0001 	orr.w	r0, r0, r1
  405c0e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  405c12:	2afd      	cmp	r2, #253	; 0xfd
  405c14:	d81d      	bhi.n	405c52 <__aeabi_fmul+0x92>
  405c16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  405c1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405c1e:	bf08      	it	eq
  405c20:	f020 0001 	biceq.w	r0, r0, #1
  405c24:	4770      	bx	lr
  405c26:	f090 0f00 	teq	r0, #0
  405c2a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  405c2e:	bf08      	it	eq
  405c30:	0249      	lsleq	r1, r1, #9
  405c32:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405c36:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  405c3a:	3a7f      	subs	r2, #127	; 0x7f
  405c3c:	bfc2      	ittt	gt
  405c3e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  405c42:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405c46:	4770      	bxgt	lr
  405c48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405c4c:	f04f 0300 	mov.w	r3, #0
  405c50:	3a01      	subs	r2, #1
  405c52:	dc5d      	bgt.n	405d10 <__aeabi_fmul+0x150>
  405c54:	f112 0f19 	cmn.w	r2, #25
  405c58:	bfdc      	itt	le
  405c5a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  405c5e:	4770      	bxle	lr
  405c60:	f1c2 0200 	rsb	r2, r2, #0
  405c64:	0041      	lsls	r1, r0, #1
  405c66:	fa21 f102 	lsr.w	r1, r1, r2
  405c6a:	f1c2 0220 	rsb	r2, r2, #32
  405c6e:	fa00 fc02 	lsl.w	ip, r0, r2
  405c72:	ea5f 0031 	movs.w	r0, r1, rrx
  405c76:	f140 0000 	adc.w	r0, r0, #0
  405c7a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  405c7e:	bf08      	it	eq
  405c80:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  405c84:	4770      	bx	lr
  405c86:	f092 0f00 	teq	r2, #0
  405c8a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  405c8e:	bf02      	ittt	eq
  405c90:	0040      	lsleq	r0, r0, #1
  405c92:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  405c96:	3a01      	subeq	r2, #1
  405c98:	d0f9      	beq.n	405c8e <__aeabi_fmul+0xce>
  405c9a:	ea40 000c 	orr.w	r0, r0, ip
  405c9e:	f093 0f00 	teq	r3, #0
  405ca2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405ca6:	bf02      	ittt	eq
  405ca8:	0049      	lsleq	r1, r1, #1
  405caa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  405cae:	3b01      	subeq	r3, #1
  405cb0:	d0f9      	beq.n	405ca6 <__aeabi_fmul+0xe6>
  405cb2:	ea41 010c 	orr.w	r1, r1, ip
  405cb6:	e78f      	b.n	405bd8 <__aeabi_fmul+0x18>
  405cb8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405cbc:	ea92 0f0c 	teq	r2, ip
  405cc0:	bf18      	it	ne
  405cc2:	ea93 0f0c 	teqne	r3, ip
  405cc6:	d00a      	beq.n	405cde <__aeabi_fmul+0x11e>
  405cc8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405ccc:	bf18      	it	ne
  405cce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  405cd2:	d1d8      	bne.n	405c86 <__aeabi_fmul+0xc6>
  405cd4:	ea80 0001 	eor.w	r0, r0, r1
  405cd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405cdc:	4770      	bx	lr
  405cde:	f090 0f00 	teq	r0, #0
  405ce2:	bf17      	itett	ne
  405ce4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  405ce8:	4608      	moveq	r0, r1
  405cea:	f091 0f00 	teqne	r1, #0
  405cee:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  405cf2:	d014      	beq.n	405d1e <__aeabi_fmul+0x15e>
  405cf4:	ea92 0f0c 	teq	r2, ip
  405cf8:	d101      	bne.n	405cfe <__aeabi_fmul+0x13e>
  405cfa:	0242      	lsls	r2, r0, #9
  405cfc:	d10f      	bne.n	405d1e <__aeabi_fmul+0x15e>
  405cfe:	ea93 0f0c 	teq	r3, ip
  405d02:	d103      	bne.n	405d0c <__aeabi_fmul+0x14c>
  405d04:	024b      	lsls	r3, r1, #9
  405d06:	bf18      	it	ne
  405d08:	4608      	movne	r0, r1
  405d0a:	d108      	bne.n	405d1e <__aeabi_fmul+0x15e>
  405d0c:	ea80 0001 	eor.w	r0, r0, r1
  405d10:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405d14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405d18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405d1c:	4770      	bx	lr
  405d1e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405d22:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  405d26:	4770      	bx	lr

00405d28 <__aeabi_fdiv>:
  405d28:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  405d30:	bf1e      	ittt	ne
  405d32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405d36:	ea92 0f0c 	teqne	r2, ip
  405d3a:	ea93 0f0c 	teqne	r3, ip
  405d3e:	d069      	beq.n	405e14 <__aeabi_fdiv+0xec>
  405d40:	eba2 0203 	sub.w	r2, r2, r3
  405d44:	ea80 0c01 	eor.w	ip, r0, r1
  405d48:	0249      	lsls	r1, r1, #9
  405d4a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  405d4e:	d037      	beq.n	405dc0 <__aeabi_fdiv+0x98>
  405d50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  405d54:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  405d58:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  405d5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405d60:	428b      	cmp	r3, r1
  405d62:	bf38      	it	cc
  405d64:	005b      	lslcc	r3, r3, #1
  405d66:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  405d6a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  405d6e:	428b      	cmp	r3, r1
  405d70:	bf24      	itt	cs
  405d72:	1a5b      	subcs	r3, r3, r1
  405d74:	ea40 000c 	orrcs.w	r0, r0, ip
  405d78:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  405d7c:	bf24      	itt	cs
  405d7e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  405d82:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405d86:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  405d8a:	bf24      	itt	cs
  405d8c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  405d90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405d94:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  405d98:	bf24      	itt	cs
  405d9a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  405d9e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405da2:	011b      	lsls	r3, r3, #4
  405da4:	bf18      	it	ne
  405da6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  405daa:	d1e0      	bne.n	405d6e <__aeabi_fdiv+0x46>
  405dac:	2afd      	cmp	r2, #253	; 0xfd
  405dae:	f63f af50 	bhi.w	405c52 <__aeabi_fmul+0x92>
  405db2:	428b      	cmp	r3, r1
  405db4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405db8:	bf08      	it	eq
  405dba:	f020 0001 	biceq.w	r0, r0, #1
  405dbe:	4770      	bx	lr
  405dc0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  405dc4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405dc8:	327f      	adds	r2, #127	; 0x7f
  405dca:	bfc2      	ittt	gt
  405dcc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  405dd0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405dd4:	4770      	bxgt	lr
  405dd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405dda:	f04f 0300 	mov.w	r3, #0
  405dde:	3a01      	subs	r2, #1
  405de0:	e737      	b.n	405c52 <__aeabi_fmul+0x92>
  405de2:	f092 0f00 	teq	r2, #0
  405de6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  405dea:	bf02      	ittt	eq
  405dec:	0040      	lsleq	r0, r0, #1
  405dee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  405df2:	3a01      	subeq	r2, #1
  405df4:	d0f9      	beq.n	405dea <__aeabi_fdiv+0xc2>
  405df6:	ea40 000c 	orr.w	r0, r0, ip
  405dfa:	f093 0f00 	teq	r3, #0
  405dfe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405e02:	bf02      	ittt	eq
  405e04:	0049      	lsleq	r1, r1, #1
  405e06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  405e0a:	3b01      	subeq	r3, #1
  405e0c:	d0f9      	beq.n	405e02 <__aeabi_fdiv+0xda>
  405e0e:	ea41 010c 	orr.w	r1, r1, ip
  405e12:	e795      	b.n	405d40 <__aeabi_fdiv+0x18>
  405e14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405e18:	ea92 0f0c 	teq	r2, ip
  405e1c:	d108      	bne.n	405e30 <__aeabi_fdiv+0x108>
  405e1e:	0242      	lsls	r2, r0, #9
  405e20:	f47f af7d 	bne.w	405d1e <__aeabi_fmul+0x15e>
  405e24:	ea93 0f0c 	teq	r3, ip
  405e28:	f47f af70 	bne.w	405d0c <__aeabi_fmul+0x14c>
  405e2c:	4608      	mov	r0, r1
  405e2e:	e776      	b.n	405d1e <__aeabi_fmul+0x15e>
  405e30:	ea93 0f0c 	teq	r3, ip
  405e34:	d104      	bne.n	405e40 <__aeabi_fdiv+0x118>
  405e36:	024b      	lsls	r3, r1, #9
  405e38:	f43f af4c 	beq.w	405cd4 <__aeabi_fmul+0x114>
  405e3c:	4608      	mov	r0, r1
  405e3e:	e76e      	b.n	405d1e <__aeabi_fmul+0x15e>
  405e40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405e44:	bf18      	it	ne
  405e46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  405e4a:	d1ca      	bne.n	405de2 <__aeabi_fdiv+0xba>
  405e4c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  405e50:	f47f af5c 	bne.w	405d0c <__aeabi_fmul+0x14c>
  405e54:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  405e58:	f47f af3c 	bne.w	405cd4 <__aeabi_fmul+0x114>
  405e5c:	e75f      	b.n	405d1e <__aeabi_fmul+0x15e>
  405e5e:	bf00      	nop

00405e60 <__gesf2>:
  405e60:	f04f 3cff 	mov.w	ip, #4294967295
  405e64:	e006      	b.n	405e74 <__cmpsf2+0x4>
  405e66:	bf00      	nop

00405e68 <__lesf2>:
  405e68:	f04f 0c01 	mov.w	ip, #1
  405e6c:	e002      	b.n	405e74 <__cmpsf2+0x4>
  405e6e:	bf00      	nop

00405e70 <__cmpsf2>:
  405e70:	f04f 0c01 	mov.w	ip, #1
  405e74:	f84d cd04 	str.w	ip, [sp, #-4]!
  405e78:	ea4f 0240 	mov.w	r2, r0, lsl #1
  405e7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  405e80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405e84:	bf18      	it	ne
  405e86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405e8a:	d011      	beq.n	405eb0 <__cmpsf2+0x40>
  405e8c:	b001      	add	sp, #4
  405e8e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  405e92:	bf18      	it	ne
  405e94:	ea90 0f01 	teqne	r0, r1
  405e98:	bf58      	it	pl
  405e9a:	ebb2 0003 	subspl.w	r0, r2, r3
  405e9e:	bf88      	it	hi
  405ea0:	17c8      	asrhi	r0, r1, #31
  405ea2:	bf38      	it	cc
  405ea4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  405ea8:	bf18      	it	ne
  405eaa:	f040 0001 	orrne.w	r0, r0, #1
  405eae:	4770      	bx	lr
  405eb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405eb4:	d102      	bne.n	405ebc <__cmpsf2+0x4c>
  405eb6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  405eba:	d105      	bne.n	405ec8 <__cmpsf2+0x58>
  405ebc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  405ec0:	d1e4      	bne.n	405e8c <__cmpsf2+0x1c>
  405ec2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  405ec6:	d0e1      	beq.n	405e8c <__cmpsf2+0x1c>
  405ec8:	f85d 0b04 	ldr.w	r0, [sp], #4
  405ecc:	4770      	bx	lr
  405ece:	bf00      	nop

00405ed0 <__aeabi_cfrcmple>:
  405ed0:	4684      	mov	ip, r0
  405ed2:	4608      	mov	r0, r1
  405ed4:	4661      	mov	r1, ip
  405ed6:	e7ff      	b.n	405ed8 <__aeabi_cfcmpeq>

00405ed8 <__aeabi_cfcmpeq>:
  405ed8:	b50f      	push	{r0, r1, r2, r3, lr}
  405eda:	f7ff ffc9 	bl	405e70 <__cmpsf2>
  405ede:	2800      	cmp	r0, #0
  405ee0:	bf48      	it	mi
  405ee2:	f110 0f00 	cmnmi.w	r0, #0
  405ee6:	bd0f      	pop	{r0, r1, r2, r3, pc}

00405ee8 <__aeabi_fcmpeq>:
  405ee8:	f84d ed08 	str.w	lr, [sp, #-8]!
  405eec:	f7ff fff4 	bl	405ed8 <__aeabi_cfcmpeq>
  405ef0:	bf0c      	ite	eq
  405ef2:	2001      	moveq	r0, #1
  405ef4:	2000      	movne	r0, #0
  405ef6:	f85d fb08 	ldr.w	pc, [sp], #8
  405efa:	bf00      	nop

00405efc <__aeabi_fcmplt>:
  405efc:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f00:	f7ff ffea 	bl	405ed8 <__aeabi_cfcmpeq>
  405f04:	bf34      	ite	cc
  405f06:	2001      	movcc	r0, #1
  405f08:	2000      	movcs	r0, #0
  405f0a:	f85d fb08 	ldr.w	pc, [sp], #8
  405f0e:	bf00      	nop

00405f10 <__aeabi_fcmple>:
  405f10:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f14:	f7ff ffe0 	bl	405ed8 <__aeabi_cfcmpeq>
  405f18:	bf94      	ite	ls
  405f1a:	2001      	movls	r0, #1
  405f1c:	2000      	movhi	r0, #0
  405f1e:	f85d fb08 	ldr.w	pc, [sp], #8
  405f22:	bf00      	nop

00405f24 <__aeabi_fcmpge>:
  405f24:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f28:	f7ff ffd2 	bl	405ed0 <__aeabi_cfrcmple>
  405f2c:	bf94      	ite	ls
  405f2e:	2001      	movls	r0, #1
  405f30:	2000      	movhi	r0, #0
  405f32:	f85d fb08 	ldr.w	pc, [sp], #8
  405f36:	bf00      	nop

00405f38 <__aeabi_fcmpgt>:
  405f38:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f3c:	f7ff ffc8 	bl	405ed0 <__aeabi_cfrcmple>
  405f40:	bf34      	ite	cc
  405f42:	2001      	movcc	r0, #1
  405f44:	2000      	movcs	r0, #0
  405f46:	f85d fb08 	ldr.w	pc, [sp], #8
  405f4a:	bf00      	nop

00405f4c <__aeabi_fcmpun>:
  405f4c:	ea4f 0240 	mov.w	r2, r0, lsl #1
  405f50:	ea4f 0341 	mov.w	r3, r1, lsl #1
  405f54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405f58:	d102      	bne.n	405f60 <__aeabi_fcmpun+0x14>
  405f5a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  405f5e:	d108      	bne.n	405f72 <__aeabi_fcmpun+0x26>
  405f60:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  405f64:	d102      	bne.n	405f6c <__aeabi_fcmpun+0x20>
  405f66:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  405f6a:	d102      	bne.n	405f72 <__aeabi_fcmpun+0x26>
  405f6c:	f04f 0000 	mov.w	r0, #0
  405f70:	4770      	bx	lr
  405f72:	f04f 0001 	mov.w	r0, #1
  405f76:	4770      	bx	lr

00405f78 <__aeabi_f2iz>:
  405f78:	ea4f 0240 	mov.w	r2, r0, lsl #1
  405f7c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  405f80:	d30f      	bcc.n	405fa2 <__aeabi_f2iz+0x2a>
  405f82:	f04f 039e 	mov.w	r3, #158	; 0x9e
  405f86:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  405f8a:	d90d      	bls.n	405fa8 <__aeabi_f2iz+0x30>
  405f8c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  405f90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405f94:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  405f98:	fa23 f002 	lsr.w	r0, r3, r2
  405f9c:	bf18      	it	ne
  405f9e:	4240      	negne	r0, r0
  405fa0:	4770      	bx	lr
  405fa2:	f04f 0000 	mov.w	r0, #0
  405fa6:	4770      	bx	lr
  405fa8:	f112 0f61 	cmn.w	r2, #97	; 0x61
  405fac:	d101      	bne.n	405fb2 <__aeabi_f2iz+0x3a>
  405fae:	0242      	lsls	r2, r0, #9
  405fb0:	d105      	bne.n	405fbe <__aeabi_f2iz+0x46>
  405fb2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  405fb6:	bf08      	it	eq
  405fb8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405fbc:	4770      	bx	lr
  405fbe:	f04f 0000 	mov.w	r0, #0
  405fc2:	4770      	bx	lr

00405fc4 <__errno>:
  405fc4:	4b01      	ldr	r3, [pc, #4]	; (405fcc <__errno+0x8>)
  405fc6:	6818      	ldr	r0, [r3, #0]
  405fc8:	4770      	bx	lr
  405fca:	bf00      	nop
  405fcc:	20400010 	.word	0x20400010

00405fd0 <__libc_init_array>:
  405fd0:	b570      	push	{r4, r5, r6, lr}
  405fd2:	4e0f      	ldr	r6, [pc, #60]	; (406010 <__libc_init_array+0x40>)
  405fd4:	4d0f      	ldr	r5, [pc, #60]	; (406014 <__libc_init_array+0x44>)
  405fd6:	1b76      	subs	r6, r6, r5
  405fd8:	10b6      	asrs	r6, r6, #2
  405fda:	bf18      	it	ne
  405fdc:	2400      	movne	r4, #0
  405fde:	d005      	beq.n	405fec <__libc_init_array+0x1c>
  405fe0:	3401      	adds	r4, #1
  405fe2:	f855 3b04 	ldr.w	r3, [r5], #4
  405fe6:	4798      	blx	r3
  405fe8:	42a6      	cmp	r6, r4
  405fea:	d1f9      	bne.n	405fe0 <__libc_init_array+0x10>
  405fec:	4e0a      	ldr	r6, [pc, #40]	; (406018 <__libc_init_array+0x48>)
  405fee:	4d0b      	ldr	r5, [pc, #44]	; (40601c <__libc_init_array+0x4c>)
  405ff0:	1b76      	subs	r6, r6, r5
  405ff2:	f005 fc19 	bl	40b828 <_init>
  405ff6:	10b6      	asrs	r6, r6, #2
  405ff8:	bf18      	it	ne
  405ffa:	2400      	movne	r4, #0
  405ffc:	d006      	beq.n	40600c <__libc_init_array+0x3c>
  405ffe:	3401      	adds	r4, #1
  406000:	f855 3b04 	ldr.w	r3, [r5], #4
  406004:	4798      	blx	r3
  406006:	42a6      	cmp	r6, r4
  406008:	d1f9      	bne.n	405ffe <__libc_init_array+0x2e>
  40600a:	bd70      	pop	{r4, r5, r6, pc}
  40600c:	bd70      	pop	{r4, r5, r6, pc}
  40600e:	bf00      	nop
  406010:	0040b834 	.word	0x0040b834
  406014:	0040b834 	.word	0x0040b834
  406018:	0040b83c 	.word	0x0040b83c
  40601c:	0040b834 	.word	0x0040b834

00406020 <malloc>:
  406020:	4b02      	ldr	r3, [pc, #8]	; (40602c <malloc+0xc>)
  406022:	4601      	mov	r1, r0
  406024:	6818      	ldr	r0, [r3, #0]
  406026:	f000 b80b 	b.w	406040 <_malloc_r>
  40602a:	bf00      	nop
  40602c:	20400010 	.word	0x20400010

00406030 <free>:
  406030:	4b02      	ldr	r3, [pc, #8]	; (40603c <free+0xc>)
  406032:	4601      	mov	r1, r0
  406034:	6818      	ldr	r0, [r3, #0]
  406036:	f003 ba2b 	b.w	409490 <_free_r>
  40603a:	bf00      	nop
  40603c:	20400010 	.word	0x20400010

00406040 <_malloc_r>:
  406040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406044:	f101 060b 	add.w	r6, r1, #11
  406048:	2e16      	cmp	r6, #22
  40604a:	b083      	sub	sp, #12
  40604c:	4605      	mov	r5, r0
  40604e:	f240 809e 	bls.w	40618e <_malloc_r+0x14e>
  406052:	f036 0607 	bics.w	r6, r6, #7
  406056:	f100 80bd 	bmi.w	4061d4 <_malloc_r+0x194>
  40605a:	42b1      	cmp	r1, r6
  40605c:	f200 80ba 	bhi.w	4061d4 <_malloc_r+0x194>
  406060:	f000 fb86 	bl	406770 <__malloc_lock>
  406064:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406068:	f0c0 8293 	bcc.w	406592 <_malloc_r+0x552>
  40606c:	0a73      	lsrs	r3, r6, #9
  40606e:	f000 80b8 	beq.w	4061e2 <_malloc_r+0x1a2>
  406072:	2b04      	cmp	r3, #4
  406074:	f200 8179 	bhi.w	40636a <_malloc_r+0x32a>
  406078:	09b3      	lsrs	r3, r6, #6
  40607a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40607e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406082:	00c3      	lsls	r3, r0, #3
  406084:	4fbf      	ldr	r7, [pc, #764]	; (406384 <_malloc_r+0x344>)
  406086:	443b      	add	r3, r7
  406088:	f1a3 0108 	sub.w	r1, r3, #8
  40608c:	685c      	ldr	r4, [r3, #4]
  40608e:	42a1      	cmp	r1, r4
  406090:	d106      	bne.n	4060a0 <_malloc_r+0x60>
  406092:	e00c      	b.n	4060ae <_malloc_r+0x6e>
  406094:	2a00      	cmp	r2, #0
  406096:	f280 80aa 	bge.w	4061ee <_malloc_r+0x1ae>
  40609a:	68e4      	ldr	r4, [r4, #12]
  40609c:	42a1      	cmp	r1, r4
  40609e:	d006      	beq.n	4060ae <_malloc_r+0x6e>
  4060a0:	6863      	ldr	r3, [r4, #4]
  4060a2:	f023 0303 	bic.w	r3, r3, #3
  4060a6:	1b9a      	subs	r2, r3, r6
  4060a8:	2a0f      	cmp	r2, #15
  4060aa:	ddf3      	ble.n	406094 <_malloc_r+0x54>
  4060ac:	4670      	mov	r0, lr
  4060ae:	693c      	ldr	r4, [r7, #16]
  4060b0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406398 <_malloc_r+0x358>
  4060b4:	4574      	cmp	r4, lr
  4060b6:	f000 81ab 	beq.w	406410 <_malloc_r+0x3d0>
  4060ba:	6863      	ldr	r3, [r4, #4]
  4060bc:	f023 0303 	bic.w	r3, r3, #3
  4060c0:	1b9a      	subs	r2, r3, r6
  4060c2:	2a0f      	cmp	r2, #15
  4060c4:	f300 8190 	bgt.w	4063e8 <_malloc_r+0x3a8>
  4060c8:	2a00      	cmp	r2, #0
  4060ca:	f8c7 e014 	str.w	lr, [r7, #20]
  4060ce:	f8c7 e010 	str.w	lr, [r7, #16]
  4060d2:	f280 809d 	bge.w	406210 <_malloc_r+0x1d0>
  4060d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4060da:	f080 8161 	bcs.w	4063a0 <_malloc_r+0x360>
  4060de:	08db      	lsrs	r3, r3, #3
  4060e0:	f103 0c01 	add.w	ip, r3, #1
  4060e4:	1099      	asrs	r1, r3, #2
  4060e6:	687a      	ldr	r2, [r7, #4]
  4060e8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4060ec:	f8c4 8008 	str.w	r8, [r4, #8]
  4060f0:	2301      	movs	r3, #1
  4060f2:	408b      	lsls	r3, r1
  4060f4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4060f8:	4313      	orrs	r3, r2
  4060fa:	3908      	subs	r1, #8
  4060fc:	60e1      	str	r1, [r4, #12]
  4060fe:	607b      	str	r3, [r7, #4]
  406100:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406104:	f8c8 400c 	str.w	r4, [r8, #12]
  406108:	1082      	asrs	r2, r0, #2
  40610a:	2401      	movs	r4, #1
  40610c:	4094      	lsls	r4, r2
  40610e:	429c      	cmp	r4, r3
  406110:	f200 808b 	bhi.w	40622a <_malloc_r+0x1ea>
  406114:	421c      	tst	r4, r3
  406116:	d106      	bne.n	406126 <_malloc_r+0xe6>
  406118:	f020 0003 	bic.w	r0, r0, #3
  40611c:	0064      	lsls	r4, r4, #1
  40611e:	421c      	tst	r4, r3
  406120:	f100 0004 	add.w	r0, r0, #4
  406124:	d0fa      	beq.n	40611c <_malloc_r+0xdc>
  406126:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40612a:	46cc      	mov	ip, r9
  40612c:	4680      	mov	r8, r0
  40612e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406132:	459c      	cmp	ip, r3
  406134:	d107      	bne.n	406146 <_malloc_r+0x106>
  406136:	e16d      	b.n	406414 <_malloc_r+0x3d4>
  406138:	2a00      	cmp	r2, #0
  40613a:	f280 817b 	bge.w	406434 <_malloc_r+0x3f4>
  40613e:	68db      	ldr	r3, [r3, #12]
  406140:	459c      	cmp	ip, r3
  406142:	f000 8167 	beq.w	406414 <_malloc_r+0x3d4>
  406146:	6859      	ldr	r1, [r3, #4]
  406148:	f021 0103 	bic.w	r1, r1, #3
  40614c:	1b8a      	subs	r2, r1, r6
  40614e:	2a0f      	cmp	r2, #15
  406150:	ddf2      	ble.n	406138 <_malloc_r+0xf8>
  406152:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406156:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40615a:	9300      	str	r3, [sp, #0]
  40615c:	199c      	adds	r4, r3, r6
  40615e:	4628      	mov	r0, r5
  406160:	f046 0601 	orr.w	r6, r6, #1
  406164:	f042 0501 	orr.w	r5, r2, #1
  406168:	605e      	str	r6, [r3, #4]
  40616a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40616e:	f8cc 8008 	str.w	r8, [ip, #8]
  406172:	617c      	str	r4, [r7, #20]
  406174:	613c      	str	r4, [r7, #16]
  406176:	f8c4 e00c 	str.w	lr, [r4, #12]
  40617a:	f8c4 e008 	str.w	lr, [r4, #8]
  40617e:	6065      	str	r5, [r4, #4]
  406180:	505a      	str	r2, [r3, r1]
  406182:	f000 fafb 	bl	40677c <__malloc_unlock>
  406186:	9b00      	ldr	r3, [sp, #0]
  406188:	f103 0408 	add.w	r4, r3, #8
  40618c:	e01e      	b.n	4061cc <_malloc_r+0x18c>
  40618e:	2910      	cmp	r1, #16
  406190:	d820      	bhi.n	4061d4 <_malloc_r+0x194>
  406192:	f000 faed 	bl	406770 <__malloc_lock>
  406196:	2610      	movs	r6, #16
  406198:	2318      	movs	r3, #24
  40619a:	2002      	movs	r0, #2
  40619c:	4f79      	ldr	r7, [pc, #484]	; (406384 <_malloc_r+0x344>)
  40619e:	443b      	add	r3, r7
  4061a0:	f1a3 0208 	sub.w	r2, r3, #8
  4061a4:	685c      	ldr	r4, [r3, #4]
  4061a6:	4294      	cmp	r4, r2
  4061a8:	f000 813d 	beq.w	406426 <_malloc_r+0x3e6>
  4061ac:	6863      	ldr	r3, [r4, #4]
  4061ae:	68e1      	ldr	r1, [r4, #12]
  4061b0:	68a6      	ldr	r6, [r4, #8]
  4061b2:	f023 0303 	bic.w	r3, r3, #3
  4061b6:	4423      	add	r3, r4
  4061b8:	4628      	mov	r0, r5
  4061ba:	685a      	ldr	r2, [r3, #4]
  4061bc:	60f1      	str	r1, [r6, #12]
  4061be:	f042 0201 	orr.w	r2, r2, #1
  4061c2:	608e      	str	r6, [r1, #8]
  4061c4:	605a      	str	r2, [r3, #4]
  4061c6:	f000 fad9 	bl	40677c <__malloc_unlock>
  4061ca:	3408      	adds	r4, #8
  4061cc:	4620      	mov	r0, r4
  4061ce:	b003      	add	sp, #12
  4061d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061d4:	2400      	movs	r4, #0
  4061d6:	230c      	movs	r3, #12
  4061d8:	4620      	mov	r0, r4
  4061da:	602b      	str	r3, [r5, #0]
  4061dc:	b003      	add	sp, #12
  4061de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061e2:	2040      	movs	r0, #64	; 0x40
  4061e4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4061e8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4061ec:	e74a      	b.n	406084 <_malloc_r+0x44>
  4061ee:	4423      	add	r3, r4
  4061f0:	68e1      	ldr	r1, [r4, #12]
  4061f2:	685a      	ldr	r2, [r3, #4]
  4061f4:	68a6      	ldr	r6, [r4, #8]
  4061f6:	f042 0201 	orr.w	r2, r2, #1
  4061fa:	60f1      	str	r1, [r6, #12]
  4061fc:	4628      	mov	r0, r5
  4061fe:	608e      	str	r6, [r1, #8]
  406200:	605a      	str	r2, [r3, #4]
  406202:	f000 fabb 	bl	40677c <__malloc_unlock>
  406206:	3408      	adds	r4, #8
  406208:	4620      	mov	r0, r4
  40620a:	b003      	add	sp, #12
  40620c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406210:	4423      	add	r3, r4
  406212:	4628      	mov	r0, r5
  406214:	685a      	ldr	r2, [r3, #4]
  406216:	f042 0201 	orr.w	r2, r2, #1
  40621a:	605a      	str	r2, [r3, #4]
  40621c:	f000 faae 	bl	40677c <__malloc_unlock>
  406220:	3408      	adds	r4, #8
  406222:	4620      	mov	r0, r4
  406224:	b003      	add	sp, #12
  406226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40622a:	68bc      	ldr	r4, [r7, #8]
  40622c:	6863      	ldr	r3, [r4, #4]
  40622e:	f023 0803 	bic.w	r8, r3, #3
  406232:	45b0      	cmp	r8, r6
  406234:	d304      	bcc.n	406240 <_malloc_r+0x200>
  406236:	eba8 0306 	sub.w	r3, r8, r6
  40623a:	2b0f      	cmp	r3, #15
  40623c:	f300 8085 	bgt.w	40634a <_malloc_r+0x30a>
  406240:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40639c <_malloc_r+0x35c>
  406244:	4b50      	ldr	r3, [pc, #320]	; (406388 <_malloc_r+0x348>)
  406246:	f8d9 2000 	ldr.w	r2, [r9]
  40624a:	681b      	ldr	r3, [r3, #0]
  40624c:	3201      	adds	r2, #1
  40624e:	4433      	add	r3, r6
  406250:	eb04 0a08 	add.w	sl, r4, r8
  406254:	f000 8155 	beq.w	406502 <_malloc_r+0x4c2>
  406258:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40625c:	330f      	adds	r3, #15
  40625e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406262:	f02b 0b0f 	bic.w	fp, fp, #15
  406266:	4659      	mov	r1, fp
  406268:	4628      	mov	r0, r5
  40626a:	f000 faf7 	bl	40685c <_sbrk_r>
  40626e:	1c41      	adds	r1, r0, #1
  406270:	4602      	mov	r2, r0
  406272:	f000 80fc 	beq.w	40646e <_malloc_r+0x42e>
  406276:	4582      	cmp	sl, r0
  406278:	f200 80f7 	bhi.w	40646a <_malloc_r+0x42a>
  40627c:	4b43      	ldr	r3, [pc, #268]	; (40638c <_malloc_r+0x34c>)
  40627e:	6819      	ldr	r1, [r3, #0]
  406280:	4459      	add	r1, fp
  406282:	6019      	str	r1, [r3, #0]
  406284:	f000 814d 	beq.w	406522 <_malloc_r+0x4e2>
  406288:	f8d9 0000 	ldr.w	r0, [r9]
  40628c:	3001      	adds	r0, #1
  40628e:	bf1b      	ittet	ne
  406290:	eba2 0a0a 	subne.w	sl, r2, sl
  406294:	4451      	addne	r1, sl
  406296:	f8c9 2000 	streq.w	r2, [r9]
  40629a:	6019      	strne	r1, [r3, #0]
  40629c:	f012 0107 	ands.w	r1, r2, #7
  4062a0:	f000 8115 	beq.w	4064ce <_malloc_r+0x48e>
  4062a4:	f1c1 0008 	rsb	r0, r1, #8
  4062a8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4062ac:	4402      	add	r2, r0
  4062ae:	3108      	adds	r1, #8
  4062b0:	eb02 090b 	add.w	r9, r2, fp
  4062b4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4062b8:	eba1 0909 	sub.w	r9, r1, r9
  4062bc:	4649      	mov	r1, r9
  4062be:	4628      	mov	r0, r5
  4062c0:	9301      	str	r3, [sp, #4]
  4062c2:	9200      	str	r2, [sp, #0]
  4062c4:	f000 faca 	bl	40685c <_sbrk_r>
  4062c8:	1c43      	adds	r3, r0, #1
  4062ca:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4062ce:	f000 8143 	beq.w	406558 <_malloc_r+0x518>
  4062d2:	1a80      	subs	r0, r0, r2
  4062d4:	4448      	add	r0, r9
  4062d6:	f040 0001 	orr.w	r0, r0, #1
  4062da:	6819      	ldr	r1, [r3, #0]
  4062dc:	60ba      	str	r2, [r7, #8]
  4062de:	4449      	add	r1, r9
  4062e0:	42bc      	cmp	r4, r7
  4062e2:	6050      	str	r0, [r2, #4]
  4062e4:	6019      	str	r1, [r3, #0]
  4062e6:	d017      	beq.n	406318 <_malloc_r+0x2d8>
  4062e8:	f1b8 0f0f 	cmp.w	r8, #15
  4062ec:	f240 80fb 	bls.w	4064e6 <_malloc_r+0x4a6>
  4062f0:	6860      	ldr	r0, [r4, #4]
  4062f2:	f1a8 020c 	sub.w	r2, r8, #12
  4062f6:	f022 0207 	bic.w	r2, r2, #7
  4062fa:	eb04 0e02 	add.w	lr, r4, r2
  4062fe:	f000 0001 	and.w	r0, r0, #1
  406302:	f04f 0c05 	mov.w	ip, #5
  406306:	4310      	orrs	r0, r2
  406308:	2a0f      	cmp	r2, #15
  40630a:	6060      	str	r0, [r4, #4]
  40630c:	f8ce c004 	str.w	ip, [lr, #4]
  406310:	f8ce c008 	str.w	ip, [lr, #8]
  406314:	f200 8117 	bhi.w	406546 <_malloc_r+0x506>
  406318:	4b1d      	ldr	r3, [pc, #116]	; (406390 <_malloc_r+0x350>)
  40631a:	68bc      	ldr	r4, [r7, #8]
  40631c:	681a      	ldr	r2, [r3, #0]
  40631e:	4291      	cmp	r1, r2
  406320:	bf88      	it	hi
  406322:	6019      	strhi	r1, [r3, #0]
  406324:	4b1b      	ldr	r3, [pc, #108]	; (406394 <_malloc_r+0x354>)
  406326:	681a      	ldr	r2, [r3, #0]
  406328:	4291      	cmp	r1, r2
  40632a:	6862      	ldr	r2, [r4, #4]
  40632c:	bf88      	it	hi
  40632e:	6019      	strhi	r1, [r3, #0]
  406330:	f022 0203 	bic.w	r2, r2, #3
  406334:	4296      	cmp	r6, r2
  406336:	eba2 0306 	sub.w	r3, r2, r6
  40633a:	d801      	bhi.n	406340 <_malloc_r+0x300>
  40633c:	2b0f      	cmp	r3, #15
  40633e:	dc04      	bgt.n	40634a <_malloc_r+0x30a>
  406340:	4628      	mov	r0, r5
  406342:	f000 fa1b 	bl	40677c <__malloc_unlock>
  406346:	2400      	movs	r4, #0
  406348:	e740      	b.n	4061cc <_malloc_r+0x18c>
  40634a:	19a2      	adds	r2, r4, r6
  40634c:	f043 0301 	orr.w	r3, r3, #1
  406350:	f046 0601 	orr.w	r6, r6, #1
  406354:	6066      	str	r6, [r4, #4]
  406356:	4628      	mov	r0, r5
  406358:	60ba      	str	r2, [r7, #8]
  40635a:	6053      	str	r3, [r2, #4]
  40635c:	f000 fa0e 	bl	40677c <__malloc_unlock>
  406360:	3408      	adds	r4, #8
  406362:	4620      	mov	r0, r4
  406364:	b003      	add	sp, #12
  406366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40636a:	2b14      	cmp	r3, #20
  40636c:	d971      	bls.n	406452 <_malloc_r+0x412>
  40636e:	2b54      	cmp	r3, #84	; 0x54
  406370:	f200 80a3 	bhi.w	4064ba <_malloc_r+0x47a>
  406374:	0b33      	lsrs	r3, r6, #12
  406376:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40637a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40637e:	00c3      	lsls	r3, r0, #3
  406380:	e680      	b.n	406084 <_malloc_r+0x44>
  406382:	bf00      	nop
  406384:	20400440 	.word	0x20400440
  406388:	20400bc4 	.word	0x20400bc4
  40638c:	20400b94 	.word	0x20400b94
  406390:	20400bbc 	.word	0x20400bbc
  406394:	20400bc0 	.word	0x20400bc0
  406398:	20400448 	.word	0x20400448
  40639c:	20400848 	.word	0x20400848
  4063a0:	0a5a      	lsrs	r2, r3, #9
  4063a2:	2a04      	cmp	r2, #4
  4063a4:	d95b      	bls.n	40645e <_malloc_r+0x41e>
  4063a6:	2a14      	cmp	r2, #20
  4063a8:	f200 80ae 	bhi.w	406508 <_malloc_r+0x4c8>
  4063ac:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4063b0:	00c9      	lsls	r1, r1, #3
  4063b2:	325b      	adds	r2, #91	; 0x5b
  4063b4:	eb07 0c01 	add.w	ip, r7, r1
  4063b8:	5879      	ldr	r1, [r7, r1]
  4063ba:	f1ac 0c08 	sub.w	ip, ip, #8
  4063be:	458c      	cmp	ip, r1
  4063c0:	f000 8088 	beq.w	4064d4 <_malloc_r+0x494>
  4063c4:	684a      	ldr	r2, [r1, #4]
  4063c6:	f022 0203 	bic.w	r2, r2, #3
  4063ca:	4293      	cmp	r3, r2
  4063cc:	d273      	bcs.n	4064b6 <_malloc_r+0x476>
  4063ce:	6889      	ldr	r1, [r1, #8]
  4063d0:	458c      	cmp	ip, r1
  4063d2:	d1f7      	bne.n	4063c4 <_malloc_r+0x384>
  4063d4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4063d8:	687b      	ldr	r3, [r7, #4]
  4063da:	60e2      	str	r2, [r4, #12]
  4063dc:	f8c4 c008 	str.w	ip, [r4, #8]
  4063e0:	6094      	str	r4, [r2, #8]
  4063e2:	f8cc 400c 	str.w	r4, [ip, #12]
  4063e6:	e68f      	b.n	406108 <_malloc_r+0xc8>
  4063e8:	19a1      	adds	r1, r4, r6
  4063ea:	f046 0c01 	orr.w	ip, r6, #1
  4063ee:	f042 0601 	orr.w	r6, r2, #1
  4063f2:	f8c4 c004 	str.w	ip, [r4, #4]
  4063f6:	4628      	mov	r0, r5
  4063f8:	6179      	str	r1, [r7, #20]
  4063fa:	6139      	str	r1, [r7, #16]
  4063fc:	f8c1 e00c 	str.w	lr, [r1, #12]
  406400:	f8c1 e008 	str.w	lr, [r1, #8]
  406404:	604e      	str	r6, [r1, #4]
  406406:	50e2      	str	r2, [r4, r3]
  406408:	f000 f9b8 	bl	40677c <__malloc_unlock>
  40640c:	3408      	adds	r4, #8
  40640e:	e6dd      	b.n	4061cc <_malloc_r+0x18c>
  406410:	687b      	ldr	r3, [r7, #4]
  406412:	e679      	b.n	406108 <_malloc_r+0xc8>
  406414:	f108 0801 	add.w	r8, r8, #1
  406418:	f018 0f03 	tst.w	r8, #3
  40641c:	f10c 0c08 	add.w	ip, ip, #8
  406420:	f47f ae85 	bne.w	40612e <_malloc_r+0xee>
  406424:	e02d      	b.n	406482 <_malloc_r+0x442>
  406426:	68dc      	ldr	r4, [r3, #12]
  406428:	42a3      	cmp	r3, r4
  40642a:	bf08      	it	eq
  40642c:	3002      	addeq	r0, #2
  40642e:	f43f ae3e 	beq.w	4060ae <_malloc_r+0x6e>
  406432:	e6bb      	b.n	4061ac <_malloc_r+0x16c>
  406434:	4419      	add	r1, r3
  406436:	461c      	mov	r4, r3
  406438:	684a      	ldr	r2, [r1, #4]
  40643a:	68db      	ldr	r3, [r3, #12]
  40643c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406440:	f042 0201 	orr.w	r2, r2, #1
  406444:	604a      	str	r2, [r1, #4]
  406446:	4628      	mov	r0, r5
  406448:	60f3      	str	r3, [r6, #12]
  40644a:	609e      	str	r6, [r3, #8]
  40644c:	f000 f996 	bl	40677c <__malloc_unlock>
  406450:	e6bc      	b.n	4061cc <_malloc_r+0x18c>
  406452:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406456:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40645a:	00c3      	lsls	r3, r0, #3
  40645c:	e612      	b.n	406084 <_malloc_r+0x44>
  40645e:	099a      	lsrs	r2, r3, #6
  406460:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406464:	00c9      	lsls	r1, r1, #3
  406466:	3238      	adds	r2, #56	; 0x38
  406468:	e7a4      	b.n	4063b4 <_malloc_r+0x374>
  40646a:	42bc      	cmp	r4, r7
  40646c:	d054      	beq.n	406518 <_malloc_r+0x4d8>
  40646e:	68bc      	ldr	r4, [r7, #8]
  406470:	6862      	ldr	r2, [r4, #4]
  406472:	f022 0203 	bic.w	r2, r2, #3
  406476:	e75d      	b.n	406334 <_malloc_r+0x2f4>
  406478:	f859 3908 	ldr.w	r3, [r9], #-8
  40647c:	4599      	cmp	r9, r3
  40647e:	f040 8086 	bne.w	40658e <_malloc_r+0x54e>
  406482:	f010 0f03 	tst.w	r0, #3
  406486:	f100 30ff 	add.w	r0, r0, #4294967295
  40648a:	d1f5      	bne.n	406478 <_malloc_r+0x438>
  40648c:	687b      	ldr	r3, [r7, #4]
  40648e:	ea23 0304 	bic.w	r3, r3, r4
  406492:	607b      	str	r3, [r7, #4]
  406494:	0064      	lsls	r4, r4, #1
  406496:	429c      	cmp	r4, r3
  406498:	f63f aec7 	bhi.w	40622a <_malloc_r+0x1ea>
  40649c:	2c00      	cmp	r4, #0
  40649e:	f43f aec4 	beq.w	40622a <_malloc_r+0x1ea>
  4064a2:	421c      	tst	r4, r3
  4064a4:	4640      	mov	r0, r8
  4064a6:	f47f ae3e 	bne.w	406126 <_malloc_r+0xe6>
  4064aa:	0064      	lsls	r4, r4, #1
  4064ac:	421c      	tst	r4, r3
  4064ae:	f100 0004 	add.w	r0, r0, #4
  4064b2:	d0fa      	beq.n	4064aa <_malloc_r+0x46a>
  4064b4:	e637      	b.n	406126 <_malloc_r+0xe6>
  4064b6:	468c      	mov	ip, r1
  4064b8:	e78c      	b.n	4063d4 <_malloc_r+0x394>
  4064ba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4064be:	d815      	bhi.n	4064ec <_malloc_r+0x4ac>
  4064c0:	0bf3      	lsrs	r3, r6, #15
  4064c2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4064c6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4064ca:	00c3      	lsls	r3, r0, #3
  4064cc:	e5da      	b.n	406084 <_malloc_r+0x44>
  4064ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4064d2:	e6ed      	b.n	4062b0 <_malloc_r+0x270>
  4064d4:	687b      	ldr	r3, [r7, #4]
  4064d6:	1092      	asrs	r2, r2, #2
  4064d8:	2101      	movs	r1, #1
  4064da:	fa01 f202 	lsl.w	r2, r1, r2
  4064de:	4313      	orrs	r3, r2
  4064e0:	607b      	str	r3, [r7, #4]
  4064e2:	4662      	mov	r2, ip
  4064e4:	e779      	b.n	4063da <_malloc_r+0x39a>
  4064e6:	2301      	movs	r3, #1
  4064e8:	6053      	str	r3, [r2, #4]
  4064ea:	e729      	b.n	406340 <_malloc_r+0x300>
  4064ec:	f240 5254 	movw	r2, #1364	; 0x554
  4064f0:	4293      	cmp	r3, r2
  4064f2:	d822      	bhi.n	40653a <_malloc_r+0x4fa>
  4064f4:	0cb3      	lsrs	r3, r6, #18
  4064f6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4064fa:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4064fe:	00c3      	lsls	r3, r0, #3
  406500:	e5c0      	b.n	406084 <_malloc_r+0x44>
  406502:	f103 0b10 	add.w	fp, r3, #16
  406506:	e6ae      	b.n	406266 <_malloc_r+0x226>
  406508:	2a54      	cmp	r2, #84	; 0x54
  40650a:	d829      	bhi.n	406560 <_malloc_r+0x520>
  40650c:	0b1a      	lsrs	r2, r3, #12
  40650e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406512:	00c9      	lsls	r1, r1, #3
  406514:	326e      	adds	r2, #110	; 0x6e
  406516:	e74d      	b.n	4063b4 <_malloc_r+0x374>
  406518:	4b20      	ldr	r3, [pc, #128]	; (40659c <_malloc_r+0x55c>)
  40651a:	6819      	ldr	r1, [r3, #0]
  40651c:	4459      	add	r1, fp
  40651e:	6019      	str	r1, [r3, #0]
  406520:	e6b2      	b.n	406288 <_malloc_r+0x248>
  406522:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406526:	2800      	cmp	r0, #0
  406528:	f47f aeae 	bne.w	406288 <_malloc_r+0x248>
  40652c:	eb08 030b 	add.w	r3, r8, fp
  406530:	68ba      	ldr	r2, [r7, #8]
  406532:	f043 0301 	orr.w	r3, r3, #1
  406536:	6053      	str	r3, [r2, #4]
  406538:	e6ee      	b.n	406318 <_malloc_r+0x2d8>
  40653a:	207f      	movs	r0, #127	; 0x7f
  40653c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406540:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406544:	e59e      	b.n	406084 <_malloc_r+0x44>
  406546:	f104 0108 	add.w	r1, r4, #8
  40654a:	4628      	mov	r0, r5
  40654c:	9300      	str	r3, [sp, #0]
  40654e:	f002 ff9f 	bl	409490 <_free_r>
  406552:	9b00      	ldr	r3, [sp, #0]
  406554:	6819      	ldr	r1, [r3, #0]
  406556:	e6df      	b.n	406318 <_malloc_r+0x2d8>
  406558:	2001      	movs	r0, #1
  40655a:	f04f 0900 	mov.w	r9, #0
  40655e:	e6bc      	b.n	4062da <_malloc_r+0x29a>
  406560:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406564:	d805      	bhi.n	406572 <_malloc_r+0x532>
  406566:	0bda      	lsrs	r2, r3, #15
  406568:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40656c:	00c9      	lsls	r1, r1, #3
  40656e:	3277      	adds	r2, #119	; 0x77
  406570:	e720      	b.n	4063b4 <_malloc_r+0x374>
  406572:	f240 5154 	movw	r1, #1364	; 0x554
  406576:	428a      	cmp	r2, r1
  406578:	d805      	bhi.n	406586 <_malloc_r+0x546>
  40657a:	0c9a      	lsrs	r2, r3, #18
  40657c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406580:	00c9      	lsls	r1, r1, #3
  406582:	327c      	adds	r2, #124	; 0x7c
  406584:	e716      	b.n	4063b4 <_malloc_r+0x374>
  406586:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40658a:	227e      	movs	r2, #126	; 0x7e
  40658c:	e712      	b.n	4063b4 <_malloc_r+0x374>
  40658e:	687b      	ldr	r3, [r7, #4]
  406590:	e780      	b.n	406494 <_malloc_r+0x454>
  406592:	08f0      	lsrs	r0, r6, #3
  406594:	f106 0308 	add.w	r3, r6, #8
  406598:	e600      	b.n	40619c <_malloc_r+0x15c>
  40659a:	bf00      	nop
  40659c:	20400b94 	.word	0x20400b94

004065a0 <memcpy>:
  4065a0:	4684      	mov	ip, r0
  4065a2:	ea41 0300 	orr.w	r3, r1, r0
  4065a6:	f013 0303 	ands.w	r3, r3, #3
  4065aa:	d16d      	bne.n	406688 <memcpy+0xe8>
  4065ac:	3a40      	subs	r2, #64	; 0x40
  4065ae:	d341      	bcc.n	406634 <memcpy+0x94>
  4065b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065b4:	f840 3b04 	str.w	r3, [r0], #4
  4065b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065bc:	f840 3b04 	str.w	r3, [r0], #4
  4065c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065c4:	f840 3b04 	str.w	r3, [r0], #4
  4065c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065cc:	f840 3b04 	str.w	r3, [r0], #4
  4065d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065d4:	f840 3b04 	str.w	r3, [r0], #4
  4065d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065dc:	f840 3b04 	str.w	r3, [r0], #4
  4065e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065e4:	f840 3b04 	str.w	r3, [r0], #4
  4065e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065ec:	f840 3b04 	str.w	r3, [r0], #4
  4065f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065f4:	f840 3b04 	str.w	r3, [r0], #4
  4065f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065fc:	f840 3b04 	str.w	r3, [r0], #4
  406600:	f851 3b04 	ldr.w	r3, [r1], #4
  406604:	f840 3b04 	str.w	r3, [r0], #4
  406608:	f851 3b04 	ldr.w	r3, [r1], #4
  40660c:	f840 3b04 	str.w	r3, [r0], #4
  406610:	f851 3b04 	ldr.w	r3, [r1], #4
  406614:	f840 3b04 	str.w	r3, [r0], #4
  406618:	f851 3b04 	ldr.w	r3, [r1], #4
  40661c:	f840 3b04 	str.w	r3, [r0], #4
  406620:	f851 3b04 	ldr.w	r3, [r1], #4
  406624:	f840 3b04 	str.w	r3, [r0], #4
  406628:	f851 3b04 	ldr.w	r3, [r1], #4
  40662c:	f840 3b04 	str.w	r3, [r0], #4
  406630:	3a40      	subs	r2, #64	; 0x40
  406632:	d2bd      	bcs.n	4065b0 <memcpy+0x10>
  406634:	3230      	adds	r2, #48	; 0x30
  406636:	d311      	bcc.n	40665c <memcpy+0xbc>
  406638:	f851 3b04 	ldr.w	r3, [r1], #4
  40663c:	f840 3b04 	str.w	r3, [r0], #4
  406640:	f851 3b04 	ldr.w	r3, [r1], #4
  406644:	f840 3b04 	str.w	r3, [r0], #4
  406648:	f851 3b04 	ldr.w	r3, [r1], #4
  40664c:	f840 3b04 	str.w	r3, [r0], #4
  406650:	f851 3b04 	ldr.w	r3, [r1], #4
  406654:	f840 3b04 	str.w	r3, [r0], #4
  406658:	3a10      	subs	r2, #16
  40665a:	d2ed      	bcs.n	406638 <memcpy+0x98>
  40665c:	320c      	adds	r2, #12
  40665e:	d305      	bcc.n	40666c <memcpy+0xcc>
  406660:	f851 3b04 	ldr.w	r3, [r1], #4
  406664:	f840 3b04 	str.w	r3, [r0], #4
  406668:	3a04      	subs	r2, #4
  40666a:	d2f9      	bcs.n	406660 <memcpy+0xc0>
  40666c:	3204      	adds	r2, #4
  40666e:	d008      	beq.n	406682 <memcpy+0xe2>
  406670:	07d2      	lsls	r2, r2, #31
  406672:	bf1c      	itt	ne
  406674:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406678:	f800 3b01 	strbne.w	r3, [r0], #1
  40667c:	d301      	bcc.n	406682 <memcpy+0xe2>
  40667e:	880b      	ldrh	r3, [r1, #0]
  406680:	8003      	strh	r3, [r0, #0]
  406682:	4660      	mov	r0, ip
  406684:	4770      	bx	lr
  406686:	bf00      	nop
  406688:	2a08      	cmp	r2, #8
  40668a:	d313      	bcc.n	4066b4 <memcpy+0x114>
  40668c:	078b      	lsls	r3, r1, #30
  40668e:	d08d      	beq.n	4065ac <memcpy+0xc>
  406690:	f010 0303 	ands.w	r3, r0, #3
  406694:	d08a      	beq.n	4065ac <memcpy+0xc>
  406696:	f1c3 0304 	rsb	r3, r3, #4
  40669a:	1ad2      	subs	r2, r2, r3
  40669c:	07db      	lsls	r3, r3, #31
  40669e:	bf1c      	itt	ne
  4066a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4066a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4066a8:	d380      	bcc.n	4065ac <memcpy+0xc>
  4066aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4066ae:	f820 3b02 	strh.w	r3, [r0], #2
  4066b2:	e77b      	b.n	4065ac <memcpy+0xc>
  4066b4:	3a04      	subs	r2, #4
  4066b6:	d3d9      	bcc.n	40666c <memcpy+0xcc>
  4066b8:	3a01      	subs	r2, #1
  4066ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4066be:	f800 3b01 	strb.w	r3, [r0], #1
  4066c2:	d2f9      	bcs.n	4066b8 <memcpy+0x118>
  4066c4:	780b      	ldrb	r3, [r1, #0]
  4066c6:	7003      	strb	r3, [r0, #0]
  4066c8:	784b      	ldrb	r3, [r1, #1]
  4066ca:	7043      	strb	r3, [r0, #1]
  4066cc:	788b      	ldrb	r3, [r1, #2]
  4066ce:	7083      	strb	r3, [r0, #2]
  4066d0:	4660      	mov	r0, ip
  4066d2:	4770      	bx	lr

004066d4 <memset>:
  4066d4:	b470      	push	{r4, r5, r6}
  4066d6:	0786      	lsls	r6, r0, #30
  4066d8:	d046      	beq.n	406768 <memset+0x94>
  4066da:	1e54      	subs	r4, r2, #1
  4066dc:	2a00      	cmp	r2, #0
  4066de:	d041      	beq.n	406764 <memset+0x90>
  4066e0:	b2ca      	uxtb	r2, r1
  4066e2:	4603      	mov	r3, r0
  4066e4:	e002      	b.n	4066ec <memset+0x18>
  4066e6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4066ea:	d33b      	bcc.n	406764 <memset+0x90>
  4066ec:	f803 2b01 	strb.w	r2, [r3], #1
  4066f0:	079d      	lsls	r5, r3, #30
  4066f2:	d1f8      	bne.n	4066e6 <memset+0x12>
  4066f4:	2c03      	cmp	r4, #3
  4066f6:	d92e      	bls.n	406756 <memset+0x82>
  4066f8:	b2cd      	uxtb	r5, r1
  4066fa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4066fe:	2c0f      	cmp	r4, #15
  406700:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  406704:	d919      	bls.n	40673a <memset+0x66>
  406706:	f103 0210 	add.w	r2, r3, #16
  40670a:	4626      	mov	r6, r4
  40670c:	3e10      	subs	r6, #16
  40670e:	2e0f      	cmp	r6, #15
  406710:	f842 5c10 	str.w	r5, [r2, #-16]
  406714:	f842 5c0c 	str.w	r5, [r2, #-12]
  406718:	f842 5c08 	str.w	r5, [r2, #-8]
  40671c:	f842 5c04 	str.w	r5, [r2, #-4]
  406720:	f102 0210 	add.w	r2, r2, #16
  406724:	d8f2      	bhi.n	40670c <memset+0x38>
  406726:	f1a4 0210 	sub.w	r2, r4, #16
  40672a:	f022 020f 	bic.w	r2, r2, #15
  40672e:	f004 040f 	and.w	r4, r4, #15
  406732:	3210      	adds	r2, #16
  406734:	2c03      	cmp	r4, #3
  406736:	4413      	add	r3, r2
  406738:	d90d      	bls.n	406756 <memset+0x82>
  40673a:	461e      	mov	r6, r3
  40673c:	4622      	mov	r2, r4
  40673e:	3a04      	subs	r2, #4
  406740:	2a03      	cmp	r2, #3
  406742:	f846 5b04 	str.w	r5, [r6], #4
  406746:	d8fa      	bhi.n	40673e <memset+0x6a>
  406748:	1f22      	subs	r2, r4, #4
  40674a:	f022 0203 	bic.w	r2, r2, #3
  40674e:	3204      	adds	r2, #4
  406750:	4413      	add	r3, r2
  406752:	f004 0403 	and.w	r4, r4, #3
  406756:	b12c      	cbz	r4, 406764 <memset+0x90>
  406758:	b2c9      	uxtb	r1, r1
  40675a:	441c      	add	r4, r3
  40675c:	f803 1b01 	strb.w	r1, [r3], #1
  406760:	429c      	cmp	r4, r3
  406762:	d1fb      	bne.n	40675c <memset+0x88>
  406764:	bc70      	pop	{r4, r5, r6}
  406766:	4770      	bx	lr
  406768:	4614      	mov	r4, r2
  40676a:	4603      	mov	r3, r0
  40676c:	e7c2      	b.n	4066f4 <memset+0x20>
  40676e:	bf00      	nop

00406770 <__malloc_lock>:
  406770:	4801      	ldr	r0, [pc, #4]	; (406778 <__malloc_lock+0x8>)
  406772:	f003 b927 	b.w	4099c4 <__retarget_lock_acquire_recursive>
  406776:	bf00      	nop
  406778:	20400c2c 	.word	0x20400c2c

0040677c <__malloc_unlock>:
  40677c:	4801      	ldr	r0, [pc, #4]	; (406784 <__malloc_unlock+0x8>)
  40677e:	f003 b923 	b.w	4099c8 <__retarget_lock_release_recursive>
  406782:	bf00      	nop
  406784:	20400c2c 	.word	0x20400c2c

00406788 <printf>:
  406788:	b40f      	push	{r0, r1, r2, r3}
  40678a:	b500      	push	{lr}
  40678c:	4907      	ldr	r1, [pc, #28]	; (4067ac <printf+0x24>)
  40678e:	b083      	sub	sp, #12
  406790:	ab04      	add	r3, sp, #16
  406792:	6808      	ldr	r0, [r1, #0]
  406794:	f853 2b04 	ldr.w	r2, [r3], #4
  406798:	6881      	ldr	r1, [r0, #8]
  40679a:	9301      	str	r3, [sp, #4]
  40679c:	f000 f9be 	bl	406b1c <_vfprintf_r>
  4067a0:	b003      	add	sp, #12
  4067a2:	f85d eb04 	ldr.w	lr, [sp], #4
  4067a6:	b004      	add	sp, #16
  4067a8:	4770      	bx	lr
  4067aa:	bf00      	nop
  4067ac:	20400010 	.word	0x20400010

004067b0 <_puts_r>:
  4067b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4067b2:	4605      	mov	r5, r0
  4067b4:	b089      	sub	sp, #36	; 0x24
  4067b6:	4608      	mov	r0, r1
  4067b8:	460c      	mov	r4, r1
  4067ba:	f000 f941 	bl	406a40 <strlen>
  4067be:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4067c0:	4f21      	ldr	r7, [pc, #132]	; (406848 <_puts_r+0x98>)
  4067c2:	9404      	str	r4, [sp, #16]
  4067c4:	2601      	movs	r6, #1
  4067c6:	1c44      	adds	r4, r0, #1
  4067c8:	a904      	add	r1, sp, #16
  4067ca:	2202      	movs	r2, #2
  4067cc:	9403      	str	r4, [sp, #12]
  4067ce:	9005      	str	r0, [sp, #20]
  4067d0:	68ac      	ldr	r4, [r5, #8]
  4067d2:	9706      	str	r7, [sp, #24]
  4067d4:	9607      	str	r6, [sp, #28]
  4067d6:	9101      	str	r1, [sp, #4]
  4067d8:	9202      	str	r2, [sp, #8]
  4067da:	b353      	cbz	r3, 406832 <_puts_r+0x82>
  4067dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4067de:	f013 0f01 	tst.w	r3, #1
  4067e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4067e6:	b29a      	uxth	r2, r3
  4067e8:	d101      	bne.n	4067ee <_puts_r+0x3e>
  4067ea:	0590      	lsls	r0, r2, #22
  4067ec:	d525      	bpl.n	40683a <_puts_r+0x8a>
  4067ee:	0491      	lsls	r1, r2, #18
  4067f0:	d406      	bmi.n	406800 <_puts_r+0x50>
  4067f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4067f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4067f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4067fc:	81a3      	strh	r3, [r4, #12]
  4067fe:	6662      	str	r2, [r4, #100]	; 0x64
  406800:	4628      	mov	r0, r5
  406802:	aa01      	add	r2, sp, #4
  406804:	4621      	mov	r1, r4
  406806:	f002 ff29 	bl	40965c <__sfvwrite_r>
  40680a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40680c:	2800      	cmp	r0, #0
  40680e:	bf0c      	ite	eq
  406810:	250a      	moveq	r5, #10
  406812:	f04f 35ff 	movne.w	r5, #4294967295
  406816:	07da      	lsls	r2, r3, #31
  406818:	d402      	bmi.n	406820 <_puts_r+0x70>
  40681a:	89a3      	ldrh	r3, [r4, #12]
  40681c:	059b      	lsls	r3, r3, #22
  40681e:	d502      	bpl.n	406826 <_puts_r+0x76>
  406820:	4628      	mov	r0, r5
  406822:	b009      	add	sp, #36	; 0x24
  406824:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406826:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406828:	f003 f8ce 	bl	4099c8 <__retarget_lock_release_recursive>
  40682c:	4628      	mov	r0, r5
  40682e:	b009      	add	sp, #36	; 0x24
  406830:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406832:	4628      	mov	r0, r5
  406834:	f002 fd8a 	bl	40934c <__sinit>
  406838:	e7d0      	b.n	4067dc <_puts_r+0x2c>
  40683a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40683c:	f003 f8c2 	bl	4099c4 <__retarget_lock_acquire_recursive>
  406840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406844:	b29a      	uxth	r2, r3
  406846:	e7d2      	b.n	4067ee <_puts_r+0x3e>
  406848:	0040b59c 	.word	0x0040b59c

0040684c <puts>:
  40684c:	4b02      	ldr	r3, [pc, #8]	; (406858 <puts+0xc>)
  40684e:	4601      	mov	r1, r0
  406850:	6818      	ldr	r0, [r3, #0]
  406852:	f7ff bfad 	b.w	4067b0 <_puts_r>
  406856:	bf00      	nop
  406858:	20400010 	.word	0x20400010

0040685c <_sbrk_r>:
  40685c:	b538      	push	{r3, r4, r5, lr}
  40685e:	4c07      	ldr	r4, [pc, #28]	; (40687c <_sbrk_r+0x20>)
  406860:	2300      	movs	r3, #0
  406862:	4605      	mov	r5, r0
  406864:	4608      	mov	r0, r1
  406866:	6023      	str	r3, [r4, #0]
  406868:	f7fa fec2 	bl	4015f0 <_sbrk>
  40686c:	1c43      	adds	r3, r0, #1
  40686e:	d000      	beq.n	406872 <_sbrk_r+0x16>
  406870:	bd38      	pop	{r3, r4, r5, pc}
  406872:	6823      	ldr	r3, [r4, #0]
  406874:	2b00      	cmp	r3, #0
  406876:	d0fb      	beq.n	406870 <_sbrk_r+0x14>
  406878:	602b      	str	r3, [r5, #0]
  40687a:	bd38      	pop	{r3, r4, r5, pc}
  40687c:	20400c40 	.word	0x20400c40

00406880 <setbuf>:
  406880:	2900      	cmp	r1, #0
  406882:	bf0c      	ite	eq
  406884:	2202      	moveq	r2, #2
  406886:	2200      	movne	r2, #0
  406888:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40688c:	f000 b800 	b.w	406890 <setvbuf>

00406890 <setvbuf>:
  406890:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406894:	4c61      	ldr	r4, [pc, #388]	; (406a1c <setvbuf+0x18c>)
  406896:	6825      	ldr	r5, [r4, #0]
  406898:	b083      	sub	sp, #12
  40689a:	4604      	mov	r4, r0
  40689c:	460f      	mov	r7, r1
  40689e:	4690      	mov	r8, r2
  4068a0:	461e      	mov	r6, r3
  4068a2:	b115      	cbz	r5, 4068aa <setvbuf+0x1a>
  4068a4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4068a6:	2b00      	cmp	r3, #0
  4068a8:	d064      	beq.n	406974 <setvbuf+0xe4>
  4068aa:	f1b8 0f02 	cmp.w	r8, #2
  4068ae:	d006      	beq.n	4068be <setvbuf+0x2e>
  4068b0:	f1b8 0f01 	cmp.w	r8, #1
  4068b4:	f200 809f 	bhi.w	4069f6 <setvbuf+0x166>
  4068b8:	2e00      	cmp	r6, #0
  4068ba:	f2c0 809c 	blt.w	4069f6 <setvbuf+0x166>
  4068be:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4068c0:	07d8      	lsls	r0, r3, #31
  4068c2:	d534      	bpl.n	40692e <setvbuf+0x9e>
  4068c4:	4621      	mov	r1, r4
  4068c6:	4628      	mov	r0, r5
  4068c8:	f002 fce8 	bl	40929c <_fflush_r>
  4068cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4068ce:	b141      	cbz	r1, 4068e2 <setvbuf+0x52>
  4068d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4068d4:	4299      	cmp	r1, r3
  4068d6:	d002      	beq.n	4068de <setvbuf+0x4e>
  4068d8:	4628      	mov	r0, r5
  4068da:	f002 fdd9 	bl	409490 <_free_r>
  4068de:	2300      	movs	r3, #0
  4068e0:	6323      	str	r3, [r4, #48]	; 0x30
  4068e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4068e6:	2200      	movs	r2, #0
  4068e8:	61a2      	str	r2, [r4, #24]
  4068ea:	6062      	str	r2, [r4, #4]
  4068ec:	061a      	lsls	r2, r3, #24
  4068ee:	d43a      	bmi.n	406966 <setvbuf+0xd6>
  4068f0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4068f4:	f023 0303 	bic.w	r3, r3, #3
  4068f8:	f1b8 0f02 	cmp.w	r8, #2
  4068fc:	81a3      	strh	r3, [r4, #12]
  4068fe:	d01d      	beq.n	40693c <setvbuf+0xac>
  406900:	ab01      	add	r3, sp, #4
  406902:	466a      	mov	r2, sp
  406904:	4621      	mov	r1, r4
  406906:	4628      	mov	r0, r5
  406908:	f003 f860 	bl	4099cc <__swhatbuf_r>
  40690c:	89a3      	ldrh	r3, [r4, #12]
  40690e:	4318      	orrs	r0, r3
  406910:	81a0      	strh	r0, [r4, #12]
  406912:	2e00      	cmp	r6, #0
  406914:	d132      	bne.n	40697c <setvbuf+0xec>
  406916:	9e00      	ldr	r6, [sp, #0]
  406918:	4630      	mov	r0, r6
  40691a:	f7ff fb81 	bl	406020 <malloc>
  40691e:	4607      	mov	r7, r0
  406920:	2800      	cmp	r0, #0
  406922:	d06b      	beq.n	4069fc <setvbuf+0x16c>
  406924:	89a3      	ldrh	r3, [r4, #12]
  406926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40692a:	81a3      	strh	r3, [r4, #12]
  40692c:	e028      	b.n	406980 <setvbuf+0xf0>
  40692e:	89a3      	ldrh	r3, [r4, #12]
  406930:	0599      	lsls	r1, r3, #22
  406932:	d4c7      	bmi.n	4068c4 <setvbuf+0x34>
  406934:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406936:	f003 f845 	bl	4099c4 <__retarget_lock_acquire_recursive>
  40693a:	e7c3      	b.n	4068c4 <setvbuf+0x34>
  40693c:	2500      	movs	r5, #0
  40693e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406940:	2600      	movs	r6, #0
  406942:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406946:	f043 0302 	orr.w	r3, r3, #2
  40694a:	2001      	movs	r0, #1
  40694c:	60a6      	str	r6, [r4, #8]
  40694e:	07ce      	lsls	r6, r1, #31
  406950:	81a3      	strh	r3, [r4, #12]
  406952:	6022      	str	r2, [r4, #0]
  406954:	6122      	str	r2, [r4, #16]
  406956:	6160      	str	r0, [r4, #20]
  406958:	d401      	bmi.n	40695e <setvbuf+0xce>
  40695a:	0598      	lsls	r0, r3, #22
  40695c:	d53e      	bpl.n	4069dc <setvbuf+0x14c>
  40695e:	4628      	mov	r0, r5
  406960:	b003      	add	sp, #12
  406962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406966:	6921      	ldr	r1, [r4, #16]
  406968:	4628      	mov	r0, r5
  40696a:	f002 fd91 	bl	409490 <_free_r>
  40696e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406972:	e7bd      	b.n	4068f0 <setvbuf+0x60>
  406974:	4628      	mov	r0, r5
  406976:	f002 fce9 	bl	40934c <__sinit>
  40697a:	e796      	b.n	4068aa <setvbuf+0x1a>
  40697c:	2f00      	cmp	r7, #0
  40697e:	d0cb      	beq.n	406918 <setvbuf+0x88>
  406980:	6bab      	ldr	r3, [r5, #56]	; 0x38
  406982:	2b00      	cmp	r3, #0
  406984:	d033      	beq.n	4069ee <setvbuf+0x15e>
  406986:	9b00      	ldr	r3, [sp, #0]
  406988:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40698c:	6027      	str	r7, [r4, #0]
  40698e:	429e      	cmp	r6, r3
  406990:	bf1c      	itt	ne
  406992:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  406996:	81a2      	strhne	r2, [r4, #12]
  406998:	f1b8 0f01 	cmp.w	r8, #1
  40699c:	bf04      	itt	eq
  40699e:	f042 0201 	orreq.w	r2, r2, #1
  4069a2:	81a2      	strheq	r2, [r4, #12]
  4069a4:	b292      	uxth	r2, r2
  4069a6:	f012 0308 	ands.w	r3, r2, #8
  4069aa:	6127      	str	r7, [r4, #16]
  4069ac:	6166      	str	r6, [r4, #20]
  4069ae:	d00e      	beq.n	4069ce <setvbuf+0x13e>
  4069b0:	07d1      	lsls	r1, r2, #31
  4069b2:	d51a      	bpl.n	4069ea <setvbuf+0x15a>
  4069b4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4069b6:	4276      	negs	r6, r6
  4069b8:	2300      	movs	r3, #0
  4069ba:	f015 0501 	ands.w	r5, r5, #1
  4069be:	61a6      	str	r6, [r4, #24]
  4069c0:	60a3      	str	r3, [r4, #8]
  4069c2:	d009      	beq.n	4069d8 <setvbuf+0x148>
  4069c4:	2500      	movs	r5, #0
  4069c6:	4628      	mov	r0, r5
  4069c8:	b003      	add	sp, #12
  4069ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4069ce:	60a3      	str	r3, [r4, #8]
  4069d0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4069d2:	f015 0501 	ands.w	r5, r5, #1
  4069d6:	d1f5      	bne.n	4069c4 <setvbuf+0x134>
  4069d8:	0593      	lsls	r3, r2, #22
  4069da:	d4c0      	bmi.n	40695e <setvbuf+0xce>
  4069dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069de:	f002 fff3 	bl	4099c8 <__retarget_lock_release_recursive>
  4069e2:	4628      	mov	r0, r5
  4069e4:	b003      	add	sp, #12
  4069e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4069ea:	60a6      	str	r6, [r4, #8]
  4069ec:	e7f0      	b.n	4069d0 <setvbuf+0x140>
  4069ee:	4628      	mov	r0, r5
  4069f0:	f002 fcac 	bl	40934c <__sinit>
  4069f4:	e7c7      	b.n	406986 <setvbuf+0xf6>
  4069f6:	f04f 35ff 	mov.w	r5, #4294967295
  4069fa:	e7b0      	b.n	40695e <setvbuf+0xce>
  4069fc:	f8dd 9000 	ldr.w	r9, [sp]
  406a00:	45b1      	cmp	r9, r6
  406a02:	d004      	beq.n	406a0e <setvbuf+0x17e>
  406a04:	4648      	mov	r0, r9
  406a06:	f7ff fb0b 	bl	406020 <malloc>
  406a0a:	4607      	mov	r7, r0
  406a0c:	b920      	cbnz	r0, 406a18 <setvbuf+0x188>
  406a0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a12:	f04f 35ff 	mov.w	r5, #4294967295
  406a16:	e792      	b.n	40693e <setvbuf+0xae>
  406a18:	464e      	mov	r6, r9
  406a1a:	e783      	b.n	406924 <setvbuf+0x94>
  406a1c:	20400010 	.word	0x20400010
	...

00406a40 <strlen>:
  406a40:	f890 f000 	pld	[r0]
  406a44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406a48:	f020 0107 	bic.w	r1, r0, #7
  406a4c:	f06f 0c00 	mvn.w	ip, #0
  406a50:	f010 0407 	ands.w	r4, r0, #7
  406a54:	f891 f020 	pld	[r1, #32]
  406a58:	f040 8049 	bne.w	406aee <strlen+0xae>
  406a5c:	f04f 0400 	mov.w	r4, #0
  406a60:	f06f 0007 	mvn.w	r0, #7
  406a64:	e9d1 2300 	ldrd	r2, r3, [r1]
  406a68:	f891 f040 	pld	[r1, #64]	; 0x40
  406a6c:	f100 0008 	add.w	r0, r0, #8
  406a70:	fa82 f24c 	uadd8	r2, r2, ip
  406a74:	faa4 f28c 	sel	r2, r4, ip
  406a78:	fa83 f34c 	uadd8	r3, r3, ip
  406a7c:	faa2 f38c 	sel	r3, r2, ip
  406a80:	bb4b      	cbnz	r3, 406ad6 <strlen+0x96>
  406a82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406a86:	fa82 f24c 	uadd8	r2, r2, ip
  406a8a:	f100 0008 	add.w	r0, r0, #8
  406a8e:	faa4 f28c 	sel	r2, r4, ip
  406a92:	fa83 f34c 	uadd8	r3, r3, ip
  406a96:	faa2 f38c 	sel	r3, r2, ip
  406a9a:	b9e3      	cbnz	r3, 406ad6 <strlen+0x96>
  406a9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406aa0:	fa82 f24c 	uadd8	r2, r2, ip
  406aa4:	f100 0008 	add.w	r0, r0, #8
  406aa8:	faa4 f28c 	sel	r2, r4, ip
  406aac:	fa83 f34c 	uadd8	r3, r3, ip
  406ab0:	faa2 f38c 	sel	r3, r2, ip
  406ab4:	b97b      	cbnz	r3, 406ad6 <strlen+0x96>
  406ab6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406aba:	f101 0120 	add.w	r1, r1, #32
  406abe:	fa82 f24c 	uadd8	r2, r2, ip
  406ac2:	f100 0008 	add.w	r0, r0, #8
  406ac6:	faa4 f28c 	sel	r2, r4, ip
  406aca:	fa83 f34c 	uadd8	r3, r3, ip
  406ace:	faa2 f38c 	sel	r3, r2, ip
  406ad2:	2b00      	cmp	r3, #0
  406ad4:	d0c6      	beq.n	406a64 <strlen+0x24>
  406ad6:	2a00      	cmp	r2, #0
  406ad8:	bf04      	itt	eq
  406ada:	3004      	addeq	r0, #4
  406adc:	461a      	moveq	r2, r3
  406ade:	ba12      	rev	r2, r2
  406ae0:	fab2 f282 	clz	r2, r2
  406ae4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406ae8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406aec:	4770      	bx	lr
  406aee:	e9d1 2300 	ldrd	r2, r3, [r1]
  406af2:	f004 0503 	and.w	r5, r4, #3
  406af6:	f1c4 0000 	rsb	r0, r4, #0
  406afa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406afe:	f014 0f04 	tst.w	r4, #4
  406b02:	f891 f040 	pld	[r1, #64]	; 0x40
  406b06:	fa0c f505 	lsl.w	r5, ip, r5
  406b0a:	ea62 0205 	orn	r2, r2, r5
  406b0e:	bf1c      	itt	ne
  406b10:	ea63 0305 	ornne	r3, r3, r5
  406b14:	4662      	movne	r2, ip
  406b16:	f04f 0400 	mov.w	r4, #0
  406b1a:	e7a9      	b.n	406a70 <strlen+0x30>

00406b1c <_vfprintf_r>:
  406b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b20:	b0c1      	sub	sp, #260	; 0x104
  406b22:	461d      	mov	r5, r3
  406b24:	468a      	mov	sl, r1
  406b26:	4691      	mov	r9, r2
  406b28:	4604      	mov	r4, r0
  406b2a:	9008      	str	r0, [sp, #32]
  406b2c:	f002 ff38 	bl	4099a0 <_localeconv_r>
  406b30:	6803      	ldr	r3, [r0, #0]
  406b32:	9315      	str	r3, [sp, #84]	; 0x54
  406b34:	4618      	mov	r0, r3
  406b36:	f7ff ff83 	bl	406a40 <strlen>
  406b3a:	950e      	str	r5, [sp, #56]	; 0x38
  406b3c:	9014      	str	r0, [sp, #80]	; 0x50
  406b3e:	b11c      	cbz	r4, 406b48 <_vfprintf_r+0x2c>
  406b40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  406b42:	2b00      	cmp	r3, #0
  406b44:	f000 825f 	beq.w	407006 <_vfprintf_r+0x4ea>
  406b48:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  406b4c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  406b50:	f013 0f01 	tst.w	r3, #1
  406b54:	b293      	uxth	r3, r2
  406b56:	d102      	bne.n	406b5e <_vfprintf_r+0x42>
  406b58:	0599      	lsls	r1, r3, #22
  406b5a:	f140 8275 	bpl.w	407048 <_vfprintf_r+0x52c>
  406b5e:	049f      	lsls	r7, r3, #18
  406b60:	d40a      	bmi.n	406b78 <_vfprintf_r+0x5c>
  406b62:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  406b66:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  406b6a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406b6e:	f8aa 300c 	strh.w	r3, [sl, #12]
  406b72:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  406b76:	b29b      	uxth	r3, r3
  406b78:	071e      	lsls	r6, r3, #28
  406b7a:	f140 8223 	bpl.w	406fc4 <_vfprintf_r+0x4a8>
  406b7e:	f8da 2010 	ldr.w	r2, [sl, #16]
  406b82:	2a00      	cmp	r2, #0
  406b84:	f000 821e 	beq.w	406fc4 <_vfprintf_r+0x4a8>
  406b88:	f003 021a 	and.w	r2, r3, #26
  406b8c:	2a0a      	cmp	r2, #10
  406b8e:	f000 823e 	beq.w	40700e <_vfprintf_r+0x4f2>
  406b92:	2300      	movs	r3, #0
  406b94:	4618      	mov	r0, r3
  406b96:	9311      	str	r3, [sp, #68]	; 0x44
  406b98:	9313      	str	r3, [sp, #76]	; 0x4c
  406b9a:	9312      	str	r3, [sp, #72]	; 0x48
  406b9c:	9325      	str	r3, [sp, #148]	; 0x94
  406b9e:	9324      	str	r3, [sp, #144]	; 0x90
  406ba0:	9318      	str	r3, [sp, #96]	; 0x60
  406ba2:	9319      	str	r3, [sp, #100]	; 0x64
  406ba4:	930b      	str	r3, [sp, #44]	; 0x2c
  406ba6:	ab30      	add	r3, sp, #192	; 0xc0
  406ba8:	9323      	str	r3, [sp, #140]	; 0x8c
  406baa:	4698      	mov	r8, r3
  406bac:	9016      	str	r0, [sp, #88]	; 0x58
  406bae:	9017      	str	r0, [sp, #92]	; 0x5c
  406bb0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  406bb4:	f899 3000 	ldrb.w	r3, [r9]
  406bb8:	464c      	mov	r4, r9
  406bba:	b1eb      	cbz	r3, 406bf8 <_vfprintf_r+0xdc>
  406bbc:	2b25      	cmp	r3, #37	; 0x25
  406bbe:	d102      	bne.n	406bc6 <_vfprintf_r+0xaa>
  406bc0:	e01a      	b.n	406bf8 <_vfprintf_r+0xdc>
  406bc2:	2b25      	cmp	r3, #37	; 0x25
  406bc4:	d003      	beq.n	406bce <_vfprintf_r+0xb2>
  406bc6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406bca:	2b00      	cmp	r3, #0
  406bcc:	d1f9      	bne.n	406bc2 <_vfprintf_r+0xa6>
  406bce:	eba4 0509 	sub.w	r5, r4, r9
  406bd2:	b18d      	cbz	r5, 406bf8 <_vfprintf_r+0xdc>
  406bd4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406bd6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406bd8:	f8c8 9000 	str.w	r9, [r8]
  406bdc:	3301      	adds	r3, #1
  406bde:	442a      	add	r2, r5
  406be0:	2b07      	cmp	r3, #7
  406be2:	f8c8 5004 	str.w	r5, [r8, #4]
  406be6:	9225      	str	r2, [sp, #148]	; 0x94
  406be8:	9324      	str	r3, [sp, #144]	; 0x90
  406bea:	f300 8201 	bgt.w	406ff0 <_vfprintf_r+0x4d4>
  406bee:	f108 0808 	add.w	r8, r8, #8
  406bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406bf4:	442b      	add	r3, r5
  406bf6:	930b      	str	r3, [sp, #44]	; 0x2c
  406bf8:	7823      	ldrb	r3, [r4, #0]
  406bfa:	2b00      	cmp	r3, #0
  406bfc:	f000 83f0 	beq.w	4073e0 <_vfprintf_r+0x8c4>
  406c00:	2300      	movs	r3, #0
  406c02:	461a      	mov	r2, r3
  406c04:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  406c08:	4619      	mov	r1, r3
  406c0a:	930c      	str	r3, [sp, #48]	; 0x30
  406c0c:	469b      	mov	fp, r3
  406c0e:	7866      	ldrb	r6, [r4, #1]
  406c10:	f04f 33ff 	mov.w	r3, #4294967295
  406c14:	f104 0901 	add.w	r9, r4, #1
  406c18:	9309      	str	r3, [sp, #36]	; 0x24
  406c1a:	f109 0901 	add.w	r9, r9, #1
  406c1e:	f1a6 0320 	sub.w	r3, r6, #32
  406c22:	2b58      	cmp	r3, #88	; 0x58
  406c24:	f200 83bf 	bhi.w	4073a6 <_vfprintf_r+0x88a>
  406c28:	e8df f013 	tbh	[pc, r3, lsl #1]
  406c2c:	03bd02e0 	.word	0x03bd02e0
  406c30:	034f03bd 	.word	0x034f03bd
  406c34:	03bd03bd 	.word	0x03bd03bd
  406c38:	03bd03bd 	.word	0x03bd03bd
  406c3c:	03bd03bd 	.word	0x03bd03bd
  406c40:	03080354 	.word	0x03080354
  406c44:	021a03bd 	.word	0x021a03bd
  406c48:	03bd02e8 	.word	0x03bd02e8
  406c4c:	033a0303 	.word	0x033a0303
  406c50:	033a033a 	.word	0x033a033a
  406c54:	033a033a 	.word	0x033a033a
  406c58:	033a033a 	.word	0x033a033a
  406c5c:	033a033a 	.word	0x033a033a
  406c60:	03bd03bd 	.word	0x03bd03bd
  406c64:	03bd03bd 	.word	0x03bd03bd
  406c68:	03bd03bd 	.word	0x03bd03bd
  406c6c:	03bd03bd 	.word	0x03bd03bd
  406c70:	03bd03bd 	.word	0x03bd03bd
  406c74:	03620349 	.word	0x03620349
  406c78:	036203bd 	.word	0x036203bd
  406c7c:	03bd03bd 	.word	0x03bd03bd
  406c80:	03bd03bd 	.word	0x03bd03bd
  406c84:	03bd03a2 	.word	0x03bd03a2
  406c88:	006f03bd 	.word	0x006f03bd
  406c8c:	03bd03bd 	.word	0x03bd03bd
  406c90:	03bd03bd 	.word	0x03bd03bd
  406c94:	005903bd 	.word	0x005903bd
  406c98:	03bd03bd 	.word	0x03bd03bd
  406c9c:	03bd031e 	.word	0x03bd031e
  406ca0:	03bd03bd 	.word	0x03bd03bd
  406ca4:	03bd03bd 	.word	0x03bd03bd
  406ca8:	03bd03bd 	.word	0x03bd03bd
  406cac:	03bd03bd 	.word	0x03bd03bd
  406cb0:	032403bd 	.word	0x032403bd
  406cb4:	03620273 	.word	0x03620273
  406cb8:	03620362 	.word	0x03620362
  406cbc:	027302b7 	.word	0x027302b7
  406cc0:	03bd03bd 	.word	0x03bd03bd
  406cc4:	03bd02bc 	.word	0x03bd02bc
  406cc8:	007102c9 	.word	0x007102c9
  406ccc:	0247030d 	.word	0x0247030d
  406cd0:	025203bd 	.word	0x025203bd
  406cd4:	005b03bd 	.word	0x005b03bd
  406cd8:	03bd03bd 	.word	0x03bd03bd
  406cdc:	021f      	.short	0x021f
  406cde:	f04b 0b10 	orr.w	fp, fp, #16
  406ce2:	f01b 0f20 	tst.w	fp, #32
  406ce6:	f040 8353 	bne.w	407390 <_vfprintf_r+0x874>
  406cea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406cec:	f01b 0f10 	tst.w	fp, #16
  406cf0:	4613      	mov	r3, r2
  406cf2:	f040 85b4 	bne.w	40785e <_vfprintf_r+0xd42>
  406cf6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406cfa:	f000 85b0 	beq.w	40785e <_vfprintf_r+0xd42>
  406cfe:	8814      	ldrh	r4, [r2, #0]
  406d00:	3204      	adds	r2, #4
  406d02:	2500      	movs	r5, #0
  406d04:	2301      	movs	r3, #1
  406d06:	920e      	str	r2, [sp, #56]	; 0x38
  406d08:	e014      	b.n	406d34 <_vfprintf_r+0x218>
  406d0a:	f04b 0b10 	orr.w	fp, fp, #16
  406d0e:	f01b 0320 	ands.w	r3, fp, #32
  406d12:	f040 8332 	bne.w	40737a <_vfprintf_r+0x85e>
  406d16:	f01b 0210 	ands.w	r2, fp, #16
  406d1a:	f040 8589 	bne.w	407830 <_vfprintf_r+0xd14>
  406d1e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  406d22:	f000 8585 	beq.w	407830 <_vfprintf_r+0xd14>
  406d26:	990e      	ldr	r1, [sp, #56]	; 0x38
  406d28:	4613      	mov	r3, r2
  406d2a:	460a      	mov	r2, r1
  406d2c:	3204      	adds	r2, #4
  406d2e:	880c      	ldrh	r4, [r1, #0]
  406d30:	920e      	str	r2, [sp, #56]	; 0x38
  406d32:	2500      	movs	r5, #0
  406d34:	f04f 0a00 	mov.w	sl, #0
  406d38:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  406d3c:	9909      	ldr	r1, [sp, #36]	; 0x24
  406d3e:	1c4a      	adds	r2, r1, #1
  406d40:	f000 820b 	beq.w	40715a <_vfprintf_r+0x63e>
  406d44:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  406d48:	9206      	str	r2, [sp, #24]
  406d4a:	ea54 0205 	orrs.w	r2, r4, r5
  406d4e:	f040 820a 	bne.w	407166 <_vfprintf_r+0x64a>
  406d52:	2900      	cmp	r1, #0
  406d54:	f040 846f 	bne.w	407636 <_vfprintf_r+0xb1a>
  406d58:	2b00      	cmp	r3, #0
  406d5a:	f040 852d 	bne.w	4077b8 <_vfprintf_r+0xc9c>
  406d5e:	f01b 0301 	ands.w	r3, fp, #1
  406d62:	930d      	str	r3, [sp, #52]	; 0x34
  406d64:	f000 8668 	beq.w	407a38 <_vfprintf_r+0xf1c>
  406d68:	af40      	add	r7, sp, #256	; 0x100
  406d6a:	2330      	movs	r3, #48	; 0x30
  406d6c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  406d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406d72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406d74:	4293      	cmp	r3, r2
  406d76:	bfb8      	it	lt
  406d78:	4613      	movlt	r3, r2
  406d7a:	9307      	str	r3, [sp, #28]
  406d7c:	2300      	movs	r3, #0
  406d7e:	9310      	str	r3, [sp, #64]	; 0x40
  406d80:	f1ba 0f00 	cmp.w	sl, #0
  406d84:	d002      	beq.n	406d8c <_vfprintf_r+0x270>
  406d86:	9b07      	ldr	r3, [sp, #28]
  406d88:	3301      	adds	r3, #1
  406d8a:	9307      	str	r3, [sp, #28]
  406d8c:	9b06      	ldr	r3, [sp, #24]
  406d8e:	f013 0302 	ands.w	r3, r3, #2
  406d92:	930f      	str	r3, [sp, #60]	; 0x3c
  406d94:	d002      	beq.n	406d9c <_vfprintf_r+0x280>
  406d96:	9b07      	ldr	r3, [sp, #28]
  406d98:	3302      	adds	r3, #2
  406d9a:	9307      	str	r3, [sp, #28]
  406d9c:	9b06      	ldr	r3, [sp, #24]
  406d9e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  406da2:	f040 831b 	bne.w	4073dc <_vfprintf_r+0x8c0>
  406da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406da8:	9a07      	ldr	r2, [sp, #28]
  406daa:	eba3 0b02 	sub.w	fp, r3, r2
  406dae:	f1bb 0f00 	cmp.w	fp, #0
  406db2:	f340 8313 	ble.w	4073dc <_vfprintf_r+0x8c0>
  406db6:	f1bb 0f10 	cmp.w	fp, #16
  406dba:	9925      	ldr	r1, [sp, #148]	; 0x94
  406dbc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406dbe:	dd28      	ble.n	406e12 <_vfprintf_r+0x2f6>
  406dc0:	4643      	mov	r3, r8
  406dc2:	2410      	movs	r4, #16
  406dc4:	46a8      	mov	r8, r5
  406dc6:	f8dd a020 	ldr.w	sl, [sp, #32]
  406dca:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406dcc:	e006      	b.n	406ddc <_vfprintf_r+0x2c0>
  406dce:	f1ab 0b10 	sub.w	fp, fp, #16
  406dd2:	f1bb 0f10 	cmp.w	fp, #16
  406dd6:	f103 0308 	add.w	r3, r3, #8
  406dda:	dd18      	ble.n	406e0e <_vfprintf_r+0x2f2>
  406ddc:	3201      	adds	r2, #1
  406dde:	48b9      	ldr	r0, [pc, #740]	; (4070c4 <_vfprintf_r+0x5a8>)
  406de0:	9224      	str	r2, [sp, #144]	; 0x90
  406de2:	3110      	adds	r1, #16
  406de4:	2a07      	cmp	r2, #7
  406de6:	9125      	str	r1, [sp, #148]	; 0x94
  406de8:	e883 0011 	stmia.w	r3, {r0, r4}
  406dec:	ddef      	ble.n	406dce <_vfprintf_r+0x2b2>
  406dee:	aa23      	add	r2, sp, #140	; 0x8c
  406df0:	4629      	mov	r1, r5
  406df2:	4650      	mov	r0, sl
  406df4:	f003 fc3c 	bl	40a670 <__sprint_r>
  406df8:	2800      	cmp	r0, #0
  406dfa:	f040 836a 	bne.w	4074d2 <_vfprintf_r+0x9b6>
  406dfe:	f1ab 0b10 	sub.w	fp, fp, #16
  406e02:	f1bb 0f10 	cmp.w	fp, #16
  406e06:	9925      	ldr	r1, [sp, #148]	; 0x94
  406e08:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406e0a:	ab30      	add	r3, sp, #192	; 0xc0
  406e0c:	dce6      	bgt.n	406ddc <_vfprintf_r+0x2c0>
  406e0e:	4645      	mov	r5, r8
  406e10:	4698      	mov	r8, r3
  406e12:	3201      	adds	r2, #1
  406e14:	4bab      	ldr	r3, [pc, #684]	; (4070c4 <_vfprintf_r+0x5a8>)
  406e16:	9224      	str	r2, [sp, #144]	; 0x90
  406e18:	eb0b 0401 	add.w	r4, fp, r1
  406e1c:	2a07      	cmp	r2, #7
  406e1e:	9425      	str	r4, [sp, #148]	; 0x94
  406e20:	e888 0808 	stmia.w	r8, {r3, fp}
  406e24:	f300 84cd 	bgt.w	4077c2 <_vfprintf_r+0xca6>
  406e28:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  406e2c:	f108 0808 	add.w	r8, r8, #8
  406e30:	f1ba 0f00 	cmp.w	sl, #0
  406e34:	d00e      	beq.n	406e54 <_vfprintf_r+0x338>
  406e36:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406e38:	3301      	adds	r3, #1
  406e3a:	3401      	adds	r4, #1
  406e3c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  406e40:	2201      	movs	r2, #1
  406e42:	2b07      	cmp	r3, #7
  406e44:	9425      	str	r4, [sp, #148]	; 0x94
  406e46:	9324      	str	r3, [sp, #144]	; 0x90
  406e48:	e888 0006 	stmia.w	r8, {r1, r2}
  406e4c:	f300 840a 	bgt.w	407664 <_vfprintf_r+0xb48>
  406e50:	f108 0808 	add.w	r8, r8, #8
  406e54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406e56:	b16b      	cbz	r3, 406e74 <_vfprintf_r+0x358>
  406e58:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406e5a:	3301      	adds	r3, #1
  406e5c:	3402      	adds	r4, #2
  406e5e:	a91c      	add	r1, sp, #112	; 0x70
  406e60:	2202      	movs	r2, #2
  406e62:	2b07      	cmp	r3, #7
  406e64:	9425      	str	r4, [sp, #148]	; 0x94
  406e66:	9324      	str	r3, [sp, #144]	; 0x90
  406e68:	e888 0006 	stmia.w	r8, {r1, r2}
  406e6c:	f300 8406 	bgt.w	40767c <_vfprintf_r+0xb60>
  406e70:	f108 0808 	add.w	r8, r8, #8
  406e74:	2d80      	cmp	r5, #128	; 0x80
  406e76:	f000 832e 	beq.w	4074d6 <_vfprintf_r+0x9ba>
  406e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406e7e:	eba3 0a02 	sub.w	sl, r3, r2
  406e82:	f1ba 0f00 	cmp.w	sl, #0
  406e86:	dd3b      	ble.n	406f00 <_vfprintf_r+0x3e4>
  406e88:	f1ba 0f10 	cmp.w	sl, #16
  406e8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406e8e:	4d8e      	ldr	r5, [pc, #568]	; (4070c8 <_vfprintf_r+0x5ac>)
  406e90:	dd2b      	ble.n	406eea <_vfprintf_r+0x3ce>
  406e92:	4642      	mov	r2, r8
  406e94:	4621      	mov	r1, r4
  406e96:	46b0      	mov	r8, r6
  406e98:	f04f 0b10 	mov.w	fp, #16
  406e9c:	462e      	mov	r6, r5
  406e9e:	9c08      	ldr	r4, [sp, #32]
  406ea0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406ea2:	e006      	b.n	406eb2 <_vfprintf_r+0x396>
  406ea4:	f1aa 0a10 	sub.w	sl, sl, #16
  406ea8:	f1ba 0f10 	cmp.w	sl, #16
  406eac:	f102 0208 	add.w	r2, r2, #8
  406eb0:	dd17      	ble.n	406ee2 <_vfprintf_r+0x3c6>
  406eb2:	3301      	adds	r3, #1
  406eb4:	3110      	adds	r1, #16
  406eb6:	2b07      	cmp	r3, #7
  406eb8:	9125      	str	r1, [sp, #148]	; 0x94
  406eba:	9324      	str	r3, [sp, #144]	; 0x90
  406ebc:	e882 0840 	stmia.w	r2, {r6, fp}
  406ec0:	ddf0      	ble.n	406ea4 <_vfprintf_r+0x388>
  406ec2:	aa23      	add	r2, sp, #140	; 0x8c
  406ec4:	4629      	mov	r1, r5
  406ec6:	4620      	mov	r0, r4
  406ec8:	f003 fbd2 	bl	40a670 <__sprint_r>
  406ecc:	2800      	cmp	r0, #0
  406ece:	f040 8300 	bne.w	4074d2 <_vfprintf_r+0x9b6>
  406ed2:	f1aa 0a10 	sub.w	sl, sl, #16
  406ed6:	f1ba 0f10 	cmp.w	sl, #16
  406eda:	9925      	ldr	r1, [sp, #148]	; 0x94
  406edc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406ede:	aa30      	add	r2, sp, #192	; 0xc0
  406ee0:	dce7      	bgt.n	406eb2 <_vfprintf_r+0x396>
  406ee2:	4635      	mov	r5, r6
  406ee4:	460c      	mov	r4, r1
  406ee6:	4646      	mov	r6, r8
  406ee8:	4690      	mov	r8, r2
  406eea:	3301      	adds	r3, #1
  406eec:	4454      	add	r4, sl
  406eee:	2b07      	cmp	r3, #7
  406ef0:	9425      	str	r4, [sp, #148]	; 0x94
  406ef2:	9324      	str	r3, [sp, #144]	; 0x90
  406ef4:	e888 0420 	stmia.w	r8, {r5, sl}
  406ef8:	f300 83a9 	bgt.w	40764e <_vfprintf_r+0xb32>
  406efc:	f108 0808 	add.w	r8, r8, #8
  406f00:	9b06      	ldr	r3, [sp, #24]
  406f02:	05db      	lsls	r3, r3, #23
  406f04:	f100 8285 	bmi.w	407412 <_vfprintf_r+0x8f6>
  406f08:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406f0a:	990d      	ldr	r1, [sp, #52]	; 0x34
  406f0c:	f8c8 7000 	str.w	r7, [r8]
  406f10:	3301      	adds	r3, #1
  406f12:	440c      	add	r4, r1
  406f14:	2b07      	cmp	r3, #7
  406f16:	9425      	str	r4, [sp, #148]	; 0x94
  406f18:	f8c8 1004 	str.w	r1, [r8, #4]
  406f1c:	9324      	str	r3, [sp, #144]	; 0x90
  406f1e:	f300 8375 	bgt.w	40760c <_vfprintf_r+0xaf0>
  406f22:	f108 0808 	add.w	r8, r8, #8
  406f26:	9b06      	ldr	r3, [sp, #24]
  406f28:	0759      	lsls	r1, r3, #29
  406f2a:	d53b      	bpl.n	406fa4 <_vfprintf_r+0x488>
  406f2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406f2e:	9a07      	ldr	r2, [sp, #28]
  406f30:	1a9d      	subs	r5, r3, r2
  406f32:	2d00      	cmp	r5, #0
  406f34:	dd36      	ble.n	406fa4 <_vfprintf_r+0x488>
  406f36:	2d10      	cmp	r5, #16
  406f38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406f3a:	dd21      	ble.n	406f80 <_vfprintf_r+0x464>
  406f3c:	2610      	movs	r6, #16
  406f3e:	9f08      	ldr	r7, [sp, #32]
  406f40:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  406f44:	e004      	b.n	406f50 <_vfprintf_r+0x434>
  406f46:	3d10      	subs	r5, #16
  406f48:	2d10      	cmp	r5, #16
  406f4a:	f108 0808 	add.w	r8, r8, #8
  406f4e:	dd17      	ble.n	406f80 <_vfprintf_r+0x464>
  406f50:	3301      	adds	r3, #1
  406f52:	4a5c      	ldr	r2, [pc, #368]	; (4070c4 <_vfprintf_r+0x5a8>)
  406f54:	9324      	str	r3, [sp, #144]	; 0x90
  406f56:	3410      	adds	r4, #16
  406f58:	2b07      	cmp	r3, #7
  406f5a:	9425      	str	r4, [sp, #148]	; 0x94
  406f5c:	e888 0044 	stmia.w	r8, {r2, r6}
  406f60:	ddf1      	ble.n	406f46 <_vfprintf_r+0x42a>
  406f62:	aa23      	add	r2, sp, #140	; 0x8c
  406f64:	4651      	mov	r1, sl
  406f66:	4638      	mov	r0, r7
  406f68:	f003 fb82 	bl	40a670 <__sprint_r>
  406f6c:	2800      	cmp	r0, #0
  406f6e:	f040 823f 	bne.w	4073f0 <_vfprintf_r+0x8d4>
  406f72:	3d10      	subs	r5, #16
  406f74:	2d10      	cmp	r5, #16
  406f76:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406f78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406f7a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  406f7e:	dce7      	bgt.n	406f50 <_vfprintf_r+0x434>
  406f80:	3301      	adds	r3, #1
  406f82:	4a50      	ldr	r2, [pc, #320]	; (4070c4 <_vfprintf_r+0x5a8>)
  406f84:	9324      	str	r3, [sp, #144]	; 0x90
  406f86:	442c      	add	r4, r5
  406f88:	2b07      	cmp	r3, #7
  406f8a:	9425      	str	r4, [sp, #148]	; 0x94
  406f8c:	e888 0024 	stmia.w	r8, {r2, r5}
  406f90:	dd08      	ble.n	406fa4 <_vfprintf_r+0x488>
  406f92:	aa23      	add	r2, sp, #140	; 0x8c
  406f94:	990a      	ldr	r1, [sp, #40]	; 0x28
  406f96:	9808      	ldr	r0, [sp, #32]
  406f98:	f003 fb6a 	bl	40a670 <__sprint_r>
  406f9c:	2800      	cmp	r0, #0
  406f9e:	f040 8347 	bne.w	407630 <_vfprintf_r+0xb14>
  406fa2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406fa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406fa8:	9907      	ldr	r1, [sp, #28]
  406faa:	428a      	cmp	r2, r1
  406fac:	bfac      	ite	ge
  406fae:	189b      	addge	r3, r3, r2
  406fb0:	185b      	addlt	r3, r3, r1
  406fb2:	930b      	str	r3, [sp, #44]	; 0x2c
  406fb4:	2c00      	cmp	r4, #0
  406fb6:	f040 8333 	bne.w	407620 <_vfprintf_r+0xb04>
  406fba:	2300      	movs	r3, #0
  406fbc:	9324      	str	r3, [sp, #144]	; 0x90
  406fbe:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  406fc2:	e5f7      	b.n	406bb4 <_vfprintf_r+0x98>
  406fc4:	4651      	mov	r1, sl
  406fc6:	9808      	ldr	r0, [sp, #32]
  406fc8:	f001 f896 	bl	4080f8 <__swsetup_r>
  406fcc:	2800      	cmp	r0, #0
  406fce:	d038      	beq.n	407042 <_vfprintf_r+0x526>
  406fd0:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  406fd4:	07dd      	lsls	r5, r3, #31
  406fd6:	d404      	bmi.n	406fe2 <_vfprintf_r+0x4c6>
  406fd8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  406fdc:	059c      	lsls	r4, r3, #22
  406fde:	f140 85ca 	bpl.w	407b76 <_vfprintf_r+0x105a>
  406fe2:	f04f 33ff 	mov.w	r3, #4294967295
  406fe6:	930b      	str	r3, [sp, #44]	; 0x2c
  406fe8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406fea:	b041      	add	sp, #260	; 0x104
  406fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ff0:	aa23      	add	r2, sp, #140	; 0x8c
  406ff2:	990a      	ldr	r1, [sp, #40]	; 0x28
  406ff4:	9808      	ldr	r0, [sp, #32]
  406ff6:	f003 fb3b 	bl	40a670 <__sprint_r>
  406ffa:	2800      	cmp	r0, #0
  406ffc:	f040 8318 	bne.w	407630 <_vfprintf_r+0xb14>
  407000:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407004:	e5f5      	b.n	406bf2 <_vfprintf_r+0xd6>
  407006:	9808      	ldr	r0, [sp, #32]
  407008:	f002 f9a0 	bl	40934c <__sinit>
  40700c:	e59c      	b.n	406b48 <_vfprintf_r+0x2c>
  40700e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  407012:	2a00      	cmp	r2, #0
  407014:	f6ff adbd 	blt.w	406b92 <_vfprintf_r+0x76>
  407018:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  40701c:	07d0      	lsls	r0, r2, #31
  40701e:	d405      	bmi.n	40702c <_vfprintf_r+0x510>
  407020:	0599      	lsls	r1, r3, #22
  407022:	d403      	bmi.n	40702c <_vfprintf_r+0x510>
  407024:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407028:	f002 fcce 	bl	4099c8 <__retarget_lock_release_recursive>
  40702c:	462b      	mov	r3, r5
  40702e:	464a      	mov	r2, r9
  407030:	4651      	mov	r1, sl
  407032:	9808      	ldr	r0, [sp, #32]
  407034:	f001 f81e 	bl	408074 <__sbprintf>
  407038:	900b      	str	r0, [sp, #44]	; 0x2c
  40703a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40703c:	b041      	add	sp, #260	; 0x104
  40703e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407042:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407046:	e59f      	b.n	406b88 <_vfprintf_r+0x6c>
  407048:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40704c:	f002 fcba 	bl	4099c4 <__retarget_lock_acquire_recursive>
  407050:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  407054:	b293      	uxth	r3, r2
  407056:	e582      	b.n	406b5e <_vfprintf_r+0x42>
  407058:	980c      	ldr	r0, [sp, #48]	; 0x30
  40705a:	930e      	str	r3, [sp, #56]	; 0x38
  40705c:	4240      	negs	r0, r0
  40705e:	900c      	str	r0, [sp, #48]	; 0x30
  407060:	f04b 0b04 	orr.w	fp, fp, #4
  407064:	f899 6000 	ldrb.w	r6, [r9]
  407068:	e5d7      	b.n	406c1a <_vfprintf_r+0xfe>
  40706a:	2a00      	cmp	r2, #0
  40706c:	f040 87df 	bne.w	40802e <_vfprintf_r+0x1512>
  407070:	4b16      	ldr	r3, [pc, #88]	; (4070cc <_vfprintf_r+0x5b0>)
  407072:	9318      	str	r3, [sp, #96]	; 0x60
  407074:	f01b 0f20 	tst.w	fp, #32
  407078:	f040 84b9 	bne.w	4079ee <_vfprintf_r+0xed2>
  40707c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40707e:	f01b 0f10 	tst.w	fp, #16
  407082:	4613      	mov	r3, r2
  407084:	f040 83dc 	bne.w	407840 <_vfprintf_r+0xd24>
  407088:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40708c:	f000 83d8 	beq.w	407840 <_vfprintf_r+0xd24>
  407090:	3304      	adds	r3, #4
  407092:	8814      	ldrh	r4, [r2, #0]
  407094:	930e      	str	r3, [sp, #56]	; 0x38
  407096:	2500      	movs	r5, #0
  407098:	f01b 0f01 	tst.w	fp, #1
  40709c:	f000 8322 	beq.w	4076e4 <_vfprintf_r+0xbc8>
  4070a0:	ea54 0305 	orrs.w	r3, r4, r5
  4070a4:	f000 831e 	beq.w	4076e4 <_vfprintf_r+0xbc8>
  4070a8:	2330      	movs	r3, #48	; 0x30
  4070aa:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4070ae:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  4070b2:	f04b 0b02 	orr.w	fp, fp, #2
  4070b6:	2302      	movs	r3, #2
  4070b8:	e63c      	b.n	406d34 <_vfprintf_r+0x218>
  4070ba:	f04b 0b20 	orr.w	fp, fp, #32
  4070be:	f899 6000 	ldrb.w	r6, [r9]
  4070c2:	e5aa      	b.n	406c1a <_vfprintf_r+0xfe>
  4070c4:	0040b5e4 	.word	0x0040b5e4
  4070c8:	0040b5f4 	.word	0x0040b5f4
  4070cc:	0040b5c4 	.word	0x0040b5c4
  4070d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4070d2:	6817      	ldr	r7, [r2, #0]
  4070d4:	2400      	movs	r4, #0
  4070d6:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4070da:	1d15      	adds	r5, r2, #4
  4070dc:	2f00      	cmp	r7, #0
  4070de:	f000 864e 	beq.w	407d7e <_vfprintf_r+0x1262>
  4070e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4070e4:	1c53      	adds	r3, r2, #1
  4070e6:	f000 85cc 	beq.w	407c82 <_vfprintf_r+0x1166>
  4070ea:	4621      	mov	r1, r4
  4070ec:	4638      	mov	r0, r7
  4070ee:	f002 fce7 	bl	409ac0 <memchr>
  4070f2:	2800      	cmp	r0, #0
  4070f4:	f000 8697 	beq.w	407e26 <_vfprintf_r+0x130a>
  4070f8:	1bc3      	subs	r3, r0, r7
  4070fa:	930d      	str	r3, [sp, #52]	; 0x34
  4070fc:	9409      	str	r4, [sp, #36]	; 0x24
  4070fe:	950e      	str	r5, [sp, #56]	; 0x38
  407100:	f8cd b018 	str.w	fp, [sp, #24]
  407104:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407108:	9307      	str	r3, [sp, #28]
  40710a:	9410      	str	r4, [sp, #64]	; 0x40
  40710c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407110:	e636      	b.n	406d80 <_vfprintf_r+0x264>
  407112:	2a00      	cmp	r2, #0
  407114:	f040 8796 	bne.w	408044 <_vfprintf_r+0x1528>
  407118:	f01b 0f20 	tst.w	fp, #32
  40711c:	f040 845a 	bne.w	4079d4 <_vfprintf_r+0xeb8>
  407120:	f01b 0f10 	tst.w	fp, #16
  407124:	f040 83a2 	bne.w	40786c <_vfprintf_r+0xd50>
  407128:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40712c:	f000 839e 	beq.w	40786c <_vfprintf_r+0xd50>
  407130:	990e      	ldr	r1, [sp, #56]	; 0x38
  407132:	f9b1 4000 	ldrsh.w	r4, [r1]
  407136:	3104      	adds	r1, #4
  407138:	17e5      	asrs	r5, r4, #31
  40713a:	4622      	mov	r2, r4
  40713c:	462b      	mov	r3, r5
  40713e:	910e      	str	r1, [sp, #56]	; 0x38
  407140:	2a00      	cmp	r2, #0
  407142:	f173 0300 	sbcs.w	r3, r3, #0
  407146:	f2c0 8487 	blt.w	407a58 <_vfprintf_r+0xf3c>
  40714a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40714c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407150:	1c4a      	adds	r2, r1, #1
  407152:	f04f 0301 	mov.w	r3, #1
  407156:	f47f adf5 	bne.w	406d44 <_vfprintf_r+0x228>
  40715a:	ea54 0205 	orrs.w	r2, r4, r5
  40715e:	f000 826c 	beq.w	40763a <_vfprintf_r+0xb1e>
  407162:	f8cd b018 	str.w	fp, [sp, #24]
  407166:	2b01      	cmp	r3, #1
  407168:	f000 8308 	beq.w	40777c <_vfprintf_r+0xc60>
  40716c:	2b02      	cmp	r3, #2
  40716e:	f040 8295 	bne.w	40769c <_vfprintf_r+0xb80>
  407172:	9818      	ldr	r0, [sp, #96]	; 0x60
  407174:	af30      	add	r7, sp, #192	; 0xc0
  407176:	0923      	lsrs	r3, r4, #4
  407178:	f004 010f 	and.w	r1, r4, #15
  40717c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407180:	092a      	lsrs	r2, r5, #4
  407182:	461c      	mov	r4, r3
  407184:	4615      	mov	r5, r2
  407186:	5c43      	ldrb	r3, [r0, r1]
  407188:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40718c:	ea54 0305 	orrs.w	r3, r4, r5
  407190:	d1f1      	bne.n	407176 <_vfprintf_r+0x65a>
  407192:	ab30      	add	r3, sp, #192	; 0xc0
  407194:	1bdb      	subs	r3, r3, r7
  407196:	930d      	str	r3, [sp, #52]	; 0x34
  407198:	e5ea      	b.n	406d70 <_vfprintf_r+0x254>
  40719a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40719e:	f899 6000 	ldrb.w	r6, [r9]
  4071a2:	e53a      	b.n	406c1a <_vfprintf_r+0xfe>
  4071a4:	f899 6000 	ldrb.w	r6, [r9]
  4071a8:	2e6c      	cmp	r6, #108	; 0x6c
  4071aa:	bf03      	ittte	eq
  4071ac:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  4071b0:	f04b 0b20 	orreq.w	fp, fp, #32
  4071b4:	f109 0901 	addeq.w	r9, r9, #1
  4071b8:	f04b 0b10 	orrne.w	fp, fp, #16
  4071bc:	e52d      	b.n	406c1a <_vfprintf_r+0xfe>
  4071be:	2a00      	cmp	r2, #0
  4071c0:	f040 874c 	bne.w	40805c <_vfprintf_r+0x1540>
  4071c4:	f01b 0f20 	tst.w	fp, #32
  4071c8:	f040 853f 	bne.w	407c4a <_vfprintf_r+0x112e>
  4071cc:	f01b 0f10 	tst.w	fp, #16
  4071d0:	f040 80fc 	bne.w	4073cc <_vfprintf_r+0x8b0>
  4071d4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4071d8:	f000 80f8 	beq.w	4073cc <_vfprintf_r+0x8b0>
  4071dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4071de:	6813      	ldr	r3, [r2, #0]
  4071e0:	3204      	adds	r2, #4
  4071e2:	920e      	str	r2, [sp, #56]	; 0x38
  4071e4:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4071e8:	801a      	strh	r2, [r3, #0]
  4071ea:	e4e3      	b.n	406bb4 <_vfprintf_r+0x98>
  4071ec:	f899 6000 	ldrb.w	r6, [r9]
  4071f0:	2900      	cmp	r1, #0
  4071f2:	f47f ad12 	bne.w	406c1a <_vfprintf_r+0xfe>
  4071f6:	2201      	movs	r2, #1
  4071f8:	2120      	movs	r1, #32
  4071fa:	e50e      	b.n	406c1a <_vfprintf_r+0xfe>
  4071fc:	f899 6000 	ldrb.w	r6, [r9]
  407200:	2e2a      	cmp	r6, #42	; 0x2a
  407202:	f109 0001 	add.w	r0, r9, #1
  407206:	f000 86f1 	beq.w	407fec <_vfprintf_r+0x14d0>
  40720a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40720e:	2b09      	cmp	r3, #9
  407210:	4681      	mov	r9, r0
  407212:	bf98      	it	ls
  407214:	2000      	movls	r0, #0
  407216:	f200 863d 	bhi.w	407e94 <_vfprintf_r+0x1378>
  40721a:	f819 6b01 	ldrb.w	r6, [r9], #1
  40721e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  407222:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407226:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40722a:	2b09      	cmp	r3, #9
  40722c:	d9f5      	bls.n	40721a <_vfprintf_r+0x6fe>
  40722e:	9009      	str	r0, [sp, #36]	; 0x24
  407230:	e4f5      	b.n	406c1e <_vfprintf_r+0x102>
  407232:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  407236:	f899 6000 	ldrb.w	r6, [r9]
  40723a:	e4ee      	b.n	406c1a <_vfprintf_r+0xfe>
  40723c:	f899 6000 	ldrb.w	r6, [r9]
  407240:	2201      	movs	r2, #1
  407242:	212b      	movs	r1, #43	; 0x2b
  407244:	e4e9      	b.n	406c1a <_vfprintf_r+0xfe>
  407246:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407248:	4bae      	ldr	r3, [pc, #696]	; (407504 <_vfprintf_r+0x9e8>)
  40724a:	6814      	ldr	r4, [r2, #0]
  40724c:	9318      	str	r3, [sp, #96]	; 0x60
  40724e:	2678      	movs	r6, #120	; 0x78
  407250:	2330      	movs	r3, #48	; 0x30
  407252:	3204      	adds	r2, #4
  407254:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  407258:	f04b 0b02 	orr.w	fp, fp, #2
  40725c:	920e      	str	r2, [sp, #56]	; 0x38
  40725e:	2500      	movs	r5, #0
  407260:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407264:	2302      	movs	r3, #2
  407266:	e565      	b.n	406d34 <_vfprintf_r+0x218>
  407268:	2a00      	cmp	r2, #0
  40726a:	f040 86e4 	bne.w	408036 <_vfprintf_r+0x151a>
  40726e:	4ba6      	ldr	r3, [pc, #664]	; (407508 <_vfprintf_r+0x9ec>)
  407270:	9318      	str	r3, [sp, #96]	; 0x60
  407272:	e6ff      	b.n	407074 <_vfprintf_r+0x558>
  407274:	990e      	ldr	r1, [sp, #56]	; 0x38
  407276:	f8cd b018 	str.w	fp, [sp, #24]
  40727a:	680a      	ldr	r2, [r1, #0]
  40727c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  407280:	2300      	movs	r3, #0
  407282:	460a      	mov	r2, r1
  407284:	469a      	mov	sl, r3
  407286:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40728a:	3204      	adds	r2, #4
  40728c:	2301      	movs	r3, #1
  40728e:	9307      	str	r3, [sp, #28]
  407290:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  407294:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  407298:	920e      	str	r2, [sp, #56]	; 0x38
  40729a:	930d      	str	r3, [sp, #52]	; 0x34
  40729c:	af26      	add	r7, sp, #152	; 0x98
  40729e:	e575      	b.n	406d8c <_vfprintf_r+0x270>
  4072a0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  4072a4:	2000      	movs	r0, #0
  4072a6:	f819 6b01 	ldrb.w	r6, [r9], #1
  4072aa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4072ae:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  4072b2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  4072b6:	2b09      	cmp	r3, #9
  4072b8:	d9f5      	bls.n	4072a6 <_vfprintf_r+0x78a>
  4072ba:	900c      	str	r0, [sp, #48]	; 0x30
  4072bc:	e4af      	b.n	406c1e <_vfprintf_r+0x102>
  4072be:	2a00      	cmp	r2, #0
  4072c0:	f040 86c8 	bne.w	408054 <_vfprintf_r+0x1538>
  4072c4:	f04b 0b10 	orr.w	fp, fp, #16
  4072c8:	e726      	b.n	407118 <_vfprintf_r+0x5fc>
  4072ca:	f04b 0b01 	orr.w	fp, fp, #1
  4072ce:	f899 6000 	ldrb.w	r6, [r9]
  4072d2:	e4a2      	b.n	406c1a <_vfprintf_r+0xfe>
  4072d4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4072d6:	6823      	ldr	r3, [r4, #0]
  4072d8:	930c      	str	r3, [sp, #48]	; 0x30
  4072da:	4618      	mov	r0, r3
  4072dc:	2800      	cmp	r0, #0
  4072de:	4623      	mov	r3, r4
  4072e0:	f103 0304 	add.w	r3, r3, #4
  4072e4:	f6ff aeb8 	blt.w	407058 <_vfprintf_r+0x53c>
  4072e8:	930e      	str	r3, [sp, #56]	; 0x38
  4072ea:	f899 6000 	ldrb.w	r6, [r9]
  4072ee:	e494      	b.n	406c1a <_vfprintf_r+0xfe>
  4072f0:	2a00      	cmp	r2, #0
  4072f2:	f040 86b7 	bne.w	408064 <_vfprintf_r+0x1548>
  4072f6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4072f8:	3507      	adds	r5, #7
  4072fa:	f025 0307 	bic.w	r3, r5, #7
  4072fe:	f103 0208 	add.w	r2, r3, #8
  407302:	920e      	str	r2, [sp, #56]	; 0x38
  407304:	681a      	ldr	r2, [r3, #0]
  407306:	9213      	str	r2, [sp, #76]	; 0x4c
  407308:	685b      	ldr	r3, [r3, #4]
  40730a:	9312      	str	r3, [sp, #72]	; 0x48
  40730c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40730e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  407310:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  407314:	4628      	mov	r0, r5
  407316:	4621      	mov	r1, r4
  407318:	f04f 32ff 	mov.w	r2, #4294967295
  40731c:	4b7b      	ldr	r3, [pc, #492]	; (40750c <_vfprintf_r+0x9f0>)
  40731e:	f003 fcdf 	bl	40ace0 <__aeabi_dcmpun>
  407322:	2800      	cmp	r0, #0
  407324:	f040 83a2 	bne.w	407a6c <_vfprintf_r+0xf50>
  407328:	4628      	mov	r0, r5
  40732a:	4621      	mov	r1, r4
  40732c:	f04f 32ff 	mov.w	r2, #4294967295
  407330:	4b76      	ldr	r3, [pc, #472]	; (40750c <_vfprintf_r+0x9f0>)
  407332:	f003 fcb7 	bl	40aca4 <__aeabi_dcmple>
  407336:	2800      	cmp	r0, #0
  407338:	f040 8398 	bne.w	407a6c <_vfprintf_r+0xf50>
  40733c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40733e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407340:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407342:	9912      	ldr	r1, [sp, #72]	; 0x48
  407344:	f003 fca4 	bl	40ac90 <__aeabi_dcmplt>
  407348:	2800      	cmp	r0, #0
  40734a:	f040 8435 	bne.w	407bb8 <_vfprintf_r+0x109c>
  40734e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407352:	4f6f      	ldr	r7, [pc, #444]	; (407510 <_vfprintf_r+0x9f4>)
  407354:	4b6f      	ldr	r3, [pc, #444]	; (407514 <_vfprintf_r+0x9f8>)
  407356:	2203      	movs	r2, #3
  407358:	2100      	movs	r1, #0
  40735a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40735e:	9207      	str	r2, [sp, #28]
  407360:	9109      	str	r1, [sp, #36]	; 0x24
  407362:	9006      	str	r0, [sp, #24]
  407364:	2e47      	cmp	r6, #71	; 0x47
  407366:	bfd8      	it	le
  407368:	461f      	movle	r7, r3
  40736a:	920d      	str	r2, [sp, #52]	; 0x34
  40736c:	9110      	str	r1, [sp, #64]	; 0x40
  40736e:	e507      	b.n	406d80 <_vfprintf_r+0x264>
  407370:	f04b 0b08 	orr.w	fp, fp, #8
  407374:	f899 6000 	ldrb.w	r6, [r9]
  407378:	e44f      	b.n	406c1a <_vfprintf_r+0xfe>
  40737a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40737c:	3507      	adds	r5, #7
  40737e:	f025 0307 	bic.w	r3, r5, #7
  407382:	f103 0208 	add.w	r2, r3, #8
  407386:	e9d3 4500 	ldrd	r4, r5, [r3]
  40738a:	920e      	str	r2, [sp, #56]	; 0x38
  40738c:	2300      	movs	r3, #0
  40738e:	e4d1      	b.n	406d34 <_vfprintf_r+0x218>
  407390:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407392:	3507      	adds	r5, #7
  407394:	f025 0307 	bic.w	r3, r5, #7
  407398:	f103 0208 	add.w	r2, r3, #8
  40739c:	e9d3 4500 	ldrd	r4, r5, [r3]
  4073a0:	920e      	str	r2, [sp, #56]	; 0x38
  4073a2:	2301      	movs	r3, #1
  4073a4:	e4c6      	b.n	406d34 <_vfprintf_r+0x218>
  4073a6:	2a00      	cmp	r2, #0
  4073a8:	f040 8650 	bne.w	40804c <_vfprintf_r+0x1530>
  4073ac:	b1c6      	cbz	r6, 4073e0 <_vfprintf_r+0x8c4>
  4073ae:	2300      	movs	r3, #0
  4073b0:	2201      	movs	r2, #1
  4073b2:	469a      	mov	sl, r3
  4073b4:	9207      	str	r2, [sp, #28]
  4073b6:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  4073ba:	f8cd b018 	str.w	fp, [sp, #24]
  4073be:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4073c2:	9309      	str	r3, [sp, #36]	; 0x24
  4073c4:	9310      	str	r3, [sp, #64]	; 0x40
  4073c6:	920d      	str	r2, [sp, #52]	; 0x34
  4073c8:	af26      	add	r7, sp, #152	; 0x98
  4073ca:	e4df      	b.n	406d8c <_vfprintf_r+0x270>
  4073cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4073ce:	6813      	ldr	r3, [r2, #0]
  4073d0:	3204      	adds	r2, #4
  4073d2:	920e      	str	r2, [sp, #56]	; 0x38
  4073d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4073d6:	601a      	str	r2, [r3, #0]
  4073d8:	f7ff bbec 	b.w	406bb4 <_vfprintf_r+0x98>
  4073dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4073de:	e527      	b.n	406e30 <_vfprintf_r+0x314>
  4073e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4073e2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4073e6:	2b00      	cmp	r3, #0
  4073e8:	f040 8594 	bne.w	407f14 <_vfprintf_r+0x13f8>
  4073ec:	2300      	movs	r3, #0
  4073ee:	9324      	str	r3, [sp, #144]	; 0x90
  4073f0:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4073f4:	f013 0f01 	tst.w	r3, #1
  4073f8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4073fc:	d102      	bne.n	407404 <_vfprintf_r+0x8e8>
  4073fe:	059a      	lsls	r2, r3, #22
  407400:	f140 8249 	bpl.w	407896 <_vfprintf_r+0xd7a>
  407404:	065b      	lsls	r3, r3, #25
  407406:	f53f adec 	bmi.w	406fe2 <_vfprintf_r+0x4c6>
  40740a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40740c:	b041      	add	sp, #260	; 0x104
  40740e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407412:	2e65      	cmp	r6, #101	; 0x65
  407414:	f340 80b2 	ble.w	40757c <_vfprintf_r+0xa60>
  407418:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40741a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40741c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40741e:	9912      	ldr	r1, [sp, #72]	; 0x48
  407420:	f003 fc2c 	bl	40ac7c <__aeabi_dcmpeq>
  407424:	2800      	cmp	r0, #0
  407426:	f000 8160 	beq.w	4076ea <_vfprintf_r+0xbce>
  40742a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40742c:	4a3a      	ldr	r2, [pc, #232]	; (407518 <_vfprintf_r+0x9fc>)
  40742e:	f8c8 2000 	str.w	r2, [r8]
  407432:	3301      	adds	r3, #1
  407434:	3401      	adds	r4, #1
  407436:	2201      	movs	r2, #1
  407438:	2b07      	cmp	r3, #7
  40743a:	9425      	str	r4, [sp, #148]	; 0x94
  40743c:	9324      	str	r3, [sp, #144]	; 0x90
  40743e:	f8c8 2004 	str.w	r2, [r8, #4]
  407442:	f300 83bf 	bgt.w	407bc4 <_vfprintf_r+0x10a8>
  407446:	f108 0808 	add.w	r8, r8, #8
  40744a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40744c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40744e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407450:	4293      	cmp	r3, r2
  407452:	db03      	blt.n	40745c <_vfprintf_r+0x940>
  407454:	9b06      	ldr	r3, [sp, #24]
  407456:	07df      	lsls	r7, r3, #31
  407458:	f57f ad65 	bpl.w	406f26 <_vfprintf_r+0x40a>
  40745c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40745e:	9914      	ldr	r1, [sp, #80]	; 0x50
  407460:	9a15      	ldr	r2, [sp, #84]	; 0x54
  407462:	f8c8 2000 	str.w	r2, [r8]
  407466:	3301      	adds	r3, #1
  407468:	440c      	add	r4, r1
  40746a:	2b07      	cmp	r3, #7
  40746c:	f8c8 1004 	str.w	r1, [r8, #4]
  407470:	9425      	str	r4, [sp, #148]	; 0x94
  407472:	9324      	str	r3, [sp, #144]	; 0x90
  407474:	f300 83f8 	bgt.w	407c68 <_vfprintf_r+0x114c>
  407478:	f108 0808 	add.w	r8, r8, #8
  40747c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40747e:	1e5e      	subs	r6, r3, #1
  407480:	2e00      	cmp	r6, #0
  407482:	f77f ad50 	ble.w	406f26 <_vfprintf_r+0x40a>
  407486:	2e10      	cmp	r6, #16
  407488:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40748a:	4d24      	ldr	r5, [pc, #144]	; (40751c <_vfprintf_r+0xa00>)
  40748c:	f340 81dd 	ble.w	40784a <_vfprintf_r+0xd2e>
  407490:	2710      	movs	r7, #16
  407492:	f8dd a020 	ldr.w	sl, [sp, #32]
  407496:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40749a:	e005      	b.n	4074a8 <_vfprintf_r+0x98c>
  40749c:	f108 0808 	add.w	r8, r8, #8
  4074a0:	3e10      	subs	r6, #16
  4074a2:	2e10      	cmp	r6, #16
  4074a4:	f340 81d1 	ble.w	40784a <_vfprintf_r+0xd2e>
  4074a8:	3301      	adds	r3, #1
  4074aa:	3410      	adds	r4, #16
  4074ac:	2b07      	cmp	r3, #7
  4074ae:	9425      	str	r4, [sp, #148]	; 0x94
  4074b0:	9324      	str	r3, [sp, #144]	; 0x90
  4074b2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4074b6:	ddf1      	ble.n	40749c <_vfprintf_r+0x980>
  4074b8:	aa23      	add	r2, sp, #140	; 0x8c
  4074ba:	4659      	mov	r1, fp
  4074bc:	4650      	mov	r0, sl
  4074be:	f003 f8d7 	bl	40a670 <__sprint_r>
  4074c2:	2800      	cmp	r0, #0
  4074c4:	f040 83cd 	bne.w	407c62 <_vfprintf_r+0x1146>
  4074c8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4074ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4074cc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4074d0:	e7e6      	b.n	4074a0 <_vfprintf_r+0x984>
  4074d2:	46aa      	mov	sl, r5
  4074d4:	e78c      	b.n	4073f0 <_vfprintf_r+0x8d4>
  4074d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4074d8:	9a07      	ldr	r2, [sp, #28]
  4074da:	eba3 0a02 	sub.w	sl, r3, r2
  4074de:	f1ba 0f00 	cmp.w	sl, #0
  4074e2:	f77f acca 	ble.w	406e7a <_vfprintf_r+0x35e>
  4074e6:	f1ba 0f10 	cmp.w	sl, #16
  4074ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4074ec:	4d0b      	ldr	r5, [pc, #44]	; (40751c <_vfprintf_r+0xa00>)
  4074ee:	dd39      	ble.n	407564 <_vfprintf_r+0xa48>
  4074f0:	4642      	mov	r2, r8
  4074f2:	4621      	mov	r1, r4
  4074f4:	46b0      	mov	r8, r6
  4074f6:	f04f 0b10 	mov.w	fp, #16
  4074fa:	462e      	mov	r6, r5
  4074fc:	9c08      	ldr	r4, [sp, #32]
  4074fe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407500:	e015      	b.n	40752e <_vfprintf_r+0xa12>
  407502:	bf00      	nop
  407504:	0040b5c4 	.word	0x0040b5c4
  407508:	0040b5b0 	.word	0x0040b5b0
  40750c:	7fefffff 	.word	0x7fefffff
  407510:	0040b5a4 	.word	0x0040b5a4
  407514:	0040b5a0 	.word	0x0040b5a0
  407518:	0040b5e0 	.word	0x0040b5e0
  40751c:	0040b5f4 	.word	0x0040b5f4
  407520:	f1aa 0a10 	sub.w	sl, sl, #16
  407524:	f1ba 0f10 	cmp.w	sl, #16
  407528:	f102 0208 	add.w	r2, r2, #8
  40752c:	dd16      	ble.n	40755c <_vfprintf_r+0xa40>
  40752e:	3301      	adds	r3, #1
  407530:	3110      	adds	r1, #16
  407532:	2b07      	cmp	r3, #7
  407534:	9125      	str	r1, [sp, #148]	; 0x94
  407536:	9324      	str	r3, [sp, #144]	; 0x90
  407538:	e882 0840 	stmia.w	r2, {r6, fp}
  40753c:	ddf0      	ble.n	407520 <_vfprintf_r+0xa04>
  40753e:	aa23      	add	r2, sp, #140	; 0x8c
  407540:	4629      	mov	r1, r5
  407542:	4620      	mov	r0, r4
  407544:	f003 f894 	bl	40a670 <__sprint_r>
  407548:	2800      	cmp	r0, #0
  40754a:	d1c2      	bne.n	4074d2 <_vfprintf_r+0x9b6>
  40754c:	f1aa 0a10 	sub.w	sl, sl, #16
  407550:	f1ba 0f10 	cmp.w	sl, #16
  407554:	9925      	ldr	r1, [sp, #148]	; 0x94
  407556:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407558:	aa30      	add	r2, sp, #192	; 0xc0
  40755a:	dce8      	bgt.n	40752e <_vfprintf_r+0xa12>
  40755c:	4635      	mov	r5, r6
  40755e:	460c      	mov	r4, r1
  407560:	4646      	mov	r6, r8
  407562:	4690      	mov	r8, r2
  407564:	3301      	adds	r3, #1
  407566:	4454      	add	r4, sl
  407568:	2b07      	cmp	r3, #7
  40756a:	9425      	str	r4, [sp, #148]	; 0x94
  40756c:	9324      	str	r3, [sp, #144]	; 0x90
  40756e:	e888 0420 	stmia.w	r8, {r5, sl}
  407572:	f300 8264 	bgt.w	407a3e <_vfprintf_r+0xf22>
  407576:	f108 0808 	add.w	r8, r8, #8
  40757a:	e47e      	b.n	406e7a <_vfprintf_r+0x35e>
  40757c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40757e:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407580:	2b01      	cmp	r3, #1
  407582:	f340 81fd 	ble.w	407980 <_vfprintf_r+0xe64>
  407586:	3601      	adds	r6, #1
  407588:	3401      	adds	r4, #1
  40758a:	2301      	movs	r3, #1
  40758c:	2e07      	cmp	r6, #7
  40758e:	9425      	str	r4, [sp, #148]	; 0x94
  407590:	9624      	str	r6, [sp, #144]	; 0x90
  407592:	f8c8 7000 	str.w	r7, [r8]
  407596:	f8c8 3004 	str.w	r3, [r8, #4]
  40759a:	f300 820e 	bgt.w	4079ba <_vfprintf_r+0xe9e>
  40759e:	f108 0808 	add.w	r8, r8, #8
  4075a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4075a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4075a6:	f8c8 3000 	str.w	r3, [r8]
  4075aa:	3601      	adds	r6, #1
  4075ac:	4414      	add	r4, r2
  4075ae:	2e07      	cmp	r6, #7
  4075b0:	9425      	str	r4, [sp, #148]	; 0x94
  4075b2:	9624      	str	r6, [sp, #144]	; 0x90
  4075b4:	f8c8 2004 	str.w	r2, [r8, #4]
  4075b8:	f300 822e 	bgt.w	407a18 <_vfprintf_r+0xefc>
  4075bc:	f108 0808 	add.w	r8, r8, #8
  4075c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4075c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4075c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4075c6:	9912      	ldr	r1, [sp, #72]	; 0x48
  4075c8:	f003 fb58 	bl	40ac7c <__aeabi_dcmpeq>
  4075cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4075ce:	2800      	cmp	r0, #0
  4075d0:	f040 8106 	bne.w	4077e0 <_vfprintf_r+0xcc4>
  4075d4:	3b01      	subs	r3, #1
  4075d6:	3601      	adds	r6, #1
  4075d8:	3701      	adds	r7, #1
  4075da:	441c      	add	r4, r3
  4075dc:	2e07      	cmp	r6, #7
  4075de:	9624      	str	r6, [sp, #144]	; 0x90
  4075e0:	9425      	str	r4, [sp, #148]	; 0x94
  4075e2:	f8c8 7000 	str.w	r7, [r8]
  4075e6:	f8c8 3004 	str.w	r3, [r8, #4]
  4075ea:	f300 81d9 	bgt.w	4079a0 <_vfprintf_r+0xe84>
  4075ee:	f108 0808 	add.w	r8, r8, #8
  4075f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4075f4:	f8c8 2004 	str.w	r2, [r8, #4]
  4075f8:	3601      	adds	r6, #1
  4075fa:	4414      	add	r4, r2
  4075fc:	ab1f      	add	r3, sp, #124	; 0x7c
  4075fe:	2e07      	cmp	r6, #7
  407600:	9425      	str	r4, [sp, #148]	; 0x94
  407602:	9624      	str	r6, [sp, #144]	; 0x90
  407604:	f8c8 3000 	str.w	r3, [r8]
  407608:	f77f ac8b 	ble.w	406f22 <_vfprintf_r+0x406>
  40760c:	aa23      	add	r2, sp, #140	; 0x8c
  40760e:	990a      	ldr	r1, [sp, #40]	; 0x28
  407610:	9808      	ldr	r0, [sp, #32]
  407612:	f003 f82d 	bl	40a670 <__sprint_r>
  407616:	b958      	cbnz	r0, 407630 <_vfprintf_r+0xb14>
  407618:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40761a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40761e:	e482      	b.n	406f26 <_vfprintf_r+0x40a>
  407620:	aa23      	add	r2, sp, #140	; 0x8c
  407622:	990a      	ldr	r1, [sp, #40]	; 0x28
  407624:	9808      	ldr	r0, [sp, #32]
  407626:	f003 f823 	bl	40a670 <__sprint_r>
  40762a:	2800      	cmp	r0, #0
  40762c:	f43f acc5 	beq.w	406fba <_vfprintf_r+0x49e>
  407630:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  407634:	e6dc      	b.n	4073f0 <_vfprintf_r+0x8d4>
  407636:	f8dd b018 	ldr.w	fp, [sp, #24]
  40763a:	2b01      	cmp	r3, #1
  40763c:	f000 8121 	beq.w	407882 <_vfprintf_r+0xd66>
  407640:	2b02      	cmp	r3, #2
  407642:	d127      	bne.n	407694 <_vfprintf_r+0xb78>
  407644:	f8cd b018 	str.w	fp, [sp, #24]
  407648:	2400      	movs	r4, #0
  40764a:	2500      	movs	r5, #0
  40764c:	e591      	b.n	407172 <_vfprintf_r+0x656>
  40764e:	aa23      	add	r2, sp, #140	; 0x8c
  407650:	990a      	ldr	r1, [sp, #40]	; 0x28
  407652:	9808      	ldr	r0, [sp, #32]
  407654:	f003 f80c 	bl	40a670 <__sprint_r>
  407658:	2800      	cmp	r0, #0
  40765a:	d1e9      	bne.n	407630 <_vfprintf_r+0xb14>
  40765c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40765e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407662:	e44d      	b.n	406f00 <_vfprintf_r+0x3e4>
  407664:	aa23      	add	r2, sp, #140	; 0x8c
  407666:	990a      	ldr	r1, [sp, #40]	; 0x28
  407668:	9808      	ldr	r0, [sp, #32]
  40766a:	f003 f801 	bl	40a670 <__sprint_r>
  40766e:	2800      	cmp	r0, #0
  407670:	d1de      	bne.n	407630 <_vfprintf_r+0xb14>
  407672:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407674:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407678:	f7ff bbec 	b.w	406e54 <_vfprintf_r+0x338>
  40767c:	aa23      	add	r2, sp, #140	; 0x8c
  40767e:	990a      	ldr	r1, [sp, #40]	; 0x28
  407680:	9808      	ldr	r0, [sp, #32]
  407682:	f002 fff5 	bl	40a670 <__sprint_r>
  407686:	2800      	cmp	r0, #0
  407688:	d1d2      	bne.n	407630 <_vfprintf_r+0xb14>
  40768a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40768c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407690:	f7ff bbf0 	b.w	406e74 <_vfprintf_r+0x358>
  407694:	f8cd b018 	str.w	fp, [sp, #24]
  407698:	2400      	movs	r4, #0
  40769a:	2500      	movs	r5, #0
  40769c:	a930      	add	r1, sp, #192	; 0xc0
  40769e:	e000      	b.n	4076a2 <_vfprintf_r+0xb86>
  4076a0:	4639      	mov	r1, r7
  4076a2:	08e2      	lsrs	r2, r4, #3
  4076a4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4076a8:	08e8      	lsrs	r0, r5, #3
  4076aa:	f004 0307 	and.w	r3, r4, #7
  4076ae:	4605      	mov	r5, r0
  4076b0:	4614      	mov	r4, r2
  4076b2:	3330      	adds	r3, #48	; 0x30
  4076b4:	ea54 0205 	orrs.w	r2, r4, r5
  4076b8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4076bc:	f101 37ff 	add.w	r7, r1, #4294967295
  4076c0:	d1ee      	bne.n	4076a0 <_vfprintf_r+0xb84>
  4076c2:	9a06      	ldr	r2, [sp, #24]
  4076c4:	07d2      	lsls	r2, r2, #31
  4076c6:	f57f ad64 	bpl.w	407192 <_vfprintf_r+0x676>
  4076ca:	2b30      	cmp	r3, #48	; 0x30
  4076cc:	f43f ad61 	beq.w	407192 <_vfprintf_r+0x676>
  4076d0:	2330      	movs	r3, #48	; 0x30
  4076d2:	3902      	subs	r1, #2
  4076d4:	f807 3c01 	strb.w	r3, [r7, #-1]
  4076d8:	ab30      	add	r3, sp, #192	; 0xc0
  4076da:	1a5b      	subs	r3, r3, r1
  4076dc:	930d      	str	r3, [sp, #52]	; 0x34
  4076de:	460f      	mov	r7, r1
  4076e0:	f7ff bb46 	b.w	406d70 <_vfprintf_r+0x254>
  4076e4:	2302      	movs	r3, #2
  4076e6:	f7ff bb25 	b.w	406d34 <_vfprintf_r+0x218>
  4076ea:	991d      	ldr	r1, [sp, #116]	; 0x74
  4076ec:	2900      	cmp	r1, #0
  4076ee:	f340 8274 	ble.w	407bda <_vfprintf_r+0x10be>
  4076f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4076f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4076f6:	4293      	cmp	r3, r2
  4076f8:	bfa8      	it	ge
  4076fa:	4613      	movge	r3, r2
  4076fc:	2b00      	cmp	r3, #0
  4076fe:	461e      	mov	r6, r3
  407700:	dd0d      	ble.n	40771e <_vfprintf_r+0xc02>
  407702:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407704:	f8c8 7000 	str.w	r7, [r8]
  407708:	3301      	adds	r3, #1
  40770a:	4434      	add	r4, r6
  40770c:	2b07      	cmp	r3, #7
  40770e:	9425      	str	r4, [sp, #148]	; 0x94
  407710:	f8c8 6004 	str.w	r6, [r8, #4]
  407714:	9324      	str	r3, [sp, #144]	; 0x90
  407716:	f300 8324 	bgt.w	407d62 <_vfprintf_r+0x1246>
  40771a:	f108 0808 	add.w	r8, r8, #8
  40771e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407720:	2e00      	cmp	r6, #0
  407722:	bfa8      	it	ge
  407724:	1b9b      	subge	r3, r3, r6
  407726:	2b00      	cmp	r3, #0
  407728:	461e      	mov	r6, r3
  40772a:	f340 80d0 	ble.w	4078ce <_vfprintf_r+0xdb2>
  40772e:	2e10      	cmp	r6, #16
  407730:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407732:	4dc0      	ldr	r5, [pc, #768]	; (407a34 <_vfprintf_r+0xf18>)
  407734:	f340 80b7 	ble.w	4078a6 <_vfprintf_r+0xd8a>
  407738:	4622      	mov	r2, r4
  40773a:	f04f 0a10 	mov.w	sl, #16
  40773e:	f8dd b020 	ldr.w	fp, [sp, #32]
  407742:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  407744:	e005      	b.n	407752 <_vfprintf_r+0xc36>
  407746:	f108 0808 	add.w	r8, r8, #8
  40774a:	3e10      	subs	r6, #16
  40774c:	2e10      	cmp	r6, #16
  40774e:	f340 80a9 	ble.w	4078a4 <_vfprintf_r+0xd88>
  407752:	3301      	adds	r3, #1
  407754:	3210      	adds	r2, #16
  407756:	2b07      	cmp	r3, #7
  407758:	9225      	str	r2, [sp, #148]	; 0x94
  40775a:	9324      	str	r3, [sp, #144]	; 0x90
  40775c:	e888 0420 	stmia.w	r8, {r5, sl}
  407760:	ddf1      	ble.n	407746 <_vfprintf_r+0xc2a>
  407762:	aa23      	add	r2, sp, #140	; 0x8c
  407764:	4621      	mov	r1, r4
  407766:	4658      	mov	r0, fp
  407768:	f002 ff82 	bl	40a670 <__sprint_r>
  40776c:	2800      	cmp	r0, #0
  40776e:	f040 8324 	bne.w	407dba <_vfprintf_r+0x129e>
  407772:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407774:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407776:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40777a:	e7e6      	b.n	40774a <_vfprintf_r+0xc2e>
  40777c:	2d00      	cmp	r5, #0
  40777e:	bf08      	it	eq
  407780:	2c0a      	cmpeq	r4, #10
  407782:	d37c      	bcc.n	40787e <_vfprintf_r+0xd62>
  407784:	af30      	add	r7, sp, #192	; 0xc0
  407786:	4620      	mov	r0, r4
  407788:	4629      	mov	r1, r5
  40778a:	220a      	movs	r2, #10
  40778c:	2300      	movs	r3, #0
  40778e:	f003 fae5 	bl	40ad5c <__aeabi_uldivmod>
  407792:	3230      	adds	r2, #48	; 0x30
  407794:	f807 2d01 	strb.w	r2, [r7, #-1]!
  407798:	4620      	mov	r0, r4
  40779a:	4629      	mov	r1, r5
  40779c:	2300      	movs	r3, #0
  40779e:	220a      	movs	r2, #10
  4077a0:	f003 fadc 	bl	40ad5c <__aeabi_uldivmod>
  4077a4:	4604      	mov	r4, r0
  4077a6:	460d      	mov	r5, r1
  4077a8:	ea54 0305 	orrs.w	r3, r4, r5
  4077ac:	d1eb      	bne.n	407786 <_vfprintf_r+0xc6a>
  4077ae:	ab30      	add	r3, sp, #192	; 0xc0
  4077b0:	1bdb      	subs	r3, r3, r7
  4077b2:	930d      	str	r3, [sp, #52]	; 0x34
  4077b4:	f7ff badc 	b.w	406d70 <_vfprintf_r+0x254>
  4077b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4077ba:	930d      	str	r3, [sp, #52]	; 0x34
  4077bc:	af30      	add	r7, sp, #192	; 0xc0
  4077be:	f7ff bad7 	b.w	406d70 <_vfprintf_r+0x254>
  4077c2:	aa23      	add	r2, sp, #140	; 0x8c
  4077c4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4077c6:	9808      	ldr	r0, [sp, #32]
  4077c8:	f002 ff52 	bl	40a670 <__sprint_r>
  4077cc:	2800      	cmp	r0, #0
  4077ce:	f47f af2f 	bne.w	407630 <_vfprintf_r+0xb14>
  4077d2:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4077d6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4077d8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4077dc:	f7ff bb28 	b.w	406e30 <_vfprintf_r+0x314>
  4077e0:	1e5f      	subs	r7, r3, #1
  4077e2:	2f00      	cmp	r7, #0
  4077e4:	f77f af05 	ble.w	4075f2 <_vfprintf_r+0xad6>
  4077e8:	2f10      	cmp	r7, #16
  4077ea:	4d92      	ldr	r5, [pc, #584]	; (407a34 <_vfprintf_r+0xf18>)
  4077ec:	f340 810a 	ble.w	407a04 <_vfprintf_r+0xee8>
  4077f0:	f04f 0a10 	mov.w	sl, #16
  4077f4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4077f8:	e005      	b.n	407806 <_vfprintf_r+0xcea>
  4077fa:	f108 0808 	add.w	r8, r8, #8
  4077fe:	3f10      	subs	r7, #16
  407800:	2f10      	cmp	r7, #16
  407802:	f340 80ff 	ble.w	407a04 <_vfprintf_r+0xee8>
  407806:	3601      	adds	r6, #1
  407808:	3410      	adds	r4, #16
  40780a:	2e07      	cmp	r6, #7
  40780c:	9425      	str	r4, [sp, #148]	; 0x94
  40780e:	9624      	str	r6, [sp, #144]	; 0x90
  407810:	e888 0420 	stmia.w	r8, {r5, sl}
  407814:	ddf1      	ble.n	4077fa <_vfprintf_r+0xcde>
  407816:	aa23      	add	r2, sp, #140	; 0x8c
  407818:	990a      	ldr	r1, [sp, #40]	; 0x28
  40781a:	4658      	mov	r0, fp
  40781c:	f002 ff28 	bl	40a670 <__sprint_r>
  407820:	2800      	cmp	r0, #0
  407822:	f47f af05 	bne.w	407630 <_vfprintf_r+0xb14>
  407826:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407828:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40782a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40782e:	e7e6      	b.n	4077fe <_vfprintf_r+0xce2>
  407830:	990e      	ldr	r1, [sp, #56]	; 0x38
  407832:	460a      	mov	r2, r1
  407834:	3204      	adds	r2, #4
  407836:	680c      	ldr	r4, [r1, #0]
  407838:	920e      	str	r2, [sp, #56]	; 0x38
  40783a:	2500      	movs	r5, #0
  40783c:	f7ff ba7a 	b.w	406d34 <_vfprintf_r+0x218>
  407840:	681c      	ldr	r4, [r3, #0]
  407842:	3304      	adds	r3, #4
  407844:	930e      	str	r3, [sp, #56]	; 0x38
  407846:	2500      	movs	r5, #0
  407848:	e426      	b.n	407098 <_vfprintf_r+0x57c>
  40784a:	3301      	adds	r3, #1
  40784c:	4434      	add	r4, r6
  40784e:	2b07      	cmp	r3, #7
  407850:	9425      	str	r4, [sp, #148]	; 0x94
  407852:	9324      	str	r3, [sp, #144]	; 0x90
  407854:	e888 0060 	stmia.w	r8, {r5, r6}
  407858:	f77f ab63 	ble.w	406f22 <_vfprintf_r+0x406>
  40785c:	e6d6      	b.n	40760c <_vfprintf_r+0xaf0>
  40785e:	3204      	adds	r2, #4
  407860:	681c      	ldr	r4, [r3, #0]
  407862:	920e      	str	r2, [sp, #56]	; 0x38
  407864:	2301      	movs	r3, #1
  407866:	2500      	movs	r5, #0
  407868:	f7ff ba64 	b.w	406d34 <_vfprintf_r+0x218>
  40786c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40786e:	6814      	ldr	r4, [r2, #0]
  407870:	4613      	mov	r3, r2
  407872:	3304      	adds	r3, #4
  407874:	17e5      	asrs	r5, r4, #31
  407876:	930e      	str	r3, [sp, #56]	; 0x38
  407878:	4622      	mov	r2, r4
  40787a:	462b      	mov	r3, r5
  40787c:	e460      	b.n	407140 <_vfprintf_r+0x624>
  40787e:	f8dd b018 	ldr.w	fp, [sp, #24]
  407882:	f8cd b018 	str.w	fp, [sp, #24]
  407886:	af40      	add	r7, sp, #256	; 0x100
  407888:	3430      	adds	r4, #48	; 0x30
  40788a:	2301      	movs	r3, #1
  40788c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  407890:	930d      	str	r3, [sp, #52]	; 0x34
  407892:	f7ff ba6d 	b.w	406d70 <_vfprintf_r+0x254>
  407896:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40789a:	f002 f895 	bl	4099c8 <__retarget_lock_release_recursive>
  40789e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4078a2:	e5af      	b.n	407404 <_vfprintf_r+0x8e8>
  4078a4:	4614      	mov	r4, r2
  4078a6:	3301      	adds	r3, #1
  4078a8:	4434      	add	r4, r6
  4078aa:	2b07      	cmp	r3, #7
  4078ac:	9425      	str	r4, [sp, #148]	; 0x94
  4078ae:	9324      	str	r3, [sp, #144]	; 0x90
  4078b0:	e888 0060 	stmia.w	r8, {r5, r6}
  4078b4:	f340 816d 	ble.w	407b92 <_vfprintf_r+0x1076>
  4078b8:	aa23      	add	r2, sp, #140	; 0x8c
  4078ba:	990a      	ldr	r1, [sp, #40]	; 0x28
  4078bc:	9808      	ldr	r0, [sp, #32]
  4078be:	f002 fed7 	bl	40a670 <__sprint_r>
  4078c2:	2800      	cmp	r0, #0
  4078c4:	f47f aeb4 	bne.w	407630 <_vfprintf_r+0xb14>
  4078c8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4078ca:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4078ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4078d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4078d2:	4293      	cmp	r3, r2
  4078d4:	f280 8158 	bge.w	407b88 <_vfprintf_r+0x106c>
  4078d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4078da:	9814      	ldr	r0, [sp, #80]	; 0x50
  4078dc:	9915      	ldr	r1, [sp, #84]	; 0x54
  4078de:	f8c8 1000 	str.w	r1, [r8]
  4078e2:	3201      	adds	r2, #1
  4078e4:	4404      	add	r4, r0
  4078e6:	2a07      	cmp	r2, #7
  4078e8:	9425      	str	r4, [sp, #148]	; 0x94
  4078ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4078ee:	9224      	str	r2, [sp, #144]	; 0x90
  4078f0:	f300 8152 	bgt.w	407b98 <_vfprintf_r+0x107c>
  4078f4:	f108 0808 	add.w	r8, r8, #8
  4078f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4078fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4078fc:	1ad3      	subs	r3, r2, r3
  4078fe:	1a56      	subs	r6, r2, r1
  407900:	429e      	cmp	r6, r3
  407902:	bfa8      	it	ge
  407904:	461e      	movge	r6, r3
  407906:	2e00      	cmp	r6, #0
  407908:	dd0e      	ble.n	407928 <_vfprintf_r+0xe0c>
  40790a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40790c:	f8c8 6004 	str.w	r6, [r8, #4]
  407910:	3201      	adds	r2, #1
  407912:	440f      	add	r7, r1
  407914:	4434      	add	r4, r6
  407916:	2a07      	cmp	r2, #7
  407918:	f8c8 7000 	str.w	r7, [r8]
  40791c:	9425      	str	r4, [sp, #148]	; 0x94
  40791e:	9224      	str	r2, [sp, #144]	; 0x90
  407920:	f300 823c 	bgt.w	407d9c <_vfprintf_r+0x1280>
  407924:	f108 0808 	add.w	r8, r8, #8
  407928:	2e00      	cmp	r6, #0
  40792a:	bfac      	ite	ge
  40792c:	1b9e      	subge	r6, r3, r6
  40792e:	461e      	movlt	r6, r3
  407930:	2e00      	cmp	r6, #0
  407932:	f77f aaf8 	ble.w	406f26 <_vfprintf_r+0x40a>
  407936:	2e10      	cmp	r6, #16
  407938:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40793a:	4d3e      	ldr	r5, [pc, #248]	; (407a34 <_vfprintf_r+0xf18>)
  40793c:	dd85      	ble.n	40784a <_vfprintf_r+0xd2e>
  40793e:	2710      	movs	r7, #16
  407940:	f8dd a020 	ldr.w	sl, [sp, #32]
  407944:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  407948:	e005      	b.n	407956 <_vfprintf_r+0xe3a>
  40794a:	f108 0808 	add.w	r8, r8, #8
  40794e:	3e10      	subs	r6, #16
  407950:	2e10      	cmp	r6, #16
  407952:	f77f af7a 	ble.w	40784a <_vfprintf_r+0xd2e>
  407956:	3301      	adds	r3, #1
  407958:	3410      	adds	r4, #16
  40795a:	2b07      	cmp	r3, #7
  40795c:	9425      	str	r4, [sp, #148]	; 0x94
  40795e:	9324      	str	r3, [sp, #144]	; 0x90
  407960:	e888 00a0 	stmia.w	r8, {r5, r7}
  407964:	ddf1      	ble.n	40794a <_vfprintf_r+0xe2e>
  407966:	aa23      	add	r2, sp, #140	; 0x8c
  407968:	4659      	mov	r1, fp
  40796a:	4650      	mov	r0, sl
  40796c:	f002 fe80 	bl	40a670 <__sprint_r>
  407970:	2800      	cmp	r0, #0
  407972:	f040 8176 	bne.w	407c62 <_vfprintf_r+0x1146>
  407976:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407978:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40797a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40797e:	e7e6      	b.n	40794e <_vfprintf_r+0xe32>
  407980:	9b06      	ldr	r3, [sp, #24]
  407982:	07d8      	lsls	r0, r3, #31
  407984:	f53f adff 	bmi.w	407586 <_vfprintf_r+0xa6a>
  407988:	3601      	adds	r6, #1
  40798a:	3401      	adds	r4, #1
  40798c:	2301      	movs	r3, #1
  40798e:	2e07      	cmp	r6, #7
  407990:	9425      	str	r4, [sp, #148]	; 0x94
  407992:	9624      	str	r6, [sp, #144]	; 0x90
  407994:	f8c8 7000 	str.w	r7, [r8]
  407998:	f8c8 3004 	str.w	r3, [r8, #4]
  40799c:	f77f ae27 	ble.w	4075ee <_vfprintf_r+0xad2>
  4079a0:	aa23      	add	r2, sp, #140	; 0x8c
  4079a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4079a4:	9808      	ldr	r0, [sp, #32]
  4079a6:	f002 fe63 	bl	40a670 <__sprint_r>
  4079aa:	2800      	cmp	r0, #0
  4079ac:	f47f ae40 	bne.w	407630 <_vfprintf_r+0xb14>
  4079b0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4079b2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4079b4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4079b8:	e61b      	b.n	4075f2 <_vfprintf_r+0xad6>
  4079ba:	aa23      	add	r2, sp, #140	; 0x8c
  4079bc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4079be:	9808      	ldr	r0, [sp, #32]
  4079c0:	f002 fe56 	bl	40a670 <__sprint_r>
  4079c4:	2800      	cmp	r0, #0
  4079c6:	f47f ae33 	bne.w	407630 <_vfprintf_r+0xb14>
  4079ca:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4079cc:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4079ce:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4079d2:	e5e6      	b.n	4075a2 <_vfprintf_r+0xa86>
  4079d4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4079d6:	3507      	adds	r5, #7
  4079d8:	f025 0507 	bic.w	r5, r5, #7
  4079dc:	e9d5 2300 	ldrd	r2, r3, [r5]
  4079e0:	f105 0108 	add.w	r1, r5, #8
  4079e4:	910e      	str	r1, [sp, #56]	; 0x38
  4079e6:	4614      	mov	r4, r2
  4079e8:	461d      	mov	r5, r3
  4079ea:	f7ff bba9 	b.w	407140 <_vfprintf_r+0x624>
  4079ee:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4079f0:	3507      	adds	r5, #7
  4079f2:	f025 0307 	bic.w	r3, r5, #7
  4079f6:	f103 0208 	add.w	r2, r3, #8
  4079fa:	920e      	str	r2, [sp, #56]	; 0x38
  4079fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  407a00:	f7ff bb4a 	b.w	407098 <_vfprintf_r+0x57c>
  407a04:	3601      	adds	r6, #1
  407a06:	443c      	add	r4, r7
  407a08:	2e07      	cmp	r6, #7
  407a0a:	9425      	str	r4, [sp, #148]	; 0x94
  407a0c:	9624      	str	r6, [sp, #144]	; 0x90
  407a0e:	e888 00a0 	stmia.w	r8, {r5, r7}
  407a12:	f77f adec 	ble.w	4075ee <_vfprintf_r+0xad2>
  407a16:	e7c3      	b.n	4079a0 <_vfprintf_r+0xe84>
  407a18:	aa23      	add	r2, sp, #140	; 0x8c
  407a1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407a1c:	9808      	ldr	r0, [sp, #32]
  407a1e:	f002 fe27 	bl	40a670 <__sprint_r>
  407a22:	2800      	cmp	r0, #0
  407a24:	f47f ae04 	bne.w	407630 <_vfprintf_r+0xb14>
  407a28:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407a2a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407a2c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407a30:	e5c6      	b.n	4075c0 <_vfprintf_r+0xaa4>
  407a32:	bf00      	nop
  407a34:	0040b5f4 	.word	0x0040b5f4
  407a38:	af30      	add	r7, sp, #192	; 0xc0
  407a3a:	f7ff b999 	b.w	406d70 <_vfprintf_r+0x254>
  407a3e:	aa23      	add	r2, sp, #140	; 0x8c
  407a40:	990a      	ldr	r1, [sp, #40]	; 0x28
  407a42:	9808      	ldr	r0, [sp, #32]
  407a44:	f002 fe14 	bl	40a670 <__sprint_r>
  407a48:	2800      	cmp	r0, #0
  407a4a:	f47f adf1 	bne.w	407630 <_vfprintf_r+0xb14>
  407a4e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407a50:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407a54:	f7ff ba11 	b.w	406e7a <_vfprintf_r+0x35e>
  407a58:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  407a5c:	4264      	negs	r4, r4
  407a5e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  407a62:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  407a66:	2301      	movs	r3, #1
  407a68:	f7ff b968 	b.w	406d3c <_vfprintf_r+0x220>
  407a6c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  407a6e:	4622      	mov	r2, r4
  407a70:	4620      	mov	r0, r4
  407a72:	9c12      	ldr	r4, [sp, #72]	; 0x48
  407a74:	4623      	mov	r3, r4
  407a76:	4621      	mov	r1, r4
  407a78:	f003 f932 	bl	40ace0 <__aeabi_dcmpun>
  407a7c:	2800      	cmp	r0, #0
  407a7e:	f040 828c 	bne.w	407f9a <_vfprintf_r+0x147e>
  407a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a84:	3301      	adds	r3, #1
  407a86:	f026 0320 	bic.w	r3, r6, #32
  407a8a:	930d      	str	r3, [sp, #52]	; 0x34
  407a8c:	f000 8091 	beq.w	407bb2 <_vfprintf_r+0x1096>
  407a90:	2b47      	cmp	r3, #71	; 0x47
  407a92:	d104      	bne.n	407a9e <_vfprintf_r+0xf82>
  407a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a96:	2b00      	cmp	r3, #0
  407a98:	bf08      	it	eq
  407a9a:	2301      	moveq	r3, #1
  407a9c:	9309      	str	r3, [sp, #36]	; 0x24
  407a9e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  407aa2:	9306      	str	r3, [sp, #24]
  407aa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407aa6:	f1b3 0a00 	subs.w	sl, r3, #0
  407aaa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407aac:	9307      	str	r3, [sp, #28]
  407aae:	bfbb      	ittet	lt
  407ab0:	4653      	movlt	r3, sl
  407ab2:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  407ab6:	2300      	movge	r3, #0
  407ab8:	232d      	movlt	r3, #45	; 0x2d
  407aba:	2e66      	cmp	r6, #102	; 0x66
  407abc:	930f      	str	r3, [sp, #60]	; 0x3c
  407abe:	f000 817f 	beq.w	407dc0 <_vfprintf_r+0x12a4>
  407ac2:	2e46      	cmp	r6, #70	; 0x46
  407ac4:	f000 81d4 	beq.w	407e70 <_vfprintf_r+0x1354>
  407ac8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407aca:	9a07      	ldr	r2, [sp, #28]
  407acc:	2b45      	cmp	r3, #69	; 0x45
  407ace:	bf0c      	ite	eq
  407ad0:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  407ad2:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  407ad4:	a821      	add	r0, sp, #132	; 0x84
  407ad6:	a91e      	add	r1, sp, #120	; 0x78
  407ad8:	bf08      	it	eq
  407ada:	1c5d      	addeq	r5, r3, #1
  407adc:	9004      	str	r0, [sp, #16]
  407ade:	9103      	str	r1, [sp, #12]
  407ae0:	a81d      	add	r0, sp, #116	; 0x74
  407ae2:	2102      	movs	r1, #2
  407ae4:	9002      	str	r0, [sp, #8]
  407ae6:	4653      	mov	r3, sl
  407ae8:	9501      	str	r5, [sp, #4]
  407aea:	9100      	str	r1, [sp, #0]
  407aec:	9808      	ldr	r0, [sp, #32]
  407aee:	f000 fc0b 	bl	408308 <_dtoa_r>
  407af2:	2e67      	cmp	r6, #103	; 0x67
  407af4:	4607      	mov	r7, r0
  407af6:	f040 81af 	bne.w	407e58 <_vfprintf_r+0x133c>
  407afa:	f01b 0f01 	tst.w	fp, #1
  407afe:	f000 8213 	beq.w	407f28 <_vfprintf_r+0x140c>
  407b02:	197c      	adds	r4, r7, r5
  407b04:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407b06:	9807      	ldr	r0, [sp, #28]
  407b08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407b0a:	4651      	mov	r1, sl
  407b0c:	f003 f8b6 	bl	40ac7c <__aeabi_dcmpeq>
  407b10:	2800      	cmp	r0, #0
  407b12:	f040 8132 	bne.w	407d7a <_vfprintf_r+0x125e>
  407b16:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407b18:	42a3      	cmp	r3, r4
  407b1a:	d206      	bcs.n	407b2a <_vfprintf_r+0x100e>
  407b1c:	2130      	movs	r1, #48	; 0x30
  407b1e:	1c5a      	adds	r2, r3, #1
  407b20:	9221      	str	r2, [sp, #132]	; 0x84
  407b22:	7019      	strb	r1, [r3, #0]
  407b24:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407b26:	429c      	cmp	r4, r3
  407b28:	d8f9      	bhi.n	407b1e <_vfprintf_r+0x1002>
  407b2a:	1bdb      	subs	r3, r3, r7
  407b2c:	9311      	str	r3, [sp, #68]	; 0x44
  407b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407b30:	2b47      	cmp	r3, #71	; 0x47
  407b32:	f000 80b9 	beq.w	407ca8 <_vfprintf_r+0x118c>
  407b36:	2e65      	cmp	r6, #101	; 0x65
  407b38:	f340 8276 	ble.w	408028 <_vfprintf_r+0x150c>
  407b3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407b3e:	9310      	str	r3, [sp, #64]	; 0x40
  407b40:	2e66      	cmp	r6, #102	; 0x66
  407b42:	f000 8162 	beq.w	407e0a <_vfprintf_r+0x12ee>
  407b46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407b48:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407b4a:	4619      	mov	r1, r3
  407b4c:	4291      	cmp	r1, r2
  407b4e:	f300 814f 	bgt.w	407df0 <_vfprintf_r+0x12d4>
  407b52:	f01b 0f01 	tst.w	fp, #1
  407b56:	f040 8209 	bne.w	407f6c <_vfprintf_r+0x1450>
  407b5a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  407b5e:	9307      	str	r3, [sp, #28]
  407b60:	920d      	str	r2, [sp, #52]	; 0x34
  407b62:	2667      	movs	r6, #103	; 0x67
  407b64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407b66:	2b00      	cmp	r3, #0
  407b68:	f040 8096 	bne.w	407c98 <_vfprintf_r+0x117c>
  407b6c:	9309      	str	r3, [sp, #36]	; 0x24
  407b6e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407b72:	f7ff b905 	b.w	406d80 <_vfprintf_r+0x264>
  407b76:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407b7a:	f001 ff25 	bl	4099c8 <__retarget_lock_release_recursive>
  407b7e:	f04f 33ff 	mov.w	r3, #4294967295
  407b82:	930b      	str	r3, [sp, #44]	; 0x2c
  407b84:	f7ff ba30 	b.w	406fe8 <_vfprintf_r+0x4cc>
  407b88:	9a06      	ldr	r2, [sp, #24]
  407b8a:	07d5      	lsls	r5, r2, #31
  407b8c:	f57f aeb4 	bpl.w	4078f8 <_vfprintf_r+0xddc>
  407b90:	e6a2      	b.n	4078d8 <_vfprintf_r+0xdbc>
  407b92:	f108 0808 	add.w	r8, r8, #8
  407b96:	e69a      	b.n	4078ce <_vfprintf_r+0xdb2>
  407b98:	aa23      	add	r2, sp, #140	; 0x8c
  407b9a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407b9c:	9808      	ldr	r0, [sp, #32]
  407b9e:	f002 fd67 	bl	40a670 <__sprint_r>
  407ba2:	2800      	cmp	r0, #0
  407ba4:	f47f ad44 	bne.w	407630 <_vfprintf_r+0xb14>
  407ba8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407baa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407bac:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407bb0:	e6a2      	b.n	4078f8 <_vfprintf_r+0xddc>
  407bb2:	2306      	movs	r3, #6
  407bb4:	9309      	str	r3, [sp, #36]	; 0x24
  407bb6:	e772      	b.n	407a9e <_vfprintf_r+0xf82>
  407bb8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  407bbc:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  407bc0:	f7ff bbc7 	b.w	407352 <_vfprintf_r+0x836>
  407bc4:	aa23      	add	r2, sp, #140	; 0x8c
  407bc6:	990a      	ldr	r1, [sp, #40]	; 0x28
  407bc8:	9808      	ldr	r0, [sp, #32]
  407bca:	f002 fd51 	bl	40a670 <__sprint_r>
  407bce:	2800      	cmp	r0, #0
  407bd0:	f47f ad2e 	bne.w	407630 <_vfprintf_r+0xb14>
  407bd4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407bd8:	e437      	b.n	40744a <_vfprintf_r+0x92e>
  407bda:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bdc:	4ab4      	ldr	r2, [pc, #720]	; (407eb0 <_vfprintf_r+0x1394>)
  407bde:	f8c8 2000 	str.w	r2, [r8]
  407be2:	3301      	adds	r3, #1
  407be4:	3401      	adds	r4, #1
  407be6:	2201      	movs	r2, #1
  407be8:	2b07      	cmp	r3, #7
  407bea:	9425      	str	r4, [sp, #148]	; 0x94
  407bec:	9324      	str	r3, [sp, #144]	; 0x90
  407bee:	f8c8 2004 	str.w	r2, [r8, #4]
  407bf2:	f300 8124 	bgt.w	407e3e <_vfprintf_r+0x1322>
  407bf6:	f108 0808 	add.w	r8, r8, #8
  407bfa:	b929      	cbnz	r1, 407c08 <_vfprintf_r+0x10ec>
  407bfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407bfe:	b91b      	cbnz	r3, 407c08 <_vfprintf_r+0x10ec>
  407c00:	9b06      	ldr	r3, [sp, #24]
  407c02:	07de      	lsls	r6, r3, #31
  407c04:	f57f a98f 	bpl.w	406f26 <_vfprintf_r+0x40a>
  407c08:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407c0a:	9814      	ldr	r0, [sp, #80]	; 0x50
  407c0c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  407c0e:	f8c8 2000 	str.w	r2, [r8]
  407c12:	3301      	adds	r3, #1
  407c14:	4602      	mov	r2, r0
  407c16:	4422      	add	r2, r4
  407c18:	2b07      	cmp	r3, #7
  407c1a:	9225      	str	r2, [sp, #148]	; 0x94
  407c1c:	f8c8 0004 	str.w	r0, [r8, #4]
  407c20:	9324      	str	r3, [sp, #144]	; 0x90
  407c22:	f300 8169 	bgt.w	407ef8 <_vfprintf_r+0x13dc>
  407c26:	f108 0808 	add.w	r8, r8, #8
  407c2a:	2900      	cmp	r1, #0
  407c2c:	f2c0 8136 	blt.w	407e9c <_vfprintf_r+0x1380>
  407c30:	9911      	ldr	r1, [sp, #68]	; 0x44
  407c32:	f8c8 7000 	str.w	r7, [r8]
  407c36:	3301      	adds	r3, #1
  407c38:	188c      	adds	r4, r1, r2
  407c3a:	2b07      	cmp	r3, #7
  407c3c:	9425      	str	r4, [sp, #148]	; 0x94
  407c3e:	9324      	str	r3, [sp, #144]	; 0x90
  407c40:	f8c8 1004 	str.w	r1, [r8, #4]
  407c44:	f77f a96d 	ble.w	406f22 <_vfprintf_r+0x406>
  407c48:	e4e0      	b.n	40760c <_vfprintf_r+0xaf0>
  407c4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407c4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407c4e:	6813      	ldr	r3, [r2, #0]
  407c50:	17cd      	asrs	r5, r1, #31
  407c52:	4608      	mov	r0, r1
  407c54:	3204      	adds	r2, #4
  407c56:	4629      	mov	r1, r5
  407c58:	920e      	str	r2, [sp, #56]	; 0x38
  407c5a:	e9c3 0100 	strd	r0, r1, [r3]
  407c5e:	f7fe bfa9 	b.w	406bb4 <_vfprintf_r+0x98>
  407c62:	46da      	mov	sl, fp
  407c64:	f7ff bbc4 	b.w	4073f0 <_vfprintf_r+0x8d4>
  407c68:	aa23      	add	r2, sp, #140	; 0x8c
  407c6a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407c6c:	9808      	ldr	r0, [sp, #32]
  407c6e:	f002 fcff 	bl	40a670 <__sprint_r>
  407c72:	2800      	cmp	r0, #0
  407c74:	f47f acdc 	bne.w	407630 <_vfprintf_r+0xb14>
  407c78:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407c7a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c7e:	f7ff bbfd 	b.w	40747c <_vfprintf_r+0x960>
  407c82:	4638      	mov	r0, r7
  407c84:	9409      	str	r4, [sp, #36]	; 0x24
  407c86:	f7fe fedb 	bl	406a40 <strlen>
  407c8a:	950e      	str	r5, [sp, #56]	; 0x38
  407c8c:	900d      	str	r0, [sp, #52]	; 0x34
  407c8e:	f8cd b018 	str.w	fp, [sp, #24]
  407c92:	4603      	mov	r3, r0
  407c94:	f7ff ba36 	b.w	407104 <_vfprintf_r+0x5e8>
  407c98:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  407c9c:	2300      	movs	r3, #0
  407c9e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  407ca2:	9309      	str	r3, [sp, #36]	; 0x24
  407ca4:	f7ff b86f 	b.w	406d86 <_vfprintf_r+0x26a>
  407ca8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407caa:	9310      	str	r3, [sp, #64]	; 0x40
  407cac:	461a      	mov	r2, r3
  407cae:	3303      	adds	r3, #3
  407cb0:	db04      	blt.n	407cbc <_vfprintf_r+0x11a0>
  407cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407cb4:	4619      	mov	r1, r3
  407cb6:	4291      	cmp	r1, r2
  407cb8:	f6bf af45 	bge.w	407b46 <_vfprintf_r+0x102a>
  407cbc:	3e02      	subs	r6, #2
  407cbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407cc0:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  407cc4:	3b01      	subs	r3, #1
  407cc6:	2b00      	cmp	r3, #0
  407cc8:	931d      	str	r3, [sp, #116]	; 0x74
  407cca:	bfbd      	ittte	lt
  407ccc:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  407cce:	f1c3 0301 	rsblt	r3, r3, #1
  407cd2:	222d      	movlt	r2, #45	; 0x2d
  407cd4:	222b      	movge	r2, #43	; 0x2b
  407cd6:	2b09      	cmp	r3, #9
  407cd8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  407cdc:	f340 813e 	ble.w	407f5c <_vfprintf_r+0x1440>
  407ce0:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  407ce4:	4620      	mov	r0, r4
  407ce6:	4d73      	ldr	r5, [pc, #460]	; (407eb4 <_vfprintf_r+0x1398>)
  407ce8:	e000      	b.n	407cec <_vfprintf_r+0x11d0>
  407cea:	4610      	mov	r0, r2
  407cec:	fb85 1203 	smull	r1, r2, r5, r3
  407cf0:	17d9      	asrs	r1, r3, #31
  407cf2:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  407cf6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  407cfa:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  407cfe:	3230      	adds	r2, #48	; 0x30
  407d00:	2909      	cmp	r1, #9
  407d02:	f800 2c01 	strb.w	r2, [r0, #-1]
  407d06:	460b      	mov	r3, r1
  407d08:	f100 32ff 	add.w	r2, r0, #4294967295
  407d0c:	dced      	bgt.n	407cea <_vfprintf_r+0x11ce>
  407d0e:	3330      	adds	r3, #48	; 0x30
  407d10:	3802      	subs	r0, #2
  407d12:	b2d9      	uxtb	r1, r3
  407d14:	4284      	cmp	r4, r0
  407d16:	f802 1c01 	strb.w	r1, [r2, #-1]
  407d1a:	f240 8190 	bls.w	40803e <_vfprintf_r+0x1522>
  407d1e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  407d22:	4613      	mov	r3, r2
  407d24:	e001      	b.n	407d2a <_vfprintf_r+0x120e>
  407d26:	f813 1b01 	ldrb.w	r1, [r3], #1
  407d2a:	f800 1b01 	strb.w	r1, [r0], #1
  407d2e:	42a3      	cmp	r3, r4
  407d30:	d1f9      	bne.n	407d26 <_vfprintf_r+0x120a>
  407d32:	3301      	adds	r3, #1
  407d34:	1a9b      	subs	r3, r3, r2
  407d36:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  407d3a:	4413      	add	r3, r2
  407d3c:	aa1f      	add	r2, sp, #124	; 0x7c
  407d3e:	1a9b      	subs	r3, r3, r2
  407d40:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407d42:	9319      	str	r3, [sp, #100]	; 0x64
  407d44:	2a01      	cmp	r2, #1
  407d46:	4413      	add	r3, r2
  407d48:	930d      	str	r3, [sp, #52]	; 0x34
  407d4a:	f340 8145 	ble.w	407fd8 <_vfprintf_r+0x14bc>
  407d4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407d50:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407d52:	4413      	add	r3, r2
  407d54:	930d      	str	r3, [sp, #52]	; 0x34
  407d56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407d5a:	9307      	str	r3, [sp, #28]
  407d5c:	2300      	movs	r3, #0
  407d5e:	9310      	str	r3, [sp, #64]	; 0x40
  407d60:	e700      	b.n	407b64 <_vfprintf_r+0x1048>
  407d62:	aa23      	add	r2, sp, #140	; 0x8c
  407d64:	990a      	ldr	r1, [sp, #40]	; 0x28
  407d66:	9808      	ldr	r0, [sp, #32]
  407d68:	f002 fc82 	bl	40a670 <__sprint_r>
  407d6c:	2800      	cmp	r0, #0
  407d6e:	f47f ac5f 	bne.w	407630 <_vfprintf_r+0xb14>
  407d72:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407d74:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407d78:	e4d1      	b.n	40771e <_vfprintf_r+0xc02>
  407d7a:	4623      	mov	r3, r4
  407d7c:	e6d5      	b.n	407b2a <_vfprintf_r+0x100e>
  407d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407d80:	9710      	str	r7, [sp, #64]	; 0x40
  407d82:	2b06      	cmp	r3, #6
  407d84:	bf28      	it	cs
  407d86:	2306      	movcs	r3, #6
  407d88:	9709      	str	r7, [sp, #36]	; 0x24
  407d8a:	46ba      	mov	sl, r7
  407d8c:	9307      	str	r3, [sp, #28]
  407d8e:	950e      	str	r5, [sp, #56]	; 0x38
  407d90:	f8cd b018 	str.w	fp, [sp, #24]
  407d94:	930d      	str	r3, [sp, #52]	; 0x34
  407d96:	4f48      	ldr	r7, [pc, #288]	; (407eb8 <_vfprintf_r+0x139c>)
  407d98:	f7fe bff2 	b.w	406d80 <_vfprintf_r+0x264>
  407d9c:	aa23      	add	r2, sp, #140	; 0x8c
  407d9e:	990a      	ldr	r1, [sp, #40]	; 0x28
  407da0:	9808      	ldr	r0, [sp, #32]
  407da2:	f002 fc65 	bl	40a670 <__sprint_r>
  407da6:	2800      	cmp	r0, #0
  407da8:	f47f ac42 	bne.w	407630 <_vfprintf_r+0xb14>
  407dac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407dae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407db0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407db2:	1ad3      	subs	r3, r2, r3
  407db4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407db8:	e5b6      	b.n	407928 <_vfprintf_r+0xe0c>
  407dba:	46a2      	mov	sl, r4
  407dbc:	f7ff bb18 	b.w	4073f0 <_vfprintf_r+0x8d4>
  407dc0:	a821      	add	r0, sp, #132	; 0x84
  407dc2:	a91e      	add	r1, sp, #120	; 0x78
  407dc4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407dc6:	9004      	str	r0, [sp, #16]
  407dc8:	9103      	str	r1, [sp, #12]
  407dca:	a81d      	add	r0, sp, #116	; 0x74
  407dcc:	2103      	movs	r1, #3
  407dce:	9002      	str	r0, [sp, #8]
  407dd0:	9a07      	ldr	r2, [sp, #28]
  407dd2:	9501      	str	r5, [sp, #4]
  407dd4:	4653      	mov	r3, sl
  407dd6:	9100      	str	r1, [sp, #0]
  407dd8:	9808      	ldr	r0, [sp, #32]
  407dda:	f000 fa95 	bl	408308 <_dtoa_r>
  407dde:	4607      	mov	r7, r0
  407de0:	1944      	adds	r4, r0, r5
  407de2:	783b      	ldrb	r3, [r7, #0]
  407de4:	2b30      	cmp	r3, #48	; 0x30
  407de6:	f000 80ca 	beq.w	407f7e <_vfprintf_r+0x1462>
  407dea:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  407dec:	442c      	add	r4, r5
  407dee:	e689      	b.n	407b04 <_vfprintf_r+0xfe8>
  407df0:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407df2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407df4:	4413      	add	r3, r2
  407df6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407df8:	930d      	str	r3, [sp, #52]	; 0x34
  407dfa:	2a00      	cmp	r2, #0
  407dfc:	f340 80e4 	ble.w	407fc8 <_vfprintf_r+0x14ac>
  407e00:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407e04:	9307      	str	r3, [sp, #28]
  407e06:	2667      	movs	r6, #103	; 0x67
  407e08:	e6ac      	b.n	407b64 <_vfprintf_r+0x1048>
  407e0a:	2b00      	cmp	r3, #0
  407e0c:	f340 80fb 	ble.w	408006 <_vfprintf_r+0x14ea>
  407e10:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407e12:	2a00      	cmp	r2, #0
  407e14:	f040 80ce 	bne.w	407fb4 <_vfprintf_r+0x1498>
  407e18:	f01b 0f01 	tst.w	fp, #1
  407e1c:	f040 80ca 	bne.w	407fb4 <_vfprintf_r+0x1498>
  407e20:	9307      	str	r3, [sp, #28]
  407e22:	930d      	str	r3, [sp, #52]	; 0x34
  407e24:	e69e      	b.n	407b64 <_vfprintf_r+0x1048>
  407e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e28:	9307      	str	r3, [sp, #28]
  407e2a:	930d      	str	r3, [sp, #52]	; 0x34
  407e2c:	9009      	str	r0, [sp, #36]	; 0x24
  407e2e:	950e      	str	r5, [sp, #56]	; 0x38
  407e30:	f8cd b018 	str.w	fp, [sp, #24]
  407e34:	9010      	str	r0, [sp, #64]	; 0x40
  407e36:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407e3a:	f7fe bfa1 	b.w	406d80 <_vfprintf_r+0x264>
  407e3e:	aa23      	add	r2, sp, #140	; 0x8c
  407e40:	990a      	ldr	r1, [sp, #40]	; 0x28
  407e42:	9808      	ldr	r0, [sp, #32]
  407e44:	f002 fc14 	bl	40a670 <__sprint_r>
  407e48:	2800      	cmp	r0, #0
  407e4a:	f47f abf1 	bne.w	407630 <_vfprintf_r+0xb14>
  407e4e:	991d      	ldr	r1, [sp, #116]	; 0x74
  407e50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407e52:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407e56:	e6d0      	b.n	407bfa <_vfprintf_r+0x10de>
  407e58:	2e47      	cmp	r6, #71	; 0x47
  407e5a:	f47f ae52 	bne.w	407b02 <_vfprintf_r+0xfe6>
  407e5e:	f01b 0f01 	tst.w	fp, #1
  407e62:	f000 80da 	beq.w	40801a <_vfprintf_r+0x14fe>
  407e66:	2e46      	cmp	r6, #70	; 0x46
  407e68:	eb07 0405 	add.w	r4, r7, r5
  407e6c:	d0b9      	beq.n	407de2 <_vfprintf_r+0x12c6>
  407e6e:	e649      	b.n	407b04 <_vfprintf_r+0xfe8>
  407e70:	a821      	add	r0, sp, #132	; 0x84
  407e72:	a91e      	add	r1, sp, #120	; 0x78
  407e74:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407e76:	9004      	str	r0, [sp, #16]
  407e78:	9103      	str	r1, [sp, #12]
  407e7a:	a81d      	add	r0, sp, #116	; 0x74
  407e7c:	2103      	movs	r1, #3
  407e7e:	9002      	str	r0, [sp, #8]
  407e80:	9a07      	ldr	r2, [sp, #28]
  407e82:	9401      	str	r4, [sp, #4]
  407e84:	4653      	mov	r3, sl
  407e86:	9100      	str	r1, [sp, #0]
  407e88:	9808      	ldr	r0, [sp, #32]
  407e8a:	f000 fa3d 	bl	408308 <_dtoa_r>
  407e8e:	4625      	mov	r5, r4
  407e90:	4607      	mov	r7, r0
  407e92:	e7e8      	b.n	407e66 <_vfprintf_r+0x134a>
  407e94:	2300      	movs	r3, #0
  407e96:	9309      	str	r3, [sp, #36]	; 0x24
  407e98:	f7fe bec1 	b.w	406c1e <_vfprintf_r+0x102>
  407e9c:	424e      	negs	r6, r1
  407e9e:	3110      	adds	r1, #16
  407ea0:	4d06      	ldr	r5, [pc, #24]	; (407ebc <_vfprintf_r+0x13a0>)
  407ea2:	da43      	bge.n	407f2c <_vfprintf_r+0x1410>
  407ea4:	2410      	movs	r4, #16
  407ea6:	f8dd a020 	ldr.w	sl, [sp, #32]
  407eaa:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  407eae:	e00c      	b.n	407eca <_vfprintf_r+0x13ae>
  407eb0:	0040b5e0 	.word	0x0040b5e0
  407eb4:	66666667 	.word	0x66666667
  407eb8:	0040b5d8 	.word	0x0040b5d8
  407ebc:	0040b5f4 	.word	0x0040b5f4
  407ec0:	f108 0808 	add.w	r8, r8, #8
  407ec4:	3e10      	subs	r6, #16
  407ec6:	2e10      	cmp	r6, #16
  407ec8:	dd30      	ble.n	407f2c <_vfprintf_r+0x1410>
  407eca:	3301      	adds	r3, #1
  407ecc:	3210      	adds	r2, #16
  407ece:	2b07      	cmp	r3, #7
  407ed0:	9225      	str	r2, [sp, #148]	; 0x94
  407ed2:	9324      	str	r3, [sp, #144]	; 0x90
  407ed4:	f8c8 5000 	str.w	r5, [r8]
  407ed8:	f8c8 4004 	str.w	r4, [r8, #4]
  407edc:	ddf0      	ble.n	407ec0 <_vfprintf_r+0x13a4>
  407ede:	aa23      	add	r2, sp, #140	; 0x8c
  407ee0:	4659      	mov	r1, fp
  407ee2:	4650      	mov	r0, sl
  407ee4:	f002 fbc4 	bl	40a670 <__sprint_r>
  407ee8:	2800      	cmp	r0, #0
  407eea:	f47f aeba 	bne.w	407c62 <_vfprintf_r+0x1146>
  407eee:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407ef0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ef2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407ef6:	e7e5      	b.n	407ec4 <_vfprintf_r+0x13a8>
  407ef8:	aa23      	add	r2, sp, #140	; 0x8c
  407efa:	990a      	ldr	r1, [sp, #40]	; 0x28
  407efc:	9808      	ldr	r0, [sp, #32]
  407efe:	f002 fbb7 	bl	40a670 <__sprint_r>
  407f02:	2800      	cmp	r0, #0
  407f04:	f47f ab94 	bne.w	407630 <_vfprintf_r+0xb14>
  407f08:	991d      	ldr	r1, [sp, #116]	; 0x74
  407f0a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407f0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407f0e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407f12:	e68a      	b.n	407c2a <_vfprintf_r+0x110e>
  407f14:	9808      	ldr	r0, [sp, #32]
  407f16:	aa23      	add	r2, sp, #140	; 0x8c
  407f18:	4651      	mov	r1, sl
  407f1a:	f002 fba9 	bl	40a670 <__sprint_r>
  407f1e:	2800      	cmp	r0, #0
  407f20:	f43f aa64 	beq.w	4073ec <_vfprintf_r+0x8d0>
  407f24:	f7ff ba64 	b.w	4073f0 <_vfprintf_r+0x8d4>
  407f28:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407f2a:	e5fe      	b.n	407b2a <_vfprintf_r+0x100e>
  407f2c:	3301      	adds	r3, #1
  407f2e:	4432      	add	r2, r6
  407f30:	2b07      	cmp	r3, #7
  407f32:	e888 0060 	stmia.w	r8, {r5, r6}
  407f36:	9225      	str	r2, [sp, #148]	; 0x94
  407f38:	9324      	str	r3, [sp, #144]	; 0x90
  407f3a:	f108 0808 	add.w	r8, r8, #8
  407f3e:	f77f ae77 	ble.w	407c30 <_vfprintf_r+0x1114>
  407f42:	aa23      	add	r2, sp, #140	; 0x8c
  407f44:	990a      	ldr	r1, [sp, #40]	; 0x28
  407f46:	9808      	ldr	r0, [sp, #32]
  407f48:	f002 fb92 	bl	40a670 <__sprint_r>
  407f4c:	2800      	cmp	r0, #0
  407f4e:	f47f ab6f 	bne.w	407630 <_vfprintf_r+0xb14>
  407f52:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407f54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407f56:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407f5a:	e669      	b.n	407c30 <_vfprintf_r+0x1114>
  407f5c:	3330      	adds	r3, #48	; 0x30
  407f5e:	2230      	movs	r2, #48	; 0x30
  407f60:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  407f64:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  407f68:	ab20      	add	r3, sp, #128	; 0x80
  407f6a:	e6e7      	b.n	407d3c <_vfprintf_r+0x1220>
  407f6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407f6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407f70:	4413      	add	r3, r2
  407f72:	930d      	str	r3, [sp, #52]	; 0x34
  407f74:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407f78:	9307      	str	r3, [sp, #28]
  407f7a:	2667      	movs	r6, #103	; 0x67
  407f7c:	e5f2      	b.n	407b64 <_vfprintf_r+0x1048>
  407f7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407f80:	9807      	ldr	r0, [sp, #28]
  407f82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407f84:	4651      	mov	r1, sl
  407f86:	f002 fe79 	bl	40ac7c <__aeabi_dcmpeq>
  407f8a:	2800      	cmp	r0, #0
  407f8c:	f47f af2d 	bne.w	407dea <_vfprintf_r+0x12ce>
  407f90:	f1c5 0501 	rsb	r5, r5, #1
  407f94:	951d      	str	r5, [sp, #116]	; 0x74
  407f96:	442c      	add	r4, r5
  407f98:	e5b4      	b.n	407b04 <_vfprintf_r+0xfe8>
  407f9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407f9c:	4f33      	ldr	r7, [pc, #204]	; (40806c <_vfprintf_r+0x1550>)
  407f9e:	2b00      	cmp	r3, #0
  407fa0:	bfb6      	itet	lt
  407fa2:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  407fa6:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  407faa:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  407fae:	4b30      	ldr	r3, [pc, #192]	; (408070 <_vfprintf_r+0x1554>)
  407fb0:	f7ff b9d1 	b.w	407356 <_vfprintf_r+0x83a>
  407fb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407fb6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407fb8:	4413      	add	r3, r2
  407fba:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407fbc:	441a      	add	r2, r3
  407fbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  407fc2:	920d      	str	r2, [sp, #52]	; 0x34
  407fc4:	9307      	str	r3, [sp, #28]
  407fc6:	e5cd      	b.n	407b64 <_vfprintf_r+0x1048>
  407fc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407fca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407fcc:	f1c3 0301 	rsb	r3, r3, #1
  407fd0:	441a      	add	r2, r3
  407fd2:	4613      	mov	r3, r2
  407fd4:	920d      	str	r2, [sp, #52]	; 0x34
  407fd6:	e713      	b.n	407e00 <_vfprintf_r+0x12e4>
  407fd8:	f01b 0301 	ands.w	r3, fp, #1
  407fdc:	9310      	str	r3, [sp, #64]	; 0x40
  407fde:	f47f aeb6 	bne.w	407d4e <_vfprintf_r+0x1232>
  407fe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407fe4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407fe8:	9307      	str	r3, [sp, #28]
  407fea:	e5bb      	b.n	407b64 <_vfprintf_r+0x1048>
  407fec:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  407fee:	f899 6001 	ldrb.w	r6, [r9, #1]
  407ff2:	6823      	ldr	r3, [r4, #0]
  407ff4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  407ff8:	9309      	str	r3, [sp, #36]	; 0x24
  407ffa:	4623      	mov	r3, r4
  407ffc:	3304      	adds	r3, #4
  407ffe:	4681      	mov	r9, r0
  408000:	930e      	str	r3, [sp, #56]	; 0x38
  408002:	f7fe be0a 	b.w	406c1a <_vfprintf_r+0xfe>
  408006:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408008:	b913      	cbnz	r3, 408010 <_vfprintf_r+0x14f4>
  40800a:	f01b 0f01 	tst.w	fp, #1
  40800e:	d002      	beq.n	408016 <_vfprintf_r+0x14fa>
  408010:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408012:	3301      	adds	r3, #1
  408014:	e7d1      	b.n	407fba <_vfprintf_r+0x149e>
  408016:	2301      	movs	r3, #1
  408018:	e702      	b.n	407e20 <_vfprintf_r+0x1304>
  40801a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40801c:	1bdb      	subs	r3, r3, r7
  40801e:	9311      	str	r3, [sp, #68]	; 0x44
  408020:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408022:	2b47      	cmp	r3, #71	; 0x47
  408024:	f43f ae40 	beq.w	407ca8 <_vfprintf_r+0x118c>
  408028:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40802a:	9310      	str	r3, [sp, #64]	; 0x40
  40802c:	e647      	b.n	407cbe <_vfprintf_r+0x11a2>
  40802e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408032:	f7ff b81d 	b.w	407070 <_vfprintf_r+0x554>
  408036:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40803a:	f7ff b918 	b.w	40726e <_vfprintf_r+0x752>
  40803e:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  408042:	e67b      	b.n	407d3c <_vfprintf_r+0x1220>
  408044:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408048:	f7ff b866 	b.w	407118 <_vfprintf_r+0x5fc>
  40804c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408050:	f7ff b9ac 	b.w	4073ac <_vfprintf_r+0x890>
  408054:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408058:	f7ff b934 	b.w	4072c4 <_vfprintf_r+0x7a8>
  40805c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408060:	f7ff b8b0 	b.w	4071c4 <_vfprintf_r+0x6a8>
  408064:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408068:	f7ff b945 	b.w	4072f6 <_vfprintf_r+0x7da>
  40806c:	0040b5ac 	.word	0x0040b5ac
  408070:	0040b5a8 	.word	0x0040b5a8

00408074 <__sbprintf>:
  408074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408078:	460c      	mov	r4, r1
  40807a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40807e:	8989      	ldrh	r1, [r1, #12]
  408080:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408082:	89e5      	ldrh	r5, [r4, #14]
  408084:	9619      	str	r6, [sp, #100]	; 0x64
  408086:	f021 0102 	bic.w	r1, r1, #2
  40808a:	4606      	mov	r6, r0
  40808c:	69e0      	ldr	r0, [r4, #28]
  40808e:	f8ad 100c 	strh.w	r1, [sp, #12]
  408092:	4617      	mov	r7, r2
  408094:	f44f 6180 	mov.w	r1, #1024	; 0x400
  408098:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40809a:	f8ad 500e 	strh.w	r5, [sp, #14]
  40809e:	4698      	mov	r8, r3
  4080a0:	ad1a      	add	r5, sp, #104	; 0x68
  4080a2:	2300      	movs	r3, #0
  4080a4:	9007      	str	r0, [sp, #28]
  4080a6:	a816      	add	r0, sp, #88	; 0x58
  4080a8:	9209      	str	r2, [sp, #36]	; 0x24
  4080aa:	9306      	str	r3, [sp, #24]
  4080ac:	9500      	str	r5, [sp, #0]
  4080ae:	9504      	str	r5, [sp, #16]
  4080b0:	9102      	str	r1, [sp, #8]
  4080b2:	9105      	str	r1, [sp, #20]
  4080b4:	f001 fc82 	bl	4099bc <__retarget_lock_init_recursive>
  4080b8:	4643      	mov	r3, r8
  4080ba:	463a      	mov	r2, r7
  4080bc:	4669      	mov	r1, sp
  4080be:	4630      	mov	r0, r6
  4080c0:	f7fe fd2c 	bl	406b1c <_vfprintf_r>
  4080c4:	1e05      	subs	r5, r0, #0
  4080c6:	db07      	blt.n	4080d8 <__sbprintf+0x64>
  4080c8:	4630      	mov	r0, r6
  4080ca:	4669      	mov	r1, sp
  4080cc:	f001 f8e6 	bl	40929c <_fflush_r>
  4080d0:	2800      	cmp	r0, #0
  4080d2:	bf18      	it	ne
  4080d4:	f04f 35ff 	movne.w	r5, #4294967295
  4080d8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4080dc:	065b      	lsls	r3, r3, #25
  4080de:	d503      	bpl.n	4080e8 <__sbprintf+0x74>
  4080e0:	89a3      	ldrh	r3, [r4, #12]
  4080e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4080e6:	81a3      	strh	r3, [r4, #12]
  4080e8:	9816      	ldr	r0, [sp, #88]	; 0x58
  4080ea:	f001 fc69 	bl	4099c0 <__retarget_lock_close_recursive>
  4080ee:	4628      	mov	r0, r5
  4080f0:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4080f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004080f8 <__swsetup_r>:
  4080f8:	b538      	push	{r3, r4, r5, lr}
  4080fa:	4b30      	ldr	r3, [pc, #192]	; (4081bc <__swsetup_r+0xc4>)
  4080fc:	681b      	ldr	r3, [r3, #0]
  4080fe:	4605      	mov	r5, r0
  408100:	460c      	mov	r4, r1
  408102:	b113      	cbz	r3, 40810a <__swsetup_r+0x12>
  408104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  408106:	2a00      	cmp	r2, #0
  408108:	d038      	beq.n	40817c <__swsetup_r+0x84>
  40810a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40810e:	b293      	uxth	r3, r2
  408110:	0718      	lsls	r0, r3, #28
  408112:	d50c      	bpl.n	40812e <__swsetup_r+0x36>
  408114:	6920      	ldr	r0, [r4, #16]
  408116:	b1a8      	cbz	r0, 408144 <__swsetup_r+0x4c>
  408118:	f013 0201 	ands.w	r2, r3, #1
  40811c:	d01e      	beq.n	40815c <__swsetup_r+0x64>
  40811e:	6963      	ldr	r3, [r4, #20]
  408120:	2200      	movs	r2, #0
  408122:	425b      	negs	r3, r3
  408124:	61a3      	str	r3, [r4, #24]
  408126:	60a2      	str	r2, [r4, #8]
  408128:	b1f0      	cbz	r0, 408168 <__swsetup_r+0x70>
  40812a:	2000      	movs	r0, #0
  40812c:	bd38      	pop	{r3, r4, r5, pc}
  40812e:	06d9      	lsls	r1, r3, #27
  408130:	d53c      	bpl.n	4081ac <__swsetup_r+0xb4>
  408132:	0758      	lsls	r0, r3, #29
  408134:	d426      	bmi.n	408184 <__swsetup_r+0x8c>
  408136:	6920      	ldr	r0, [r4, #16]
  408138:	f042 0308 	orr.w	r3, r2, #8
  40813c:	81a3      	strh	r3, [r4, #12]
  40813e:	b29b      	uxth	r3, r3
  408140:	2800      	cmp	r0, #0
  408142:	d1e9      	bne.n	408118 <__swsetup_r+0x20>
  408144:	f403 7220 	and.w	r2, r3, #640	; 0x280
  408148:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40814c:	d0e4      	beq.n	408118 <__swsetup_r+0x20>
  40814e:	4628      	mov	r0, r5
  408150:	4621      	mov	r1, r4
  408152:	f001 fc69 	bl	409a28 <__smakebuf_r>
  408156:	89a3      	ldrh	r3, [r4, #12]
  408158:	6920      	ldr	r0, [r4, #16]
  40815a:	e7dd      	b.n	408118 <__swsetup_r+0x20>
  40815c:	0799      	lsls	r1, r3, #30
  40815e:	bf58      	it	pl
  408160:	6962      	ldrpl	r2, [r4, #20]
  408162:	60a2      	str	r2, [r4, #8]
  408164:	2800      	cmp	r0, #0
  408166:	d1e0      	bne.n	40812a <__swsetup_r+0x32>
  408168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40816c:	061a      	lsls	r2, r3, #24
  40816e:	d5dd      	bpl.n	40812c <__swsetup_r+0x34>
  408170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408174:	81a3      	strh	r3, [r4, #12]
  408176:	f04f 30ff 	mov.w	r0, #4294967295
  40817a:	bd38      	pop	{r3, r4, r5, pc}
  40817c:	4618      	mov	r0, r3
  40817e:	f001 f8e5 	bl	40934c <__sinit>
  408182:	e7c2      	b.n	40810a <__swsetup_r+0x12>
  408184:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408186:	b151      	cbz	r1, 40819e <__swsetup_r+0xa6>
  408188:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40818c:	4299      	cmp	r1, r3
  40818e:	d004      	beq.n	40819a <__swsetup_r+0xa2>
  408190:	4628      	mov	r0, r5
  408192:	f001 f97d 	bl	409490 <_free_r>
  408196:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40819a:	2300      	movs	r3, #0
  40819c:	6323      	str	r3, [r4, #48]	; 0x30
  40819e:	2300      	movs	r3, #0
  4081a0:	6920      	ldr	r0, [r4, #16]
  4081a2:	6063      	str	r3, [r4, #4]
  4081a4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4081a8:	6020      	str	r0, [r4, #0]
  4081aa:	e7c5      	b.n	408138 <__swsetup_r+0x40>
  4081ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4081b0:	2309      	movs	r3, #9
  4081b2:	602b      	str	r3, [r5, #0]
  4081b4:	f04f 30ff 	mov.w	r0, #4294967295
  4081b8:	81a2      	strh	r2, [r4, #12]
  4081ba:	bd38      	pop	{r3, r4, r5, pc}
  4081bc:	20400010 	.word	0x20400010

004081c0 <register_fini>:
  4081c0:	4b02      	ldr	r3, [pc, #8]	; (4081cc <register_fini+0xc>)
  4081c2:	b113      	cbz	r3, 4081ca <register_fini+0xa>
  4081c4:	4802      	ldr	r0, [pc, #8]	; (4081d0 <register_fini+0x10>)
  4081c6:	f000 b805 	b.w	4081d4 <atexit>
  4081ca:	4770      	bx	lr
  4081cc:	00000000 	.word	0x00000000
  4081d0:	004093bd 	.word	0x004093bd

004081d4 <atexit>:
  4081d4:	2300      	movs	r3, #0
  4081d6:	4601      	mov	r1, r0
  4081d8:	461a      	mov	r2, r3
  4081da:	4618      	mov	r0, r3
  4081dc:	f002 ba68 	b.w	40a6b0 <__register_exitproc>

004081e0 <quorem>:
  4081e0:	6902      	ldr	r2, [r0, #16]
  4081e2:	690b      	ldr	r3, [r1, #16]
  4081e4:	4293      	cmp	r3, r2
  4081e6:	f300 808d 	bgt.w	408304 <quorem+0x124>
  4081ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4081ee:	f103 38ff 	add.w	r8, r3, #4294967295
  4081f2:	f101 0714 	add.w	r7, r1, #20
  4081f6:	f100 0b14 	add.w	fp, r0, #20
  4081fa:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4081fe:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  408202:	ea4f 0488 	mov.w	r4, r8, lsl #2
  408206:	b083      	sub	sp, #12
  408208:	3201      	adds	r2, #1
  40820a:	fbb3 f9f2 	udiv	r9, r3, r2
  40820e:	eb0b 0304 	add.w	r3, fp, r4
  408212:	9400      	str	r4, [sp, #0]
  408214:	eb07 0a04 	add.w	sl, r7, r4
  408218:	9301      	str	r3, [sp, #4]
  40821a:	f1b9 0f00 	cmp.w	r9, #0
  40821e:	d039      	beq.n	408294 <quorem+0xb4>
  408220:	2500      	movs	r5, #0
  408222:	462e      	mov	r6, r5
  408224:	46bc      	mov	ip, r7
  408226:	46de      	mov	lr, fp
  408228:	f85c 4b04 	ldr.w	r4, [ip], #4
  40822c:	f8de 3000 	ldr.w	r3, [lr]
  408230:	b2a2      	uxth	r2, r4
  408232:	fb09 5502 	mla	r5, r9, r2, r5
  408236:	0c22      	lsrs	r2, r4, #16
  408238:	0c2c      	lsrs	r4, r5, #16
  40823a:	fb09 4202 	mla	r2, r9, r2, r4
  40823e:	b2ad      	uxth	r5, r5
  408240:	1b75      	subs	r5, r6, r5
  408242:	b296      	uxth	r6, r2
  408244:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  408248:	fa15 f383 	uxtah	r3, r5, r3
  40824c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  408250:	b29b      	uxth	r3, r3
  408252:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  408256:	45e2      	cmp	sl, ip
  408258:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40825c:	f84e 3b04 	str.w	r3, [lr], #4
  408260:	ea4f 4626 	mov.w	r6, r6, asr #16
  408264:	d2e0      	bcs.n	408228 <quorem+0x48>
  408266:	9b00      	ldr	r3, [sp, #0]
  408268:	f85b 3003 	ldr.w	r3, [fp, r3]
  40826c:	b993      	cbnz	r3, 408294 <quorem+0xb4>
  40826e:	9c01      	ldr	r4, [sp, #4]
  408270:	1f23      	subs	r3, r4, #4
  408272:	459b      	cmp	fp, r3
  408274:	d20c      	bcs.n	408290 <quorem+0xb0>
  408276:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40827a:	b94b      	cbnz	r3, 408290 <quorem+0xb0>
  40827c:	f1a4 0308 	sub.w	r3, r4, #8
  408280:	e002      	b.n	408288 <quorem+0xa8>
  408282:	681a      	ldr	r2, [r3, #0]
  408284:	3b04      	subs	r3, #4
  408286:	b91a      	cbnz	r2, 408290 <quorem+0xb0>
  408288:	459b      	cmp	fp, r3
  40828a:	f108 38ff 	add.w	r8, r8, #4294967295
  40828e:	d3f8      	bcc.n	408282 <quorem+0xa2>
  408290:	f8c0 8010 	str.w	r8, [r0, #16]
  408294:	4604      	mov	r4, r0
  408296:	f001 fec5 	bl	40a024 <__mcmp>
  40829a:	2800      	cmp	r0, #0
  40829c:	db2e      	blt.n	4082fc <quorem+0x11c>
  40829e:	f109 0901 	add.w	r9, r9, #1
  4082a2:	465d      	mov	r5, fp
  4082a4:	2300      	movs	r3, #0
  4082a6:	f857 1b04 	ldr.w	r1, [r7], #4
  4082aa:	6828      	ldr	r0, [r5, #0]
  4082ac:	b28a      	uxth	r2, r1
  4082ae:	1a9a      	subs	r2, r3, r2
  4082b0:	0c0b      	lsrs	r3, r1, #16
  4082b2:	fa12 f280 	uxtah	r2, r2, r0
  4082b6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4082ba:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4082be:	b292      	uxth	r2, r2
  4082c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4082c4:	45ba      	cmp	sl, r7
  4082c6:	f845 2b04 	str.w	r2, [r5], #4
  4082ca:	ea4f 4323 	mov.w	r3, r3, asr #16
  4082ce:	d2ea      	bcs.n	4082a6 <quorem+0xc6>
  4082d0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4082d4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4082d8:	b982      	cbnz	r2, 4082fc <quorem+0x11c>
  4082da:	1f1a      	subs	r2, r3, #4
  4082dc:	4593      	cmp	fp, r2
  4082de:	d20b      	bcs.n	4082f8 <quorem+0x118>
  4082e0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4082e4:	b942      	cbnz	r2, 4082f8 <quorem+0x118>
  4082e6:	3b08      	subs	r3, #8
  4082e8:	e002      	b.n	4082f0 <quorem+0x110>
  4082ea:	681a      	ldr	r2, [r3, #0]
  4082ec:	3b04      	subs	r3, #4
  4082ee:	b91a      	cbnz	r2, 4082f8 <quorem+0x118>
  4082f0:	459b      	cmp	fp, r3
  4082f2:	f108 38ff 	add.w	r8, r8, #4294967295
  4082f6:	d3f8      	bcc.n	4082ea <quorem+0x10a>
  4082f8:	f8c4 8010 	str.w	r8, [r4, #16]
  4082fc:	4648      	mov	r0, r9
  4082fe:	b003      	add	sp, #12
  408300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408304:	2000      	movs	r0, #0
  408306:	4770      	bx	lr

00408308 <_dtoa_r>:
  408308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40830c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40830e:	b09b      	sub	sp, #108	; 0x6c
  408310:	4604      	mov	r4, r0
  408312:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  408314:	4692      	mov	sl, r2
  408316:	469b      	mov	fp, r3
  408318:	b141      	cbz	r1, 40832c <_dtoa_r+0x24>
  40831a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40831c:	604a      	str	r2, [r1, #4]
  40831e:	2301      	movs	r3, #1
  408320:	4093      	lsls	r3, r2
  408322:	608b      	str	r3, [r1, #8]
  408324:	f001 fca6 	bl	409c74 <_Bfree>
  408328:	2300      	movs	r3, #0
  40832a:	6423      	str	r3, [r4, #64]	; 0x40
  40832c:	f1bb 0f00 	cmp.w	fp, #0
  408330:	465d      	mov	r5, fp
  408332:	db35      	blt.n	4083a0 <_dtoa_r+0x98>
  408334:	2300      	movs	r3, #0
  408336:	6033      	str	r3, [r6, #0]
  408338:	4b9d      	ldr	r3, [pc, #628]	; (4085b0 <_dtoa_r+0x2a8>)
  40833a:	43ab      	bics	r3, r5
  40833c:	d015      	beq.n	40836a <_dtoa_r+0x62>
  40833e:	4650      	mov	r0, sl
  408340:	4659      	mov	r1, fp
  408342:	2200      	movs	r2, #0
  408344:	2300      	movs	r3, #0
  408346:	f002 fc99 	bl	40ac7c <__aeabi_dcmpeq>
  40834a:	4680      	mov	r8, r0
  40834c:	2800      	cmp	r0, #0
  40834e:	d02d      	beq.n	4083ac <_dtoa_r+0xa4>
  408350:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408352:	2301      	movs	r3, #1
  408354:	6013      	str	r3, [r2, #0]
  408356:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408358:	2b00      	cmp	r3, #0
  40835a:	f000 80bd 	beq.w	4084d8 <_dtoa_r+0x1d0>
  40835e:	4895      	ldr	r0, [pc, #596]	; (4085b4 <_dtoa_r+0x2ac>)
  408360:	6018      	str	r0, [r3, #0]
  408362:	3801      	subs	r0, #1
  408364:	b01b      	add	sp, #108	; 0x6c
  408366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40836a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40836c:	f242 730f 	movw	r3, #9999	; 0x270f
  408370:	6013      	str	r3, [r2, #0]
  408372:	f1ba 0f00 	cmp.w	sl, #0
  408376:	d10d      	bne.n	408394 <_dtoa_r+0x8c>
  408378:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40837c:	b955      	cbnz	r5, 408394 <_dtoa_r+0x8c>
  40837e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408380:	488d      	ldr	r0, [pc, #564]	; (4085b8 <_dtoa_r+0x2b0>)
  408382:	2b00      	cmp	r3, #0
  408384:	d0ee      	beq.n	408364 <_dtoa_r+0x5c>
  408386:	f100 0308 	add.w	r3, r0, #8
  40838a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40838c:	6013      	str	r3, [r2, #0]
  40838e:	b01b      	add	sp, #108	; 0x6c
  408390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408394:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408396:	4889      	ldr	r0, [pc, #548]	; (4085bc <_dtoa_r+0x2b4>)
  408398:	2b00      	cmp	r3, #0
  40839a:	d0e3      	beq.n	408364 <_dtoa_r+0x5c>
  40839c:	1cc3      	adds	r3, r0, #3
  40839e:	e7f4      	b.n	40838a <_dtoa_r+0x82>
  4083a0:	2301      	movs	r3, #1
  4083a2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4083a6:	6033      	str	r3, [r6, #0]
  4083a8:	46ab      	mov	fp, r5
  4083aa:	e7c5      	b.n	408338 <_dtoa_r+0x30>
  4083ac:	aa18      	add	r2, sp, #96	; 0x60
  4083ae:	ab19      	add	r3, sp, #100	; 0x64
  4083b0:	9201      	str	r2, [sp, #4]
  4083b2:	9300      	str	r3, [sp, #0]
  4083b4:	4652      	mov	r2, sl
  4083b6:	465b      	mov	r3, fp
  4083b8:	4620      	mov	r0, r4
  4083ba:	f001 fed3 	bl	40a164 <__d2b>
  4083be:	0d2b      	lsrs	r3, r5, #20
  4083c0:	4681      	mov	r9, r0
  4083c2:	d071      	beq.n	4084a8 <_dtoa_r+0x1a0>
  4083c4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4083c8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4083cc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4083ce:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4083d2:	4650      	mov	r0, sl
  4083d4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4083d8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4083dc:	2200      	movs	r2, #0
  4083de:	4b78      	ldr	r3, [pc, #480]	; (4085c0 <_dtoa_r+0x2b8>)
  4083e0:	f7fc feca 	bl	405178 <__aeabi_dsub>
  4083e4:	a36c      	add	r3, pc, #432	; (adr r3, 408598 <_dtoa_r+0x290>)
  4083e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083ea:	f7fd f879 	bl	4054e0 <__aeabi_dmul>
  4083ee:	a36c      	add	r3, pc, #432	; (adr r3, 4085a0 <_dtoa_r+0x298>)
  4083f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083f4:	f7fc fec2 	bl	40517c <__adddf3>
  4083f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4083fc:	4630      	mov	r0, r6
  4083fe:	f7fd f809 	bl	405414 <__aeabi_i2d>
  408402:	a369      	add	r3, pc, #420	; (adr r3, 4085a8 <_dtoa_r+0x2a0>)
  408404:	e9d3 2300 	ldrd	r2, r3, [r3]
  408408:	f7fd f86a 	bl	4054e0 <__aeabi_dmul>
  40840c:	4602      	mov	r2, r0
  40840e:	460b      	mov	r3, r1
  408410:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408414:	f7fc feb2 	bl	40517c <__adddf3>
  408418:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40841c:	f002 fc76 	bl	40ad0c <__aeabi_d2iz>
  408420:	2200      	movs	r2, #0
  408422:	9002      	str	r0, [sp, #8]
  408424:	2300      	movs	r3, #0
  408426:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40842a:	f002 fc31 	bl	40ac90 <__aeabi_dcmplt>
  40842e:	2800      	cmp	r0, #0
  408430:	f040 8173 	bne.w	40871a <_dtoa_r+0x412>
  408434:	9d02      	ldr	r5, [sp, #8]
  408436:	2d16      	cmp	r5, #22
  408438:	f200 815d 	bhi.w	4086f6 <_dtoa_r+0x3ee>
  40843c:	4b61      	ldr	r3, [pc, #388]	; (4085c4 <_dtoa_r+0x2bc>)
  40843e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  408442:	e9d3 0100 	ldrd	r0, r1, [r3]
  408446:	4652      	mov	r2, sl
  408448:	465b      	mov	r3, fp
  40844a:	f002 fc3f 	bl	40accc <__aeabi_dcmpgt>
  40844e:	2800      	cmp	r0, #0
  408450:	f000 81c5 	beq.w	4087de <_dtoa_r+0x4d6>
  408454:	1e6b      	subs	r3, r5, #1
  408456:	9302      	str	r3, [sp, #8]
  408458:	2300      	movs	r3, #0
  40845a:	930e      	str	r3, [sp, #56]	; 0x38
  40845c:	1bbf      	subs	r7, r7, r6
  40845e:	1e7b      	subs	r3, r7, #1
  408460:	9306      	str	r3, [sp, #24]
  408462:	f100 8154 	bmi.w	40870e <_dtoa_r+0x406>
  408466:	2300      	movs	r3, #0
  408468:	9308      	str	r3, [sp, #32]
  40846a:	9b02      	ldr	r3, [sp, #8]
  40846c:	2b00      	cmp	r3, #0
  40846e:	f2c0 8145 	blt.w	4086fc <_dtoa_r+0x3f4>
  408472:	9a06      	ldr	r2, [sp, #24]
  408474:	930d      	str	r3, [sp, #52]	; 0x34
  408476:	4611      	mov	r1, r2
  408478:	4419      	add	r1, r3
  40847a:	2300      	movs	r3, #0
  40847c:	9106      	str	r1, [sp, #24]
  40847e:	930c      	str	r3, [sp, #48]	; 0x30
  408480:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408482:	2b09      	cmp	r3, #9
  408484:	d82a      	bhi.n	4084dc <_dtoa_r+0x1d4>
  408486:	2b05      	cmp	r3, #5
  408488:	f340 865b 	ble.w	409142 <_dtoa_r+0xe3a>
  40848c:	3b04      	subs	r3, #4
  40848e:	9324      	str	r3, [sp, #144]	; 0x90
  408490:	2500      	movs	r5, #0
  408492:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408494:	3b02      	subs	r3, #2
  408496:	2b03      	cmp	r3, #3
  408498:	f200 8642 	bhi.w	409120 <_dtoa_r+0xe18>
  40849c:	e8df f013 	tbh	[pc, r3, lsl #1]
  4084a0:	02c903d4 	.word	0x02c903d4
  4084a4:	046103df 	.word	0x046103df
  4084a8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4084aa:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4084ac:	443e      	add	r6, r7
  4084ae:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4084b2:	2b20      	cmp	r3, #32
  4084b4:	f340 818e 	ble.w	4087d4 <_dtoa_r+0x4cc>
  4084b8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4084bc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4084c0:	409d      	lsls	r5, r3
  4084c2:	fa2a f000 	lsr.w	r0, sl, r0
  4084c6:	4328      	orrs	r0, r5
  4084c8:	f7fc ff94 	bl	4053f4 <__aeabi_ui2d>
  4084cc:	2301      	movs	r3, #1
  4084ce:	3e01      	subs	r6, #1
  4084d0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4084d4:	9314      	str	r3, [sp, #80]	; 0x50
  4084d6:	e781      	b.n	4083dc <_dtoa_r+0xd4>
  4084d8:	483b      	ldr	r0, [pc, #236]	; (4085c8 <_dtoa_r+0x2c0>)
  4084da:	e743      	b.n	408364 <_dtoa_r+0x5c>
  4084dc:	2100      	movs	r1, #0
  4084de:	6461      	str	r1, [r4, #68]	; 0x44
  4084e0:	4620      	mov	r0, r4
  4084e2:	9125      	str	r1, [sp, #148]	; 0x94
  4084e4:	f001 fba0 	bl	409c28 <_Balloc>
  4084e8:	f04f 33ff 	mov.w	r3, #4294967295
  4084ec:	930a      	str	r3, [sp, #40]	; 0x28
  4084ee:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4084f0:	930f      	str	r3, [sp, #60]	; 0x3c
  4084f2:	2301      	movs	r3, #1
  4084f4:	9004      	str	r0, [sp, #16]
  4084f6:	6420      	str	r0, [r4, #64]	; 0x40
  4084f8:	9224      	str	r2, [sp, #144]	; 0x90
  4084fa:	930b      	str	r3, [sp, #44]	; 0x2c
  4084fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4084fe:	2b00      	cmp	r3, #0
  408500:	f2c0 80d9 	blt.w	4086b6 <_dtoa_r+0x3ae>
  408504:	9a02      	ldr	r2, [sp, #8]
  408506:	2a0e      	cmp	r2, #14
  408508:	f300 80d5 	bgt.w	4086b6 <_dtoa_r+0x3ae>
  40850c:	4b2d      	ldr	r3, [pc, #180]	; (4085c4 <_dtoa_r+0x2bc>)
  40850e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408512:	e9d3 2300 	ldrd	r2, r3, [r3]
  408516:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40851a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40851c:	2b00      	cmp	r3, #0
  40851e:	f2c0 83ba 	blt.w	408c96 <_dtoa_r+0x98e>
  408522:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  408526:	4650      	mov	r0, sl
  408528:	462a      	mov	r2, r5
  40852a:	4633      	mov	r3, r6
  40852c:	4659      	mov	r1, fp
  40852e:	f7fd f901 	bl	405734 <__aeabi_ddiv>
  408532:	f002 fbeb 	bl	40ad0c <__aeabi_d2iz>
  408536:	4680      	mov	r8, r0
  408538:	f7fc ff6c 	bl	405414 <__aeabi_i2d>
  40853c:	462a      	mov	r2, r5
  40853e:	4633      	mov	r3, r6
  408540:	f7fc ffce 	bl	4054e0 <__aeabi_dmul>
  408544:	460b      	mov	r3, r1
  408546:	4602      	mov	r2, r0
  408548:	4659      	mov	r1, fp
  40854a:	4650      	mov	r0, sl
  40854c:	f7fc fe14 	bl	405178 <__aeabi_dsub>
  408550:	9d04      	ldr	r5, [sp, #16]
  408552:	f108 0330 	add.w	r3, r8, #48	; 0x30
  408556:	702b      	strb	r3, [r5, #0]
  408558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40855a:	2b01      	cmp	r3, #1
  40855c:	4606      	mov	r6, r0
  40855e:	460f      	mov	r7, r1
  408560:	f105 0501 	add.w	r5, r5, #1
  408564:	d068      	beq.n	408638 <_dtoa_r+0x330>
  408566:	2200      	movs	r2, #0
  408568:	4b18      	ldr	r3, [pc, #96]	; (4085cc <_dtoa_r+0x2c4>)
  40856a:	f7fc ffb9 	bl	4054e0 <__aeabi_dmul>
  40856e:	2200      	movs	r2, #0
  408570:	2300      	movs	r3, #0
  408572:	4606      	mov	r6, r0
  408574:	460f      	mov	r7, r1
  408576:	f002 fb81 	bl	40ac7c <__aeabi_dcmpeq>
  40857a:	2800      	cmp	r0, #0
  40857c:	f040 8088 	bne.w	408690 <_dtoa_r+0x388>
  408580:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  408584:	f04f 0a00 	mov.w	sl, #0
  408588:	f8df b040 	ldr.w	fp, [pc, #64]	; 4085cc <_dtoa_r+0x2c4>
  40858c:	940c      	str	r4, [sp, #48]	; 0x30
  40858e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  408592:	e028      	b.n	4085e6 <_dtoa_r+0x2de>
  408594:	f3af 8000 	nop.w
  408598:	636f4361 	.word	0x636f4361
  40859c:	3fd287a7 	.word	0x3fd287a7
  4085a0:	8b60c8b3 	.word	0x8b60c8b3
  4085a4:	3fc68a28 	.word	0x3fc68a28
  4085a8:	509f79fb 	.word	0x509f79fb
  4085ac:	3fd34413 	.word	0x3fd34413
  4085b0:	7ff00000 	.word	0x7ff00000
  4085b4:	0040b5e1 	.word	0x0040b5e1
  4085b8:	0040b604 	.word	0x0040b604
  4085bc:	0040b610 	.word	0x0040b610
  4085c0:	3ff80000 	.word	0x3ff80000
  4085c4:	0040b640 	.word	0x0040b640
  4085c8:	0040b5e0 	.word	0x0040b5e0
  4085cc:	40240000 	.word	0x40240000
  4085d0:	f7fc ff86 	bl	4054e0 <__aeabi_dmul>
  4085d4:	2200      	movs	r2, #0
  4085d6:	2300      	movs	r3, #0
  4085d8:	4606      	mov	r6, r0
  4085da:	460f      	mov	r7, r1
  4085dc:	f002 fb4e 	bl	40ac7c <__aeabi_dcmpeq>
  4085e0:	2800      	cmp	r0, #0
  4085e2:	f040 83c1 	bne.w	408d68 <_dtoa_r+0xa60>
  4085e6:	4642      	mov	r2, r8
  4085e8:	464b      	mov	r3, r9
  4085ea:	4630      	mov	r0, r6
  4085ec:	4639      	mov	r1, r7
  4085ee:	f7fd f8a1 	bl	405734 <__aeabi_ddiv>
  4085f2:	f002 fb8b 	bl	40ad0c <__aeabi_d2iz>
  4085f6:	4604      	mov	r4, r0
  4085f8:	f7fc ff0c 	bl	405414 <__aeabi_i2d>
  4085fc:	4642      	mov	r2, r8
  4085fe:	464b      	mov	r3, r9
  408600:	f7fc ff6e 	bl	4054e0 <__aeabi_dmul>
  408604:	4602      	mov	r2, r0
  408606:	460b      	mov	r3, r1
  408608:	4630      	mov	r0, r6
  40860a:	4639      	mov	r1, r7
  40860c:	f7fc fdb4 	bl	405178 <__aeabi_dsub>
  408610:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  408614:	9e04      	ldr	r6, [sp, #16]
  408616:	f805 eb01 	strb.w	lr, [r5], #1
  40861a:	eba5 0e06 	sub.w	lr, r5, r6
  40861e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  408620:	45b6      	cmp	lr, r6
  408622:	e9cd 0106 	strd	r0, r1, [sp, #24]
  408626:	4652      	mov	r2, sl
  408628:	465b      	mov	r3, fp
  40862a:	d1d1      	bne.n	4085d0 <_dtoa_r+0x2c8>
  40862c:	46a0      	mov	r8, r4
  40862e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  408632:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408634:	4606      	mov	r6, r0
  408636:	460f      	mov	r7, r1
  408638:	4632      	mov	r2, r6
  40863a:	463b      	mov	r3, r7
  40863c:	4630      	mov	r0, r6
  40863e:	4639      	mov	r1, r7
  408640:	f7fc fd9c 	bl	40517c <__adddf3>
  408644:	4606      	mov	r6, r0
  408646:	460f      	mov	r7, r1
  408648:	4602      	mov	r2, r0
  40864a:	460b      	mov	r3, r1
  40864c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408650:	f002 fb1e 	bl	40ac90 <__aeabi_dcmplt>
  408654:	b948      	cbnz	r0, 40866a <_dtoa_r+0x362>
  408656:	4632      	mov	r2, r6
  408658:	463b      	mov	r3, r7
  40865a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40865e:	f002 fb0d 	bl	40ac7c <__aeabi_dcmpeq>
  408662:	b1a8      	cbz	r0, 408690 <_dtoa_r+0x388>
  408664:	f018 0f01 	tst.w	r8, #1
  408668:	d012      	beq.n	408690 <_dtoa_r+0x388>
  40866a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40866e:	9a04      	ldr	r2, [sp, #16]
  408670:	1e6b      	subs	r3, r5, #1
  408672:	e004      	b.n	40867e <_dtoa_r+0x376>
  408674:	429a      	cmp	r2, r3
  408676:	f000 8401 	beq.w	408e7c <_dtoa_r+0xb74>
  40867a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40867e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  408682:	f103 0501 	add.w	r5, r3, #1
  408686:	d0f5      	beq.n	408674 <_dtoa_r+0x36c>
  408688:	f108 0801 	add.w	r8, r8, #1
  40868c:	f883 8000 	strb.w	r8, [r3]
  408690:	4649      	mov	r1, r9
  408692:	4620      	mov	r0, r4
  408694:	f001 faee 	bl	409c74 <_Bfree>
  408698:	2200      	movs	r2, #0
  40869a:	9b02      	ldr	r3, [sp, #8]
  40869c:	702a      	strb	r2, [r5, #0]
  40869e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4086a0:	3301      	adds	r3, #1
  4086a2:	6013      	str	r3, [r2, #0]
  4086a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4086a6:	2b00      	cmp	r3, #0
  4086a8:	f000 839e 	beq.w	408de8 <_dtoa_r+0xae0>
  4086ac:	9804      	ldr	r0, [sp, #16]
  4086ae:	601d      	str	r5, [r3, #0]
  4086b0:	b01b      	add	sp, #108	; 0x6c
  4086b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4086b8:	2a00      	cmp	r2, #0
  4086ba:	d03e      	beq.n	40873a <_dtoa_r+0x432>
  4086bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4086be:	2a01      	cmp	r2, #1
  4086c0:	f340 8311 	ble.w	408ce6 <_dtoa_r+0x9de>
  4086c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4086c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4086c8:	1e5f      	subs	r7, r3, #1
  4086ca:	42ba      	cmp	r2, r7
  4086cc:	f2c0 838f 	blt.w	408dee <_dtoa_r+0xae6>
  4086d0:	1bd7      	subs	r7, r2, r7
  4086d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4086d4:	2b00      	cmp	r3, #0
  4086d6:	f2c0 848b 	blt.w	408ff0 <_dtoa_r+0xce8>
  4086da:	9d08      	ldr	r5, [sp, #32]
  4086dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4086de:	9a08      	ldr	r2, [sp, #32]
  4086e0:	441a      	add	r2, r3
  4086e2:	9208      	str	r2, [sp, #32]
  4086e4:	9a06      	ldr	r2, [sp, #24]
  4086e6:	2101      	movs	r1, #1
  4086e8:	441a      	add	r2, r3
  4086ea:	4620      	mov	r0, r4
  4086ec:	9206      	str	r2, [sp, #24]
  4086ee:	f001 fb5b 	bl	409da8 <__i2b>
  4086f2:	4606      	mov	r6, r0
  4086f4:	e024      	b.n	408740 <_dtoa_r+0x438>
  4086f6:	2301      	movs	r3, #1
  4086f8:	930e      	str	r3, [sp, #56]	; 0x38
  4086fa:	e6af      	b.n	40845c <_dtoa_r+0x154>
  4086fc:	9a08      	ldr	r2, [sp, #32]
  4086fe:	9b02      	ldr	r3, [sp, #8]
  408700:	1ad2      	subs	r2, r2, r3
  408702:	425b      	negs	r3, r3
  408704:	930c      	str	r3, [sp, #48]	; 0x30
  408706:	2300      	movs	r3, #0
  408708:	9208      	str	r2, [sp, #32]
  40870a:	930d      	str	r3, [sp, #52]	; 0x34
  40870c:	e6b8      	b.n	408480 <_dtoa_r+0x178>
  40870e:	f1c7 0301 	rsb	r3, r7, #1
  408712:	9308      	str	r3, [sp, #32]
  408714:	2300      	movs	r3, #0
  408716:	9306      	str	r3, [sp, #24]
  408718:	e6a7      	b.n	40846a <_dtoa_r+0x162>
  40871a:	9d02      	ldr	r5, [sp, #8]
  40871c:	4628      	mov	r0, r5
  40871e:	f7fc fe79 	bl	405414 <__aeabi_i2d>
  408722:	4602      	mov	r2, r0
  408724:	460b      	mov	r3, r1
  408726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40872a:	f002 faa7 	bl	40ac7c <__aeabi_dcmpeq>
  40872e:	2800      	cmp	r0, #0
  408730:	f47f ae80 	bne.w	408434 <_dtoa_r+0x12c>
  408734:	1e6b      	subs	r3, r5, #1
  408736:	9302      	str	r3, [sp, #8]
  408738:	e67c      	b.n	408434 <_dtoa_r+0x12c>
  40873a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40873c:	9d08      	ldr	r5, [sp, #32]
  40873e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408740:	2d00      	cmp	r5, #0
  408742:	dd0c      	ble.n	40875e <_dtoa_r+0x456>
  408744:	9906      	ldr	r1, [sp, #24]
  408746:	2900      	cmp	r1, #0
  408748:	460b      	mov	r3, r1
  40874a:	dd08      	ble.n	40875e <_dtoa_r+0x456>
  40874c:	42a9      	cmp	r1, r5
  40874e:	9a08      	ldr	r2, [sp, #32]
  408750:	bfa8      	it	ge
  408752:	462b      	movge	r3, r5
  408754:	1ad2      	subs	r2, r2, r3
  408756:	1aed      	subs	r5, r5, r3
  408758:	1acb      	subs	r3, r1, r3
  40875a:	9208      	str	r2, [sp, #32]
  40875c:	9306      	str	r3, [sp, #24]
  40875e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408760:	b1d3      	cbz	r3, 408798 <_dtoa_r+0x490>
  408762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408764:	2b00      	cmp	r3, #0
  408766:	f000 82b7 	beq.w	408cd8 <_dtoa_r+0x9d0>
  40876a:	2f00      	cmp	r7, #0
  40876c:	dd10      	ble.n	408790 <_dtoa_r+0x488>
  40876e:	4631      	mov	r1, r6
  408770:	463a      	mov	r2, r7
  408772:	4620      	mov	r0, r4
  408774:	f001 fbb4 	bl	409ee0 <__pow5mult>
  408778:	464a      	mov	r2, r9
  40877a:	4601      	mov	r1, r0
  40877c:	4606      	mov	r6, r0
  40877e:	4620      	mov	r0, r4
  408780:	f001 fb1c 	bl	409dbc <__multiply>
  408784:	4649      	mov	r1, r9
  408786:	4680      	mov	r8, r0
  408788:	4620      	mov	r0, r4
  40878a:	f001 fa73 	bl	409c74 <_Bfree>
  40878e:	46c1      	mov	r9, r8
  408790:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408792:	1bda      	subs	r2, r3, r7
  408794:	f040 82a1 	bne.w	408cda <_dtoa_r+0x9d2>
  408798:	2101      	movs	r1, #1
  40879a:	4620      	mov	r0, r4
  40879c:	f001 fb04 	bl	409da8 <__i2b>
  4087a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4087a2:	2b00      	cmp	r3, #0
  4087a4:	4680      	mov	r8, r0
  4087a6:	dd1c      	ble.n	4087e2 <_dtoa_r+0x4da>
  4087a8:	4601      	mov	r1, r0
  4087aa:	461a      	mov	r2, r3
  4087ac:	4620      	mov	r0, r4
  4087ae:	f001 fb97 	bl	409ee0 <__pow5mult>
  4087b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4087b4:	2b01      	cmp	r3, #1
  4087b6:	4680      	mov	r8, r0
  4087b8:	f340 8254 	ble.w	408c64 <_dtoa_r+0x95c>
  4087bc:	2300      	movs	r3, #0
  4087be:	930c      	str	r3, [sp, #48]	; 0x30
  4087c0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4087c4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4087c8:	6918      	ldr	r0, [r3, #16]
  4087ca:	f001 fa9d 	bl	409d08 <__hi0bits>
  4087ce:	f1c0 0020 	rsb	r0, r0, #32
  4087d2:	e010      	b.n	4087f6 <_dtoa_r+0x4ee>
  4087d4:	f1c3 0520 	rsb	r5, r3, #32
  4087d8:	fa0a f005 	lsl.w	r0, sl, r5
  4087dc:	e674      	b.n	4084c8 <_dtoa_r+0x1c0>
  4087de:	900e      	str	r0, [sp, #56]	; 0x38
  4087e0:	e63c      	b.n	40845c <_dtoa_r+0x154>
  4087e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4087e4:	2b01      	cmp	r3, #1
  4087e6:	f340 8287 	ble.w	408cf8 <_dtoa_r+0x9f0>
  4087ea:	2300      	movs	r3, #0
  4087ec:	930c      	str	r3, [sp, #48]	; 0x30
  4087ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4087f0:	2001      	movs	r0, #1
  4087f2:	2b00      	cmp	r3, #0
  4087f4:	d1e4      	bne.n	4087c0 <_dtoa_r+0x4b8>
  4087f6:	9a06      	ldr	r2, [sp, #24]
  4087f8:	4410      	add	r0, r2
  4087fa:	f010 001f 	ands.w	r0, r0, #31
  4087fe:	f000 80a1 	beq.w	408944 <_dtoa_r+0x63c>
  408802:	f1c0 0320 	rsb	r3, r0, #32
  408806:	2b04      	cmp	r3, #4
  408808:	f340 849e 	ble.w	409148 <_dtoa_r+0xe40>
  40880c:	9b08      	ldr	r3, [sp, #32]
  40880e:	f1c0 001c 	rsb	r0, r0, #28
  408812:	4403      	add	r3, r0
  408814:	9308      	str	r3, [sp, #32]
  408816:	4613      	mov	r3, r2
  408818:	4403      	add	r3, r0
  40881a:	4405      	add	r5, r0
  40881c:	9306      	str	r3, [sp, #24]
  40881e:	9b08      	ldr	r3, [sp, #32]
  408820:	2b00      	cmp	r3, #0
  408822:	dd05      	ble.n	408830 <_dtoa_r+0x528>
  408824:	4649      	mov	r1, r9
  408826:	461a      	mov	r2, r3
  408828:	4620      	mov	r0, r4
  40882a:	f001 fba9 	bl	409f80 <__lshift>
  40882e:	4681      	mov	r9, r0
  408830:	9b06      	ldr	r3, [sp, #24]
  408832:	2b00      	cmp	r3, #0
  408834:	dd05      	ble.n	408842 <_dtoa_r+0x53a>
  408836:	4641      	mov	r1, r8
  408838:	461a      	mov	r2, r3
  40883a:	4620      	mov	r0, r4
  40883c:	f001 fba0 	bl	409f80 <__lshift>
  408840:	4680      	mov	r8, r0
  408842:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408844:	2b00      	cmp	r3, #0
  408846:	f040 8086 	bne.w	408956 <_dtoa_r+0x64e>
  40884a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40884c:	2b00      	cmp	r3, #0
  40884e:	f340 8266 	ble.w	408d1e <_dtoa_r+0xa16>
  408852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408854:	2b00      	cmp	r3, #0
  408856:	f000 8098 	beq.w	40898a <_dtoa_r+0x682>
  40885a:	2d00      	cmp	r5, #0
  40885c:	dd05      	ble.n	40886a <_dtoa_r+0x562>
  40885e:	4631      	mov	r1, r6
  408860:	462a      	mov	r2, r5
  408862:	4620      	mov	r0, r4
  408864:	f001 fb8c 	bl	409f80 <__lshift>
  408868:	4606      	mov	r6, r0
  40886a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40886c:	2b00      	cmp	r3, #0
  40886e:	f040 8337 	bne.w	408ee0 <_dtoa_r+0xbd8>
  408872:	9606      	str	r6, [sp, #24]
  408874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408876:	9a04      	ldr	r2, [sp, #16]
  408878:	f8dd b018 	ldr.w	fp, [sp, #24]
  40887c:	3b01      	subs	r3, #1
  40887e:	18d3      	adds	r3, r2, r3
  408880:	930b      	str	r3, [sp, #44]	; 0x2c
  408882:	f00a 0301 	and.w	r3, sl, #1
  408886:	930c      	str	r3, [sp, #48]	; 0x30
  408888:	4617      	mov	r7, r2
  40888a:	46c2      	mov	sl, r8
  40888c:	4651      	mov	r1, sl
  40888e:	4648      	mov	r0, r9
  408890:	f7ff fca6 	bl	4081e0 <quorem>
  408894:	4631      	mov	r1, r6
  408896:	4605      	mov	r5, r0
  408898:	4648      	mov	r0, r9
  40889a:	f001 fbc3 	bl	40a024 <__mcmp>
  40889e:	465a      	mov	r2, fp
  4088a0:	900a      	str	r0, [sp, #40]	; 0x28
  4088a2:	4651      	mov	r1, sl
  4088a4:	4620      	mov	r0, r4
  4088a6:	f001 fbd9 	bl	40a05c <__mdiff>
  4088aa:	68c2      	ldr	r2, [r0, #12]
  4088ac:	4680      	mov	r8, r0
  4088ae:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4088b2:	2a00      	cmp	r2, #0
  4088b4:	f040 822b 	bne.w	408d0e <_dtoa_r+0xa06>
  4088b8:	4601      	mov	r1, r0
  4088ba:	4648      	mov	r0, r9
  4088bc:	9308      	str	r3, [sp, #32]
  4088be:	f001 fbb1 	bl	40a024 <__mcmp>
  4088c2:	4641      	mov	r1, r8
  4088c4:	9006      	str	r0, [sp, #24]
  4088c6:	4620      	mov	r0, r4
  4088c8:	f001 f9d4 	bl	409c74 <_Bfree>
  4088cc:	9a06      	ldr	r2, [sp, #24]
  4088ce:	9b08      	ldr	r3, [sp, #32]
  4088d0:	b932      	cbnz	r2, 4088e0 <_dtoa_r+0x5d8>
  4088d2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4088d4:	b921      	cbnz	r1, 4088e0 <_dtoa_r+0x5d8>
  4088d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4088d8:	2a00      	cmp	r2, #0
  4088da:	f000 83ef 	beq.w	4090bc <_dtoa_r+0xdb4>
  4088de:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4088e0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4088e2:	2900      	cmp	r1, #0
  4088e4:	f2c0 829f 	blt.w	408e26 <_dtoa_r+0xb1e>
  4088e8:	d105      	bne.n	4088f6 <_dtoa_r+0x5ee>
  4088ea:	9924      	ldr	r1, [sp, #144]	; 0x90
  4088ec:	b919      	cbnz	r1, 4088f6 <_dtoa_r+0x5ee>
  4088ee:	990c      	ldr	r1, [sp, #48]	; 0x30
  4088f0:	2900      	cmp	r1, #0
  4088f2:	f000 8298 	beq.w	408e26 <_dtoa_r+0xb1e>
  4088f6:	2a00      	cmp	r2, #0
  4088f8:	f300 8306 	bgt.w	408f08 <_dtoa_r+0xc00>
  4088fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4088fe:	703b      	strb	r3, [r7, #0]
  408900:	f107 0801 	add.w	r8, r7, #1
  408904:	4297      	cmp	r7, r2
  408906:	4645      	mov	r5, r8
  408908:	f000 830c 	beq.w	408f24 <_dtoa_r+0xc1c>
  40890c:	4649      	mov	r1, r9
  40890e:	2300      	movs	r3, #0
  408910:	220a      	movs	r2, #10
  408912:	4620      	mov	r0, r4
  408914:	f001 f9b8 	bl	409c88 <__multadd>
  408918:	455e      	cmp	r6, fp
  40891a:	4681      	mov	r9, r0
  40891c:	4631      	mov	r1, r6
  40891e:	f04f 0300 	mov.w	r3, #0
  408922:	f04f 020a 	mov.w	r2, #10
  408926:	4620      	mov	r0, r4
  408928:	f000 81eb 	beq.w	408d02 <_dtoa_r+0x9fa>
  40892c:	f001 f9ac 	bl	409c88 <__multadd>
  408930:	4659      	mov	r1, fp
  408932:	4606      	mov	r6, r0
  408934:	2300      	movs	r3, #0
  408936:	220a      	movs	r2, #10
  408938:	4620      	mov	r0, r4
  40893a:	f001 f9a5 	bl	409c88 <__multadd>
  40893e:	4647      	mov	r7, r8
  408940:	4683      	mov	fp, r0
  408942:	e7a3      	b.n	40888c <_dtoa_r+0x584>
  408944:	201c      	movs	r0, #28
  408946:	9b08      	ldr	r3, [sp, #32]
  408948:	4403      	add	r3, r0
  40894a:	9308      	str	r3, [sp, #32]
  40894c:	9b06      	ldr	r3, [sp, #24]
  40894e:	4403      	add	r3, r0
  408950:	4405      	add	r5, r0
  408952:	9306      	str	r3, [sp, #24]
  408954:	e763      	b.n	40881e <_dtoa_r+0x516>
  408956:	4641      	mov	r1, r8
  408958:	4648      	mov	r0, r9
  40895a:	f001 fb63 	bl	40a024 <__mcmp>
  40895e:	2800      	cmp	r0, #0
  408960:	f6bf af73 	bge.w	40884a <_dtoa_r+0x542>
  408964:	9f02      	ldr	r7, [sp, #8]
  408966:	4649      	mov	r1, r9
  408968:	2300      	movs	r3, #0
  40896a:	220a      	movs	r2, #10
  40896c:	4620      	mov	r0, r4
  40896e:	3f01      	subs	r7, #1
  408970:	9702      	str	r7, [sp, #8]
  408972:	f001 f989 	bl	409c88 <__multadd>
  408976:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408978:	4681      	mov	r9, r0
  40897a:	2b00      	cmp	r3, #0
  40897c:	f040 83b6 	bne.w	4090ec <_dtoa_r+0xde4>
  408980:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408982:	2b00      	cmp	r3, #0
  408984:	f340 83bf 	ble.w	409106 <_dtoa_r+0xdfe>
  408988:	930a      	str	r3, [sp, #40]	; 0x28
  40898a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40898e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  408990:	465d      	mov	r5, fp
  408992:	e002      	b.n	40899a <_dtoa_r+0x692>
  408994:	f001 f978 	bl	409c88 <__multadd>
  408998:	4681      	mov	r9, r0
  40899a:	4641      	mov	r1, r8
  40899c:	4648      	mov	r0, r9
  40899e:	f7ff fc1f 	bl	4081e0 <quorem>
  4089a2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4089a6:	f805 ab01 	strb.w	sl, [r5], #1
  4089aa:	eba5 030b 	sub.w	r3, r5, fp
  4089ae:	42bb      	cmp	r3, r7
  4089b0:	f04f 020a 	mov.w	r2, #10
  4089b4:	f04f 0300 	mov.w	r3, #0
  4089b8:	4649      	mov	r1, r9
  4089ba:	4620      	mov	r0, r4
  4089bc:	dbea      	blt.n	408994 <_dtoa_r+0x68c>
  4089be:	9b04      	ldr	r3, [sp, #16]
  4089c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4089c2:	2a01      	cmp	r2, #1
  4089c4:	bfac      	ite	ge
  4089c6:	189b      	addge	r3, r3, r2
  4089c8:	3301      	addlt	r3, #1
  4089ca:	461d      	mov	r5, r3
  4089cc:	f04f 0b00 	mov.w	fp, #0
  4089d0:	4649      	mov	r1, r9
  4089d2:	2201      	movs	r2, #1
  4089d4:	4620      	mov	r0, r4
  4089d6:	f001 fad3 	bl	409f80 <__lshift>
  4089da:	4641      	mov	r1, r8
  4089dc:	4681      	mov	r9, r0
  4089de:	f001 fb21 	bl	40a024 <__mcmp>
  4089e2:	2800      	cmp	r0, #0
  4089e4:	f340 823d 	ble.w	408e62 <_dtoa_r+0xb5a>
  4089e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4089ec:	9904      	ldr	r1, [sp, #16]
  4089ee:	1e6b      	subs	r3, r5, #1
  4089f0:	e004      	b.n	4089fc <_dtoa_r+0x6f4>
  4089f2:	428b      	cmp	r3, r1
  4089f4:	f000 81ae 	beq.w	408d54 <_dtoa_r+0xa4c>
  4089f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4089fc:	2a39      	cmp	r2, #57	; 0x39
  4089fe:	f103 0501 	add.w	r5, r3, #1
  408a02:	d0f6      	beq.n	4089f2 <_dtoa_r+0x6ea>
  408a04:	3201      	adds	r2, #1
  408a06:	701a      	strb	r2, [r3, #0]
  408a08:	4641      	mov	r1, r8
  408a0a:	4620      	mov	r0, r4
  408a0c:	f001 f932 	bl	409c74 <_Bfree>
  408a10:	2e00      	cmp	r6, #0
  408a12:	f43f ae3d 	beq.w	408690 <_dtoa_r+0x388>
  408a16:	f1bb 0f00 	cmp.w	fp, #0
  408a1a:	d005      	beq.n	408a28 <_dtoa_r+0x720>
  408a1c:	45b3      	cmp	fp, r6
  408a1e:	d003      	beq.n	408a28 <_dtoa_r+0x720>
  408a20:	4659      	mov	r1, fp
  408a22:	4620      	mov	r0, r4
  408a24:	f001 f926 	bl	409c74 <_Bfree>
  408a28:	4631      	mov	r1, r6
  408a2a:	4620      	mov	r0, r4
  408a2c:	f001 f922 	bl	409c74 <_Bfree>
  408a30:	e62e      	b.n	408690 <_dtoa_r+0x388>
  408a32:	2300      	movs	r3, #0
  408a34:	930b      	str	r3, [sp, #44]	; 0x2c
  408a36:	9b02      	ldr	r3, [sp, #8]
  408a38:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408a3a:	4413      	add	r3, r2
  408a3c:	930f      	str	r3, [sp, #60]	; 0x3c
  408a3e:	3301      	adds	r3, #1
  408a40:	2b01      	cmp	r3, #1
  408a42:	461f      	mov	r7, r3
  408a44:	461e      	mov	r6, r3
  408a46:	930a      	str	r3, [sp, #40]	; 0x28
  408a48:	bfb8      	it	lt
  408a4a:	2701      	movlt	r7, #1
  408a4c:	2100      	movs	r1, #0
  408a4e:	2f17      	cmp	r7, #23
  408a50:	6461      	str	r1, [r4, #68]	; 0x44
  408a52:	d90a      	bls.n	408a6a <_dtoa_r+0x762>
  408a54:	2201      	movs	r2, #1
  408a56:	2304      	movs	r3, #4
  408a58:	005b      	lsls	r3, r3, #1
  408a5a:	f103 0014 	add.w	r0, r3, #20
  408a5e:	4287      	cmp	r7, r0
  408a60:	4611      	mov	r1, r2
  408a62:	f102 0201 	add.w	r2, r2, #1
  408a66:	d2f7      	bcs.n	408a58 <_dtoa_r+0x750>
  408a68:	6461      	str	r1, [r4, #68]	; 0x44
  408a6a:	4620      	mov	r0, r4
  408a6c:	f001 f8dc 	bl	409c28 <_Balloc>
  408a70:	2e0e      	cmp	r6, #14
  408a72:	9004      	str	r0, [sp, #16]
  408a74:	6420      	str	r0, [r4, #64]	; 0x40
  408a76:	f63f ad41 	bhi.w	4084fc <_dtoa_r+0x1f4>
  408a7a:	2d00      	cmp	r5, #0
  408a7c:	f43f ad3e 	beq.w	4084fc <_dtoa_r+0x1f4>
  408a80:	9902      	ldr	r1, [sp, #8]
  408a82:	2900      	cmp	r1, #0
  408a84:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  408a88:	f340 8202 	ble.w	408e90 <_dtoa_r+0xb88>
  408a8c:	4bb8      	ldr	r3, [pc, #736]	; (408d70 <_dtoa_r+0xa68>)
  408a8e:	f001 020f 	and.w	r2, r1, #15
  408a92:	110d      	asrs	r5, r1, #4
  408a94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408a98:	06e9      	lsls	r1, r5, #27
  408a9a:	e9d3 6700 	ldrd	r6, r7, [r3]
  408a9e:	f140 81ae 	bpl.w	408dfe <_dtoa_r+0xaf6>
  408aa2:	4bb4      	ldr	r3, [pc, #720]	; (408d74 <_dtoa_r+0xa6c>)
  408aa4:	4650      	mov	r0, sl
  408aa6:	4659      	mov	r1, fp
  408aa8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  408aac:	f7fc fe42 	bl	405734 <__aeabi_ddiv>
  408ab0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  408ab4:	f005 050f 	and.w	r5, r5, #15
  408ab8:	f04f 0a03 	mov.w	sl, #3
  408abc:	b18d      	cbz	r5, 408ae2 <_dtoa_r+0x7da>
  408abe:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 408d74 <_dtoa_r+0xa6c>
  408ac2:	07ea      	lsls	r2, r5, #31
  408ac4:	d509      	bpl.n	408ada <_dtoa_r+0x7d2>
  408ac6:	4630      	mov	r0, r6
  408ac8:	4639      	mov	r1, r7
  408aca:	e9d8 2300 	ldrd	r2, r3, [r8]
  408ace:	f7fc fd07 	bl	4054e0 <__aeabi_dmul>
  408ad2:	f10a 0a01 	add.w	sl, sl, #1
  408ad6:	4606      	mov	r6, r0
  408ad8:	460f      	mov	r7, r1
  408ada:	106d      	asrs	r5, r5, #1
  408adc:	f108 0808 	add.w	r8, r8, #8
  408ae0:	d1ef      	bne.n	408ac2 <_dtoa_r+0x7ba>
  408ae2:	463b      	mov	r3, r7
  408ae4:	4632      	mov	r2, r6
  408ae6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  408aea:	f7fc fe23 	bl	405734 <__aeabi_ddiv>
  408aee:	4607      	mov	r7, r0
  408af0:	4688      	mov	r8, r1
  408af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408af4:	b143      	cbz	r3, 408b08 <_dtoa_r+0x800>
  408af6:	2200      	movs	r2, #0
  408af8:	4b9f      	ldr	r3, [pc, #636]	; (408d78 <_dtoa_r+0xa70>)
  408afa:	4638      	mov	r0, r7
  408afc:	4641      	mov	r1, r8
  408afe:	f002 f8c7 	bl	40ac90 <__aeabi_dcmplt>
  408b02:	2800      	cmp	r0, #0
  408b04:	f040 8286 	bne.w	409014 <_dtoa_r+0xd0c>
  408b08:	4650      	mov	r0, sl
  408b0a:	f7fc fc83 	bl	405414 <__aeabi_i2d>
  408b0e:	463a      	mov	r2, r7
  408b10:	4643      	mov	r3, r8
  408b12:	f7fc fce5 	bl	4054e0 <__aeabi_dmul>
  408b16:	4b99      	ldr	r3, [pc, #612]	; (408d7c <_dtoa_r+0xa74>)
  408b18:	2200      	movs	r2, #0
  408b1a:	f7fc fb2f 	bl	40517c <__adddf3>
  408b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408b20:	4605      	mov	r5, r0
  408b22:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408b26:	2b00      	cmp	r3, #0
  408b28:	f000 813e 	beq.w	408da8 <_dtoa_r+0xaa0>
  408b2c:	9b02      	ldr	r3, [sp, #8]
  408b2e:	9315      	str	r3, [sp, #84]	; 0x54
  408b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408b32:	9312      	str	r3, [sp, #72]	; 0x48
  408b34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408b36:	2b00      	cmp	r3, #0
  408b38:	f000 81fa 	beq.w	408f30 <_dtoa_r+0xc28>
  408b3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408b3e:	4b8c      	ldr	r3, [pc, #560]	; (408d70 <_dtoa_r+0xa68>)
  408b40:	498f      	ldr	r1, [pc, #572]	; (408d80 <_dtoa_r+0xa78>)
  408b42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408b46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  408b4a:	2000      	movs	r0, #0
  408b4c:	f7fc fdf2 	bl	405734 <__aeabi_ddiv>
  408b50:	462a      	mov	r2, r5
  408b52:	4633      	mov	r3, r6
  408b54:	f7fc fb10 	bl	405178 <__aeabi_dsub>
  408b58:	4682      	mov	sl, r0
  408b5a:	468b      	mov	fp, r1
  408b5c:	4638      	mov	r0, r7
  408b5e:	4641      	mov	r1, r8
  408b60:	f002 f8d4 	bl	40ad0c <__aeabi_d2iz>
  408b64:	4605      	mov	r5, r0
  408b66:	f7fc fc55 	bl	405414 <__aeabi_i2d>
  408b6a:	4602      	mov	r2, r0
  408b6c:	460b      	mov	r3, r1
  408b6e:	4638      	mov	r0, r7
  408b70:	4641      	mov	r1, r8
  408b72:	f7fc fb01 	bl	405178 <__aeabi_dsub>
  408b76:	3530      	adds	r5, #48	; 0x30
  408b78:	fa5f f885 	uxtb.w	r8, r5
  408b7c:	9d04      	ldr	r5, [sp, #16]
  408b7e:	4606      	mov	r6, r0
  408b80:	460f      	mov	r7, r1
  408b82:	f885 8000 	strb.w	r8, [r5]
  408b86:	4602      	mov	r2, r0
  408b88:	460b      	mov	r3, r1
  408b8a:	4650      	mov	r0, sl
  408b8c:	4659      	mov	r1, fp
  408b8e:	3501      	adds	r5, #1
  408b90:	f002 f89c 	bl	40accc <__aeabi_dcmpgt>
  408b94:	2800      	cmp	r0, #0
  408b96:	d154      	bne.n	408c42 <_dtoa_r+0x93a>
  408b98:	4632      	mov	r2, r6
  408b9a:	463b      	mov	r3, r7
  408b9c:	2000      	movs	r0, #0
  408b9e:	4976      	ldr	r1, [pc, #472]	; (408d78 <_dtoa_r+0xa70>)
  408ba0:	f7fc faea 	bl	405178 <__aeabi_dsub>
  408ba4:	4602      	mov	r2, r0
  408ba6:	460b      	mov	r3, r1
  408ba8:	4650      	mov	r0, sl
  408baa:	4659      	mov	r1, fp
  408bac:	f002 f88e 	bl	40accc <__aeabi_dcmpgt>
  408bb0:	2800      	cmp	r0, #0
  408bb2:	f040 8270 	bne.w	409096 <_dtoa_r+0xd8e>
  408bb6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408bb8:	2a01      	cmp	r2, #1
  408bba:	f000 8111 	beq.w	408de0 <_dtoa_r+0xad8>
  408bbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408bc0:	9a04      	ldr	r2, [sp, #16]
  408bc2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  408bc6:	4413      	add	r3, r2
  408bc8:	4699      	mov	r9, r3
  408bca:	e00d      	b.n	408be8 <_dtoa_r+0x8e0>
  408bcc:	2000      	movs	r0, #0
  408bce:	496a      	ldr	r1, [pc, #424]	; (408d78 <_dtoa_r+0xa70>)
  408bd0:	f7fc fad2 	bl	405178 <__aeabi_dsub>
  408bd4:	4652      	mov	r2, sl
  408bd6:	465b      	mov	r3, fp
  408bd8:	f002 f85a 	bl	40ac90 <__aeabi_dcmplt>
  408bdc:	2800      	cmp	r0, #0
  408bde:	f040 8258 	bne.w	409092 <_dtoa_r+0xd8a>
  408be2:	454d      	cmp	r5, r9
  408be4:	f000 80fa 	beq.w	408ddc <_dtoa_r+0xad4>
  408be8:	4650      	mov	r0, sl
  408bea:	4659      	mov	r1, fp
  408bec:	2200      	movs	r2, #0
  408bee:	4b65      	ldr	r3, [pc, #404]	; (408d84 <_dtoa_r+0xa7c>)
  408bf0:	f7fc fc76 	bl	4054e0 <__aeabi_dmul>
  408bf4:	2200      	movs	r2, #0
  408bf6:	4b63      	ldr	r3, [pc, #396]	; (408d84 <_dtoa_r+0xa7c>)
  408bf8:	4682      	mov	sl, r0
  408bfa:	468b      	mov	fp, r1
  408bfc:	4630      	mov	r0, r6
  408bfe:	4639      	mov	r1, r7
  408c00:	f7fc fc6e 	bl	4054e0 <__aeabi_dmul>
  408c04:	460f      	mov	r7, r1
  408c06:	4606      	mov	r6, r0
  408c08:	f002 f880 	bl	40ad0c <__aeabi_d2iz>
  408c0c:	4680      	mov	r8, r0
  408c0e:	f7fc fc01 	bl	405414 <__aeabi_i2d>
  408c12:	4602      	mov	r2, r0
  408c14:	460b      	mov	r3, r1
  408c16:	4630      	mov	r0, r6
  408c18:	4639      	mov	r1, r7
  408c1a:	f7fc faad 	bl	405178 <__aeabi_dsub>
  408c1e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  408c22:	fa5f f888 	uxtb.w	r8, r8
  408c26:	4652      	mov	r2, sl
  408c28:	465b      	mov	r3, fp
  408c2a:	f805 8b01 	strb.w	r8, [r5], #1
  408c2e:	4606      	mov	r6, r0
  408c30:	460f      	mov	r7, r1
  408c32:	f002 f82d 	bl	40ac90 <__aeabi_dcmplt>
  408c36:	4632      	mov	r2, r6
  408c38:	463b      	mov	r3, r7
  408c3a:	2800      	cmp	r0, #0
  408c3c:	d0c6      	beq.n	408bcc <_dtoa_r+0x8c4>
  408c3e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408c42:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408c44:	9302      	str	r3, [sp, #8]
  408c46:	e523      	b.n	408690 <_dtoa_r+0x388>
  408c48:	2300      	movs	r3, #0
  408c4a:	930b      	str	r3, [sp, #44]	; 0x2c
  408c4c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408c4e:	2b00      	cmp	r3, #0
  408c50:	f340 80dc 	ble.w	408e0c <_dtoa_r+0xb04>
  408c54:	461f      	mov	r7, r3
  408c56:	461e      	mov	r6, r3
  408c58:	930f      	str	r3, [sp, #60]	; 0x3c
  408c5a:	930a      	str	r3, [sp, #40]	; 0x28
  408c5c:	e6f6      	b.n	408a4c <_dtoa_r+0x744>
  408c5e:	2301      	movs	r3, #1
  408c60:	930b      	str	r3, [sp, #44]	; 0x2c
  408c62:	e7f3      	b.n	408c4c <_dtoa_r+0x944>
  408c64:	f1ba 0f00 	cmp.w	sl, #0
  408c68:	f47f ada8 	bne.w	4087bc <_dtoa_r+0x4b4>
  408c6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  408c70:	2b00      	cmp	r3, #0
  408c72:	f47f adba 	bne.w	4087ea <_dtoa_r+0x4e2>
  408c76:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  408c7a:	0d3f      	lsrs	r7, r7, #20
  408c7c:	053f      	lsls	r7, r7, #20
  408c7e:	2f00      	cmp	r7, #0
  408c80:	f000 820d 	beq.w	40909e <_dtoa_r+0xd96>
  408c84:	9b08      	ldr	r3, [sp, #32]
  408c86:	3301      	adds	r3, #1
  408c88:	9308      	str	r3, [sp, #32]
  408c8a:	9b06      	ldr	r3, [sp, #24]
  408c8c:	3301      	adds	r3, #1
  408c8e:	9306      	str	r3, [sp, #24]
  408c90:	2301      	movs	r3, #1
  408c92:	930c      	str	r3, [sp, #48]	; 0x30
  408c94:	e5ab      	b.n	4087ee <_dtoa_r+0x4e6>
  408c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408c98:	2b00      	cmp	r3, #0
  408c9a:	f73f ac42 	bgt.w	408522 <_dtoa_r+0x21a>
  408c9e:	f040 8221 	bne.w	4090e4 <_dtoa_r+0xddc>
  408ca2:	2200      	movs	r2, #0
  408ca4:	4b38      	ldr	r3, [pc, #224]	; (408d88 <_dtoa_r+0xa80>)
  408ca6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408caa:	f7fc fc19 	bl	4054e0 <__aeabi_dmul>
  408cae:	4652      	mov	r2, sl
  408cb0:	465b      	mov	r3, fp
  408cb2:	f002 f801 	bl	40acb8 <__aeabi_dcmpge>
  408cb6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  408cba:	4646      	mov	r6, r8
  408cbc:	2800      	cmp	r0, #0
  408cbe:	d041      	beq.n	408d44 <_dtoa_r+0xa3c>
  408cc0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408cc2:	9d04      	ldr	r5, [sp, #16]
  408cc4:	43db      	mvns	r3, r3
  408cc6:	9302      	str	r3, [sp, #8]
  408cc8:	4641      	mov	r1, r8
  408cca:	4620      	mov	r0, r4
  408ccc:	f000 ffd2 	bl	409c74 <_Bfree>
  408cd0:	2e00      	cmp	r6, #0
  408cd2:	f43f acdd 	beq.w	408690 <_dtoa_r+0x388>
  408cd6:	e6a7      	b.n	408a28 <_dtoa_r+0x720>
  408cd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408cda:	4649      	mov	r1, r9
  408cdc:	4620      	mov	r0, r4
  408cde:	f001 f8ff 	bl	409ee0 <__pow5mult>
  408ce2:	4681      	mov	r9, r0
  408ce4:	e558      	b.n	408798 <_dtoa_r+0x490>
  408ce6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408ce8:	2a00      	cmp	r2, #0
  408cea:	f000 8187 	beq.w	408ffc <_dtoa_r+0xcf4>
  408cee:	f203 4333 	addw	r3, r3, #1075	; 0x433
  408cf2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408cf4:	9d08      	ldr	r5, [sp, #32]
  408cf6:	e4f2      	b.n	4086de <_dtoa_r+0x3d6>
  408cf8:	f1ba 0f00 	cmp.w	sl, #0
  408cfc:	f47f ad75 	bne.w	4087ea <_dtoa_r+0x4e2>
  408d00:	e7b4      	b.n	408c6c <_dtoa_r+0x964>
  408d02:	f000 ffc1 	bl	409c88 <__multadd>
  408d06:	4647      	mov	r7, r8
  408d08:	4606      	mov	r6, r0
  408d0a:	4683      	mov	fp, r0
  408d0c:	e5be      	b.n	40888c <_dtoa_r+0x584>
  408d0e:	4601      	mov	r1, r0
  408d10:	4620      	mov	r0, r4
  408d12:	9306      	str	r3, [sp, #24]
  408d14:	f000 ffae 	bl	409c74 <_Bfree>
  408d18:	2201      	movs	r2, #1
  408d1a:	9b06      	ldr	r3, [sp, #24]
  408d1c:	e5e0      	b.n	4088e0 <_dtoa_r+0x5d8>
  408d1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408d20:	2b02      	cmp	r3, #2
  408d22:	f77f ad96 	ble.w	408852 <_dtoa_r+0x54a>
  408d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408d28:	2b00      	cmp	r3, #0
  408d2a:	d1c9      	bne.n	408cc0 <_dtoa_r+0x9b8>
  408d2c:	4641      	mov	r1, r8
  408d2e:	2205      	movs	r2, #5
  408d30:	4620      	mov	r0, r4
  408d32:	f000 ffa9 	bl	409c88 <__multadd>
  408d36:	4601      	mov	r1, r0
  408d38:	4680      	mov	r8, r0
  408d3a:	4648      	mov	r0, r9
  408d3c:	f001 f972 	bl	40a024 <__mcmp>
  408d40:	2800      	cmp	r0, #0
  408d42:	ddbd      	ble.n	408cc0 <_dtoa_r+0x9b8>
  408d44:	9a02      	ldr	r2, [sp, #8]
  408d46:	9904      	ldr	r1, [sp, #16]
  408d48:	2331      	movs	r3, #49	; 0x31
  408d4a:	3201      	adds	r2, #1
  408d4c:	9202      	str	r2, [sp, #8]
  408d4e:	700b      	strb	r3, [r1, #0]
  408d50:	1c4d      	adds	r5, r1, #1
  408d52:	e7b9      	b.n	408cc8 <_dtoa_r+0x9c0>
  408d54:	9a02      	ldr	r2, [sp, #8]
  408d56:	3201      	adds	r2, #1
  408d58:	9202      	str	r2, [sp, #8]
  408d5a:	9a04      	ldr	r2, [sp, #16]
  408d5c:	2331      	movs	r3, #49	; 0x31
  408d5e:	7013      	strb	r3, [r2, #0]
  408d60:	e652      	b.n	408a08 <_dtoa_r+0x700>
  408d62:	2301      	movs	r3, #1
  408d64:	930b      	str	r3, [sp, #44]	; 0x2c
  408d66:	e666      	b.n	408a36 <_dtoa_r+0x72e>
  408d68:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  408d6c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408d6e:	e48f      	b.n	408690 <_dtoa_r+0x388>
  408d70:	0040b640 	.word	0x0040b640
  408d74:	0040b618 	.word	0x0040b618
  408d78:	3ff00000 	.word	0x3ff00000
  408d7c:	401c0000 	.word	0x401c0000
  408d80:	3fe00000 	.word	0x3fe00000
  408d84:	40240000 	.word	0x40240000
  408d88:	40140000 	.word	0x40140000
  408d8c:	4650      	mov	r0, sl
  408d8e:	f7fc fb41 	bl	405414 <__aeabi_i2d>
  408d92:	463a      	mov	r2, r7
  408d94:	4643      	mov	r3, r8
  408d96:	f7fc fba3 	bl	4054e0 <__aeabi_dmul>
  408d9a:	2200      	movs	r2, #0
  408d9c:	4bc1      	ldr	r3, [pc, #772]	; (4090a4 <_dtoa_r+0xd9c>)
  408d9e:	f7fc f9ed 	bl	40517c <__adddf3>
  408da2:	4605      	mov	r5, r0
  408da4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408da8:	4641      	mov	r1, r8
  408daa:	2200      	movs	r2, #0
  408dac:	4bbe      	ldr	r3, [pc, #760]	; (4090a8 <_dtoa_r+0xda0>)
  408dae:	4638      	mov	r0, r7
  408db0:	f7fc f9e2 	bl	405178 <__aeabi_dsub>
  408db4:	462a      	mov	r2, r5
  408db6:	4633      	mov	r3, r6
  408db8:	4682      	mov	sl, r0
  408dba:	468b      	mov	fp, r1
  408dbc:	f001 ff86 	bl	40accc <__aeabi_dcmpgt>
  408dc0:	4680      	mov	r8, r0
  408dc2:	2800      	cmp	r0, #0
  408dc4:	f040 8110 	bne.w	408fe8 <_dtoa_r+0xce0>
  408dc8:	462a      	mov	r2, r5
  408dca:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  408dce:	4650      	mov	r0, sl
  408dd0:	4659      	mov	r1, fp
  408dd2:	f001 ff5d 	bl	40ac90 <__aeabi_dcmplt>
  408dd6:	b118      	cbz	r0, 408de0 <_dtoa_r+0xad8>
  408dd8:	4646      	mov	r6, r8
  408dda:	e771      	b.n	408cc0 <_dtoa_r+0x9b8>
  408ddc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408de0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  408de4:	f7ff bb8a 	b.w	4084fc <_dtoa_r+0x1f4>
  408de8:	9804      	ldr	r0, [sp, #16]
  408dea:	f7ff babb 	b.w	408364 <_dtoa_r+0x5c>
  408dee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408df0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  408df2:	970c      	str	r7, [sp, #48]	; 0x30
  408df4:	1afb      	subs	r3, r7, r3
  408df6:	441a      	add	r2, r3
  408df8:	920d      	str	r2, [sp, #52]	; 0x34
  408dfa:	2700      	movs	r7, #0
  408dfc:	e469      	b.n	4086d2 <_dtoa_r+0x3ca>
  408dfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  408e02:	f04f 0a02 	mov.w	sl, #2
  408e06:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  408e0a:	e657      	b.n	408abc <_dtoa_r+0x7b4>
  408e0c:	2100      	movs	r1, #0
  408e0e:	2301      	movs	r3, #1
  408e10:	6461      	str	r1, [r4, #68]	; 0x44
  408e12:	4620      	mov	r0, r4
  408e14:	9325      	str	r3, [sp, #148]	; 0x94
  408e16:	f000 ff07 	bl	409c28 <_Balloc>
  408e1a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408e1c:	9004      	str	r0, [sp, #16]
  408e1e:	6420      	str	r0, [r4, #64]	; 0x40
  408e20:	930a      	str	r3, [sp, #40]	; 0x28
  408e22:	930f      	str	r3, [sp, #60]	; 0x3c
  408e24:	e629      	b.n	408a7a <_dtoa_r+0x772>
  408e26:	2a00      	cmp	r2, #0
  408e28:	46d0      	mov	r8, sl
  408e2a:	f8cd b018 	str.w	fp, [sp, #24]
  408e2e:	469a      	mov	sl, r3
  408e30:	dd11      	ble.n	408e56 <_dtoa_r+0xb4e>
  408e32:	4649      	mov	r1, r9
  408e34:	2201      	movs	r2, #1
  408e36:	4620      	mov	r0, r4
  408e38:	f001 f8a2 	bl	409f80 <__lshift>
  408e3c:	4641      	mov	r1, r8
  408e3e:	4681      	mov	r9, r0
  408e40:	f001 f8f0 	bl	40a024 <__mcmp>
  408e44:	2800      	cmp	r0, #0
  408e46:	f340 8146 	ble.w	4090d6 <_dtoa_r+0xdce>
  408e4a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  408e4e:	f000 8106 	beq.w	40905e <_dtoa_r+0xd56>
  408e52:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  408e56:	46b3      	mov	fp, r6
  408e58:	f887 a000 	strb.w	sl, [r7]
  408e5c:	1c7d      	adds	r5, r7, #1
  408e5e:	9e06      	ldr	r6, [sp, #24]
  408e60:	e5d2      	b.n	408a08 <_dtoa_r+0x700>
  408e62:	d104      	bne.n	408e6e <_dtoa_r+0xb66>
  408e64:	f01a 0f01 	tst.w	sl, #1
  408e68:	d001      	beq.n	408e6e <_dtoa_r+0xb66>
  408e6a:	e5bd      	b.n	4089e8 <_dtoa_r+0x6e0>
  408e6c:	4615      	mov	r5, r2
  408e6e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  408e72:	2b30      	cmp	r3, #48	; 0x30
  408e74:	f105 32ff 	add.w	r2, r5, #4294967295
  408e78:	d0f8      	beq.n	408e6c <_dtoa_r+0xb64>
  408e7a:	e5c5      	b.n	408a08 <_dtoa_r+0x700>
  408e7c:	9904      	ldr	r1, [sp, #16]
  408e7e:	2230      	movs	r2, #48	; 0x30
  408e80:	700a      	strb	r2, [r1, #0]
  408e82:	9a02      	ldr	r2, [sp, #8]
  408e84:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  408e88:	3201      	adds	r2, #1
  408e8a:	9202      	str	r2, [sp, #8]
  408e8c:	f7ff bbfc 	b.w	408688 <_dtoa_r+0x380>
  408e90:	f000 80bb 	beq.w	40900a <_dtoa_r+0xd02>
  408e94:	9b02      	ldr	r3, [sp, #8]
  408e96:	425d      	negs	r5, r3
  408e98:	4b84      	ldr	r3, [pc, #528]	; (4090ac <_dtoa_r+0xda4>)
  408e9a:	f005 020f 	and.w	r2, r5, #15
  408e9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
  408ea6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  408eaa:	f7fc fb19 	bl	4054e0 <__aeabi_dmul>
  408eae:	112d      	asrs	r5, r5, #4
  408eb0:	4607      	mov	r7, r0
  408eb2:	4688      	mov	r8, r1
  408eb4:	f000 812c 	beq.w	409110 <_dtoa_r+0xe08>
  408eb8:	4e7d      	ldr	r6, [pc, #500]	; (4090b0 <_dtoa_r+0xda8>)
  408eba:	f04f 0a02 	mov.w	sl, #2
  408ebe:	07eb      	lsls	r3, r5, #31
  408ec0:	d509      	bpl.n	408ed6 <_dtoa_r+0xbce>
  408ec2:	4638      	mov	r0, r7
  408ec4:	4641      	mov	r1, r8
  408ec6:	e9d6 2300 	ldrd	r2, r3, [r6]
  408eca:	f7fc fb09 	bl	4054e0 <__aeabi_dmul>
  408ece:	f10a 0a01 	add.w	sl, sl, #1
  408ed2:	4607      	mov	r7, r0
  408ed4:	4688      	mov	r8, r1
  408ed6:	106d      	asrs	r5, r5, #1
  408ed8:	f106 0608 	add.w	r6, r6, #8
  408edc:	d1ef      	bne.n	408ebe <_dtoa_r+0xbb6>
  408ede:	e608      	b.n	408af2 <_dtoa_r+0x7ea>
  408ee0:	6871      	ldr	r1, [r6, #4]
  408ee2:	4620      	mov	r0, r4
  408ee4:	f000 fea0 	bl	409c28 <_Balloc>
  408ee8:	6933      	ldr	r3, [r6, #16]
  408eea:	3302      	adds	r3, #2
  408eec:	009a      	lsls	r2, r3, #2
  408eee:	4605      	mov	r5, r0
  408ef0:	f106 010c 	add.w	r1, r6, #12
  408ef4:	300c      	adds	r0, #12
  408ef6:	f7fd fb53 	bl	4065a0 <memcpy>
  408efa:	4629      	mov	r1, r5
  408efc:	2201      	movs	r2, #1
  408efe:	4620      	mov	r0, r4
  408f00:	f001 f83e 	bl	409f80 <__lshift>
  408f04:	9006      	str	r0, [sp, #24]
  408f06:	e4b5      	b.n	408874 <_dtoa_r+0x56c>
  408f08:	2b39      	cmp	r3, #57	; 0x39
  408f0a:	f8cd b018 	str.w	fp, [sp, #24]
  408f0e:	46d0      	mov	r8, sl
  408f10:	f000 80a5 	beq.w	40905e <_dtoa_r+0xd56>
  408f14:	f103 0a01 	add.w	sl, r3, #1
  408f18:	46b3      	mov	fp, r6
  408f1a:	f887 a000 	strb.w	sl, [r7]
  408f1e:	1c7d      	adds	r5, r7, #1
  408f20:	9e06      	ldr	r6, [sp, #24]
  408f22:	e571      	b.n	408a08 <_dtoa_r+0x700>
  408f24:	465a      	mov	r2, fp
  408f26:	46d0      	mov	r8, sl
  408f28:	46b3      	mov	fp, r6
  408f2a:	469a      	mov	sl, r3
  408f2c:	4616      	mov	r6, r2
  408f2e:	e54f      	b.n	4089d0 <_dtoa_r+0x6c8>
  408f30:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408f32:	495e      	ldr	r1, [pc, #376]	; (4090ac <_dtoa_r+0xda4>)
  408f34:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  408f38:	462a      	mov	r2, r5
  408f3a:	4633      	mov	r3, r6
  408f3c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  408f40:	f7fc face 	bl	4054e0 <__aeabi_dmul>
  408f44:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  408f48:	4638      	mov	r0, r7
  408f4a:	4641      	mov	r1, r8
  408f4c:	f001 fede 	bl	40ad0c <__aeabi_d2iz>
  408f50:	4605      	mov	r5, r0
  408f52:	f7fc fa5f 	bl	405414 <__aeabi_i2d>
  408f56:	460b      	mov	r3, r1
  408f58:	4602      	mov	r2, r0
  408f5a:	4641      	mov	r1, r8
  408f5c:	4638      	mov	r0, r7
  408f5e:	f7fc f90b 	bl	405178 <__aeabi_dsub>
  408f62:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408f64:	460f      	mov	r7, r1
  408f66:	9904      	ldr	r1, [sp, #16]
  408f68:	3530      	adds	r5, #48	; 0x30
  408f6a:	2b01      	cmp	r3, #1
  408f6c:	700d      	strb	r5, [r1, #0]
  408f6e:	4606      	mov	r6, r0
  408f70:	f101 0501 	add.w	r5, r1, #1
  408f74:	d026      	beq.n	408fc4 <_dtoa_r+0xcbc>
  408f76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408f78:	9a04      	ldr	r2, [sp, #16]
  408f7a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4090b8 <_dtoa_r+0xdb0>
  408f7e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  408f82:	4413      	add	r3, r2
  408f84:	f04f 0a00 	mov.w	sl, #0
  408f88:	4699      	mov	r9, r3
  408f8a:	4652      	mov	r2, sl
  408f8c:	465b      	mov	r3, fp
  408f8e:	4630      	mov	r0, r6
  408f90:	4639      	mov	r1, r7
  408f92:	f7fc faa5 	bl	4054e0 <__aeabi_dmul>
  408f96:	460f      	mov	r7, r1
  408f98:	4606      	mov	r6, r0
  408f9a:	f001 feb7 	bl	40ad0c <__aeabi_d2iz>
  408f9e:	4680      	mov	r8, r0
  408fa0:	f7fc fa38 	bl	405414 <__aeabi_i2d>
  408fa4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  408fa8:	4602      	mov	r2, r0
  408faa:	460b      	mov	r3, r1
  408fac:	4630      	mov	r0, r6
  408fae:	4639      	mov	r1, r7
  408fb0:	f7fc f8e2 	bl	405178 <__aeabi_dsub>
  408fb4:	f805 8b01 	strb.w	r8, [r5], #1
  408fb8:	454d      	cmp	r5, r9
  408fba:	4606      	mov	r6, r0
  408fbc:	460f      	mov	r7, r1
  408fbe:	d1e4      	bne.n	408f8a <_dtoa_r+0xc82>
  408fc0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408fc4:	4b3b      	ldr	r3, [pc, #236]	; (4090b4 <_dtoa_r+0xdac>)
  408fc6:	2200      	movs	r2, #0
  408fc8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408fcc:	f7fc f8d6 	bl	40517c <__adddf3>
  408fd0:	4632      	mov	r2, r6
  408fd2:	463b      	mov	r3, r7
  408fd4:	f001 fe5c 	bl	40ac90 <__aeabi_dcmplt>
  408fd8:	2800      	cmp	r0, #0
  408fda:	d046      	beq.n	40906a <_dtoa_r+0xd62>
  408fdc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408fde:	9302      	str	r3, [sp, #8]
  408fe0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  408fe4:	f7ff bb43 	b.w	40866e <_dtoa_r+0x366>
  408fe8:	f04f 0800 	mov.w	r8, #0
  408fec:	4646      	mov	r6, r8
  408fee:	e6a9      	b.n	408d44 <_dtoa_r+0xa3c>
  408ff0:	9b08      	ldr	r3, [sp, #32]
  408ff2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408ff4:	1a9d      	subs	r5, r3, r2
  408ff6:	2300      	movs	r3, #0
  408ff8:	f7ff bb71 	b.w	4086de <_dtoa_r+0x3d6>
  408ffc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  408ffe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409000:	9d08      	ldr	r5, [sp, #32]
  409002:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  409006:	f7ff bb6a 	b.w	4086de <_dtoa_r+0x3d6>
  40900a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40900e:	f04f 0a02 	mov.w	sl, #2
  409012:	e56e      	b.n	408af2 <_dtoa_r+0x7ea>
  409014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409016:	2b00      	cmp	r3, #0
  409018:	f43f aeb8 	beq.w	408d8c <_dtoa_r+0xa84>
  40901c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40901e:	2b00      	cmp	r3, #0
  409020:	f77f aede 	ble.w	408de0 <_dtoa_r+0xad8>
  409024:	2200      	movs	r2, #0
  409026:	4b24      	ldr	r3, [pc, #144]	; (4090b8 <_dtoa_r+0xdb0>)
  409028:	4638      	mov	r0, r7
  40902a:	4641      	mov	r1, r8
  40902c:	f7fc fa58 	bl	4054e0 <__aeabi_dmul>
  409030:	4607      	mov	r7, r0
  409032:	4688      	mov	r8, r1
  409034:	f10a 0001 	add.w	r0, sl, #1
  409038:	f7fc f9ec 	bl	405414 <__aeabi_i2d>
  40903c:	463a      	mov	r2, r7
  40903e:	4643      	mov	r3, r8
  409040:	f7fc fa4e 	bl	4054e0 <__aeabi_dmul>
  409044:	2200      	movs	r2, #0
  409046:	4b17      	ldr	r3, [pc, #92]	; (4090a4 <_dtoa_r+0xd9c>)
  409048:	f7fc f898 	bl	40517c <__adddf3>
  40904c:	9a02      	ldr	r2, [sp, #8]
  40904e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409050:	9312      	str	r3, [sp, #72]	; 0x48
  409052:	3a01      	subs	r2, #1
  409054:	4605      	mov	r5, r0
  409056:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40905a:	9215      	str	r2, [sp, #84]	; 0x54
  40905c:	e56a      	b.n	408b34 <_dtoa_r+0x82c>
  40905e:	2239      	movs	r2, #57	; 0x39
  409060:	46b3      	mov	fp, r6
  409062:	703a      	strb	r2, [r7, #0]
  409064:	9e06      	ldr	r6, [sp, #24]
  409066:	1c7d      	adds	r5, r7, #1
  409068:	e4c0      	b.n	4089ec <_dtoa_r+0x6e4>
  40906a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40906e:	2000      	movs	r0, #0
  409070:	4910      	ldr	r1, [pc, #64]	; (4090b4 <_dtoa_r+0xdac>)
  409072:	f7fc f881 	bl	405178 <__aeabi_dsub>
  409076:	4632      	mov	r2, r6
  409078:	463b      	mov	r3, r7
  40907a:	f001 fe27 	bl	40accc <__aeabi_dcmpgt>
  40907e:	b908      	cbnz	r0, 409084 <_dtoa_r+0xd7c>
  409080:	e6ae      	b.n	408de0 <_dtoa_r+0xad8>
  409082:	4615      	mov	r5, r2
  409084:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409088:	2b30      	cmp	r3, #48	; 0x30
  40908a:	f105 32ff 	add.w	r2, r5, #4294967295
  40908e:	d0f8      	beq.n	409082 <_dtoa_r+0xd7a>
  409090:	e5d7      	b.n	408c42 <_dtoa_r+0x93a>
  409092:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409096:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409098:	9302      	str	r3, [sp, #8]
  40909a:	f7ff bae8 	b.w	40866e <_dtoa_r+0x366>
  40909e:	970c      	str	r7, [sp, #48]	; 0x30
  4090a0:	f7ff bba5 	b.w	4087ee <_dtoa_r+0x4e6>
  4090a4:	401c0000 	.word	0x401c0000
  4090a8:	40140000 	.word	0x40140000
  4090ac:	0040b640 	.word	0x0040b640
  4090b0:	0040b618 	.word	0x0040b618
  4090b4:	3fe00000 	.word	0x3fe00000
  4090b8:	40240000 	.word	0x40240000
  4090bc:	2b39      	cmp	r3, #57	; 0x39
  4090be:	f8cd b018 	str.w	fp, [sp, #24]
  4090c2:	46d0      	mov	r8, sl
  4090c4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4090c8:	469a      	mov	sl, r3
  4090ca:	d0c8      	beq.n	40905e <_dtoa_r+0xd56>
  4090cc:	f1bb 0f00 	cmp.w	fp, #0
  4090d0:	f73f aebf 	bgt.w	408e52 <_dtoa_r+0xb4a>
  4090d4:	e6bf      	b.n	408e56 <_dtoa_r+0xb4e>
  4090d6:	f47f aebe 	bne.w	408e56 <_dtoa_r+0xb4e>
  4090da:	f01a 0f01 	tst.w	sl, #1
  4090de:	f43f aeba 	beq.w	408e56 <_dtoa_r+0xb4e>
  4090e2:	e6b2      	b.n	408e4a <_dtoa_r+0xb42>
  4090e4:	f04f 0800 	mov.w	r8, #0
  4090e8:	4646      	mov	r6, r8
  4090ea:	e5e9      	b.n	408cc0 <_dtoa_r+0x9b8>
  4090ec:	4631      	mov	r1, r6
  4090ee:	2300      	movs	r3, #0
  4090f0:	220a      	movs	r2, #10
  4090f2:	4620      	mov	r0, r4
  4090f4:	f000 fdc8 	bl	409c88 <__multadd>
  4090f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4090fa:	2b00      	cmp	r3, #0
  4090fc:	4606      	mov	r6, r0
  4090fe:	dd0a      	ble.n	409116 <_dtoa_r+0xe0e>
  409100:	930a      	str	r3, [sp, #40]	; 0x28
  409102:	f7ff bbaa 	b.w	40885a <_dtoa_r+0x552>
  409106:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409108:	2b02      	cmp	r3, #2
  40910a:	dc23      	bgt.n	409154 <_dtoa_r+0xe4c>
  40910c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40910e:	e43b      	b.n	408988 <_dtoa_r+0x680>
  409110:	f04f 0a02 	mov.w	sl, #2
  409114:	e4ed      	b.n	408af2 <_dtoa_r+0x7ea>
  409116:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409118:	2b02      	cmp	r3, #2
  40911a:	dc1b      	bgt.n	409154 <_dtoa_r+0xe4c>
  40911c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40911e:	e7ef      	b.n	409100 <_dtoa_r+0xdf8>
  409120:	2500      	movs	r5, #0
  409122:	6465      	str	r5, [r4, #68]	; 0x44
  409124:	4629      	mov	r1, r5
  409126:	4620      	mov	r0, r4
  409128:	f000 fd7e 	bl	409c28 <_Balloc>
  40912c:	f04f 33ff 	mov.w	r3, #4294967295
  409130:	930a      	str	r3, [sp, #40]	; 0x28
  409132:	930f      	str	r3, [sp, #60]	; 0x3c
  409134:	2301      	movs	r3, #1
  409136:	9004      	str	r0, [sp, #16]
  409138:	9525      	str	r5, [sp, #148]	; 0x94
  40913a:	6420      	str	r0, [r4, #64]	; 0x40
  40913c:	930b      	str	r3, [sp, #44]	; 0x2c
  40913e:	f7ff b9dd 	b.w	4084fc <_dtoa_r+0x1f4>
  409142:	2501      	movs	r5, #1
  409144:	f7ff b9a5 	b.w	408492 <_dtoa_r+0x18a>
  409148:	f43f ab69 	beq.w	40881e <_dtoa_r+0x516>
  40914c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  409150:	f7ff bbf9 	b.w	408946 <_dtoa_r+0x63e>
  409154:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409156:	930a      	str	r3, [sp, #40]	; 0x28
  409158:	e5e5      	b.n	408d26 <_dtoa_r+0xa1e>
  40915a:	bf00      	nop

0040915c <__sflush_r>:
  40915c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  409160:	b29a      	uxth	r2, r3
  409162:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409166:	460d      	mov	r5, r1
  409168:	0711      	lsls	r1, r2, #28
  40916a:	4680      	mov	r8, r0
  40916c:	d43a      	bmi.n	4091e4 <__sflush_r+0x88>
  40916e:	686a      	ldr	r2, [r5, #4]
  409170:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  409174:	2a00      	cmp	r2, #0
  409176:	81ab      	strh	r3, [r5, #12]
  409178:	dd6f      	ble.n	40925a <__sflush_r+0xfe>
  40917a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40917c:	2c00      	cmp	r4, #0
  40917e:	d049      	beq.n	409214 <__sflush_r+0xb8>
  409180:	2200      	movs	r2, #0
  409182:	b29b      	uxth	r3, r3
  409184:	f8d8 6000 	ldr.w	r6, [r8]
  409188:	f8c8 2000 	str.w	r2, [r8]
  40918c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  409190:	d067      	beq.n	409262 <__sflush_r+0x106>
  409192:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  409194:	075f      	lsls	r7, r3, #29
  409196:	d505      	bpl.n	4091a4 <__sflush_r+0x48>
  409198:	6869      	ldr	r1, [r5, #4]
  40919a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40919c:	1a52      	subs	r2, r2, r1
  40919e:	b10b      	cbz	r3, 4091a4 <__sflush_r+0x48>
  4091a0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4091a2:	1ad2      	subs	r2, r2, r3
  4091a4:	2300      	movs	r3, #0
  4091a6:	69e9      	ldr	r1, [r5, #28]
  4091a8:	4640      	mov	r0, r8
  4091aa:	47a0      	blx	r4
  4091ac:	1c44      	adds	r4, r0, #1
  4091ae:	d03c      	beq.n	40922a <__sflush_r+0xce>
  4091b0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4091b4:	692a      	ldr	r2, [r5, #16]
  4091b6:	602a      	str	r2, [r5, #0]
  4091b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4091bc:	2200      	movs	r2, #0
  4091be:	81ab      	strh	r3, [r5, #12]
  4091c0:	04db      	lsls	r3, r3, #19
  4091c2:	606a      	str	r2, [r5, #4]
  4091c4:	d447      	bmi.n	409256 <__sflush_r+0xfa>
  4091c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4091c8:	f8c8 6000 	str.w	r6, [r8]
  4091cc:	b311      	cbz	r1, 409214 <__sflush_r+0xb8>
  4091ce:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4091d2:	4299      	cmp	r1, r3
  4091d4:	d002      	beq.n	4091dc <__sflush_r+0x80>
  4091d6:	4640      	mov	r0, r8
  4091d8:	f000 f95a 	bl	409490 <_free_r>
  4091dc:	2000      	movs	r0, #0
  4091de:	6328      	str	r0, [r5, #48]	; 0x30
  4091e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4091e4:	692e      	ldr	r6, [r5, #16]
  4091e6:	b1ae      	cbz	r6, 409214 <__sflush_r+0xb8>
  4091e8:	682c      	ldr	r4, [r5, #0]
  4091ea:	602e      	str	r6, [r5, #0]
  4091ec:	0791      	lsls	r1, r2, #30
  4091ee:	bf0c      	ite	eq
  4091f0:	696b      	ldreq	r3, [r5, #20]
  4091f2:	2300      	movne	r3, #0
  4091f4:	1ba4      	subs	r4, r4, r6
  4091f6:	60ab      	str	r3, [r5, #8]
  4091f8:	e00a      	b.n	409210 <__sflush_r+0xb4>
  4091fa:	4623      	mov	r3, r4
  4091fc:	4632      	mov	r2, r6
  4091fe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409200:	69e9      	ldr	r1, [r5, #28]
  409202:	4640      	mov	r0, r8
  409204:	47b8      	blx	r7
  409206:	2800      	cmp	r0, #0
  409208:	eba4 0400 	sub.w	r4, r4, r0
  40920c:	4406      	add	r6, r0
  40920e:	dd04      	ble.n	40921a <__sflush_r+0xbe>
  409210:	2c00      	cmp	r4, #0
  409212:	dcf2      	bgt.n	4091fa <__sflush_r+0x9e>
  409214:	2000      	movs	r0, #0
  409216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40921a:	89ab      	ldrh	r3, [r5, #12]
  40921c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409220:	81ab      	strh	r3, [r5, #12]
  409222:	f04f 30ff 	mov.w	r0, #4294967295
  409226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40922a:	f8d8 4000 	ldr.w	r4, [r8]
  40922e:	2c1d      	cmp	r4, #29
  409230:	d8f3      	bhi.n	40921a <__sflush_r+0xbe>
  409232:	4b19      	ldr	r3, [pc, #100]	; (409298 <__sflush_r+0x13c>)
  409234:	40e3      	lsrs	r3, r4
  409236:	43db      	mvns	r3, r3
  409238:	f013 0301 	ands.w	r3, r3, #1
  40923c:	d1ed      	bne.n	40921a <__sflush_r+0xbe>
  40923e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  409242:	606b      	str	r3, [r5, #4]
  409244:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  409248:	6929      	ldr	r1, [r5, #16]
  40924a:	81ab      	strh	r3, [r5, #12]
  40924c:	04da      	lsls	r2, r3, #19
  40924e:	6029      	str	r1, [r5, #0]
  409250:	d5b9      	bpl.n	4091c6 <__sflush_r+0x6a>
  409252:	2c00      	cmp	r4, #0
  409254:	d1b7      	bne.n	4091c6 <__sflush_r+0x6a>
  409256:	6528      	str	r0, [r5, #80]	; 0x50
  409258:	e7b5      	b.n	4091c6 <__sflush_r+0x6a>
  40925a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40925c:	2a00      	cmp	r2, #0
  40925e:	dc8c      	bgt.n	40917a <__sflush_r+0x1e>
  409260:	e7d8      	b.n	409214 <__sflush_r+0xb8>
  409262:	2301      	movs	r3, #1
  409264:	69e9      	ldr	r1, [r5, #28]
  409266:	4640      	mov	r0, r8
  409268:	47a0      	blx	r4
  40926a:	1c43      	adds	r3, r0, #1
  40926c:	4602      	mov	r2, r0
  40926e:	d002      	beq.n	409276 <__sflush_r+0x11a>
  409270:	89ab      	ldrh	r3, [r5, #12]
  409272:	6aac      	ldr	r4, [r5, #40]	; 0x28
  409274:	e78e      	b.n	409194 <__sflush_r+0x38>
  409276:	f8d8 3000 	ldr.w	r3, [r8]
  40927a:	2b00      	cmp	r3, #0
  40927c:	d0f8      	beq.n	409270 <__sflush_r+0x114>
  40927e:	2b1d      	cmp	r3, #29
  409280:	d001      	beq.n	409286 <__sflush_r+0x12a>
  409282:	2b16      	cmp	r3, #22
  409284:	d102      	bne.n	40928c <__sflush_r+0x130>
  409286:	f8c8 6000 	str.w	r6, [r8]
  40928a:	e7c3      	b.n	409214 <__sflush_r+0xb8>
  40928c:	89ab      	ldrh	r3, [r5, #12]
  40928e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409292:	81ab      	strh	r3, [r5, #12]
  409294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409298:	20400001 	.word	0x20400001

0040929c <_fflush_r>:
  40929c:	b538      	push	{r3, r4, r5, lr}
  40929e:	460d      	mov	r5, r1
  4092a0:	4604      	mov	r4, r0
  4092a2:	b108      	cbz	r0, 4092a8 <_fflush_r+0xc>
  4092a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4092a6:	b1bb      	cbz	r3, 4092d8 <_fflush_r+0x3c>
  4092a8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4092ac:	b188      	cbz	r0, 4092d2 <_fflush_r+0x36>
  4092ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4092b0:	07db      	lsls	r3, r3, #31
  4092b2:	d401      	bmi.n	4092b8 <_fflush_r+0x1c>
  4092b4:	0581      	lsls	r1, r0, #22
  4092b6:	d517      	bpl.n	4092e8 <_fflush_r+0x4c>
  4092b8:	4620      	mov	r0, r4
  4092ba:	4629      	mov	r1, r5
  4092bc:	f7ff ff4e 	bl	40915c <__sflush_r>
  4092c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4092c2:	07da      	lsls	r2, r3, #31
  4092c4:	4604      	mov	r4, r0
  4092c6:	d402      	bmi.n	4092ce <_fflush_r+0x32>
  4092c8:	89ab      	ldrh	r3, [r5, #12]
  4092ca:	059b      	lsls	r3, r3, #22
  4092cc:	d507      	bpl.n	4092de <_fflush_r+0x42>
  4092ce:	4620      	mov	r0, r4
  4092d0:	bd38      	pop	{r3, r4, r5, pc}
  4092d2:	4604      	mov	r4, r0
  4092d4:	4620      	mov	r0, r4
  4092d6:	bd38      	pop	{r3, r4, r5, pc}
  4092d8:	f000 f838 	bl	40934c <__sinit>
  4092dc:	e7e4      	b.n	4092a8 <_fflush_r+0xc>
  4092de:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4092e0:	f000 fb72 	bl	4099c8 <__retarget_lock_release_recursive>
  4092e4:	4620      	mov	r0, r4
  4092e6:	bd38      	pop	{r3, r4, r5, pc}
  4092e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4092ea:	f000 fb6b 	bl	4099c4 <__retarget_lock_acquire_recursive>
  4092ee:	e7e3      	b.n	4092b8 <_fflush_r+0x1c>

004092f0 <_cleanup_r>:
  4092f0:	4901      	ldr	r1, [pc, #4]	; (4092f8 <_cleanup_r+0x8>)
  4092f2:	f000 bb2b 	b.w	40994c <_fwalk_reent>
  4092f6:	bf00      	nop
  4092f8:	0040a7f9 	.word	0x0040a7f9

004092fc <std.isra.0>:
  4092fc:	b510      	push	{r4, lr}
  4092fe:	2300      	movs	r3, #0
  409300:	4604      	mov	r4, r0
  409302:	8181      	strh	r1, [r0, #12]
  409304:	81c2      	strh	r2, [r0, #14]
  409306:	6003      	str	r3, [r0, #0]
  409308:	6043      	str	r3, [r0, #4]
  40930a:	6083      	str	r3, [r0, #8]
  40930c:	6643      	str	r3, [r0, #100]	; 0x64
  40930e:	6103      	str	r3, [r0, #16]
  409310:	6143      	str	r3, [r0, #20]
  409312:	6183      	str	r3, [r0, #24]
  409314:	4619      	mov	r1, r3
  409316:	2208      	movs	r2, #8
  409318:	305c      	adds	r0, #92	; 0x5c
  40931a:	f7fd f9db 	bl	4066d4 <memset>
  40931e:	4807      	ldr	r0, [pc, #28]	; (40933c <std.isra.0+0x40>)
  409320:	4907      	ldr	r1, [pc, #28]	; (409340 <std.isra.0+0x44>)
  409322:	4a08      	ldr	r2, [pc, #32]	; (409344 <std.isra.0+0x48>)
  409324:	4b08      	ldr	r3, [pc, #32]	; (409348 <std.isra.0+0x4c>)
  409326:	6220      	str	r0, [r4, #32]
  409328:	61e4      	str	r4, [r4, #28]
  40932a:	6261      	str	r1, [r4, #36]	; 0x24
  40932c:	62a2      	str	r2, [r4, #40]	; 0x28
  40932e:	62e3      	str	r3, [r4, #44]	; 0x2c
  409330:	f104 0058 	add.w	r0, r4, #88	; 0x58
  409334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409338:	f000 bb40 	b.w	4099bc <__retarget_lock_init_recursive>
  40933c:	0040a569 	.word	0x0040a569
  409340:	0040a58d 	.word	0x0040a58d
  409344:	0040a5c9 	.word	0x0040a5c9
  409348:	0040a5e9 	.word	0x0040a5e9

0040934c <__sinit>:
  40934c:	b510      	push	{r4, lr}
  40934e:	4604      	mov	r4, r0
  409350:	4812      	ldr	r0, [pc, #72]	; (40939c <__sinit+0x50>)
  409352:	f000 fb37 	bl	4099c4 <__retarget_lock_acquire_recursive>
  409356:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  409358:	b9d2      	cbnz	r2, 409390 <__sinit+0x44>
  40935a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40935e:	4810      	ldr	r0, [pc, #64]	; (4093a0 <__sinit+0x54>)
  409360:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  409364:	2103      	movs	r1, #3
  409366:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40936a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40936c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  409370:	6860      	ldr	r0, [r4, #4]
  409372:	2104      	movs	r1, #4
  409374:	f7ff ffc2 	bl	4092fc <std.isra.0>
  409378:	2201      	movs	r2, #1
  40937a:	2109      	movs	r1, #9
  40937c:	68a0      	ldr	r0, [r4, #8]
  40937e:	f7ff ffbd 	bl	4092fc <std.isra.0>
  409382:	2202      	movs	r2, #2
  409384:	2112      	movs	r1, #18
  409386:	68e0      	ldr	r0, [r4, #12]
  409388:	f7ff ffb8 	bl	4092fc <std.isra.0>
  40938c:	2301      	movs	r3, #1
  40938e:	63a3      	str	r3, [r4, #56]	; 0x38
  409390:	4802      	ldr	r0, [pc, #8]	; (40939c <__sinit+0x50>)
  409392:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409396:	f000 bb17 	b.w	4099c8 <__retarget_lock_release_recursive>
  40939a:	bf00      	nop
  40939c:	20400c28 	.word	0x20400c28
  4093a0:	004092f1 	.word	0x004092f1

004093a4 <__sfp_lock_acquire>:
  4093a4:	4801      	ldr	r0, [pc, #4]	; (4093ac <__sfp_lock_acquire+0x8>)
  4093a6:	f000 bb0d 	b.w	4099c4 <__retarget_lock_acquire_recursive>
  4093aa:	bf00      	nop
  4093ac:	20400c3c 	.word	0x20400c3c

004093b0 <__sfp_lock_release>:
  4093b0:	4801      	ldr	r0, [pc, #4]	; (4093b8 <__sfp_lock_release+0x8>)
  4093b2:	f000 bb09 	b.w	4099c8 <__retarget_lock_release_recursive>
  4093b6:	bf00      	nop
  4093b8:	20400c3c 	.word	0x20400c3c

004093bc <__libc_fini_array>:
  4093bc:	b538      	push	{r3, r4, r5, lr}
  4093be:	4c0a      	ldr	r4, [pc, #40]	; (4093e8 <__libc_fini_array+0x2c>)
  4093c0:	4d0a      	ldr	r5, [pc, #40]	; (4093ec <__libc_fini_array+0x30>)
  4093c2:	1b64      	subs	r4, r4, r5
  4093c4:	10a4      	asrs	r4, r4, #2
  4093c6:	d00a      	beq.n	4093de <__libc_fini_array+0x22>
  4093c8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4093cc:	3b01      	subs	r3, #1
  4093ce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4093d2:	3c01      	subs	r4, #1
  4093d4:	f855 3904 	ldr.w	r3, [r5], #-4
  4093d8:	4798      	blx	r3
  4093da:	2c00      	cmp	r4, #0
  4093dc:	d1f9      	bne.n	4093d2 <__libc_fini_array+0x16>
  4093de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4093e2:	f002 ba2b 	b.w	40b83c <_fini>
  4093e6:	bf00      	nop
  4093e8:	0040b84c 	.word	0x0040b84c
  4093ec:	0040b848 	.word	0x0040b848

004093f0 <_malloc_trim_r>:
  4093f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093f2:	4f24      	ldr	r7, [pc, #144]	; (409484 <_malloc_trim_r+0x94>)
  4093f4:	460c      	mov	r4, r1
  4093f6:	4606      	mov	r6, r0
  4093f8:	f7fd f9ba 	bl	406770 <__malloc_lock>
  4093fc:	68bb      	ldr	r3, [r7, #8]
  4093fe:	685d      	ldr	r5, [r3, #4]
  409400:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  409404:	310f      	adds	r1, #15
  409406:	f025 0503 	bic.w	r5, r5, #3
  40940a:	4429      	add	r1, r5
  40940c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  409410:	f021 010f 	bic.w	r1, r1, #15
  409414:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  409418:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40941c:	db07      	blt.n	40942e <_malloc_trim_r+0x3e>
  40941e:	2100      	movs	r1, #0
  409420:	4630      	mov	r0, r6
  409422:	f7fd fa1b 	bl	40685c <_sbrk_r>
  409426:	68bb      	ldr	r3, [r7, #8]
  409428:	442b      	add	r3, r5
  40942a:	4298      	cmp	r0, r3
  40942c:	d004      	beq.n	409438 <_malloc_trim_r+0x48>
  40942e:	4630      	mov	r0, r6
  409430:	f7fd f9a4 	bl	40677c <__malloc_unlock>
  409434:	2000      	movs	r0, #0
  409436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409438:	4261      	negs	r1, r4
  40943a:	4630      	mov	r0, r6
  40943c:	f7fd fa0e 	bl	40685c <_sbrk_r>
  409440:	3001      	adds	r0, #1
  409442:	d00d      	beq.n	409460 <_malloc_trim_r+0x70>
  409444:	4b10      	ldr	r3, [pc, #64]	; (409488 <_malloc_trim_r+0x98>)
  409446:	68ba      	ldr	r2, [r7, #8]
  409448:	6819      	ldr	r1, [r3, #0]
  40944a:	1b2d      	subs	r5, r5, r4
  40944c:	f045 0501 	orr.w	r5, r5, #1
  409450:	4630      	mov	r0, r6
  409452:	1b09      	subs	r1, r1, r4
  409454:	6055      	str	r5, [r2, #4]
  409456:	6019      	str	r1, [r3, #0]
  409458:	f7fd f990 	bl	40677c <__malloc_unlock>
  40945c:	2001      	movs	r0, #1
  40945e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409460:	2100      	movs	r1, #0
  409462:	4630      	mov	r0, r6
  409464:	f7fd f9fa 	bl	40685c <_sbrk_r>
  409468:	68ba      	ldr	r2, [r7, #8]
  40946a:	1a83      	subs	r3, r0, r2
  40946c:	2b0f      	cmp	r3, #15
  40946e:	ddde      	ble.n	40942e <_malloc_trim_r+0x3e>
  409470:	4c06      	ldr	r4, [pc, #24]	; (40948c <_malloc_trim_r+0x9c>)
  409472:	4905      	ldr	r1, [pc, #20]	; (409488 <_malloc_trim_r+0x98>)
  409474:	6824      	ldr	r4, [r4, #0]
  409476:	f043 0301 	orr.w	r3, r3, #1
  40947a:	1b00      	subs	r0, r0, r4
  40947c:	6053      	str	r3, [r2, #4]
  40947e:	6008      	str	r0, [r1, #0]
  409480:	e7d5      	b.n	40942e <_malloc_trim_r+0x3e>
  409482:	bf00      	nop
  409484:	20400440 	.word	0x20400440
  409488:	20400b94 	.word	0x20400b94
  40948c:	20400848 	.word	0x20400848

00409490 <_free_r>:
  409490:	2900      	cmp	r1, #0
  409492:	d044      	beq.n	40951e <_free_r+0x8e>
  409494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409498:	460d      	mov	r5, r1
  40949a:	4680      	mov	r8, r0
  40949c:	f7fd f968 	bl	406770 <__malloc_lock>
  4094a0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4094a4:	4969      	ldr	r1, [pc, #420]	; (40964c <_free_r+0x1bc>)
  4094a6:	f027 0301 	bic.w	r3, r7, #1
  4094aa:	f1a5 0408 	sub.w	r4, r5, #8
  4094ae:	18e2      	adds	r2, r4, r3
  4094b0:	688e      	ldr	r6, [r1, #8]
  4094b2:	6850      	ldr	r0, [r2, #4]
  4094b4:	42b2      	cmp	r2, r6
  4094b6:	f020 0003 	bic.w	r0, r0, #3
  4094ba:	d05e      	beq.n	40957a <_free_r+0xea>
  4094bc:	07fe      	lsls	r6, r7, #31
  4094be:	6050      	str	r0, [r2, #4]
  4094c0:	d40b      	bmi.n	4094da <_free_r+0x4a>
  4094c2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4094c6:	1be4      	subs	r4, r4, r7
  4094c8:	f101 0e08 	add.w	lr, r1, #8
  4094cc:	68a5      	ldr	r5, [r4, #8]
  4094ce:	4575      	cmp	r5, lr
  4094d0:	443b      	add	r3, r7
  4094d2:	d06d      	beq.n	4095b0 <_free_r+0x120>
  4094d4:	68e7      	ldr	r7, [r4, #12]
  4094d6:	60ef      	str	r7, [r5, #12]
  4094d8:	60bd      	str	r5, [r7, #8]
  4094da:	1815      	adds	r5, r2, r0
  4094dc:	686d      	ldr	r5, [r5, #4]
  4094de:	07ed      	lsls	r5, r5, #31
  4094e0:	d53e      	bpl.n	409560 <_free_r+0xd0>
  4094e2:	f043 0201 	orr.w	r2, r3, #1
  4094e6:	6062      	str	r2, [r4, #4]
  4094e8:	50e3      	str	r3, [r4, r3]
  4094ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4094ee:	d217      	bcs.n	409520 <_free_r+0x90>
  4094f0:	08db      	lsrs	r3, r3, #3
  4094f2:	1c58      	adds	r0, r3, #1
  4094f4:	109a      	asrs	r2, r3, #2
  4094f6:	684d      	ldr	r5, [r1, #4]
  4094f8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4094fc:	60a7      	str	r7, [r4, #8]
  4094fe:	2301      	movs	r3, #1
  409500:	4093      	lsls	r3, r2
  409502:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  409506:	432b      	orrs	r3, r5
  409508:	3a08      	subs	r2, #8
  40950a:	60e2      	str	r2, [r4, #12]
  40950c:	604b      	str	r3, [r1, #4]
  40950e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  409512:	60fc      	str	r4, [r7, #12]
  409514:	4640      	mov	r0, r8
  409516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40951a:	f7fd b92f 	b.w	40677c <__malloc_unlock>
  40951e:	4770      	bx	lr
  409520:	0a5a      	lsrs	r2, r3, #9
  409522:	2a04      	cmp	r2, #4
  409524:	d852      	bhi.n	4095cc <_free_r+0x13c>
  409526:	099a      	lsrs	r2, r3, #6
  409528:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40952c:	00ff      	lsls	r7, r7, #3
  40952e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  409532:	19c8      	adds	r0, r1, r7
  409534:	59ca      	ldr	r2, [r1, r7]
  409536:	3808      	subs	r0, #8
  409538:	4290      	cmp	r0, r2
  40953a:	d04f      	beq.n	4095dc <_free_r+0x14c>
  40953c:	6851      	ldr	r1, [r2, #4]
  40953e:	f021 0103 	bic.w	r1, r1, #3
  409542:	428b      	cmp	r3, r1
  409544:	d232      	bcs.n	4095ac <_free_r+0x11c>
  409546:	6892      	ldr	r2, [r2, #8]
  409548:	4290      	cmp	r0, r2
  40954a:	d1f7      	bne.n	40953c <_free_r+0xac>
  40954c:	68c3      	ldr	r3, [r0, #12]
  40954e:	60a0      	str	r0, [r4, #8]
  409550:	60e3      	str	r3, [r4, #12]
  409552:	609c      	str	r4, [r3, #8]
  409554:	60c4      	str	r4, [r0, #12]
  409556:	4640      	mov	r0, r8
  409558:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40955c:	f7fd b90e 	b.w	40677c <__malloc_unlock>
  409560:	6895      	ldr	r5, [r2, #8]
  409562:	4f3b      	ldr	r7, [pc, #236]	; (409650 <_free_r+0x1c0>)
  409564:	42bd      	cmp	r5, r7
  409566:	4403      	add	r3, r0
  409568:	d040      	beq.n	4095ec <_free_r+0x15c>
  40956a:	68d0      	ldr	r0, [r2, #12]
  40956c:	60e8      	str	r0, [r5, #12]
  40956e:	f043 0201 	orr.w	r2, r3, #1
  409572:	6085      	str	r5, [r0, #8]
  409574:	6062      	str	r2, [r4, #4]
  409576:	50e3      	str	r3, [r4, r3]
  409578:	e7b7      	b.n	4094ea <_free_r+0x5a>
  40957a:	07ff      	lsls	r7, r7, #31
  40957c:	4403      	add	r3, r0
  40957e:	d407      	bmi.n	409590 <_free_r+0x100>
  409580:	f855 2c08 	ldr.w	r2, [r5, #-8]
  409584:	1aa4      	subs	r4, r4, r2
  409586:	4413      	add	r3, r2
  409588:	68a0      	ldr	r0, [r4, #8]
  40958a:	68e2      	ldr	r2, [r4, #12]
  40958c:	60c2      	str	r2, [r0, #12]
  40958e:	6090      	str	r0, [r2, #8]
  409590:	4a30      	ldr	r2, [pc, #192]	; (409654 <_free_r+0x1c4>)
  409592:	6812      	ldr	r2, [r2, #0]
  409594:	f043 0001 	orr.w	r0, r3, #1
  409598:	4293      	cmp	r3, r2
  40959a:	6060      	str	r0, [r4, #4]
  40959c:	608c      	str	r4, [r1, #8]
  40959e:	d3b9      	bcc.n	409514 <_free_r+0x84>
  4095a0:	4b2d      	ldr	r3, [pc, #180]	; (409658 <_free_r+0x1c8>)
  4095a2:	4640      	mov	r0, r8
  4095a4:	6819      	ldr	r1, [r3, #0]
  4095a6:	f7ff ff23 	bl	4093f0 <_malloc_trim_r>
  4095aa:	e7b3      	b.n	409514 <_free_r+0x84>
  4095ac:	4610      	mov	r0, r2
  4095ae:	e7cd      	b.n	40954c <_free_r+0xbc>
  4095b0:	1811      	adds	r1, r2, r0
  4095b2:	6849      	ldr	r1, [r1, #4]
  4095b4:	07c9      	lsls	r1, r1, #31
  4095b6:	d444      	bmi.n	409642 <_free_r+0x1b2>
  4095b8:	6891      	ldr	r1, [r2, #8]
  4095ba:	68d2      	ldr	r2, [r2, #12]
  4095bc:	60ca      	str	r2, [r1, #12]
  4095be:	4403      	add	r3, r0
  4095c0:	f043 0001 	orr.w	r0, r3, #1
  4095c4:	6091      	str	r1, [r2, #8]
  4095c6:	6060      	str	r0, [r4, #4]
  4095c8:	50e3      	str	r3, [r4, r3]
  4095ca:	e7a3      	b.n	409514 <_free_r+0x84>
  4095cc:	2a14      	cmp	r2, #20
  4095ce:	d816      	bhi.n	4095fe <_free_r+0x16e>
  4095d0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4095d4:	00ff      	lsls	r7, r7, #3
  4095d6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4095da:	e7aa      	b.n	409532 <_free_r+0xa2>
  4095dc:	10aa      	asrs	r2, r5, #2
  4095de:	2301      	movs	r3, #1
  4095e0:	684d      	ldr	r5, [r1, #4]
  4095e2:	4093      	lsls	r3, r2
  4095e4:	432b      	orrs	r3, r5
  4095e6:	604b      	str	r3, [r1, #4]
  4095e8:	4603      	mov	r3, r0
  4095ea:	e7b0      	b.n	40954e <_free_r+0xbe>
  4095ec:	f043 0201 	orr.w	r2, r3, #1
  4095f0:	614c      	str	r4, [r1, #20]
  4095f2:	610c      	str	r4, [r1, #16]
  4095f4:	60e5      	str	r5, [r4, #12]
  4095f6:	60a5      	str	r5, [r4, #8]
  4095f8:	6062      	str	r2, [r4, #4]
  4095fa:	50e3      	str	r3, [r4, r3]
  4095fc:	e78a      	b.n	409514 <_free_r+0x84>
  4095fe:	2a54      	cmp	r2, #84	; 0x54
  409600:	d806      	bhi.n	409610 <_free_r+0x180>
  409602:	0b1a      	lsrs	r2, r3, #12
  409604:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  409608:	00ff      	lsls	r7, r7, #3
  40960a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40960e:	e790      	b.n	409532 <_free_r+0xa2>
  409610:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  409614:	d806      	bhi.n	409624 <_free_r+0x194>
  409616:	0bda      	lsrs	r2, r3, #15
  409618:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40961c:	00ff      	lsls	r7, r7, #3
  40961e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  409622:	e786      	b.n	409532 <_free_r+0xa2>
  409624:	f240 5054 	movw	r0, #1364	; 0x554
  409628:	4282      	cmp	r2, r0
  40962a:	d806      	bhi.n	40963a <_free_r+0x1aa>
  40962c:	0c9a      	lsrs	r2, r3, #18
  40962e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  409632:	00ff      	lsls	r7, r7, #3
  409634:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  409638:	e77b      	b.n	409532 <_free_r+0xa2>
  40963a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40963e:	257e      	movs	r5, #126	; 0x7e
  409640:	e777      	b.n	409532 <_free_r+0xa2>
  409642:	f043 0101 	orr.w	r1, r3, #1
  409646:	6061      	str	r1, [r4, #4]
  409648:	6013      	str	r3, [r2, #0]
  40964a:	e763      	b.n	409514 <_free_r+0x84>
  40964c:	20400440 	.word	0x20400440
  409650:	20400448 	.word	0x20400448
  409654:	2040084c 	.word	0x2040084c
  409658:	20400bc4 	.word	0x20400bc4

0040965c <__sfvwrite_r>:
  40965c:	6893      	ldr	r3, [r2, #8]
  40965e:	2b00      	cmp	r3, #0
  409660:	d073      	beq.n	40974a <__sfvwrite_r+0xee>
  409662:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409666:	898b      	ldrh	r3, [r1, #12]
  409668:	b083      	sub	sp, #12
  40966a:	460c      	mov	r4, r1
  40966c:	0719      	lsls	r1, r3, #28
  40966e:	9000      	str	r0, [sp, #0]
  409670:	4616      	mov	r6, r2
  409672:	d526      	bpl.n	4096c2 <__sfvwrite_r+0x66>
  409674:	6922      	ldr	r2, [r4, #16]
  409676:	b322      	cbz	r2, 4096c2 <__sfvwrite_r+0x66>
  409678:	f013 0002 	ands.w	r0, r3, #2
  40967c:	6835      	ldr	r5, [r6, #0]
  40967e:	d02c      	beq.n	4096da <__sfvwrite_r+0x7e>
  409680:	f04f 0900 	mov.w	r9, #0
  409684:	4fb0      	ldr	r7, [pc, #704]	; (409948 <__sfvwrite_r+0x2ec>)
  409686:	46c8      	mov	r8, r9
  409688:	46b2      	mov	sl, r6
  40968a:	45b8      	cmp	r8, r7
  40968c:	4643      	mov	r3, r8
  40968e:	464a      	mov	r2, r9
  409690:	bf28      	it	cs
  409692:	463b      	movcs	r3, r7
  409694:	9800      	ldr	r0, [sp, #0]
  409696:	f1b8 0f00 	cmp.w	r8, #0
  40969a:	d050      	beq.n	40973e <__sfvwrite_r+0xe2>
  40969c:	69e1      	ldr	r1, [r4, #28]
  40969e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4096a0:	47b0      	blx	r6
  4096a2:	2800      	cmp	r0, #0
  4096a4:	dd58      	ble.n	409758 <__sfvwrite_r+0xfc>
  4096a6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4096aa:	1a1b      	subs	r3, r3, r0
  4096ac:	4481      	add	r9, r0
  4096ae:	eba8 0800 	sub.w	r8, r8, r0
  4096b2:	f8ca 3008 	str.w	r3, [sl, #8]
  4096b6:	2b00      	cmp	r3, #0
  4096b8:	d1e7      	bne.n	40968a <__sfvwrite_r+0x2e>
  4096ba:	2000      	movs	r0, #0
  4096bc:	b003      	add	sp, #12
  4096be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4096c2:	4621      	mov	r1, r4
  4096c4:	9800      	ldr	r0, [sp, #0]
  4096c6:	f7fe fd17 	bl	4080f8 <__swsetup_r>
  4096ca:	2800      	cmp	r0, #0
  4096cc:	f040 8133 	bne.w	409936 <__sfvwrite_r+0x2da>
  4096d0:	89a3      	ldrh	r3, [r4, #12]
  4096d2:	6835      	ldr	r5, [r6, #0]
  4096d4:	f013 0002 	ands.w	r0, r3, #2
  4096d8:	d1d2      	bne.n	409680 <__sfvwrite_r+0x24>
  4096da:	f013 0901 	ands.w	r9, r3, #1
  4096de:	d145      	bne.n	40976c <__sfvwrite_r+0x110>
  4096e0:	464f      	mov	r7, r9
  4096e2:	9601      	str	r6, [sp, #4]
  4096e4:	b337      	cbz	r7, 409734 <__sfvwrite_r+0xd8>
  4096e6:	059a      	lsls	r2, r3, #22
  4096e8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4096ec:	f140 8083 	bpl.w	4097f6 <__sfvwrite_r+0x19a>
  4096f0:	4547      	cmp	r7, r8
  4096f2:	46c3      	mov	fp, r8
  4096f4:	f0c0 80ab 	bcc.w	40984e <__sfvwrite_r+0x1f2>
  4096f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4096fc:	f040 80ac 	bne.w	409858 <__sfvwrite_r+0x1fc>
  409700:	6820      	ldr	r0, [r4, #0]
  409702:	46ba      	mov	sl, r7
  409704:	465a      	mov	r2, fp
  409706:	4649      	mov	r1, r9
  409708:	f000 fa2a 	bl	409b60 <memmove>
  40970c:	68a2      	ldr	r2, [r4, #8]
  40970e:	6823      	ldr	r3, [r4, #0]
  409710:	eba2 0208 	sub.w	r2, r2, r8
  409714:	445b      	add	r3, fp
  409716:	60a2      	str	r2, [r4, #8]
  409718:	6023      	str	r3, [r4, #0]
  40971a:	9a01      	ldr	r2, [sp, #4]
  40971c:	6893      	ldr	r3, [r2, #8]
  40971e:	eba3 030a 	sub.w	r3, r3, sl
  409722:	44d1      	add	r9, sl
  409724:	eba7 070a 	sub.w	r7, r7, sl
  409728:	6093      	str	r3, [r2, #8]
  40972a:	2b00      	cmp	r3, #0
  40972c:	d0c5      	beq.n	4096ba <__sfvwrite_r+0x5e>
  40972e:	89a3      	ldrh	r3, [r4, #12]
  409730:	2f00      	cmp	r7, #0
  409732:	d1d8      	bne.n	4096e6 <__sfvwrite_r+0x8a>
  409734:	f8d5 9000 	ldr.w	r9, [r5]
  409738:	686f      	ldr	r7, [r5, #4]
  40973a:	3508      	adds	r5, #8
  40973c:	e7d2      	b.n	4096e4 <__sfvwrite_r+0x88>
  40973e:	f8d5 9000 	ldr.w	r9, [r5]
  409742:	f8d5 8004 	ldr.w	r8, [r5, #4]
  409746:	3508      	adds	r5, #8
  409748:	e79f      	b.n	40968a <__sfvwrite_r+0x2e>
  40974a:	2000      	movs	r0, #0
  40974c:	4770      	bx	lr
  40974e:	4621      	mov	r1, r4
  409750:	9800      	ldr	r0, [sp, #0]
  409752:	f7ff fda3 	bl	40929c <_fflush_r>
  409756:	b370      	cbz	r0, 4097b6 <__sfvwrite_r+0x15a>
  409758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40975c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409760:	f04f 30ff 	mov.w	r0, #4294967295
  409764:	81a3      	strh	r3, [r4, #12]
  409766:	b003      	add	sp, #12
  409768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40976c:	4681      	mov	r9, r0
  40976e:	4633      	mov	r3, r6
  409770:	464e      	mov	r6, r9
  409772:	46a8      	mov	r8, r5
  409774:	469a      	mov	sl, r3
  409776:	464d      	mov	r5, r9
  409778:	b34e      	cbz	r6, 4097ce <__sfvwrite_r+0x172>
  40977a:	b380      	cbz	r0, 4097de <__sfvwrite_r+0x182>
  40977c:	6820      	ldr	r0, [r4, #0]
  40977e:	6923      	ldr	r3, [r4, #16]
  409780:	6962      	ldr	r2, [r4, #20]
  409782:	45b1      	cmp	r9, r6
  409784:	46cb      	mov	fp, r9
  409786:	bf28      	it	cs
  409788:	46b3      	movcs	fp, r6
  40978a:	4298      	cmp	r0, r3
  40978c:	465f      	mov	r7, fp
  40978e:	d904      	bls.n	40979a <__sfvwrite_r+0x13e>
  409790:	68a3      	ldr	r3, [r4, #8]
  409792:	4413      	add	r3, r2
  409794:	459b      	cmp	fp, r3
  409796:	f300 80a6 	bgt.w	4098e6 <__sfvwrite_r+0x28a>
  40979a:	4593      	cmp	fp, r2
  40979c:	db4b      	blt.n	409836 <__sfvwrite_r+0x1da>
  40979e:	4613      	mov	r3, r2
  4097a0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4097a2:	69e1      	ldr	r1, [r4, #28]
  4097a4:	9800      	ldr	r0, [sp, #0]
  4097a6:	462a      	mov	r2, r5
  4097a8:	47b8      	blx	r7
  4097aa:	1e07      	subs	r7, r0, #0
  4097ac:	ddd4      	ble.n	409758 <__sfvwrite_r+0xfc>
  4097ae:	ebb9 0907 	subs.w	r9, r9, r7
  4097b2:	d0cc      	beq.n	40974e <__sfvwrite_r+0xf2>
  4097b4:	2001      	movs	r0, #1
  4097b6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4097ba:	1bdb      	subs	r3, r3, r7
  4097bc:	443d      	add	r5, r7
  4097be:	1bf6      	subs	r6, r6, r7
  4097c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4097c4:	2b00      	cmp	r3, #0
  4097c6:	f43f af78 	beq.w	4096ba <__sfvwrite_r+0x5e>
  4097ca:	2e00      	cmp	r6, #0
  4097cc:	d1d5      	bne.n	40977a <__sfvwrite_r+0x11e>
  4097ce:	f108 0308 	add.w	r3, r8, #8
  4097d2:	e913 0060 	ldmdb	r3, {r5, r6}
  4097d6:	4698      	mov	r8, r3
  4097d8:	3308      	adds	r3, #8
  4097da:	2e00      	cmp	r6, #0
  4097dc:	d0f9      	beq.n	4097d2 <__sfvwrite_r+0x176>
  4097de:	4632      	mov	r2, r6
  4097e0:	210a      	movs	r1, #10
  4097e2:	4628      	mov	r0, r5
  4097e4:	f000 f96c 	bl	409ac0 <memchr>
  4097e8:	2800      	cmp	r0, #0
  4097ea:	f000 80a1 	beq.w	409930 <__sfvwrite_r+0x2d4>
  4097ee:	3001      	adds	r0, #1
  4097f0:	eba0 0905 	sub.w	r9, r0, r5
  4097f4:	e7c2      	b.n	40977c <__sfvwrite_r+0x120>
  4097f6:	6820      	ldr	r0, [r4, #0]
  4097f8:	6923      	ldr	r3, [r4, #16]
  4097fa:	4298      	cmp	r0, r3
  4097fc:	d802      	bhi.n	409804 <__sfvwrite_r+0x1a8>
  4097fe:	6963      	ldr	r3, [r4, #20]
  409800:	429f      	cmp	r7, r3
  409802:	d25d      	bcs.n	4098c0 <__sfvwrite_r+0x264>
  409804:	45b8      	cmp	r8, r7
  409806:	bf28      	it	cs
  409808:	46b8      	movcs	r8, r7
  40980a:	4642      	mov	r2, r8
  40980c:	4649      	mov	r1, r9
  40980e:	f000 f9a7 	bl	409b60 <memmove>
  409812:	68a3      	ldr	r3, [r4, #8]
  409814:	6822      	ldr	r2, [r4, #0]
  409816:	eba3 0308 	sub.w	r3, r3, r8
  40981a:	4442      	add	r2, r8
  40981c:	60a3      	str	r3, [r4, #8]
  40981e:	6022      	str	r2, [r4, #0]
  409820:	b10b      	cbz	r3, 409826 <__sfvwrite_r+0x1ca>
  409822:	46c2      	mov	sl, r8
  409824:	e779      	b.n	40971a <__sfvwrite_r+0xbe>
  409826:	4621      	mov	r1, r4
  409828:	9800      	ldr	r0, [sp, #0]
  40982a:	f7ff fd37 	bl	40929c <_fflush_r>
  40982e:	2800      	cmp	r0, #0
  409830:	d192      	bne.n	409758 <__sfvwrite_r+0xfc>
  409832:	46c2      	mov	sl, r8
  409834:	e771      	b.n	40971a <__sfvwrite_r+0xbe>
  409836:	465a      	mov	r2, fp
  409838:	4629      	mov	r1, r5
  40983a:	f000 f991 	bl	409b60 <memmove>
  40983e:	68a2      	ldr	r2, [r4, #8]
  409840:	6823      	ldr	r3, [r4, #0]
  409842:	eba2 020b 	sub.w	r2, r2, fp
  409846:	445b      	add	r3, fp
  409848:	60a2      	str	r2, [r4, #8]
  40984a:	6023      	str	r3, [r4, #0]
  40984c:	e7af      	b.n	4097ae <__sfvwrite_r+0x152>
  40984e:	6820      	ldr	r0, [r4, #0]
  409850:	46b8      	mov	r8, r7
  409852:	46ba      	mov	sl, r7
  409854:	46bb      	mov	fp, r7
  409856:	e755      	b.n	409704 <__sfvwrite_r+0xa8>
  409858:	6962      	ldr	r2, [r4, #20]
  40985a:	6820      	ldr	r0, [r4, #0]
  40985c:	6921      	ldr	r1, [r4, #16]
  40985e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  409862:	eba0 0a01 	sub.w	sl, r0, r1
  409866:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40986a:	f10a 0001 	add.w	r0, sl, #1
  40986e:	ea4f 0868 	mov.w	r8, r8, asr #1
  409872:	4438      	add	r0, r7
  409874:	4540      	cmp	r0, r8
  409876:	4642      	mov	r2, r8
  409878:	bf84      	itt	hi
  40987a:	4680      	movhi	r8, r0
  40987c:	4642      	movhi	r2, r8
  40987e:	055b      	lsls	r3, r3, #21
  409880:	d544      	bpl.n	40990c <__sfvwrite_r+0x2b0>
  409882:	4611      	mov	r1, r2
  409884:	9800      	ldr	r0, [sp, #0]
  409886:	f7fc fbdb 	bl	406040 <_malloc_r>
  40988a:	4683      	mov	fp, r0
  40988c:	2800      	cmp	r0, #0
  40988e:	d055      	beq.n	40993c <__sfvwrite_r+0x2e0>
  409890:	4652      	mov	r2, sl
  409892:	6921      	ldr	r1, [r4, #16]
  409894:	f7fc fe84 	bl	4065a0 <memcpy>
  409898:	89a3      	ldrh	r3, [r4, #12]
  40989a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40989e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4098a2:	81a3      	strh	r3, [r4, #12]
  4098a4:	eb0b 000a 	add.w	r0, fp, sl
  4098a8:	eba8 030a 	sub.w	r3, r8, sl
  4098ac:	f8c4 b010 	str.w	fp, [r4, #16]
  4098b0:	f8c4 8014 	str.w	r8, [r4, #20]
  4098b4:	6020      	str	r0, [r4, #0]
  4098b6:	60a3      	str	r3, [r4, #8]
  4098b8:	46b8      	mov	r8, r7
  4098ba:	46ba      	mov	sl, r7
  4098bc:	46bb      	mov	fp, r7
  4098be:	e721      	b.n	409704 <__sfvwrite_r+0xa8>
  4098c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4098c4:	42b9      	cmp	r1, r7
  4098c6:	bf28      	it	cs
  4098c8:	4639      	movcs	r1, r7
  4098ca:	464a      	mov	r2, r9
  4098cc:	fb91 f1f3 	sdiv	r1, r1, r3
  4098d0:	9800      	ldr	r0, [sp, #0]
  4098d2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4098d4:	fb03 f301 	mul.w	r3, r3, r1
  4098d8:	69e1      	ldr	r1, [r4, #28]
  4098da:	47b0      	blx	r6
  4098dc:	f1b0 0a00 	subs.w	sl, r0, #0
  4098e0:	f73f af1b 	bgt.w	40971a <__sfvwrite_r+0xbe>
  4098e4:	e738      	b.n	409758 <__sfvwrite_r+0xfc>
  4098e6:	461a      	mov	r2, r3
  4098e8:	4629      	mov	r1, r5
  4098ea:	9301      	str	r3, [sp, #4]
  4098ec:	f000 f938 	bl	409b60 <memmove>
  4098f0:	6822      	ldr	r2, [r4, #0]
  4098f2:	9b01      	ldr	r3, [sp, #4]
  4098f4:	9800      	ldr	r0, [sp, #0]
  4098f6:	441a      	add	r2, r3
  4098f8:	6022      	str	r2, [r4, #0]
  4098fa:	4621      	mov	r1, r4
  4098fc:	f7ff fcce 	bl	40929c <_fflush_r>
  409900:	9b01      	ldr	r3, [sp, #4]
  409902:	2800      	cmp	r0, #0
  409904:	f47f af28 	bne.w	409758 <__sfvwrite_r+0xfc>
  409908:	461f      	mov	r7, r3
  40990a:	e750      	b.n	4097ae <__sfvwrite_r+0x152>
  40990c:	9800      	ldr	r0, [sp, #0]
  40990e:	f000 fc85 	bl	40a21c <_realloc_r>
  409912:	4683      	mov	fp, r0
  409914:	2800      	cmp	r0, #0
  409916:	d1c5      	bne.n	4098a4 <__sfvwrite_r+0x248>
  409918:	9d00      	ldr	r5, [sp, #0]
  40991a:	6921      	ldr	r1, [r4, #16]
  40991c:	4628      	mov	r0, r5
  40991e:	f7ff fdb7 	bl	409490 <_free_r>
  409922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409926:	220c      	movs	r2, #12
  409928:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40992c:	602a      	str	r2, [r5, #0]
  40992e:	e715      	b.n	40975c <__sfvwrite_r+0x100>
  409930:	f106 0901 	add.w	r9, r6, #1
  409934:	e722      	b.n	40977c <__sfvwrite_r+0x120>
  409936:	f04f 30ff 	mov.w	r0, #4294967295
  40993a:	e6bf      	b.n	4096bc <__sfvwrite_r+0x60>
  40993c:	9a00      	ldr	r2, [sp, #0]
  40993e:	230c      	movs	r3, #12
  409940:	6013      	str	r3, [r2, #0]
  409942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409946:	e709      	b.n	40975c <__sfvwrite_r+0x100>
  409948:	7ffffc00 	.word	0x7ffffc00

0040994c <_fwalk_reent>:
  40994c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409950:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  409954:	d01f      	beq.n	409996 <_fwalk_reent+0x4a>
  409956:	4688      	mov	r8, r1
  409958:	4606      	mov	r6, r0
  40995a:	f04f 0900 	mov.w	r9, #0
  40995e:	687d      	ldr	r5, [r7, #4]
  409960:	68bc      	ldr	r4, [r7, #8]
  409962:	3d01      	subs	r5, #1
  409964:	d411      	bmi.n	40998a <_fwalk_reent+0x3e>
  409966:	89a3      	ldrh	r3, [r4, #12]
  409968:	2b01      	cmp	r3, #1
  40996a:	f105 35ff 	add.w	r5, r5, #4294967295
  40996e:	d908      	bls.n	409982 <_fwalk_reent+0x36>
  409970:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  409974:	3301      	adds	r3, #1
  409976:	4621      	mov	r1, r4
  409978:	4630      	mov	r0, r6
  40997a:	d002      	beq.n	409982 <_fwalk_reent+0x36>
  40997c:	47c0      	blx	r8
  40997e:	ea49 0900 	orr.w	r9, r9, r0
  409982:	1c6b      	adds	r3, r5, #1
  409984:	f104 0468 	add.w	r4, r4, #104	; 0x68
  409988:	d1ed      	bne.n	409966 <_fwalk_reent+0x1a>
  40998a:	683f      	ldr	r7, [r7, #0]
  40998c:	2f00      	cmp	r7, #0
  40998e:	d1e6      	bne.n	40995e <_fwalk_reent+0x12>
  409990:	4648      	mov	r0, r9
  409992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409996:	46b9      	mov	r9, r7
  409998:	4648      	mov	r0, r9
  40999a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40999e:	bf00      	nop

004099a0 <_localeconv_r>:
  4099a0:	4a04      	ldr	r2, [pc, #16]	; (4099b4 <_localeconv_r+0x14>)
  4099a2:	4b05      	ldr	r3, [pc, #20]	; (4099b8 <_localeconv_r+0x18>)
  4099a4:	6812      	ldr	r2, [r2, #0]
  4099a6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4099a8:	2800      	cmp	r0, #0
  4099aa:	bf08      	it	eq
  4099ac:	4618      	moveq	r0, r3
  4099ae:	30f0      	adds	r0, #240	; 0xf0
  4099b0:	4770      	bx	lr
  4099b2:	bf00      	nop
  4099b4:	20400010 	.word	0x20400010
  4099b8:	20400854 	.word	0x20400854

004099bc <__retarget_lock_init_recursive>:
  4099bc:	4770      	bx	lr
  4099be:	bf00      	nop

004099c0 <__retarget_lock_close_recursive>:
  4099c0:	4770      	bx	lr
  4099c2:	bf00      	nop

004099c4 <__retarget_lock_acquire_recursive>:
  4099c4:	4770      	bx	lr
  4099c6:	bf00      	nop

004099c8 <__retarget_lock_release_recursive>:
  4099c8:	4770      	bx	lr
  4099ca:	bf00      	nop

004099cc <__swhatbuf_r>:
  4099cc:	b570      	push	{r4, r5, r6, lr}
  4099ce:	460c      	mov	r4, r1
  4099d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4099d4:	2900      	cmp	r1, #0
  4099d6:	b090      	sub	sp, #64	; 0x40
  4099d8:	4615      	mov	r5, r2
  4099da:	461e      	mov	r6, r3
  4099dc:	db14      	blt.n	409a08 <__swhatbuf_r+0x3c>
  4099de:	aa01      	add	r2, sp, #4
  4099e0:	f000 fff0 	bl	40a9c4 <_fstat_r>
  4099e4:	2800      	cmp	r0, #0
  4099e6:	db0f      	blt.n	409a08 <__swhatbuf_r+0x3c>
  4099e8:	9a02      	ldr	r2, [sp, #8]
  4099ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4099ee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4099f2:	fab2 f282 	clz	r2, r2
  4099f6:	0952      	lsrs	r2, r2, #5
  4099f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4099fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  409a00:	6032      	str	r2, [r6, #0]
  409a02:	602b      	str	r3, [r5, #0]
  409a04:	b010      	add	sp, #64	; 0x40
  409a06:	bd70      	pop	{r4, r5, r6, pc}
  409a08:	89a2      	ldrh	r2, [r4, #12]
  409a0a:	2300      	movs	r3, #0
  409a0c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  409a10:	6033      	str	r3, [r6, #0]
  409a12:	d004      	beq.n	409a1e <__swhatbuf_r+0x52>
  409a14:	2240      	movs	r2, #64	; 0x40
  409a16:	4618      	mov	r0, r3
  409a18:	602a      	str	r2, [r5, #0]
  409a1a:	b010      	add	sp, #64	; 0x40
  409a1c:	bd70      	pop	{r4, r5, r6, pc}
  409a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409a22:	602b      	str	r3, [r5, #0]
  409a24:	b010      	add	sp, #64	; 0x40
  409a26:	bd70      	pop	{r4, r5, r6, pc}

00409a28 <__smakebuf_r>:
  409a28:	898a      	ldrh	r2, [r1, #12]
  409a2a:	0792      	lsls	r2, r2, #30
  409a2c:	460b      	mov	r3, r1
  409a2e:	d506      	bpl.n	409a3e <__smakebuf_r+0x16>
  409a30:	f101 0243 	add.w	r2, r1, #67	; 0x43
  409a34:	2101      	movs	r1, #1
  409a36:	601a      	str	r2, [r3, #0]
  409a38:	611a      	str	r2, [r3, #16]
  409a3a:	6159      	str	r1, [r3, #20]
  409a3c:	4770      	bx	lr
  409a3e:	b5f0      	push	{r4, r5, r6, r7, lr}
  409a40:	b083      	sub	sp, #12
  409a42:	ab01      	add	r3, sp, #4
  409a44:	466a      	mov	r2, sp
  409a46:	460c      	mov	r4, r1
  409a48:	4606      	mov	r6, r0
  409a4a:	f7ff ffbf 	bl	4099cc <__swhatbuf_r>
  409a4e:	9900      	ldr	r1, [sp, #0]
  409a50:	4605      	mov	r5, r0
  409a52:	4630      	mov	r0, r6
  409a54:	f7fc faf4 	bl	406040 <_malloc_r>
  409a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409a5c:	b1d8      	cbz	r0, 409a96 <__smakebuf_r+0x6e>
  409a5e:	9a01      	ldr	r2, [sp, #4]
  409a60:	4f15      	ldr	r7, [pc, #84]	; (409ab8 <__smakebuf_r+0x90>)
  409a62:	9900      	ldr	r1, [sp, #0]
  409a64:	63f7      	str	r7, [r6, #60]	; 0x3c
  409a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  409a6a:	81a3      	strh	r3, [r4, #12]
  409a6c:	6020      	str	r0, [r4, #0]
  409a6e:	6120      	str	r0, [r4, #16]
  409a70:	6161      	str	r1, [r4, #20]
  409a72:	b91a      	cbnz	r2, 409a7c <__smakebuf_r+0x54>
  409a74:	432b      	orrs	r3, r5
  409a76:	81a3      	strh	r3, [r4, #12]
  409a78:	b003      	add	sp, #12
  409a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409a7c:	4630      	mov	r0, r6
  409a7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409a82:	f000 ffb3 	bl	40a9ec <_isatty_r>
  409a86:	b1a0      	cbz	r0, 409ab2 <__smakebuf_r+0x8a>
  409a88:	89a3      	ldrh	r3, [r4, #12]
  409a8a:	f023 0303 	bic.w	r3, r3, #3
  409a8e:	f043 0301 	orr.w	r3, r3, #1
  409a92:	b21b      	sxth	r3, r3
  409a94:	e7ee      	b.n	409a74 <__smakebuf_r+0x4c>
  409a96:	059a      	lsls	r2, r3, #22
  409a98:	d4ee      	bmi.n	409a78 <__smakebuf_r+0x50>
  409a9a:	f023 0303 	bic.w	r3, r3, #3
  409a9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  409aa2:	f043 0302 	orr.w	r3, r3, #2
  409aa6:	2101      	movs	r1, #1
  409aa8:	81a3      	strh	r3, [r4, #12]
  409aaa:	6022      	str	r2, [r4, #0]
  409aac:	6122      	str	r2, [r4, #16]
  409aae:	6161      	str	r1, [r4, #20]
  409ab0:	e7e2      	b.n	409a78 <__smakebuf_r+0x50>
  409ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409ab6:	e7dd      	b.n	409a74 <__smakebuf_r+0x4c>
  409ab8:	004092f1 	.word	0x004092f1
  409abc:	00000000 	.word	0x00000000

00409ac0 <memchr>:
  409ac0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409ac4:	2a10      	cmp	r2, #16
  409ac6:	db2b      	blt.n	409b20 <memchr+0x60>
  409ac8:	f010 0f07 	tst.w	r0, #7
  409acc:	d008      	beq.n	409ae0 <memchr+0x20>
  409ace:	f810 3b01 	ldrb.w	r3, [r0], #1
  409ad2:	3a01      	subs	r2, #1
  409ad4:	428b      	cmp	r3, r1
  409ad6:	d02d      	beq.n	409b34 <memchr+0x74>
  409ad8:	f010 0f07 	tst.w	r0, #7
  409adc:	b342      	cbz	r2, 409b30 <memchr+0x70>
  409ade:	d1f6      	bne.n	409ace <memchr+0xe>
  409ae0:	b4f0      	push	{r4, r5, r6, r7}
  409ae2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  409ae6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  409aea:	f022 0407 	bic.w	r4, r2, #7
  409aee:	f07f 0700 	mvns.w	r7, #0
  409af2:	2300      	movs	r3, #0
  409af4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  409af8:	3c08      	subs	r4, #8
  409afa:	ea85 0501 	eor.w	r5, r5, r1
  409afe:	ea86 0601 	eor.w	r6, r6, r1
  409b02:	fa85 f547 	uadd8	r5, r5, r7
  409b06:	faa3 f587 	sel	r5, r3, r7
  409b0a:	fa86 f647 	uadd8	r6, r6, r7
  409b0e:	faa5 f687 	sel	r6, r5, r7
  409b12:	b98e      	cbnz	r6, 409b38 <memchr+0x78>
  409b14:	d1ee      	bne.n	409af4 <memchr+0x34>
  409b16:	bcf0      	pop	{r4, r5, r6, r7}
  409b18:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409b1c:	f002 0207 	and.w	r2, r2, #7
  409b20:	b132      	cbz	r2, 409b30 <memchr+0x70>
  409b22:	f810 3b01 	ldrb.w	r3, [r0], #1
  409b26:	3a01      	subs	r2, #1
  409b28:	ea83 0301 	eor.w	r3, r3, r1
  409b2c:	b113      	cbz	r3, 409b34 <memchr+0x74>
  409b2e:	d1f8      	bne.n	409b22 <memchr+0x62>
  409b30:	2000      	movs	r0, #0
  409b32:	4770      	bx	lr
  409b34:	3801      	subs	r0, #1
  409b36:	4770      	bx	lr
  409b38:	2d00      	cmp	r5, #0
  409b3a:	bf06      	itte	eq
  409b3c:	4635      	moveq	r5, r6
  409b3e:	3803      	subeq	r0, #3
  409b40:	3807      	subne	r0, #7
  409b42:	f015 0f01 	tst.w	r5, #1
  409b46:	d107      	bne.n	409b58 <memchr+0x98>
  409b48:	3001      	adds	r0, #1
  409b4a:	f415 7f80 	tst.w	r5, #256	; 0x100
  409b4e:	bf02      	ittt	eq
  409b50:	3001      	addeq	r0, #1
  409b52:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  409b56:	3001      	addeq	r0, #1
  409b58:	bcf0      	pop	{r4, r5, r6, r7}
  409b5a:	3801      	subs	r0, #1
  409b5c:	4770      	bx	lr
  409b5e:	bf00      	nop

00409b60 <memmove>:
  409b60:	4288      	cmp	r0, r1
  409b62:	b5f0      	push	{r4, r5, r6, r7, lr}
  409b64:	d90d      	bls.n	409b82 <memmove+0x22>
  409b66:	188b      	adds	r3, r1, r2
  409b68:	4298      	cmp	r0, r3
  409b6a:	d20a      	bcs.n	409b82 <memmove+0x22>
  409b6c:	1884      	adds	r4, r0, r2
  409b6e:	2a00      	cmp	r2, #0
  409b70:	d051      	beq.n	409c16 <memmove+0xb6>
  409b72:	4622      	mov	r2, r4
  409b74:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  409b78:	f802 4d01 	strb.w	r4, [r2, #-1]!
  409b7c:	4299      	cmp	r1, r3
  409b7e:	d1f9      	bne.n	409b74 <memmove+0x14>
  409b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409b82:	2a0f      	cmp	r2, #15
  409b84:	d948      	bls.n	409c18 <memmove+0xb8>
  409b86:	ea41 0300 	orr.w	r3, r1, r0
  409b8a:	079b      	lsls	r3, r3, #30
  409b8c:	d146      	bne.n	409c1c <memmove+0xbc>
  409b8e:	f100 0410 	add.w	r4, r0, #16
  409b92:	f101 0310 	add.w	r3, r1, #16
  409b96:	4615      	mov	r5, r2
  409b98:	f853 6c10 	ldr.w	r6, [r3, #-16]
  409b9c:	f844 6c10 	str.w	r6, [r4, #-16]
  409ba0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  409ba4:	f844 6c0c 	str.w	r6, [r4, #-12]
  409ba8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  409bac:	f844 6c08 	str.w	r6, [r4, #-8]
  409bb0:	3d10      	subs	r5, #16
  409bb2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  409bb6:	f844 6c04 	str.w	r6, [r4, #-4]
  409bba:	2d0f      	cmp	r5, #15
  409bbc:	f103 0310 	add.w	r3, r3, #16
  409bc0:	f104 0410 	add.w	r4, r4, #16
  409bc4:	d8e8      	bhi.n	409b98 <memmove+0x38>
  409bc6:	f1a2 0310 	sub.w	r3, r2, #16
  409bca:	f023 030f 	bic.w	r3, r3, #15
  409bce:	f002 0e0f 	and.w	lr, r2, #15
  409bd2:	3310      	adds	r3, #16
  409bd4:	f1be 0f03 	cmp.w	lr, #3
  409bd8:	4419      	add	r1, r3
  409bda:	4403      	add	r3, r0
  409bdc:	d921      	bls.n	409c22 <memmove+0xc2>
  409bde:	1f1e      	subs	r6, r3, #4
  409be0:	460d      	mov	r5, r1
  409be2:	4674      	mov	r4, lr
  409be4:	3c04      	subs	r4, #4
  409be6:	f855 7b04 	ldr.w	r7, [r5], #4
  409bea:	f846 7f04 	str.w	r7, [r6, #4]!
  409bee:	2c03      	cmp	r4, #3
  409bf0:	d8f8      	bhi.n	409be4 <memmove+0x84>
  409bf2:	f1ae 0404 	sub.w	r4, lr, #4
  409bf6:	f024 0403 	bic.w	r4, r4, #3
  409bfa:	3404      	adds	r4, #4
  409bfc:	4421      	add	r1, r4
  409bfe:	4423      	add	r3, r4
  409c00:	f002 0203 	and.w	r2, r2, #3
  409c04:	b162      	cbz	r2, 409c20 <memmove+0xc0>
  409c06:	3b01      	subs	r3, #1
  409c08:	440a      	add	r2, r1
  409c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
  409c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
  409c12:	428a      	cmp	r2, r1
  409c14:	d1f9      	bne.n	409c0a <memmove+0xaa>
  409c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409c18:	4603      	mov	r3, r0
  409c1a:	e7f3      	b.n	409c04 <memmove+0xa4>
  409c1c:	4603      	mov	r3, r0
  409c1e:	e7f2      	b.n	409c06 <memmove+0xa6>
  409c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409c22:	4672      	mov	r2, lr
  409c24:	e7ee      	b.n	409c04 <memmove+0xa4>
  409c26:	bf00      	nop

00409c28 <_Balloc>:
  409c28:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409c2a:	b570      	push	{r4, r5, r6, lr}
  409c2c:	4605      	mov	r5, r0
  409c2e:	460c      	mov	r4, r1
  409c30:	b14b      	cbz	r3, 409c46 <_Balloc+0x1e>
  409c32:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  409c36:	b180      	cbz	r0, 409c5a <_Balloc+0x32>
  409c38:	6802      	ldr	r2, [r0, #0]
  409c3a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  409c3e:	2300      	movs	r3, #0
  409c40:	6103      	str	r3, [r0, #16]
  409c42:	60c3      	str	r3, [r0, #12]
  409c44:	bd70      	pop	{r4, r5, r6, pc}
  409c46:	2221      	movs	r2, #33	; 0x21
  409c48:	2104      	movs	r1, #4
  409c4a:	f000 fd93 	bl	40a774 <_calloc_r>
  409c4e:	64e8      	str	r0, [r5, #76]	; 0x4c
  409c50:	4603      	mov	r3, r0
  409c52:	2800      	cmp	r0, #0
  409c54:	d1ed      	bne.n	409c32 <_Balloc+0xa>
  409c56:	2000      	movs	r0, #0
  409c58:	bd70      	pop	{r4, r5, r6, pc}
  409c5a:	2101      	movs	r1, #1
  409c5c:	fa01 f604 	lsl.w	r6, r1, r4
  409c60:	1d72      	adds	r2, r6, #5
  409c62:	4628      	mov	r0, r5
  409c64:	0092      	lsls	r2, r2, #2
  409c66:	f000 fd85 	bl	40a774 <_calloc_r>
  409c6a:	2800      	cmp	r0, #0
  409c6c:	d0f3      	beq.n	409c56 <_Balloc+0x2e>
  409c6e:	6044      	str	r4, [r0, #4]
  409c70:	6086      	str	r6, [r0, #8]
  409c72:	e7e4      	b.n	409c3e <_Balloc+0x16>

00409c74 <_Bfree>:
  409c74:	b131      	cbz	r1, 409c84 <_Bfree+0x10>
  409c76:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409c78:	684a      	ldr	r2, [r1, #4]
  409c7a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  409c7e:	6008      	str	r0, [r1, #0]
  409c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  409c84:	4770      	bx	lr
  409c86:	bf00      	nop

00409c88 <__multadd>:
  409c88:	b5f0      	push	{r4, r5, r6, r7, lr}
  409c8a:	690c      	ldr	r4, [r1, #16]
  409c8c:	b083      	sub	sp, #12
  409c8e:	460d      	mov	r5, r1
  409c90:	4606      	mov	r6, r0
  409c92:	f101 0e14 	add.w	lr, r1, #20
  409c96:	2700      	movs	r7, #0
  409c98:	f8de 0000 	ldr.w	r0, [lr]
  409c9c:	b281      	uxth	r1, r0
  409c9e:	fb02 3301 	mla	r3, r2, r1, r3
  409ca2:	0c01      	lsrs	r1, r0, #16
  409ca4:	0c18      	lsrs	r0, r3, #16
  409ca6:	fb02 0101 	mla	r1, r2, r1, r0
  409caa:	b29b      	uxth	r3, r3
  409cac:	3701      	adds	r7, #1
  409cae:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  409cb2:	42bc      	cmp	r4, r7
  409cb4:	f84e 3b04 	str.w	r3, [lr], #4
  409cb8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  409cbc:	dcec      	bgt.n	409c98 <__multadd+0x10>
  409cbe:	b13b      	cbz	r3, 409cd0 <__multadd+0x48>
  409cc0:	68aa      	ldr	r2, [r5, #8]
  409cc2:	4294      	cmp	r4, r2
  409cc4:	da07      	bge.n	409cd6 <__multadd+0x4e>
  409cc6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  409cca:	3401      	adds	r4, #1
  409ccc:	6153      	str	r3, [r2, #20]
  409cce:	612c      	str	r4, [r5, #16]
  409cd0:	4628      	mov	r0, r5
  409cd2:	b003      	add	sp, #12
  409cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409cd6:	6869      	ldr	r1, [r5, #4]
  409cd8:	9301      	str	r3, [sp, #4]
  409cda:	3101      	adds	r1, #1
  409cdc:	4630      	mov	r0, r6
  409cde:	f7ff ffa3 	bl	409c28 <_Balloc>
  409ce2:	692a      	ldr	r2, [r5, #16]
  409ce4:	3202      	adds	r2, #2
  409ce6:	f105 010c 	add.w	r1, r5, #12
  409cea:	4607      	mov	r7, r0
  409cec:	0092      	lsls	r2, r2, #2
  409cee:	300c      	adds	r0, #12
  409cf0:	f7fc fc56 	bl	4065a0 <memcpy>
  409cf4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  409cf6:	6869      	ldr	r1, [r5, #4]
  409cf8:	9b01      	ldr	r3, [sp, #4]
  409cfa:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  409cfe:	6028      	str	r0, [r5, #0]
  409d00:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  409d04:	463d      	mov	r5, r7
  409d06:	e7de      	b.n	409cc6 <__multadd+0x3e>

00409d08 <__hi0bits>:
  409d08:	0c02      	lsrs	r2, r0, #16
  409d0a:	0412      	lsls	r2, r2, #16
  409d0c:	4603      	mov	r3, r0
  409d0e:	b9b2      	cbnz	r2, 409d3e <__hi0bits+0x36>
  409d10:	0403      	lsls	r3, r0, #16
  409d12:	2010      	movs	r0, #16
  409d14:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  409d18:	bf04      	itt	eq
  409d1a:	021b      	lsleq	r3, r3, #8
  409d1c:	3008      	addeq	r0, #8
  409d1e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  409d22:	bf04      	itt	eq
  409d24:	011b      	lsleq	r3, r3, #4
  409d26:	3004      	addeq	r0, #4
  409d28:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  409d2c:	bf04      	itt	eq
  409d2e:	009b      	lsleq	r3, r3, #2
  409d30:	3002      	addeq	r0, #2
  409d32:	2b00      	cmp	r3, #0
  409d34:	db02      	blt.n	409d3c <__hi0bits+0x34>
  409d36:	005b      	lsls	r3, r3, #1
  409d38:	d403      	bmi.n	409d42 <__hi0bits+0x3a>
  409d3a:	2020      	movs	r0, #32
  409d3c:	4770      	bx	lr
  409d3e:	2000      	movs	r0, #0
  409d40:	e7e8      	b.n	409d14 <__hi0bits+0xc>
  409d42:	3001      	adds	r0, #1
  409d44:	4770      	bx	lr
  409d46:	bf00      	nop

00409d48 <__lo0bits>:
  409d48:	6803      	ldr	r3, [r0, #0]
  409d4a:	f013 0207 	ands.w	r2, r3, #7
  409d4e:	4601      	mov	r1, r0
  409d50:	d007      	beq.n	409d62 <__lo0bits+0x1a>
  409d52:	07da      	lsls	r2, r3, #31
  409d54:	d421      	bmi.n	409d9a <__lo0bits+0x52>
  409d56:	0798      	lsls	r0, r3, #30
  409d58:	d421      	bmi.n	409d9e <__lo0bits+0x56>
  409d5a:	089b      	lsrs	r3, r3, #2
  409d5c:	600b      	str	r3, [r1, #0]
  409d5e:	2002      	movs	r0, #2
  409d60:	4770      	bx	lr
  409d62:	b298      	uxth	r0, r3
  409d64:	b198      	cbz	r0, 409d8e <__lo0bits+0x46>
  409d66:	4610      	mov	r0, r2
  409d68:	f013 0fff 	tst.w	r3, #255	; 0xff
  409d6c:	bf04      	itt	eq
  409d6e:	0a1b      	lsreq	r3, r3, #8
  409d70:	3008      	addeq	r0, #8
  409d72:	071a      	lsls	r2, r3, #28
  409d74:	bf04      	itt	eq
  409d76:	091b      	lsreq	r3, r3, #4
  409d78:	3004      	addeq	r0, #4
  409d7a:	079a      	lsls	r2, r3, #30
  409d7c:	bf04      	itt	eq
  409d7e:	089b      	lsreq	r3, r3, #2
  409d80:	3002      	addeq	r0, #2
  409d82:	07da      	lsls	r2, r3, #31
  409d84:	d407      	bmi.n	409d96 <__lo0bits+0x4e>
  409d86:	085b      	lsrs	r3, r3, #1
  409d88:	d104      	bne.n	409d94 <__lo0bits+0x4c>
  409d8a:	2020      	movs	r0, #32
  409d8c:	4770      	bx	lr
  409d8e:	0c1b      	lsrs	r3, r3, #16
  409d90:	2010      	movs	r0, #16
  409d92:	e7e9      	b.n	409d68 <__lo0bits+0x20>
  409d94:	3001      	adds	r0, #1
  409d96:	600b      	str	r3, [r1, #0]
  409d98:	4770      	bx	lr
  409d9a:	2000      	movs	r0, #0
  409d9c:	4770      	bx	lr
  409d9e:	085b      	lsrs	r3, r3, #1
  409da0:	600b      	str	r3, [r1, #0]
  409da2:	2001      	movs	r0, #1
  409da4:	4770      	bx	lr
  409da6:	bf00      	nop

00409da8 <__i2b>:
  409da8:	b510      	push	{r4, lr}
  409daa:	460c      	mov	r4, r1
  409dac:	2101      	movs	r1, #1
  409dae:	f7ff ff3b 	bl	409c28 <_Balloc>
  409db2:	2201      	movs	r2, #1
  409db4:	6144      	str	r4, [r0, #20]
  409db6:	6102      	str	r2, [r0, #16]
  409db8:	bd10      	pop	{r4, pc}
  409dba:	bf00      	nop

00409dbc <__multiply>:
  409dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409dc0:	690c      	ldr	r4, [r1, #16]
  409dc2:	6915      	ldr	r5, [r2, #16]
  409dc4:	42ac      	cmp	r4, r5
  409dc6:	b083      	sub	sp, #12
  409dc8:	468b      	mov	fp, r1
  409dca:	4616      	mov	r6, r2
  409dcc:	da04      	bge.n	409dd8 <__multiply+0x1c>
  409dce:	4622      	mov	r2, r4
  409dd0:	46b3      	mov	fp, r6
  409dd2:	462c      	mov	r4, r5
  409dd4:	460e      	mov	r6, r1
  409dd6:	4615      	mov	r5, r2
  409dd8:	f8db 3008 	ldr.w	r3, [fp, #8]
  409ddc:	f8db 1004 	ldr.w	r1, [fp, #4]
  409de0:	eb04 0805 	add.w	r8, r4, r5
  409de4:	4598      	cmp	r8, r3
  409de6:	bfc8      	it	gt
  409de8:	3101      	addgt	r1, #1
  409dea:	f7ff ff1d 	bl	409c28 <_Balloc>
  409dee:	f100 0914 	add.w	r9, r0, #20
  409df2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  409df6:	45d1      	cmp	r9, sl
  409df8:	9000      	str	r0, [sp, #0]
  409dfa:	d205      	bcs.n	409e08 <__multiply+0x4c>
  409dfc:	464b      	mov	r3, r9
  409dfe:	2100      	movs	r1, #0
  409e00:	f843 1b04 	str.w	r1, [r3], #4
  409e04:	459a      	cmp	sl, r3
  409e06:	d8fb      	bhi.n	409e00 <__multiply+0x44>
  409e08:	f106 0c14 	add.w	ip, r6, #20
  409e0c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  409e10:	f10b 0b14 	add.w	fp, fp, #20
  409e14:	459c      	cmp	ip, r3
  409e16:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  409e1a:	d24c      	bcs.n	409eb6 <__multiply+0xfa>
  409e1c:	f8cd a004 	str.w	sl, [sp, #4]
  409e20:	469a      	mov	sl, r3
  409e22:	f8dc 5000 	ldr.w	r5, [ip]
  409e26:	b2af      	uxth	r7, r5
  409e28:	b1ef      	cbz	r7, 409e66 <__multiply+0xaa>
  409e2a:	2100      	movs	r1, #0
  409e2c:	464d      	mov	r5, r9
  409e2e:	465e      	mov	r6, fp
  409e30:	460c      	mov	r4, r1
  409e32:	f856 2b04 	ldr.w	r2, [r6], #4
  409e36:	6828      	ldr	r0, [r5, #0]
  409e38:	b293      	uxth	r3, r2
  409e3a:	b281      	uxth	r1, r0
  409e3c:	fb07 1303 	mla	r3, r7, r3, r1
  409e40:	0c12      	lsrs	r2, r2, #16
  409e42:	0c01      	lsrs	r1, r0, #16
  409e44:	4423      	add	r3, r4
  409e46:	fb07 1102 	mla	r1, r7, r2, r1
  409e4a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  409e4e:	b29b      	uxth	r3, r3
  409e50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  409e54:	45b6      	cmp	lr, r6
  409e56:	f845 3b04 	str.w	r3, [r5], #4
  409e5a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  409e5e:	d8e8      	bhi.n	409e32 <__multiply+0x76>
  409e60:	602c      	str	r4, [r5, #0]
  409e62:	f8dc 5000 	ldr.w	r5, [ip]
  409e66:	0c2d      	lsrs	r5, r5, #16
  409e68:	d01d      	beq.n	409ea6 <__multiply+0xea>
  409e6a:	f8d9 3000 	ldr.w	r3, [r9]
  409e6e:	4648      	mov	r0, r9
  409e70:	461c      	mov	r4, r3
  409e72:	4659      	mov	r1, fp
  409e74:	2200      	movs	r2, #0
  409e76:	880e      	ldrh	r6, [r1, #0]
  409e78:	0c24      	lsrs	r4, r4, #16
  409e7a:	fb05 4406 	mla	r4, r5, r6, r4
  409e7e:	4422      	add	r2, r4
  409e80:	b29b      	uxth	r3, r3
  409e82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  409e86:	f840 3b04 	str.w	r3, [r0], #4
  409e8a:	f851 3b04 	ldr.w	r3, [r1], #4
  409e8e:	6804      	ldr	r4, [r0, #0]
  409e90:	0c1b      	lsrs	r3, r3, #16
  409e92:	b2a6      	uxth	r6, r4
  409e94:	fb05 6303 	mla	r3, r5, r3, r6
  409e98:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  409e9c:	458e      	cmp	lr, r1
  409e9e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  409ea2:	d8e8      	bhi.n	409e76 <__multiply+0xba>
  409ea4:	6003      	str	r3, [r0, #0]
  409ea6:	f10c 0c04 	add.w	ip, ip, #4
  409eaa:	45e2      	cmp	sl, ip
  409eac:	f109 0904 	add.w	r9, r9, #4
  409eb0:	d8b7      	bhi.n	409e22 <__multiply+0x66>
  409eb2:	f8dd a004 	ldr.w	sl, [sp, #4]
  409eb6:	f1b8 0f00 	cmp.w	r8, #0
  409eba:	dd0b      	ble.n	409ed4 <__multiply+0x118>
  409ebc:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  409ec0:	f1aa 0a04 	sub.w	sl, sl, #4
  409ec4:	b11b      	cbz	r3, 409ece <__multiply+0x112>
  409ec6:	e005      	b.n	409ed4 <__multiply+0x118>
  409ec8:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  409ecc:	b913      	cbnz	r3, 409ed4 <__multiply+0x118>
  409ece:	f1b8 0801 	subs.w	r8, r8, #1
  409ed2:	d1f9      	bne.n	409ec8 <__multiply+0x10c>
  409ed4:	9800      	ldr	r0, [sp, #0]
  409ed6:	f8c0 8010 	str.w	r8, [r0, #16]
  409eda:	b003      	add	sp, #12
  409edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409ee0 <__pow5mult>:
  409ee0:	f012 0303 	ands.w	r3, r2, #3
  409ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409ee8:	4614      	mov	r4, r2
  409eea:	4607      	mov	r7, r0
  409eec:	d12e      	bne.n	409f4c <__pow5mult+0x6c>
  409eee:	460d      	mov	r5, r1
  409ef0:	10a4      	asrs	r4, r4, #2
  409ef2:	d01c      	beq.n	409f2e <__pow5mult+0x4e>
  409ef4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  409ef6:	b396      	cbz	r6, 409f5e <__pow5mult+0x7e>
  409ef8:	07e3      	lsls	r3, r4, #31
  409efa:	f04f 0800 	mov.w	r8, #0
  409efe:	d406      	bmi.n	409f0e <__pow5mult+0x2e>
  409f00:	1064      	asrs	r4, r4, #1
  409f02:	d014      	beq.n	409f2e <__pow5mult+0x4e>
  409f04:	6830      	ldr	r0, [r6, #0]
  409f06:	b1a8      	cbz	r0, 409f34 <__pow5mult+0x54>
  409f08:	4606      	mov	r6, r0
  409f0a:	07e3      	lsls	r3, r4, #31
  409f0c:	d5f8      	bpl.n	409f00 <__pow5mult+0x20>
  409f0e:	4632      	mov	r2, r6
  409f10:	4629      	mov	r1, r5
  409f12:	4638      	mov	r0, r7
  409f14:	f7ff ff52 	bl	409dbc <__multiply>
  409f18:	b1b5      	cbz	r5, 409f48 <__pow5mult+0x68>
  409f1a:	686a      	ldr	r2, [r5, #4]
  409f1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  409f1e:	1064      	asrs	r4, r4, #1
  409f20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409f24:	6029      	str	r1, [r5, #0]
  409f26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  409f2a:	4605      	mov	r5, r0
  409f2c:	d1ea      	bne.n	409f04 <__pow5mult+0x24>
  409f2e:	4628      	mov	r0, r5
  409f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409f34:	4632      	mov	r2, r6
  409f36:	4631      	mov	r1, r6
  409f38:	4638      	mov	r0, r7
  409f3a:	f7ff ff3f 	bl	409dbc <__multiply>
  409f3e:	6030      	str	r0, [r6, #0]
  409f40:	f8c0 8000 	str.w	r8, [r0]
  409f44:	4606      	mov	r6, r0
  409f46:	e7e0      	b.n	409f0a <__pow5mult+0x2a>
  409f48:	4605      	mov	r5, r0
  409f4a:	e7d9      	b.n	409f00 <__pow5mult+0x20>
  409f4c:	1e5a      	subs	r2, r3, #1
  409f4e:	4d0b      	ldr	r5, [pc, #44]	; (409f7c <__pow5mult+0x9c>)
  409f50:	2300      	movs	r3, #0
  409f52:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  409f56:	f7ff fe97 	bl	409c88 <__multadd>
  409f5a:	4605      	mov	r5, r0
  409f5c:	e7c8      	b.n	409ef0 <__pow5mult+0x10>
  409f5e:	2101      	movs	r1, #1
  409f60:	4638      	mov	r0, r7
  409f62:	f7ff fe61 	bl	409c28 <_Balloc>
  409f66:	f240 2171 	movw	r1, #625	; 0x271
  409f6a:	2201      	movs	r2, #1
  409f6c:	2300      	movs	r3, #0
  409f6e:	6141      	str	r1, [r0, #20]
  409f70:	6102      	str	r2, [r0, #16]
  409f72:	4606      	mov	r6, r0
  409f74:	64b8      	str	r0, [r7, #72]	; 0x48
  409f76:	6003      	str	r3, [r0, #0]
  409f78:	e7be      	b.n	409ef8 <__pow5mult+0x18>
  409f7a:	bf00      	nop
  409f7c:	0040b708 	.word	0x0040b708

00409f80 <__lshift>:
  409f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409f84:	4691      	mov	r9, r2
  409f86:	690a      	ldr	r2, [r1, #16]
  409f88:	688b      	ldr	r3, [r1, #8]
  409f8a:	ea4f 1469 	mov.w	r4, r9, asr #5
  409f8e:	eb04 0802 	add.w	r8, r4, r2
  409f92:	f108 0501 	add.w	r5, r8, #1
  409f96:	429d      	cmp	r5, r3
  409f98:	460e      	mov	r6, r1
  409f9a:	4607      	mov	r7, r0
  409f9c:	6849      	ldr	r1, [r1, #4]
  409f9e:	dd04      	ble.n	409faa <__lshift+0x2a>
  409fa0:	005b      	lsls	r3, r3, #1
  409fa2:	429d      	cmp	r5, r3
  409fa4:	f101 0101 	add.w	r1, r1, #1
  409fa8:	dcfa      	bgt.n	409fa0 <__lshift+0x20>
  409faa:	4638      	mov	r0, r7
  409fac:	f7ff fe3c 	bl	409c28 <_Balloc>
  409fb0:	2c00      	cmp	r4, #0
  409fb2:	f100 0314 	add.w	r3, r0, #20
  409fb6:	dd06      	ble.n	409fc6 <__lshift+0x46>
  409fb8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  409fbc:	2100      	movs	r1, #0
  409fbe:	f843 1b04 	str.w	r1, [r3], #4
  409fc2:	429a      	cmp	r2, r3
  409fc4:	d1fb      	bne.n	409fbe <__lshift+0x3e>
  409fc6:	6934      	ldr	r4, [r6, #16]
  409fc8:	f106 0114 	add.w	r1, r6, #20
  409fcc:	f019 091f 	ands.w	r9, r9, #31
  409fd0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  409fd4:	d01d      	beq.n	40a012 <__lshift+0x92>
  409fd6:	f1c9 0c20 	rsb	ip, r9, #32
  409fda:	2200      	movs	r2, #0
  409fdc:	680c      	ldr	r4, [r1, #0]
  409fde:	fa04 f409 	lsl.w	r4, r4, r9
  409fe2:	4314      	orrs	r4, r2
  409fe4:	f843 4b04 	str.w	r4, [r3], #4
  409fe8:	f851 2b04 	ldr.w	r2, [r1], #4
  409fec:	458e      	cmp	lr, r1
  409fee:	fa22 f20c 	lsr.w	r2, r2, ip
  409ff2:	d8f3      	bhi.n	409fdc <__lshift+0x5c>
  409ff4:	601a      	str	r2, [r3, #0]
  409ff6:	b10a      	cbz	r2, 409ffc <__lshift+0x7c>
  409ff8:	f108 0502 	add.w	r5, r8, #2
  409ffc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  409ffe:	6872      	ldr	r2, [r6, #4]
  40a000:	3d01      	subs	r5, #1
  40a002:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40a006:	6105      	str	r5, [r0, #16]
  40a008:	6031      	str	r1, [r6, #0]
  40a00a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40a00e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a012:	3b04      	subs	r3, #4
  40a014:	f851 2b04 	ldr.w	r2, [r1], #4
  40a018:	f843 2f04 	str.w	r2, [r3, #4]!
  40a01c:	458e      	cmp	lr, r1
  40a01e:	d8f9      	bhi.n	40a014 <__lshift+0x94>
  40a020:	e7ec      	b.n	409ffc <__lshift+0x7c>
  40a022:	bf00      	nop

0040a024 <__mcmp>:
  40a024:	b430      	push	{r4, r5}
  40a026:	690b      	ldr	r3, [r1, #16]
  40a028:	4605      	mov	r5, r0
  40a02a:	6900      	ldr	r0, [r0, #16]
  40a02c:	1ac0      	subs	r0, r0, r3
  40a02e:	d10f      	bne.n	40a050 <__mcmp+0x2c>
  40a030:	009b      	lsls	r3, r3, #2
  40a032:	3514      	adds	r5, #20
  40a034:	3114      	adds	r1, #20
  40a036:	4419      	add	r1, r3
  40a038:	442b      	add	r3, r5
  40a03a:	e001      	b.n	40a040 <__mcmp+0x1c>
  40a03c:	429d      	cmp	r5, r3
  40a03e:	d207      	bcs.n	40a050 <__mcmp+0x2c>
  40a040:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40a044:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40a048:	4294      	cmp	r4, r2
  40a04a:	d0f7      	beq.n	40a03c <__mcmp+0x18>
  40a04c:	d302      	bcc.n	40a054 <__mcmp+0x30>
  40a04e:	2001      	movs	r0, #1
  40a050:	bc30      	pop	{r4, r5}
  40a052:	4770      	bx	lr
  40a054:	f04f 30ff 	mov.w	r0, #4294967295
  40a058:	e7fa      	b.n	40a050 <__mcmp+0x2c>
  40a05a:	bf00      	nop

0040a05c <__mdiff>:
  40a05c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a060:	690f      	ldr	r7, [r1, #16]
  40a062:	460e      	mov	r6, r1
  40a064:	6911      	ldr	r1, [r2, #16]
  40a066:	1a7f      	subs	r7, r7, r1
  40a068:	2f00      	cmp	r7, #0
  40a06a:	4690      	mov	r8, r2
  40a06c:	d117      	bne.n	40a09e <__mdiff+0x42>
  40a06e:	0089      	lsls	r1, r1, #2
  40a070:	f106 0514 	add.w	r5, r6, #20
  40a074:	f102 0e14 	add.w	lr, r2, #20
  40a078:	186b      	adds	r3, r5, r1
  40a07a:	4471      	add	r1, lr
  40a07c:	e001      	b.n	40a082 <__mdiff+0x26>
  40a07e:	429d      	cmp	r5, r3
  40a080:	d25c      	bcs.n	40a13c <__mdiff+0xe0>
  40a082:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40a086:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40a08a:	42a2      	cmp	r2, r4
  40a08c:	d0f7      	beq.n	40a07e <__mdiff+0x22>
  40a08e:	d25e      	bcs.n	40a14e <__mdiff+0xf2>
  40a090:	4633      	mov	r3, r6
  40a092:	462c      	mov	r4, r5
  40a094:	4646      	mov	r6, r8
  40a096:	4675      	mov	r5, lr
  40a098:	4698      	mov	r8, r3
  40a09a:	2701      	movs	r7, #1
  40a09c:	e005      	b.n	40a0aa <__mdiff+0x4e>
  40a09e:	db58      	blt.n	40a152 <__mdiff+0xf6>
  40a0a0:	f106 0514 	add.w	r5, r6, #20
  40a0a4:	f108 0414 	add.w	r4, r8, #20
  40a0a8:	2700      	movs	r7, #0
  40a0aa:	6871      	ldr	r1, [r6, #4]
  40a0ac:	f7ff fdbc 	bl	409c28 <_Balloc>
  40a0b0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40a0b4:	6936      	ldr	r6, [r6, #16]
  40a0b6:	60c7      	str	r7, [r0, #12]
  40a0b8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40a0bc:	46a6      	mov	lr, r4
  40a0be:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40a0c2:	f100 0414 	add.w	r4, r0, #20
  40a0c6:	2300      	movs	r3, #0
  40a0c8:	f85e 1b04 	ldr.w	r1, [lr], #4
  40a0cc:	f855 8b04 	ldr.w	r8, [r5], #4
  40a0d0:	b28a      	uxth	r2, r1
  40a0d2:	fa13 f388 	uxtah	r3, r3, r8
  40a0d6:	0c09      	lsrs	r1, r1, #16
  40a0d8:	1a9a      	subs	r2, r3, r2
  40a0da:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40a0de:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40a0e2:	b292      	uxth	r2, r2
  40a0e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40a0e8:	45f4      	cmp	ip, lr
  40a0ea:	f844 2b04 	str.w	r2, [r4], #4
  40a0ee:	ea4f 4323 	mov.w	r3, r3, asr #16
  40a0f2:	d8e9      	bhi.n	40a0c8 <__mdiff+0x6c>
  40a0f4:	42af      	cmp	r7, r5
  40a0f6:	d917      	bls.n	40a128 <__mdiff+0xcc>
  40a0f8:	46a4      	mov	ip, r4
  40a0fa:	46ae      	mov	lr, r5
  40a0fc:	f85e 2b04 	ldr.w	r2, [lr], #4
  40a100:	fa13 f382 	uxtah	r3, r3, r2
  40a104:	1419      	asrs	r1, r3, #16
  40a106:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40a10a:	b29b      	uxth	r3, r3
  40a10c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40a110:	4577      	cmp	r7, lr
  40a112:	f84c 2b04 	str.w	r2, [ip], #4
  40a116:	ea4f 4321 	mov.w	r3, r1, asr #16
  40a11a:	d8ef      	bhi.n	40a0fc <__mdiff+0xa0>
  40a11c:	43ed      	mvns	r5, r5
  40a11e:	442f      	add	r7, r5
  40a120:	f027 0703 	bic.w	r7, r7, #3
  40a124:	3704      	adds	r7, #4
  40a126:	443c      	add	r4, r7
  40a128:	3c04      	subs	r4, #4
  40a12a:	b922      	cbnz	r2, 40a136 <__mdiff+0xda>
  40a12c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40a130:	3e01      	subs	r6, #1
  40a132:	2b00      	cmp	r3, #0
  40a134:	d0fa      	beq.n	40a12c <__mdiff+0xd0>
  40a136:	6106      	str	r6, [r0, #16]
  40a138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a13c:	2100      	movs	r1, #0
  40a13e:	f7ff fd73 	bl	409c28 <_Balloc>
  40a142:	2201      	movs	r2, #1
  40a144:	2300      	movs	r3, #0
  40a146:	6102      	str	r2, [r0, #16]
  40a148:	6143      	str	r3, [r0, #20]
  40a14a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a14e:	4674      	mov	r4, lr
  40a150:	e7ab      	b.n	40a0aa <__mdiff+0x4e>
  40a152:	4633      	mov	r3, r6
  40a154:	f106 0414 	add.w	r4, r6, #20
  40a158:	f102 0514 	add.w	r5, r2, #20
  40a15c:	4616      	mov	r6, r2
  40a15e:	2701      	movs	r7, #1
  40a160:	4698      	mov	r8, r3
  40a162:	e7a2      	b.n	40a0aa <__mdiff+0x4e>

0040a164 <__d2b>:
  40a164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a168:	b082      	sub	sp, #8
  40a16a:	2101      	movs	r1, #1
  40a16c:	461c      	mov	r4, r3
  40a16e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40a172:	4615      	mov	r5, r2
  40a174:	9e08      	ldr	r6, [sp, #32]
  40a176:	f7ff fd57 	bl	409c28 <_Balloc>
  40a17a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40a17e:	4680      	mov	r8, r0
  40a180:	b10f      	cbz	r7, 40a186 <__d2b+0x22>
  40a182:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40a186:	9401      	str	r4, [sp, #4]
  40a188:	b31d      	cbz	r5, 40a1d2 <__d2b+0x6e>
  40a18a:	a802      	add	r0, sp, #8
  40a18c:	f840 5d08 	str.w	r5, [r0, #-8]!
  40a190:	f7ff fdda 	bl	409d48 <__lo0bits>
  40a194:	2800      	cmp	r0, #0
  40a196:	d134      	bne.n	40a202 <__d2b+0x9e>
  40a198:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40a19c:	f8c8 2014 	str.w	r2, [r8, #20]
  40a1a0:	2b00      	cmp	r3, #0
  40a1a2:	bf0c      	ite	eq
  40a1a4:	2101      	moveq	r1, #1
  40a1a6:	2102      	movne	r1, #2
  40a1a8:	f8c8 3018 	str.w	r3, [r8, #24]
  40a1ac:	f8c8 1010 	str.w	r1, [r8, #16]
  40a1b0:	b9df      	cbnz	r7, 40a1ea <__d2b+0x86>
  40a1b2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40a1b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40a1ba:	6030      	str	r0, [r6, #0]
  40a1bc:	6918      	ldr	r0, [r3, #16]
  40a1be:	f7ff fda3 	bl	409d08 <__hi0bits>
  40a1c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a1c4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40a1c8:	6018      	str	r0, [r3, #0]
  40a1ca:	4640      	mov	r0, r8
  40a1cc:	b002      	add	sp, #8
  40a1ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a1d2:	a801      	add	r0, sp, #4
  40a1d4:	f7ff fdb8 	bl	409d48 <__lo0bits>
  40a1d8:	9b01      	ldr	r3, [sp, #4]
  40a1da:	f8c8 3014 	str.w	r3, [r8, #20]
  40a1de:	2101      	movs	r1, #1
  40a1e0:	3020      	adds	r0, #32
  40a1e2:	f8c8 1010 	str.w	r1, [r8, #16]
  40a1e6:	2f00      	cmp	r7, #0
  40a1e8:	d0e3      	beq.n	40a1b2 <__d2b+0x4e>
  40a1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a1ec:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40a1f0:	4407      	add	r7, r0
  40a1f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40a1f6:	6037      	str	r7, [r6, #0]
  40a1f8:	6018      	str	r0, [r3, #0]
  40a1fa:	4640      	mov	r0, r8
  40a1fc:	b002      	add	sp, #8
  40a1fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a202:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40a206:	f1c0 0220 	rsb	r2, r0, #32
  40a20a:	fa03 f202 	lsl.w	r2, r3, r2
  40a20e:	430a      	orrs	r2, r1
  40a210:	40c3      	lsrs	r3, r0
  40a212:	9301      	str	r3, [sp, #4]
  40a214:	f8c8 2014 	str.w	r2, [r8, #20]
  40a218:	e7c2      	b.n	40a1a0 <__d2b+0x3c>
  40a21a:	bf00      	nop

0040a21c <_realloc_r>:
  40a21c:	2900      	cmp	r1, #0
  40a21e:	f000 8095 	beq.w	40a34c <_realloc_r+0x130>
  40a222:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a226:	460d      	mov	r5, r1
  40a228:	4616      	mov	r6, r2
  40a22a:	b083      	sub	sp, #12
  40a22c:	4680      	mov	r8, r0
  40a22e:	f106 070b 	add.w	r7, r6, #11
  40a232:	f7fc fa9d 	bl	406770 <__malloc_lock>
  40a236:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40a23a:	2f16      	cmp	r7, #22
  40a23c:	f02e 0403 	bic.w	r4, lr, #3
  40a240:	f1a5 0908 	sub.w	r9, r5, #8
  40a244:	d83c      	bhi.n	40a2c0 <_realloc_r+0xa4>
  40a246:	2210      	movs	r2, #16
  40a248:	4617      	mov	r7, r2
  40a24a:	42be      	cmp	r6, r7
  40a24c:	d83d      	bhi.n	40a2ca <_realloc_r+0xae>
  40a24e:	4294      	cmp	r4, r2
  40a250:	da43      	bge.n	40a2da <_realloc_r+0xbe>
  40a252:	4bc4      	ldr	r3, [pc, #784]	; (40a564 <_realloc_r+0x348>)
  40a254:	6899      	ldr	r1, [r3, #8]
  40a256:	eb09 0004 	add.w	r0, r9, r4
  40a25a:	4288      	cmp	r0, r1
  40a25c:	f000 80b4 	beq.w	40a3c8 <_realloc_r+0x1ac>
  40a260:	6843      	ldr	r3, [r0, #4]
  40a262:	f023 0101 	bic.w	r1, r3, #1
  40a266:	4401      	add	r1, r0
  40a268:	6849      	ldr	r1, [r1, #4]
  40a26a:	07c9      	lsls	r1, r1, #31
  40a26c:	d54c      	bpl.n	40a308 <_realloc_r+0xec>
  40a26e:	f01e 0f01 	tst.w	lr, #1
  40a272:	f000 809b 	beq.w	40a3ac <_realloc_r+0x190>
  40a276:	4631      	mov	r1, r6
  40a278:	4640      	mov	r0, r8
  40a27a:	f7fb fee1 	bl	406040 <_malloc_r>
  40a27e:	4606      	mov	r6, r0
  40a280:	2800      	cmp	r0, #0
  40a282:	d03a      	beq.n	40a2fa <_realloc_r+0xde>
  40a284:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40a288:	f023 0301 	bic.w	r3, r3, #1
  40a28c:	444b      	add	r3, r9
  40a28e:	f1a0 0208 	sub.w	r2, r0, #8
  40a292:	429a      	cmp	r2, r3
  40a294:	f000 8121 	beq.w	40a4da <_realloc_r+0x2be>
  40a298:	1f22      	subs	r2, r4, #4
  40a29a:	2a24      	cmp	r2, #36	; 0x24
  40a29c:	f200 8107 	bhi.w	40a4ae <_realloc_r+0x292>
  40a2a0:	2a13      	cmp	r2, #19
  40a2a2:	f200 80db 	bhi.w	40a45c <_realloc_r+0x240>
  40a2a6:	4603      	mov	r3, r0
  40a2a8:	462a      	mov	r2, r5
  40a2aa:	6811      	ldr	r1, [r2, #0]
  40a2ac:	6019      	str	r1, [r3, #0]
  40a2ae:	6851      	ldr	r1, [r2, #4]
  40a2b0:	6059      	str	r1, [r3, #4]
  40a2b2:	6892      	ldr	r2, [r2, #8]
  40a2b4:	609a      	str	r2, [r3, #8]
  40a2b6:	4629      	mov	r1, r5
  40a2b8:	4640      	mov	r0, r8
  40a2ba:	f7ff f8e9 	bl	409490 <_free_r>
  40a2be:	e01c      	b.n	40a2fa <_realloc_r+0xde>
  40a2c0:	f027 0707 	bic.w	r7, r7, #7
  40a2c4:	2f00      	cmp	r7, #0
  40a2c6:	463a      	mov	r2, r7
  40a2c8:	dabf      	bge.n	40a24a <_realloc_r+0x2e>
  40a2ca:	2600      	movs	r6, #0
  40a2cc:	230c      	movs	r3, #12
  40a2ce:	4630      	mov	r0, r6
  40a2d0:	f8c8 3000 	str.w	r3, [r8]
  40a2d4:	b003      	add	sp, #12
  40a2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a2da:	462e      	mov	r6, r5
  40a2dc:	1be3      	subs	r3, r4, r7
  40a2de:	2b0f      	cmp	r3, #15
  40a2e0:	d81e      	bhi.n	40a320 <_realloc_r+0x104>
  40a2e2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40a2e6:	f003 0301 	and.w	r3, r3, #1
  40a2ea:	4323      	orrs	r3, r4
  40a2ec:	444c      	add	r4, r9
  40a2ee:	f8c9 3004 	str.w	r3, [r9, #4]
  40a2f2:	6863      	ldr	r3, [r4, #4]
  40a2f4:	f043 0301 	orr.w	r3, r3, #1
  40a2f8:	6063      	str	r3, [r4, #4]
  40a2fa:	4640      	mov	r0, r8
  40a2fc:	f7fc fa3e 	bl	40677c <__malloc_unlock>
  40a300:	4630      	mov	r0, r6
  40a302:	b003      	add	sp, #12
  40a304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a308:	f023 0303 	bic.w	r3, r3, #3
  40a30c:	18e1      	adds	r1, r4, r3
  40a30e:	4291      	cmp	r1, r2
  40a310:	db1f      	blt.n	40a352 <_realloc_r+0x136>
  40a312:	68c3      	ldr	r3, [r0, #12]
  40a314:	6882      	ldr	r2, [r0, #8]
  40a316:	462e      	mov	r6, r5
  40a318:	60d3      	str	r3, [r2, #12]
  40a31a:	460c      	mov	r4, r1
  40a31c:	609a      	str	r2, [r3, #8]
  40a31e:	e7dd      	b.n	40a2dc <_realloc_r+0xc0>
  40a320:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40a324:	eb09 0107 	add.w	r1, r9, r7
  40a328:	f002 0201 	and.w	r2, r2, #1
  40a32c:	444c      	add	r4, r9
  40a32e:	f043 0301 	orr.w	r3, r3, #1
  40a332:	4317      	orrs	r7, r2
  40a334:	f8c9 7004 	str.w	r7, [r9, #4]
  40a338:	604b      	str	r3, [r1, #4]
  40a33a:	6863      	ldr	r3, [r4, #4]
  40a33c:	f043 0301 	orr.w	r3, r3, #1
  40a340:	3108      	adds	r1, #8
  40a342:	6063      	str	r3, [r4, #4]
  40a344:	4640      	mov	r0, r8
  40a346:	f7ff f8a3 	bl	409490 <_free_r>
  40a34a:	e7d6      	b.n	40a2fa <_realloc_r+0xde>
  40a34c:	4611      	mov	r1, r2
  40a34e:	f7fb be77 	b.w	406040 <_malloc_r>
  40a352:	f01e 0f01 	tst.w	lr, #1
  40a356:	d18e      	bne.n	40a276 <_realloc_r+0x5a>
  40a358:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40a35c:	eba9 0a01 	sub.w	sl, r9, r1
  40a360:	f8da 1004 	ldr.w	r1, [sl, #4]
  40a364:	f021 0103 	bic.w	r1, r1, #3
  40a368:	440b      	add	r3, r1
  40a36a:	4423      	add	r3, r4
  40a36c:	4293      	cmp	r3, r2
  40a36e:	db25      	blt.n	40a3bc <_realloc_r+0x1a0>
  40a370:	68c2      	ldr	r2, [r0, #12]
  40a372:	6881      	ldr	r1, [r0, #8]
  40a374:	4656      	mov	r6, sl
  40a376:	60ca      	str	r2, [r1, #12]
  40a378:	6091      	str	r1, [r2, #8]
  40a37a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40a37e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40a382:	1f22      	subs	r2, r4, #4
  40a384:	2a24      	cmp	r2, #36	; 0x24
  40a386:	60c1      	str	r1, [r0, #12]
  40a388:	6088      	str	r0, [r1, #8]
  40a38a:	f200 8094 	bhi.w	40a4b6 <_realloc_r+0x29a>
  40a38e:	2a13      	cmp	r2, #19
  40a390:	d96f      	bls.n	40a472 <_realloc_r+0x256>
  40a392:	6829      	ldr	r1, [r5, #0]
  40a394:	f8ca 1008 	str.w	r1, [sl, #8]
  40a398:	6869      	ldr	r1, [r5, #4]
  40a39a:	f8ca 100c 	str.w	r1, [sl, #12]
  40a39e:	2a1b      	cmp	r2, #27
  40a3a0:	f200 80a2 	bhi.w	40a4e8 <_realloc_r+0x2cc>
  40a3a4:	3508      	adds	r5, #8
  40a3a6:	f10a 0210 	add.w	r2, sl, #16
  40a3aa:	e063      	b.n	40a474 <_realloc_r+0x258>
  40a3ac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40a3b0:	eba9 0a03 	sub.w	sl, r9, r3
  40a3b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  40a3b8:	f021 0103 	bic.w	r1, r1, #3
  40a3bc:	1863      	adds	r3, r4, r1
  40a3be:	4293      	cmp	r3, r2
  40a3c0:	f6ff af59 	blt.w	40a276 <_realloc_r+0x5a>
  40a3c4:	4656      	mov	r6, sl
  40a3c6:	e7d8      	b.n	40a37a <_realloc_r+0x15e>
  40a3c8:	6841      	ldr	r1, [r0, #4]
  40a3ca:	f021 0b03 	bic.w	fp, r1, #3
  40a3ce:	44a3      	add	fp, r4
  40a3d0:	f107 0010 	add.w	r0, r7, #16
  40a3d4:	4583      	cmp	fp, r0
  40a3d6:	da56      	bge.n	40a486 <_realloc_r+0x26a>
  40a3d8:	f01e 0f01 	tst.w	lr, #1
  40a3dc:	f47f af4b 	bne.w	40a276 <_realloc_r+0x5a>
  40a3e0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40a3e4:	eba9 0a01 	sub.w	sl, r9, r1
  40a3e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  40a3ec:	f021 0103 	bic.w	r1, r1, #3
  40a3f0:	448b      	add	fp, r1
  40a3f2:	4558      	cmp	r0, fp
  40a3f4:	dce2      	bgt.n	40a3bc <_realloc_r+0x1a0>
  40a3f6:	4656      	mov	r6, sl
  40a3f8:	f8da 100c 	ldr.w	r1, [sl, #12]
  40a3fc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40a400:	1f22      	subs	r2, r4, #4
  40a402:	2a24      	cmp	r2, #36	; 0x24
  40a404:	60c1      	str	r1, [r0, #12]
  40a406:	6088      	str	r0, [r1, #8]
  40a408:	f200 808f 	bhi.w	40a52a <_realloc_r+0x30e>
  40a40c:	2a13      	cmp	r2, #19
  40a40e:	f240 808a 	bls.w	40a526 <_realloc_r+0x30a>
  40a412:	6829      	ldr	r1, [r5, #0]
  40a414:	f8ca 1008 	str.w	r1, [sl, #8]
  40a418:	6869      	ldr	r1, [r5, #4]
  40a41a:	f8ca 100c 	str.w	r1, [sl, #12]
  40a41e:	2a1b      	cmp	r2, #27
  40a420:	f200 808a 	bhi.w	40a538 <_realloc_r+0x31c>
  40a424:	3508      	adds	r5, #8
  40a426:	f10a 0210 	add.w	r2, sl, #16
  40a42a:	6829      	ldr	r1, [r5, #0]
  40a42c:	6011      	str	r1, [r2, #0]
  40a42e:	6869      	ldr	r1, [r5, #4]
  40a430:	6051      	str	r1, [r2, #4]
  40a432:	68a9      	ldr	r1, [r5, #8]
  40a434:	6091      	str	r1, [r2, #8]
  40a436:	eb0a 0107 	add.w	r1, sl, r7
  40a43a:	ebab 0207 	sub.w	r2, fp, r7
  40a43e:	f042 0201 	orr.w	r2, r2, #1
  40a442:	6099      	str	r1, [r3, #8]
  40a444:	604a      	str	r2, [r1, #4]
  40a446:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a44a:	f003 0301 	and.w	r3, r3, #1
  40a44e:	431f      	orrs	r7, r3
  40a450:	4640      	mov	r0, r8
  40a452:	f8ca 7004 	str.w	r7, [sl, #4]
  40a456:	f7fc f991 	bl	40677c <__malloc_unlock>
  40a45a:	e751      	b.n	40a300 <_realloc_r+0xe4>
  40a45c:	682b      	ldr	r3, [r5, #0]
  40a45e:	6003      	str	r3, [r0, #0]
  40a460:	686b      	ldr	r3, [r5, #4]
  40a462:	6043      	str	r3, [r0, #4]
  40a464:	2a1b      	cmp	r2, #27
  40a466:	d82d      	bhi.n	40a4c4 <_realloc_r+0x2a8>
  40a468:	f100 0308 	add.w	r3, r0, #8
  40a46c:	f105 0208 	add.w	r2, r5, #8
  40a470:	e71b      	b.n	40a2aa <_realloc_r+0x8e>
  40a472:	4632      	mov	r2, r6
  40a474:	6829      	ldr	r1, [r5, #0]
  40a476:	6011      	str	r1, [r2, #0]
  40a478:	6869      	ldr	r1, [r5, #4]
  40a47a:	6051      	str	r1, [r2, #4]
  40a47c:	68a9      	ldr	r1, [r5, #8]
  40a47e:	6091      	str	r1, [r2, #8]
  40a480:	461c      	mov	r4, r3
  40a482:	46d1      	mov	r9, sl
  40a484:	e72a      	b.n	40a2dc <_realloc_r+0xc0>
  40a486:	eb09 0107 	add.w	r1, r9, r7
  40a48a:	ebab 0b07 	sub.w	fp, fp, r7
  40a48e:	f04b 0201 	orr.w	r2, fp, #1
  40a492:	6099      	str	r1, [r3, #8]
  40a494:	604a      	str	r2, [r1, #4]
  40a496:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40a49a:	f003 0301 	and.w	r3, r3, #1
  40a49e:	431f      	orrs	r7, r3
  40a4a0:	4640      	mov	r0, r8
  40a4a2:	f845 7c04 	str.w	r7, [r5, #-4]
  40a4a6:	f7fc f969 	bl	40677c <__malloc_unlock>
  40a4aa:	462e      	mov	r6, r5
  40a4ac:	e728      	b.n	40a300 <_realloc_r+0xe4>
  40a4ae:	4629      	mov	r1, r5
  40a4b0:	f7ff fb56 	bl	409b60 <memmove>
  40a4b4:	e6ff      	b.n	40a2b6 <_realloc_r+0x9a>
  40a4b6:	4629      	mov	r1, r5
  40a4b8:	4630      	mov	r0, r6
  40a4ba:	461c      	mov	r4, r3
  40a4bc:	46d1      	mov	r9, sl
  40a4be:	f7ff fb4f 	bl	409b60 <memmove>
  40a4c2:	e70b      	b.n	40a2dc <_realloc_r+0xc0>
  40a4c4:	68ab      	ldr	r3, [r5, #8]
  40a4c6:	6083      	str	r3, [r0, #8]
  40a4c8:	68eb      	ldr	r3, [r5, #12]
  40a4ca:	60c3      	str	r3, [r0, #12]
  40a4cc:	2a24      	cmp	r2, #36	; 0x24
  40a4ce:	d017      	beq.n	40a500 <_realloc_r+0x2e4>
  40a4d0:	f100 0310 	add.w	r3, r0, #16
  40a4d4:	f105 0210 	add.w	r2, r5, #16
  40a4d8:	e6e7      	b.n	40a2aa <_realloc_r+0x8e>
  40a4da:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40a4de:	f023 0303 	bic.w	r3, r3, #3
  40a4e2:	441c      	add	r4, r3
  40a4e4:	462e      	mov	r6, r5
  40a4e6:	e6f9      	b.n	40a2dc <_realloc_r+0xc0>
  40a4e8:	68a9      	ldr	r1, [r5, #8]
  40a4ea:	f8ca 1010 	str.w	r1, [sl, #16]
  40a4ee:	68e9      	ldr	r1, [r5, #12]
  40a4f0:	f8ca 1014 	str.w	r1, [sl, #20]
  40a4f4:	2a24      	cmp	r2, #36	; 0x24
  40a4f6:	d00c      	beq.n	40a512 <_realloc_r+0x2f6>
  40a4f8:	3510      	adds	r5, #16
  40a4fa:	f10a 0218 	add.w	r2, sl, #24
  40a4fe:	e7b9      	b.n	40a474 <_realloc_r+0x258>
  40a500:	692b      	ldr	r3, [r5, #16]
  40a502:	6103      	str	r3, [r0, #16]
  40a504:	696b      	ldr	r3, [r5, #20]
  40a506:	6143      	str	r3, [r0, #20]
  40a508:	f105 0218 	add.w	r2, r5, #24
  40a50c:	f100 0318 	add.w	r3, r0, #24
  40a510:	e6cb      	b.n	40a2aa <_realloc_r+0x8e>
  40a512:	692a      	ldr	r2, [r5, #16]
  40a514:	f8ca 2018 	str.w	r2, [sl, #24]
  40a518:	696a      	ldr	r2, [r5, #20]
  40a51a:	f8ca 201c 	str.w	r2, [sl, #28]
  40a51e:	3518      	adds	r5, #24
  40a520:	f10a 0220 	add.w	r2, sl, #32
  40a524:	e7a6      	b.n	40a474 <_realloc_r+0x258>
  40a526:	4632      	mov	r2, r6
  40a528:	e77f      	b.n	40a42a <_realloc_r+0x20e>
  40a52a:	4629      	mov	r1, r5
  40a52c:	4630      	mov	r0, r6
  40a52e:	9301      	str	r3, [sp, #4]
  40a530:	f7ff fb16 	bl	409b60 <memmove>
  40a534:	9b01      	ldr	r3, [sp, #4]
  40a536:	e77e      	b.n	40a436 <_realloc_r+0x21a>
  40a538:	68a9      	ldr	r1, [r5, #8]
  40a53a:	f8ca 1010 	str.w	r1, [sl, #16]
  40a53e:	68e9      	ldr	r1, [r5, #12]
  40a540:	f8ca 1014 	str.w	r1, [sl, #20]
  40a544:	2a24      	cmp	r2, #36	; 0x24
  40a546:	d003      	beq.n	40a550 <_realloc_r+0x334>
  40a548:	3510      	adds	r5, #16
  40a54a:	f10a 0218 	add.w	r2, sl, #24
  40a54e:	e76c      	b.n	40a42a <_realloc_r+0x20e>
  40a550:	692a      	ldr	r2, [r5, #16]
  40a552:	f8ca 2018 	str.w	r2, [sl, #24]
  40a556:	696a      	ldr	r2, [r5, #20]
  40a558:	f8ca 201c 	str.w	r2, [sl, #28]
  40a55c:	3518      	adds	r5, #24
  40a55e:	f10a 0220 	add.w	r2, sl, #32
  40a562:	e762      	b.n	40a42a <_realloc_r+0x20e>
  40a564:	20400440 	.word	0x20400440

0040a568 <__sread>:
  40a568:	b510      	push	{r4, lr}
  40a56a:	460c      	mov	r4, r1
  40a56c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a570:	f000 fa88 	bl	40aa84 <_read_r>
  40a574:	2800      	cmp	r0, #0
  40a576:	db03      	blt.n	40a580 <__sread+0x18>
  40a578:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40a57a:	4403      	add	r3, r0
  40a57c:	6523      	str	r3, [r4, #80]	; 0x50
  40a57e:	bd10      	pop	{r4, pc}
  40a580:	89a3      	ldrh	r3, [r4, #12]
  40a582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40a586:	81a3      	strh	r3, [r4, #12]
  40a588:	bd10      	pop	{r4, pc}
  40a58a:	bf00      	nop

0040a58c <__swrite>:
  40a58c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a590:	4616      	mov	r6, r2
  40a592:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40a596:	461f      	mov	r7, r3
  40a598:	05d3      	lsls	r3, r2, #23
  40a59a:	460c      	mov	r4, r1
  40a59c:	4605      	mov	r5, r0
  40a59e:	d507      	bpl.n	40a5b0 <__swrite+0x24>
  40a5a0:	2200      	movs	r2, #0
  40a5a2:	2302      	movs	r3, #2
  40a5a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a5a8:	f000 fa40 	bl	40aa2c <_lseek_r>
  40a5ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a5b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a5b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40a5b8:	81a2      	strh	r2, [r4, #12]
  40a5ba:	463b      	mov	r3, r7
  40a5bc:	4632      	mov	r2, r6
  40a5be:	4628      	mov	r0, r5
  40a5c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a5c4:	f000 b85e 	b.w	40a684 <_write_r>

0040a5c8 <__sseek>:
  40a5c8:	b510      	push	{r4, lr}
  40a5ca:	460c      	mov	r4, r1
  40a5cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a5d0:	f000 fa2c 	bl	40aa2c <_lseek_r>
  40a5d4:	89a3      	ldrh	r3, [r4, #12]
  40a5d6:	1c42      	adds	r2, r0, #1
  40a5d8:	bf0e      	itee	eq
  40a5da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40a5de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40a5e2:	6520      	strne	r0, [r4, #80]	; 0x50
  40a5e4:	81a3      	strh	r3, [r4, #12]
  40a5e6:	bd10      	pop	{r4, pc}

0040a5e8 <__sclose>:
  40a5e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a5ec:	f000 b8f2 	b.w	40a7d4 <_close_r>

0040a5f0 <__sprint_r.part.0>:
  40a5f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a5f4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40a5f6:	049c      	lsls	r4, r3, #18
  40a5f8:	4693      	mov	fp, r2
  40a5fa:	d52f      	bpl.n	40a65c <__sprint_r.part.0+0x6c>
  40a5fc:	6893      	ldr	r3, [r2, #8]
  40a5fe:	6812      	ldr	r2, [r2, #0]
  40a600:	b353      	cbz	r3, 40a658 <__sprint_r.part.0+0x68>
  40a602:	460e      	mov	r6, r1
  40a604:	4607      	mov	r7, r0
  40a606:	f102 0908 	add.w	r9, r2, #8
  40a60a:	e919 0420 	ldmdb	r9, {r5, sl}
  40a60e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40a612:	d017      	beq.n	40a644 <__sprint_r.part.0+0x54>
  40a614:	3d04      	subs	r5, #4
  40a616:	2400      	movs	r4, #0
  40a618:	e001      	b.n	40a61e <__sprint_r.part.0+0x2e>
  40a61a:	45a0      	cmp	r8, r4
  40a61c:	d010      	beq.n	40a640 <__sprint_r.part.0+0x50>
  40a61e:	4632      	mov	r2, r6
  40a620:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40a624:	4638      	mov	r0, r7
  40a626:	f000 f999 	bl	40a95c <_fputwc_r>
  40a62a:	1c43      	adds	r3, r0, #1
  40a62c:	f104 0401 	add.w	r4, r4, #1
  40a630:	d1f3      	bne.n	40a61a <__sprint_r.part.0+0x2a>
  40a632:	2300      	movs	r3, #0
  40a634:	f8cb 3008 	str.w	r3, [fp, #8]
  40a638:	f8cb 3004 	str.w	r3, [fp, #4]
  40a63c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a640:	f8db 3008 	ldr.w	r3, [fp, #8]
  40a644:	f02a 0a03 	bic.w	sl, sl, #3
  40a648:	eba3 030a 	sub.w	r3, r3, sl
  40a64c:	f8cb 3008 	str.w	r3, [fp, #8]
  40a650:	f109 0908 	add.w	r9, r9, #8
  40a654:	2b00      	cmp	r3, #0
  40a656:	d1d8      	bne.n	40a60a <__sprint_r.part.0+0x1a>
  40a658:	2000      	movs	r0, #0
  40a65a:	e7ea      	b.n	40a632 <__sprint_r.part.0+0x42>
  40a65c:	f7fe fffe 	bl	40965c <__sfvwrite_r>
  40a660:	2300      	movs	r3, #0
  40a662:	f8cb 3008 	str.w	r3, [fp, #8]
  40a666:	f8cb 3004 	str.w	r3, [fp, #4]
  40a66a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a66e:	bf00      	nop

0040a670 <__sprint_r>:
  40a670:	6893      	ldr	r3, [r2, #8]
  40a672:	b10b      	cbz	r3, 40a678 <__sprint_r+0x8>
  40a674:	f7ff bfbc 	b.w	40a5f0 <__sprint_r.part.0>
  40a678:	b410      	push	{r4}
  40a67a:	4618      	mov	r0, r3
  40a67c:	6053      	str	r3, [r2, #4]
  40a67e:	bc10      	pop	{r4}
  40a680:	4770      	bx	lr
  40a682:	bf00      	nop

0040a684 <_write_r>:
  40a684:	b570      	push	{r4, r5, r6, lr}
  40a686:	460d      	mov	r5, r1
  40a688:	4c08      	ldr	r4, [pc, #32]	; (40a6ac <_write_r+0x28>)
  40a68a:	4611      	mov	r1, r2
  40a68c:	4606      	mov	r6, r0
  40a68e:	461a      	mov	r2, r3
  40a690:	4628      	mov	r0, r5
  40a692:	2300      	movs	r3, #0
  40a694:	6023      	str	r3, [r4, #0]
  40a696:	f7f6 fb71 	bl	400d7c <_write>
  40a69a:	1c43      	adds	r3, r0, #1
  40a69c:	d000      	beq.n	40a6a0 <_write_r+0x1c>
  40a69e:	bd70      	pop	{r4, r5, r6, pc}
  40a6a0:	6823      	ldr	r3, [r4, #0]
  40a6a2:	2b00      	cmp	r3, #0
  40a6a4:	d0fb      	beq.n	40a69e <_write_r+0x1a>
  40a6a6:	6033      	str	r3, [r6, #0]
  40a6a8:	bd70      	pop	{r4, r5, r6, pc}
  40a6aa:	bf00      	nop
  40a6ac:	20400c40 	.word	0x20400c40

0040a6b0 <__register_exitproc>:
  40a6b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a6b4:	4d2c      	ldr	r5, [pc, #176]	; (40a768 <__register_exitproc+0xb8>)
  40a6b6:	4606      	mov	r6, r0
  40a6b8:	6828      	ldr	r0, [r5, #0]
  40a6ba:	4698      	mov	r8, r3
  40a6bc:	460f      	mov	r7, r1
  40a6be:	4691      	mov	r9, r2
  40a6c0:	f7ff f980 	bl	4099c4 <__retarget_lock_acquire_recursive>
  40a6c4:	4b29      	ldr	r3, [pc, #164]	; (40a76c <__register_exitproc+0xbc>)
  40a6c6:	681c      	ldr	r4, [r3, #0]
  40a6c8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40a6cc:	2b00      	cmp	r3, #0
  40a6ce:	d03e      	beq.n	40a74e <__register_exitproc+0x9e>
  40a6d0:	685a      	ldr	r2, [r3, #4]
  40a6d2:	2a1f      	cmp	r2, #31
  40a6d4:	dc1c      	bgt.n	40a710 <__register_exitproc+0x60>
  40a6d6:	f102 0e01 	add.w	lr, r2, #1
  40a6da:	b176      	cbz	r6, 40a6fa <__register_exitproc+0x4a>
  40a6dc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40a6e0:	2401      	movs	r4, #1
  40a6e2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40a6e6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40a6ea:	4094      	lsls	r4, r2
  40a6ec:	4320      	orrs	r0, r4
  40a6ee:	2e02      	cmp	r6, #2
  40a6f0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40a6f4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40a6f8:	d023      	beq.n	40a742 <__register_exitproc+0x92>
  40a6fa:	3202      	adds	r2, #2
  40a6fc:	f8c3 e004 	str.w	lr, [r3, #4]
  40a700:	6828      	ldr	r0, [r5, #0]
  40a702:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40a706:	f7ff f95f 	bl	4099c8 <__retarget_lock_release_recursive>
  40a70a:	2000      	movs	r0, #0
  40a70c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a710:	4b17      	ldr	r3, [pc, #92]	; (40a770 <__register_exitproc+0xc0>)
  40a712:	b30b      	cbz	r3, 40a758 <__register_exitproc+0xa8>
  40a714:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40a718:	f7fb fc82 	bl	406020 <malloc>
  40a71c:	4603      	mov	r3, r0
  40a71e:	b1d8      	cbz	r0, 40a758 <__register_exitproc+0xa8>
  40a720:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40a724:	6002      	str	r2, [r0, #0]
  40a726:	2100      	movs	r1, #0
  40a728:	6041      	str	r1, [r0, #4]
  40a72a:	460a      	mov	r2, r1
  40a72c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40a730:	f04f 0e01 	mov.w	lr, #1
  40a734:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40a738:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40a73c:	2e00      	cmp	r6, #0
  40a73e:	d0dc      	beq.n	40a6fa <__register_exitproc+0x4a>
  40a740:	e7cc      	b.n	40a6dc <__register_exitproc+0x2c>
  40a742:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40a746:	430c      	orrs	r4, r1
  40a748:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40a74c:	e7d5      	b.n	40a6fa <__register_exitproc+0x4a>
  40a74e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40a752:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40a756:	e7bb      	b.n	40a6d0 <__register_exitproc+0x20>
  40a758:	6828      	ldr	r0, [r5, #0]
  40a75a:	f7ff f935 	bl	4099c8 <__retarget_lock_release_recursive>
  40a75e:	f04f 30ff 	mov.w	r0, #4294967295
  40a762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a766:	bf00      	nop
  40a768:	20400850 	.word	0x20400850
  40a76c:	0040b598 	.word	0x0040b598
  40a770:	00406021 	.word	0x00406021

0040a774 <_calloc_r>:
  40a774:	b510      	push	{r4, lr}
  40a776:	fb02 f101 	mul.w	r1, r2, r1
  40a77a:	f7fb fc61 	bl	406040 <_malloc_r>
  40a77e:	4604      	mov	r4, r0
  40a780:	b1d8      	cbz	r0, 40a7ba <_calloc_r+0x46>
  40a782:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a786:	f022 0203 	bic.w	r2, r2, #3
  40a78a:	3a04      	subs	r2, #4
  40a78c:	2a24      	cmp	r2, #36	; 0x24
  40a78e:	d818      	bhi.n	40a7c2 <_calloc_r+0x4e>
  40a790:	2a13      	cmp	r2, #19
  40a792:	d914      	bls.n	40a7be <_calloc_r+0x4a>
  40a794:	2300      	movs	r3, #0
  40a796:	2a1b      	cmp	r2, #27
  40a798:	6003      	str	r3, [r0, #0]
  40a79a:	6043      	str	r3, [r0, #4]
  40a79c:	d916      	bls.n	40a7cc <_calloc_r+0x58>
  40a79e:	2a24      	cmp	r2, #36	; 0x24
  40a7a0:	6083      	str	r3, [r0, #8]
  40a7a2:	60c3      	str	r3, [r0, #12]
  40a7a4:	bf11      	iteee	ne
  40a7a6:	f100 0210 	addne.w	r2, r0, #16
  40a7aa:	6103      	streq	r3, [r0, #16]
  40a7ac:	6143      	streq	r3, [r0, #20]
  40a7ae:	f100 0218 	addeq.w	r2, r0, #24
  40a7b2:	2300      	movs	r3, #0
  40a7b4:	6013      	str	r3, [r2, #0]
  40a7b6:	6053      	str	r3, [r2, #4]
  40a7b8:	6093      	str	r3, [r2, #8]
  40a7ba:	4620      	mov	r0, r4
  40a7bc:	bd10      	pop	{r4, pc}
  40a7be:	4602      	mov	r2, r0
  40a7c0:	e7f7      	b.n	40a7b2 <_calloc_r+0x3e>
  40a7c2:	2100      	movs	r1, #0
  40a7c4:	f7fb ff86 	bl	4066d4 <memset>
  40a7c8:	4620      	mov	r0, r4
  40a7ca:	bd10      	pop	{r4, pc}
  40a7cc:	f100 0208 	add.w	r2, r0, #8
  40a7d0:	e7ef      	b.n	40a7b2 <_calloc_r+0x3e>
  40a7d2:	bf00      	nop

0040a7d4 <_close_r>:
  40a7d4:	b538      	push	{r3, r4, r5, lr}
  40a7d6:	4c07      	ldr	r4, [pc, #28]	; (40a7f4 <_close_r+0x20>)
  40a7d8:	2300      	movs	r3, #0
  40a7da:	4605      	mov	r5, r0
  40a7dc:	4608      	mov	r0, r1
  40a7de:	6023      	str	r3, [r4, #0]
  40a7e0:	f7f6 ff22 	bl	401628 <_close>
  40a7e4:	1c43      	adds	r3, r0, #1
  40a7e6:	d000      	beq.n	40a7ea <_close_r+0x16>
  40a7e8:	bd38      	pop	{r3, r4, r5, pc}
  40a7ea:	6823      	ldr	r3, [r4, #0]
  40a7ec:	2b00      	cmp	r3, #0
  40a7ee:	d0fb      	beq.n	40a7e8 <_close_r+0x14>
  40a7f0:	602b      	str	r3, [r5, #0]
  40a7f2:	bd38      	pop	{r3, r4, r5, pc}
  40a7f4:	20400c40 	.word	0x20400c40

0040a7f8 <_fclose_r>:
  40a7f8:	b570      	push	{r4, r5, r6, lr}
  40a7fa:	b159      	cbz	r1, 40a814 <_fclose_r+0x1c>
  40a7fc:	4605      	mov	r5, r0
  40a7fe:	460c      	mov	r4, r1
  40a800:	b110      	cbz	r0, 40a808 <_fclose_r+0x10>
  40a802:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a804:	2b00      	cmp	r3, #0
  40a806:	d03c      	beq.n	40a882 <_fclose_r+0x8a>
  40a808:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a80a:	07d8      	lsls	r0, r3, #31
  40a80c:	d505      	bpl.n	40a81a <_fclose_r+0x22>
  40a80e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a812:	b92b      	cbnz	r3, 40a820 <_fclose_r+0x28>
  40a814:	2600      	movs	r6, #0
  40a816:	4630      	mov	r0, r6
  40a818:	bd70      	pop	{r4, r5, r6, pc}
  40a81a:	89a3      	ldrh	r3, [r4, #12]
  40a81c:	0599      	lsls	r1, r3, #22
  40a81e:	d53c      	bpl.n	40a89a <_fclose_r+0xa2>
  40a820:	4621      	mov	r1, r4
  40a822:	4628      	mov	r0, r5
  40a824:	f7fe fc9a 	bl	40915c <__sflush_r>
  40a828:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a82a:	4606      	mov	r6, r0
  40a82c:	b133      	cbz	r3, 40a83c <_fclose_r+0x44>
  40a82e:	69e1      	ldr	r1, [r4, #28]
  40a830:	4628      	mov	r0, r5
  40a832:	4798      	blx	r3
  40a834:	2800      	cmp	r0, #0
  40a836:	bfb8      	it	lt
  40a838:	f04f 36ff 	movlt.w	r6, #4294967295
  40a83c:	89a3      	ldrh	r3, [r4, #12]
  40a83e:	061a      	lsls	r2, r3, #24
  40a840:	d422      	bmi.n	40a888 <_fclose_r+0x90>
  40a842:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a844:	b141      	cbz	r1, 40a858 <_fclose_r+0x60>
  40a846:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a84a:	4299      	cmp	r1, r3
  40a84c:	d002      	beq.n	40a854 <_fclose_r+0x5c>
  40a84e:	4628      	mov	r0, r5
  40a850:	f7fe fe1e 	bl	409490 <_free_r>
  40a854:	2300      	movs	r3, #0
  40a856:	6323      	str	r3, [r4, #48]	; 0x30
  40a858:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a85a:	b121      	cbz	r1, 40a866 <_fclose_r+0x6e>
  40a85c:	4628      	mov	r0, r5
  40a85e:	f7fe fe17 	bl	409490 <_free_r>
  40a862:	2300      	movs	r3, #0
  40a864:	6463      	str	r3, [r4, #68]	; 0x44
  40a866:	f7fe fd9d 	bl	4093a4 <__sfp_lock_acquire>
  40a86a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a86c:	2200      	movs	r2, #0
  40a86e:	07db      	lsls	r3, r3, #31
  40a870:	81a2      	strh	r2, [r4, #12]
  40a872:	d50e      	bpl.n	40a892 <_fclose_r+0x9a>
  40a874:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a876:	f7ff f8a3 	bl	4099c0 <__retarget_lock_close_recursive>
  40a87a:	f7fe fd99 	bl	4093b0 <__sfp_lock_release>
  40a87e:	4630      	mov	r0, r6
  40a880:	bd70      	pop	{r4, r5, r6, pc}
  40a882:	f7fe fd63 	bl	40934c <__sinit>
  40a886:	e7bf      	b.n	40a808 <_fclose_r+0x10>
  40a888:	6921      	ldr	r1, [r4, #16]
  40a88a:	4628      	mov	r0, r5
  40a88c:	f7fe fe00 	bl	409490 <_free_r>
  40a890:	e7d7      	b.n	40a842 <_fclose_r+0x4a>
  40a892:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a894:	f7ff f898 	bl	4099c8 <__retarget_lock_release_recursive>
  40a898:	e7ec      	b.n	40a874 <_fclose_r+0x7c>
  40a89a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a89c:	f7ff f892 	bl	4099c4 <__retarget_lock_acquire_recursive>
  40a8a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a8a4:	2b00      	cmp	r3, #0
  40a8a6:	d1bb      	bne.n	40a820 <_fclose_r+0x28>
  40a8a8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40a8aa:	f016 0601 	ands.w	r6, r6, #1
  40a8ae:	d1b1      	bne.n	40a814 <_fclose_r+0x1c>
  40a8b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a8b2:	f7ff f889 	bl	4099c8 <__retarget_lock_release_recursive>
  40a8b6:	4630      	mov	r0, r6
  40a8b8:	bd70      	pop	{r4, r5, r6, pc}
  40a8ba:	bf00      	nop

0040a8bc <__fputwc>:
  40a8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a8c0:	b082      	sub	sp, #8
  40a8c2:	4680      	mov	r8, r0
  40a8c4:	4689      	mov	r9, r1
  40a8c6:	4614      	mov	r4, r2
  40a8c8:	f000 f8a2 	bl	40aa10 <__locale_mb_cur_max>
  40a8cc:	2801      	cmp	r0, #1
  40a8ce:	d036      	beq.n	40a93e <__fputwc+0x82>
  40a8d0:	464a      	mov	r2, r9
  40a8d2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40a8d6:	a901      	add	r1, sp, #4
  40a8d8:	4640      	mov	r0, r8
  40a8da:	f000 f941 	bl	40ab60 <_wcrtomb_r>
  40a8de:	1c42      	adds	r2, r0, #1
  40a8e0:	4606      	mov	r6, r0
  40a8e2:	d025      	beq.n	40a930 <__fputwc+0x74>
  40a8e4:	b3a8      	cbz	r0, 40a952 <__fputwc+0x96>
  40a8e6:	f89d e004 	ldrb.w	lr, [sp, #4]
  40a8ea:	2500      	movs	r5, #0
  40a8ec:	f10d 0a04 	add.w	sl, sp, #4
  40a8f0:	e009      	b.n	40a906 <__fputwc+0x4a>
  40a8f2:	6823      	ldr	r3, [r4, #0]
  40a8f4:	1c5a      	adds	r2, r3, #1
  40a8f6:	6022      	str	r2, [r4, #0]
  40a8f8:	f883 e000 	strb.w	lr, [r3]
  40a8fc:	3501      	adds	r5, #1
  40a8fe:	42b5      	cmp	r5, r6
  40a900:	d227      	bcs.n	40a952 <__fputwc+0x96>
  40a902:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40a906:	68a3      	ldr	r3, [r4, #8]
  40a908:	3b01      	subs	r3, #1
  40a90a:	2b00      	cmp	r3, #0
  40a90c:	60a3      	str	r3, [r4, #8]
  40a90e:	daf0      	bge.n	40a8f2 <__fputwc+0x36>
  40a910:	69a7      	ldr	r7, [r4, #24]
  40a912:	42bb      	cmp	r3, r7
  40a914:	4671      	mov	r1, lr
  40a916:	4622      	mov	r2, r4
  40a918:	4640      	mov	r0, r8
  40a91a:	db02      	blt.n	40a922 <__fputwc+0x66>
  40a91c:	f1be 0f0a 	cmp.w	lr, #10
  40a920:	d1e7      	bne.n	40a8f2 <__fputwc+0x36>
  40a922:	f000 f8c5 	bl	40aab0 <__swbuf_r>
  40a926:	1c43      	adds	r3, r0, #1
  40a928:	d1e8      	bne.n	40a8fc <__fputwc+0x40>
  40a92a:	b002      	add	sp, #8
  40a92c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a930:	89a3      	ldrh	r3, [r4, #12]
  40a932:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a936:	81a3      	strh	r3, [r4, #12]
  40a938:	b002      	add	sp, #8
  40a93a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a93e:	f109 33ff 	add.w	r3, r9, #4294967295
  40a942:	2bfe      	cmp	r3, #254	; 0xfe
  40a944:	d8c4      	bhi.n	40a8d0 <__fputwc+0x14>
  40a946:	fa5f fe89 	uxtb.w	lr, r9
  40a94a:	4606      	mov	r6, r0
  40a94c:	f88d e004 	strb.w	lr, [sp, #4]
  40a950:	e7cb      	b.n	40a8ea <__fputwc+0x2e>
  40a952:	4648      	mov	r0, r9
  40a954:	b002      	add	sp, #8
  40a956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a95a:	bf00      	nop

0040a95c <_fputwc_r>:
  40a95c:	b530      	push	{r4, r5, lr}
  40a95e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40a960:	f013 0f01 	tst.w	r3, #1
  40a964:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40a968:	4614      	mov	r4, r2
  40a96a:	b083      	sub	sp, #12
  40a96c:	4605      	mov	r5, r0
  40a96e:	b29a      	uxth	r2, r3
  40a970:	d101      	bne.n	40a976 <_fputwc_r+0x1a>
  40a972:	0590      	lsls	r0, r2, #22
  40a974:	d51c      	bpl.n	40a9b0 <_fputwc_r+0x54>
  40a976:	0490      	lsls	r0, r2, #18
  40a978:	d406      	bmi.n	40a988 <_fputwc_r+0x2c>
  40a97a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40a97c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40a980:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40a984:	81a3      	strh	r3, [r4, #12]
  40a986:	6662      	str	r2, [r4, #100]	; 0x64
  40a988:	4628      	mov	r0, r5
  40a98a:	4622      	mov	r2, r4
  40a98c:	f7ff ff96 	bl	40a8bc <__fputwc>
  40a990:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a992:	07da      	lsls	r2, r3, #31
  40a994:	4605      	mov	r5, r0
  40a996:	d402      	bmi.n	40a99e <_fputwc_r+0x42>
  40a998:	89a3      	ldrh	r3, [r4, #12]
  40a99a:	059b      	lsls	r3, r3, #22
  40a99c:	d502      	bpl.n	40a9a4 <_fputwc_r+0x48>
  40a99e:	4628      	mov	r0, r5
  40a9a0:	b003      	add	sp, #12
  40a9a2:	bd30      	pop	{r4, r5, pc}
  40a9a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a9a6:	f7ff f80f 	bl	4099c8 <__retarget_lock_release_recursive>
  40a9aa:	4628      	mov	r0, r5
  40a9ac:	b003      	add	sp, #12
  40a9ae:	bd30      	pop	{r4, r5, pc}
  40a9b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a9b2:	9101      	str	r1, [sp, #4]
  40a9b4:	f7ff f806 	bl	4099c4 <__retarget_lock_acquire_recursive>
  40a9b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a9bc:	9901      	ldr	r1, [sp, #4]
  40a9be:	b29a      	uxth	r2, r3
  40a9c0:	e7d9      	b.n	40a976 <_fputwc_r+0x1a>
  40a9c2:	bf00      	nop

0040a9c4 <_fstat_r>:
  40a9c4:	b538      	push	{r3, r4, r5, lr}
  40a9c6:	460b      	mov	r3, r1
  40a9c8:	4c07      	ldr	r4, [pc, #28]	; (40a9e8 <_fstat_r+0x24>)
  40a9ca:	4605      	mov	r5, r0
  40a9cc:	4611      	mov	r1, r2
  40a9ce:	4618      	mov	r0, r3
  40a9d0:	2300      	movs	r3, #0
  40a9d2:	6023      	str	r3, [r4, #0]
  40a9d4:	f7f6 fe2b 	bl	40162e <_fstat>
  40a9d8:	1c43      	adds	r3, r0, #1
  40a9da:	d000      	beq.n	40a9de <_fstat_r+0x1a>
  40a9dc:	bd38      	pop	{r3, r4, r5, pc}
  40a9de:	6823      	ldr	r3, [r4, #0]
  40a9e0:	2b00      	cmp	r3, #0
  40a9e2:	d0fb      	beq.n	40a9dc <_fstat_r+0x18>
  40a9e4:	602b      	str	r3, [r5, #0]
  40a9e6:	bd38      	pop	{r3, r4, r5, pc}
  40a9e8:	20400c40 	.word	0x20400c40

0040a9ec <_isatty_r>:
  40a9ec:	b538      	push	{r3, r4, r5, lr}
  40a9ee:	4c07      	ldr	r4, [pc, #28]	; (40aa0c <_isatty_r+0x20>)
  40a9f0:	2300      	movs	r3, #0
  40a9f2:	4605      	mov	r5, r0
  40a9f4:	4608      	mov	r0, r1
  40a9f6:	6023      	str	r3, [r4, #0]
  40a9f8:	f7f6 fe1e 	bl	401638 <_isatty>
  40a9fc:	1c43      	adds	r3, r0, #1
  40a9fe:	d000      	beq.n	40aa02 <_isatty_r+0x16>
  40aa00:	bd38      	pop	{r3, r4, r5, pc}
  40aa02:	6823      	ldr	r3, [r4, #0]
  40aa04:	2b00      	cmp	r3, #0
  40aa06:	d0fb      	beq.n	40aa00 <_isatty_r+0x14>
  40aa08:	602b      	str	r3, [r5, #0]
  40aa0a:	bd38      	pop	{r3, r4, r5, pc}
  40aa0c:	20400c40 	.word	0x20400c40

0040aa10 <__locale_mb_cur_max>:
  40aa10:	4b04      	ldr	r3, [pc, #16]	; (40aa24 <__locale_mb_cur_max+0x14>)
  40aa12:	4a05      	ldr	r2, [pc, #20]	; (40aa28 <__locale_mb_cur_max+0x18>)
  40aa14:	681b      	ldr	r3, [r3, #0]
  40aa16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40aa18:	2b00      	cmp	r3, #0
  40aa1a:	bf08      	it	eq
  40aa1c:	4613      	moveq	r3, r2
  40aa1e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40aa22:	4770      	bx	lr
  40aa24:	20400010 	.word	0x20400010
  40aa28:	20400854 	.word	0x20400854

0040aa2c <_lseek_r>:
  40aa2c:	b570      	push	{r4, r5, r6, lr}
  40aa2e:	460d      	mov	r5, r1
  40aa30:	4c08      	ldr	r4, [pc, #32]	; (40aa54 <_lseek_r+0x28>)
  40aa32:	4611      	mov	r1, r2
  40aa34:	4606      	mov	r6, r0
  40aa36:	461a      	mov	r2, r3
  40aa38:	4628      	mov	r0, r5
  40aa3a:	2300      	movs	r3, #0
  40aa3c:	6023      	str	r3, [r4, #0]
  40aa3e:	f7f6 fdfd 	bl	40163c <_lseek>
  40aa42:	1c43      	adds	r3, r0, #1
  40aa44:	d000      	beq.n	40aa48 <_lseek_r+0x1c>
  40aa46:	bd70      	pop	{r4, r5, r6, pc}
  40aa48:	6823      	ldr	r3, [r4, #0]
  40aa4a:	2b00      	cmp	r3, #0
  40aa4c:	d0fb      	beq.n	40aa46 <_lseek_r+0x1a>
  40aa4e:	6033      	str	r3, [r6, #0]
  40aa50:	bd70      	pop	{r4, r5, r6, pc}
  40aa52:	bf00      	nop
  40aa54:	20400c40 	.word	0x20400c40

0040aa58 <__ascii_mbtowc>:
  40aa58:	b082      	sub	sp, #8
  40aa5a:	b149      	cbz	r1, 40aa70 <__ascii_mbtowc+0x18>
  40aa5c:	b15a      	cbz	r2, 40aa76 <__ascii_mbtowc+0x1e>
  40aa5e:	b16b      	cbz	r3, 40aa7c <__ascii_mbtowc+0x24>
  40aa60:	7813      	ldrb	r3, [r2, #0]
  40aa62:	600b      	str	r3, [r1, #0]
  40aa64:	7812      	ldrb	r2, [r2, #0]
  40aa66:	1c10      	adds	r0, r2, #0
  40aa68:	bf18      	it	ne
  40aa6a:	2001      	movne	r0, #1
  40aa6c:	b002      	add	sp, #8
  40aa6e:	4770      	bx	lr
  40aa70:	a901      	add	r1, sp, #4
  40aa72:	2a00      	cmp	r2, #0
  40aa74:	d1f3      	bne.n	40aa5e <__ascii_mbtowc+0x6>
  40aa76:	4610      	mov	r0, r2
  40aa78:	b002      	add	sp, #8
  40aa7a:	4770      	bx	lr
  40aa7c:	f06f 0001 	mvn.w	r0, #1
  40aa80:	e7f4      	b.n	40aa6c <__ascii_mbtowc+0x14>
  40aa82:	bf00      	nop

0040aa84 <_read_r>:
  40aa84:	b570      	push	{r4, r5, r6, lr}
  40aa86:	460d      	mov	r5, r1
  40aa88:	4c08      	ldr	r4, [pc, #32]	; (40aaac <_read_r+0x28>)
  40aa8a:	4611      	mov	r1, r2
  40aa8c:	4606      	mov	r6, r0
  40aa8e:	461a      	mov	r2, r3
  40aa90:	4628      	mov	r0, r5
  40aa92:	2300      	movs	r3, #0
  40aa94:	6023      	str	r3, [r4, #0]
  40aa96:	f7f6 f953 	bl	400d40 <_read>
  40aa9a:	1c43      	adds	r3, r0, #1
  40aa9c:	d000      	beq.n	40aaa0 <_read_r+0x1c>
  40aa9e:	bd70      	pop	{r4, r5, r6, pc}
  40aaa0:	6823      	ldr	r3, [r4, #0]
  40aaa2:	2b00      	cmp	r3, #0
  40aaa4:	d0fb      	beq.n	40aa9e <_read_r+0x1a>
  40aaa6:	6033      	str	r3, [r6, #0]
  40aaa8:	bd70      	pop	{r4, r5, r6, pc}
  40aaaa:	bf00      	nop
  40aaac:	20400c40 	.word	0x20400c40

0040aab0 <__swbuf_r>:
  40aab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40aab2:	460d      	mov	r5, r1
  40aab4:	4614      	mov	r4, r2
  40aab6:	4606      	mov	r6, r0
  40aab8:	b110      	cbz	r0, 40aac0 <__swbuf_r+0x10>
  40aaba:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40aabc:	2b00      	cmp	r3, #0
  40aabe:	d04b      	beq.n	40ab58 <__swbuf_r+0xa8>
  40aac0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40aac4:	69a3      	ldr	r3, [r4, #24]
  40aac6:	60a3      	str	r3, [r4, #8]
  40aac8:	b291      	uxth	r1, r2
  40aaca:	0708      	lsls	r0, r1, #28
  40aacc:	d539      	bpl.n	40ab42 <__swbuf_r+0x92>
  40aace:	6923      	ldr	r3, [r4, #16]
  40aad0:	2b00      	cmp	r3, #0
  40aad2:	d036      	beq.n	40ab42 <__swbuf_r+0x92>
  40aad4:	b2ed      	uxtb	r5, r5
  40aad6:	0489      	lsls	r1, r1, #18
  40aad8:	462f      	mov	r7, r5
  40aada:	d515      	bpl.n	40ab08 <__swbuf_r+0x58>
  40aadc:	6822      	ldr	r2, [r4, #0]
  40aade:	6961      	ldr	r1, [r4, #20]
  40aae0:	1ad3      	subs	r3, r2, r3
  40aae2:	428b      	cmp	r3, r1
  40aae4:	da1c      	bge.n	40ab20 <__swbuf_r+0x70>
  40aae6:	3301      	adds	r3, #1
  40aae8:	68a1      	ldr	r1, [r4, #8]
  40aaea:	1c50      	adds	r0, r2, #1
  40aaec:	3901      	subs	r1, #1
  40aaee:	60a1      	str	r1, [r4, #8]
  40aaf0:	6020      	str	r0, [r4, #0]
  40aaf2:	7015      	strb	r5, [r2, #0]
  40aaf4:	6962      	ldr	r2, [r4, #20]
  40aaf6:	429a      	cmp	r2, r3
  40aaf8:	d01a      	beq.n	40ab30 <__swbuf_r+0x80>
  40aafa:	89a3      	ldrh	r3, [r4, #12]
  40aafc:	07db      	lsls	r3, r3, #31
  40aafe:	d501      	bpl.n	40ab04 <__swbuf_r+0x54>
  40ab00:	2d0a      	cmp	r5, #10
  40ab02:	d015      	beq.n	40ab30 <__swbuf_r+0x80>
  40ab04:	4638      	mov	r0, r7
  40ab06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40ab08:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40ab0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40ab0e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40ab12:	81a2      	strh	r2, [r4, #12]
  40ab14:	6822      	ldr	r2, [r4, #0]
  40ab16:	6661      	str	r1, [r4, #100]	; 0x64
  40ab18:	6961      	ldr	r1, [r4, #20]
  40ab1a:	1ad3      	subs	r3, r2, r3
  40ab1c:	428b      	cmp	r3, r1
  40ab1e:	dbe2      	blt.n	40aae6 <__swbuf_r+0x36>
  40ab20:	4621      	mov	r1, r4
  40ab22:	4630      	mov	r0, r6
  40ab24:	f7fe fbba 	bl	40929c <_fflush_r>
  40ab28:	b940      	cbnz	r0, 40ab3c <__swbuf_r+0x8c>
  40ab2a:	6822      	ldr	r2, [r4, #0]
  40ab2c:	2301      	movs	r3, #1
  40ab2e:	e7db      	b.n	40aae8 <__swbuf_r+0x38>
  40ab30:	4621      	mov	r1, r4
  40ab32:	4630      	mov	r0, r6
  40ab34:	f7fe fbb2 	bl	40929c <_fflush_r>
  40ab38:	2800      	cmp	r0, #0
  40ab3a:	d0e3      	beq.n	40ab04 <__swbuf_r+0x54>
  40ab3c:	f04f 37ff 	mov.w	r7, #4294967295
  40ab40:	e7e0      	b.n	40ab04 <__swbuf_r+0x54>
  40ab42:	4621      	mov	r1, r4
  40ab44:	4630      	mov	r0, r6
  40ab46:	f7fd fad7 	bl	4080f8 <__swsetup_r>
  40ab4a:	2800      	cmp	r0, #0
  40ab4c:	d1f6      	bne.n	40ab3c <__swbuf_r+0x8c>
  40ab4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40ab52:	6923      	ldr	r3, [r4, #16]
  40ab54:	b291      	uxth	r1, r2
  40ab56:	e7bd      	b.n	40aad4 <__swbuf_r+0x24>
  40ab58:	f7fe fbf8 	bl	40934c <__sinit>
  40ab5c:	e7b0      	b.n	40aac0 <__swbuf_r+0x10>
  40ab5e:	bf00      	nop

0040ab60 <_wcrtomb_r>:
  40ab60:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ab62:	4606      	mov	r6, r0
  40ab64:	b085      	sub	sp, #20
  40ab66:	461f      	mov	r7, r3
  40ab68:	b189      	cbz	r1, 40ab8e <_wcrtomb_r+0x2e>
  40ab6a:	4c10      	ldr	r4, [pc, #64]	; (40abac <_wcrtomb_r+0x4c>)
  40ab6c:	4d10      	ldr	r5, [pc, #64]	; (40abb0 <_wcrtomb_r+0x50>)
  40ab6e:	6824      	ldr	r4, [r4, #0]
  40ab70:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40ab72:	2c00      	cmp	r4, #0
  40ab74:	bf08      	it	eq
  40ab76:	462c      	moveq	r4, r5
  40ab78:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40ab7c:	47a0      	blx	r4
  40ab7e:	1c43      	adds	r3, r0, #1
  40ab80:	d103      	bne.n	40ab8a <_wcrtomb_r+0x2a>
  40ab82:	2200      	movs	r2, #0
  40ab84:	238a      	movs	r3, #138	; 0x8a
  40ab86:	603a      	str	r2, [r7, #0]
  40ab88:	6033      	str	r3, [r6, #0]
  40ab8a:	b005      	add	sp, #20
  40ab8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ab8e:	460c      	mov	r4, r1
  40ab90:	4906      	ldr	r1, [pc, #24]	; (40abac <_wcrtomb_r+0x4c>)
  40ab92:	4a07      	ldr	r2, [pc, #28]	; (40abb0 <_wcrtomb_r+0x50>)
  40ab94:	6809      	ldr	r1, [r1, #0]
  40ab96:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40ab98:	2900      	cmp	r1, #0
  40ab9a:	bf08      	it	eq
  40ab9c:	4611      	moveq	r1, r2
  40ab9e:	4622      	mov	r2, r4
  40aba0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40aba4:	a901      	add	r1, sp, #4
  40aba6:	47a0      	blx	r4
  40aba8:	e7e9      	b.n	40ab7e <_wcrtomb_r+0x1e>
  40abaa:	bf00      	nop
  40abac:	20400010 	.word	0x20400010
  40abb0:	20400854 	.word	0x20400854

0040abb4 <__ascii_wctomb>:
  40abb4:	b121      	cbz	r1, 40abc0 <__ascii_wctomb+0xc>
  40abb6:	2aff      	cmp	r2, #255	; 0xff
  40abb8:	d804      	bhi.n	40abc4 <__ascii_wctomb+0x10>
  40abba:	700a      	strb	r2, [r1, #0]
  40abbc:	2001      	movs	r0, #1
  40abbe:	4770      	bx	lr
  40abc0:	4608      	mov	r0, r1
  40abc2:	4770      	bx	lr
  40abc4:	238a      	movs	r3, #138	; 0x8a
  40abc6:	6003      	str	r3, [r0, #0]
  40abc8:	f04f 30ff 	mov.w	r0, #4294967295
  40abcc:	4770      	bx	lr
  40abce:	bf00      	nop

0040abd0 <__gedf2>:
  40abd0:	f04f 3cff 	mov.w	ip, #4294967295
  40abd4:	e006      	b.n	40abe4 <__cmpdf2+0x4>
  40abd6:	bf00      	nop

0040abd8 <__ledf2>:
  40abd8:	f04f 0c01 	mov.w	ip, #1
  40abdc:	e002      	b.n	40abe4 <__cmpdf2+0x4>
  40abde:	bf00      	nop

0040abe0 <__cmpdf2>:
  40abe0:	f04f 0c01 	mov.w	ip, #1
  40abe4:	f84d cd04 	str.w	ip, [sp, #-4]!
  40abe8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40abec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40abf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40abf4:	bf18      	it	ne
  40abf6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40abfa:	d01b      	beq.n	40ac34 <__cmpdf2+0x54>
  40abfc:	b001      	add	sp, #4
  40abfe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40ac02:	bf0c      	ite	eq
  40ac04:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40ac08:	ea91 0f03 	teqne	r1, r3
  40ac0c:	bf02      	ittt	eq
  40ac0e:	ea90 0f02 	teqeq	r0, r2
  40ac12:	2000      	moveq	r0, #0
  40ac14:	4770      	bxeq	lr
  40ac16:	f110 0f00 	cmn.w	r0, #0
  40ac1a:	ea91 0f03 	teq	r1, r3
  40ac1e:	bf58      	it	pl
  40ac20:	4299      	cmppl	r1, r3
  40ac22:	bf08      	it	eq
  40ac24:	4290      	cmpeq	r0, r2
  40ac26:	bf2c      	ite	cs
  40ac28:	17d8      	asrcs	r0, r3, #31
  40ac2a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40ac2e:	f040 0001 	orr.w	r0, r0, #1
  40ac32:	4770      	bx	lr
  40ac34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ac38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ac3c:	d102      	bne.n	40ac44 <__cmpdf2+0x64>
  40ac3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40ac42:	d107      	bne.n	40ac54 <__cmpdf2+0x74>
  40ac44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ac48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ac4c:	d1d6      	bne.n	40abfc <__cmpdf2+0x1c>
  40ac4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40ac52:	d0d3      	beq.n	40abfc <__cmpdf2+0x1c>
  40ac54:	f85d 0b04 	ldr.w	r0, [sp], #4
  40ac58:	4770      	bx	lr
  40ac5a:	bf00      	nop

0040ac5c <__aeabi_cdrcmple>:
  40ac5c:	4684      	mov	ip, r0
  40ac5e:	4610      	mov	r0, r2
  40ac60:	4662      	mov	r2, ip
  40ac62:	468c      	mov	ip, r1
  40ac64:	4619      	mov	r1, r3
  40ac66:	4663      	mov	r3, ip
  40ac68:	e000      	b.n	40ac6c <__aeabi_cdcmpeq>
  40ac6a:	bf00      	nop

0040ac6c <__aeabi_cdcmpeq>:
  40ac6c:	b501      	push	{r0, lr}
  40ac6e:	f7ff ffb7 	bl	40abe0 <__cmpdf2>
  40ac72:	2800      	cmp	r0, #0
  40ac74:	bf48      	it	mi
  40ac76:	f110 0f00 	cmnmi.w	r0, #0
  40ac7a:	bd01      	pop	{r0, pc}

0040ac7c <__aeabi_dcmpeq>:
  40ac7c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ac80:	f7ff fff4 	bl	40ac6c <__aeabi_cdcmpeq>
  40ac84:	bf0c      	ite	eq
  40ac86:	2001      	moveq	r0, #1
  40ac88:	2000      	movne	r0, #0
  40ac8a:	f85d fb08 	ldr.w	pc, [sp], #8
  40ac8e:	bf00      	nop

0040ac90 <__aeabi_dcmplt>:
  40ac90:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ac94:	f7ff ffea 	bl	40ac6c <__aeabi_cdcmpeq>
  40ac98:	bf34      	ite	cc
  40ac9a:	2001      	movcc	r0, #1
  40ac9c:	2000      	movcs	r0, #0
  40ac9e:	f85d fb08 	ldr.w	pc, [sp], #8
  40aca2:	bf00      	nop

0040aca4 <__aeabi_dcmple>:
  40aca4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40aca8:	f7ff ffe0 	bl	40ac6c <__aeabi_cdcmpeq>
  40acac:	bf94      	ite	ls
  40acae:	2001      	movls	r0, #1
  40acb0:	2000      	movhi	r0, #0
  40acb2:	f85d fb08 	ldr.w	pc, [sp], #8
  40acb6:	bf00      	nop

0040acb8 <__aeabi_dcmpge>:
  40acb8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40acbc:	f7ff ffce 	bl	40ac5c <__aeabi_cdrcmple>
  40acc0:	bf94      	ite	ls
  40acc2:	2001      	movls	r0, #1
  40acc4:	2000      	movhi	r0, #0
  40acc6:	f85d fb08 	ldr.w	pc, [sp], #8
  40acca:	bf00      	nop

0040accc <__aeabi_dcmpgt>:
  40accc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40acd0:	f7ff ffc4 	bl	40ac5c <__aeabi_cdrcmple>
  40acd4:	bf34      	ite	cc
  40acd6:	2001      	movcc	r0, #1
  40acd8:	2000      	movcs	r0, #0
  40acda:	f85d fb08 	ldr.w	pc, [sp], #8
  40acde:	bf00      	nop

0040ace0 <__aeabi_dcmpun>:
  40ace0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ace4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ace8:	d102      	bne.n	40acf0 <__aeabi_dcmpun+0x10>
  40acea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40acee:	d10a      	bne.n	40ad06 <__aeabi_dcmpun+0x26>
  40acf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40acf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40acf8:	d102      	bne.n	40ad00 <__aeabi_dcmpun+0x20>
  40acfa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40acfe:	d102      	bne.n	40ad06 <__aeabi_dcmpun+0x26>
  40ad00:	f04f 0000 	mov.w	r0, #0
  40ad04:	4770      	bx	lr
  40ad06:	f04f 0001 	mov.w	r0, #1
  40ad0a:	4770      	bx	lr

0040ad0c <__aeabi_d2iz>:
  40ad0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ad10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40ad14:	d215      	bcs.n	40ad42 <__aeabi_d2iz+0x36>
  40ad16:	d511      	bpl.n	40ad3c <__aeabi_d2iz+0x30>
  40ad18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40ad1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40ad20:	d912      	bls.n	40ad48 <__aeabi_d2iz+0x3c>
  40ad22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ad26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ad2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40ad2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ad32:	fa23 f002 	lsr.w	r0, r3, r2
  40ad36:	bf18      	it	ne
  40ad38:	4240      	negne	r0, r0
  40ad3a:	4770      	bx	lr
  40ad3c:	f04f 0000 	mov.w	r0, #0
  40ad40:	4770      	bx	lr
  40ad42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40ad46:	d105      	bne.n	40ad54 <__aeabi_d2iz+0x48>
  40ad48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40ad4c:	bf08      	it	eq
  40ad4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40ad52:	4770      	bx	lr
  40ad54:	f04f 0000 	mov.w	r0, #0
  40ad58:	4770      	bx	lr
  40ad5a:	bf00      	nop

0040ad5c <__aeabi_uldivmod>:
  40ad5c:	b953      	cbnz	r3, 40ad74 <__aeabi_uldivmod+0x18>
  40ad5e:	b94a      	cbnz	r2, 40ad74 <__aeabi_uldivmod+0x18>
  40ad60:	2900      	cmp	r1, #0
  40ad62:	bf08      	it	eq
  40ad64:	2800      	cmpeq	r0, #0
  40ad66:	bf1c      	itt	ne
  40ad68:	f04f 31ff 	movne.w	r1, #4294967295
  40ad6c:	f04f 30ff 	movne.w	r0, #4294967295
  40ad70:	f000 b97a 	b.w	40b068 <__aeabi_idiv0>
  40ad74:	f1ad 0c08 	sub.w	ip, sp, #8
  40ad78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40ad7c:	f000 f806 	bl	40ad8c <__udivmoddi4>
  40ad80:	f8dd e004 	ldr.w	lr, [sp, #4]
  40ad84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40ad88:	b004      	add	sp, #16
  40ad8a:	4770      	bx	lr

0040ad8c <__udivmoddi4>:
  40ad8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40ad90:	468c      	mov	ip, r1
  40ad92:	460d      	mov	r5, r1
  40ad94:	4604      	mov	r4, r0
  40ad96:	9e08      	ldr	r6, [sp, #32]
  40ad98:	2b00      	cmp	r3, #0
  40ad9a:	d151      	bne.n	40ae40 <__udivmoddi4+0xb4>
  40ad9c:	428a      	cmp	r2, r1
  40ad9e:	4617      	mov	r7, r2
  40ada0:	d96d      	bls.n	40ae7e <__udivmoddi4+0xf2>
  40ada2:	fab2 fe82 	clz	lr, r2
  40ada6:	f1be 0f00 	cmp.w	lr, #0
  40adaa:	d00b      	beq.n	40adc4 <__udivmoddi4+0x38>
  40adac:	f1ce 0c20 	rsb	ip, lr, #32
  40adb0:	fa01 f50e 	lsl.w	r5, r1, lr
  40adb4:	fa20 fc0c 	lsr.w	ip, r0, ip
  40adb8:	fa02 f70e 	lsl.w	r7, r2, lr
  40adbc:	ea4c 0c05 	orr.w	ip, ip, r5
  40adc0:	fa00 f40e 	lsl.w	r4, r0, lr
  40adc4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40adc8:	0c25      	lsrs	r5, r4, #16
  40adca:	fbbc f8fa 	udiv	r8, ip, sl
  40adce:	fa1f f987 	uxth.w	r9, r7
  40add2:	fb0a cc18 	mls	ip, sl, r8, ip
  40add6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40adda:	fb08 f309 	mul.w	r3, r8, r9
  40adde:	42ab      	cmp	r3, r5
  40ade0:	d90a      	bls.n	40adf8 <__udivmoddi4+0x6c>
  40ade2:	19ed      	adds	r5, r5, r7
  40ade4:	f108 32ff 	add.w	r2, r8, #4294967295
  40ade8:	f080 8123 	bcs.w	40b032 <__udivmoddi4+0x2a6>
  40adec:	42ab      	cmp	r3, r5
  40adee:	f240 8120 	bls.w	40b032 <__udivmoddi4+0x2a6>
  40adf2:	f1a8 0802 	sub.w	r8, r8, #2
  40adf6:	443d      	add	r5, r7
  40adf8:	1aed      	subs	r5, r5, r3
  40adfa:	b2a4      	uxth	r4, r4
  40adfc:	fbb5 f0fa 	udiv	r0, r5, sl
  40ae00:	fb0a 5510 	mls	r5, sl, r0, r5
  40ae04:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40ae08:	fb00 f909 	mul.w	r9, r0, r9
  40ae0c:	45a1      	cmp	r9, r4
  40ae0e:	d909      	bls.n	40ae24 <__udivmoddi4+0x98>
  40ae10:	19e4      	adds	r4, r4, r7
  40ae12:	f100 33ff 	add.w	r3, r0, #4294967295
  40ae16:	f080 810a 	bcs.w	40b02e <__udivmoddi4+0x2a2>
  40ae1a:	45a1      	cmp	r9, r4
  40ae1c:	f240 8107 	bls.w	40b02e <__udivmoddi4+0x2a2>
  40ae20:	3802      	subs	r0, #2
  40ae22:	443c      	add	r4, r7
  40ae24:	eba4 0409 	sub.w	r4, r4, r9
  40ae28:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40ae2c:	2100      	movs	r1, #0
  40ae2e:	2e00      	cmp	r6, #0
  40ae30:	d061      	beq.n	40aef6 <__udivmoddi4+0x16a>
  40ae32:	fa24 f40e 	lsr.w	r4, r4, lr
  40ae36:	2300      	movs	r3, #0
  40ae38:	6034      	str	r4, [r6, #0]
  40ae3a:	6073      	str	r3, [r6, #4]
  40ae3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ae40:	428b      	cmp	r3, r1
  40ae42:	d907      	bls.n	40ae54 <__udivmoddi4+0xc8>
  40ae44:	2e00      	cmp	r6, #0
  40ae46:	d054      	beq.n	40aef2 <__udivmoddi4+0x166>
  40ae48:	2100      	movs	r1, #0
  40ae4a:	e886 0021 	stmia.w	r6, {r0, r5}
  40ae4e:	4608      	mov	r0, r1
  40ae50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ae54:	fab3 f183 	clz	r1, r3
  40ae58:	2900      	cmp	r1, #0
  40ae5a:	f040 808e 	bne.w	40af7a <__udivmoddi4+0x1ee>
  40ae5e:	42ab      	cmp	r3, r5
  40ae60:	d302      	bcc.n	40ae68 <__udivmoddi4+0xdc>
  40ae62:	4282      	cmp	r2, r0
  40ae64:	f200 80fa 	bhi.w	40b05c <__udivmoddi4+0x2d0>
  40ae68:	1a84      	subs	r4, r0, r2
  40ae6a:	eb65 0503 	sbc.w	r5, r5, r3
  40ae6e:	2001      	movs	r0, #1
  40ae70:	46ac      	mov	ip, r5
  40ae72:	2e00      	cmp	r6, #0
  40ae74:	d03f      	beq.n	40aef6 <__udivmoddi4+0x16a>
  40ae76:	e886 1010 	stmia.w	r6, {r4, ip}
  40ae7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ae7e:	b912      	cbnz	r2, 40ae86 <__udivmoddi4+0xfa>
  40ae80:	2701      	movs	r7, #1
  40ae82:	fbb7 f7f2 	udiv	r7, r7, r2
  40ae86:	fab7 fe87 	clz	lr, r7
  40ae8a:	f1be 0f00 	cmp.w	lr, #0
  40ae8e:	d134      	bne.n	40aefa <__udivmoddi4+0x16e>
  40ae90:	1beb      	subs	r3, r5, r7
  40ae92:	0c3a      	lsrs	r2, r7, #16
  40ae94:	fa1f fc87 	uxth.w	ip, r7
  40ae98:	2101      	movs	r1, #1
  40ae9a:	fbb3 f8f2 	udiv	r8, r3, r2
  40ae9e:	0c25      	lsrs	r5, r4, #16
  40aea0:	fb02 3318 	mls	r3, r2, r8, r3
  40aea4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40aea8:	fb0c f308 	mul.w	r3, ip, r8
  40aeac:	42ab      	cmp	r3, r5
  40aeae:	d907      	bls.n	40aec0 <__udivmoddi4+0x134>
  40aeb0:	19ed      	adds	r5, r5, r7
  40aeb2:	f108 30ff 	add.w	r0, r8, #4294967295
  40aeb6:	d202      	bcs.n	40aebe <__udivmoddi4+0x132>
  40aeb8:	42ab      	cmp	r3, r5
  40aeba:	f200 80d1 	bhi.w	40b060 <__udivmoddi4+0x2d4>
  40aebe:	4680      	mov	r8, r0
  40aec0:	1aed      	subs	r5, r5, r3
  40aec2:	b2a3      	uxth	r3, r4
  40aec4:	fbb5 f0f2 	udiv	r0, r5, r2
  40aec8:	fb02 5510 	mls	r5, r2, r0, r5
  40aecc:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40aed0:	fb0c fc00 	mul.w	ip, ip, r0
  40aed4:	45a4      	cmp	ip, r4
  40aed6:	d907      	bls.n	40aee8 <__udivmoddi4+0x15c>
  40aed8:	19e4      	adds	r4, r4, r7
  40aeda:	f100 33ff 	add.w	r3, r0, #4294967295
  40aede:	d202      	bcs.n	40aee6 <__udivmoddi4+0x15a>
  40aee0:	45a4      	cmp	ip, r4
  40aee2:	f200 80b8 	bhi.w	40b056 <__udivmoddi4+0x2ca>
  40aee6:	4618      	mov	r0, r3
  40aee8:	eba4 040c 	sub.w	r4, r4, ip
  40aeec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40aef0:	e79d      	b.n	40ae2e <__udivmoddi4+0xa2>
  40aef2:	4631      	mov	r1, r6
  40aef4:	4630      	mov	r0, r6
  40aef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40aefa:	f1ce 0420 	rsb	r4, lr, #32
  40aefe:	fa05 f30e 	lsl.w	r3, r5, lr
  40af02:	fa07 f70e 	lsl.w	r7, r7, lr
  40af06:	fa20 f804 	lsr.w	r8, r0, r4
  40af0a:	0c3a      	lsrs	r2, r7, #16
  40af0c:	fa25 f404 	lsr.w	r4, r5, r4
  40af10:	ea48 0803 	orr.w	r8, r8, r3
  40af14:	fbb4 f1f2 	udiv	r1, r4, r2
  40af18:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40af1c:	fb02 4411 	mls	r4, r2, r1, r4
  40af20:	fa1f fc87 	uxth.w	ip, r7
  40af24:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40af28:	fb01 f30c 	mul.w	r3, r1, ip
  40af2c:	42ab      	cmp	r3, r5
  40af2e:	fa00 f40e 	lsl.w	r4, r0, lr
  40af32:	d909      	bls.n	40af48 <__udivmoddi4+0x1bc>
  40af34:	19ed      	adds	r5, r5, r7
  40af36:	f101 30ff 	add.w	r0, r1, #4294967295
  40af3a:	f080 808a 	bcs.w	40b052 <__udivmoddi4+0x2c6>
  40af3e:	42ab      	cmp	r3, r5
  40af40:	f240 8087 	bls.w	40b052 <__udivmoddi4+0x2c6>
  40af44:	3902      	subs	r1, #2
  40af46:	443d      	add	r5, r7
  40af48:	1aeb      	subs	r3, r5, r3
  40af4a:	fa1f f588 	uxth.w	r5, r8
  40af4e:	fbb3 f0f2 	udiv	r0, r3, r2
  40af52:	fb02 3310 	mls	r3, r2, r0, r3
  40af56:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40af5a:	fb00 f30c 	mul.w	r3, r0, ip
  40af5e:	42ab      	cmp	r3, r5
  40af60:	d907      	bls.n	40af72 <__udivmoddi4+0x1e6>
  40af62:	19ed      	adds	r5, r5, r7
  40af64:	f100 38ff 	add.w	r8, r0, #4294967295
  40af68:	d26f      	bcs.n	40b04a <__udivmoddi4+0x2be>
  40af6a:	42ab      	cmp	r3, r5
  40af6c:	d96d      	bls.n	40b04a <__udivmoddi4+0x2be>
  40af6e:	3802      	subs	r0, #2
  40af70:	443d      	add	r5, r7
  40af72:	1aeb      	subs	r3, r5, r3
  40af74:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40af78:	e78f      	b.n	40ae9a <__udivmoddi4+0x10e>
  40af7a:	f1c1 0720 	rsb	r7, r1, #32
  40af7e:	fa22 f807 	lsr.w	r8, r2, r7
  40af82:	408b      	lsls	r3, r1
  40af84:	fa05 f401 	lsl.w	r4, r5, r1
  40af88:	ea48 0303 	orr.w	r3, r8, r3
  40af8c:	fa20 fe07 	lsr.w	lr, r0, r7
  40af90:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40af94:	40fd      	lsrs	r5, r7
  40af96:	ea4e 0e04 	orr.w	lr, lr, r4
  40af9a:	fbb5 f9fc 	udiv	r9, r5, ip
  40af9e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40afa2:	fb0c 5519 	mls	r5, ip, r9, r5
  40afa6:	fa1f f883 	uxth.w	r8, r3
  40afaa:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40afae:	fb09 f408 	mul.w	r4, r9, r8
  40afb2:	42ac      	cmp	r4, r5
  40afb4:	fa02 f201 	lsl.w	r2, r2, r1
  40afb8:	fa00 fa01 	lsl.w	sl, r0, r1
  40afbc:	d908      	bls.n	40afd0 <__udivmoddi4+0x244>
  40afbe:	18ed      	adds	r5, r5, r3
  40afc0:	f109 30ff 	add.w	r0, r9, #4294967295
  40afc4:	d243      	bcs.n	40b04e <__udivmoddi4+0x2c2>
  40afc6:	42ac      	cmp	r4, r5
  40afc8:	d941      	bls.n	40b04e <__udivmoddi4+0x2c2>
  40afca:	f1a9 0902 	sub.w	r9, r9, #2
  40afce:	441d      	add	r5, r3
  40afd0:	1b2d      	subs	r5, r5, r4
  40afd2:	fa1f fe8e 	uxth.w	lr, lr
  40afd6:	fbb5 f0fc 	udiv	r0, r5, ip
  40afda:	fb0c 5510 	mls	r5, ip, r0, r5
  40afde:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40afe2:	fb00 f808 	mul.w	r8, r0, r8
  40afe6:	45a0      	cmp	r8, r4
  40afe8:	d907      	bls.n	40affa <__udivmoddi4+0x26e>
  40afea:	18e4      	adds	r4, r4, r3
  40afec:	f100 35ff 	add.w	r5, r0, #4294967295
  40aff0:	d229      	bcs.n	40b046 <__udivmoddi4+0x2ba>
  40aff2:	45a0      	cmp	r8, r4
  40aff4:	d927      	bls.n	40b046 <__udivmoddi4+0x2ba>
  40aff6:	3802      	subs	r0, #2
  40aff8:	441c      	add	r4, r3
  40affa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40affe:	eba4 0408 	sub.w	r4, r4, r8
  40b002:	fba0 8902 	umull	r8, r9, r0, r2
  40b006:	454c      	cmp	r4, r9
  40b008:	46c6      	mov	lr, r8
  40b00a:	464d      	mov	r5, r9
  40b00c:	d315      	bcc.n	40b03a <__udivmoddi4+0x2ae>
  40b00e:	d012      	beq.n	40b036 <__udivmoddi4+0x2aa>
  40b010:	b156      	cbz	r6, 40b028 <__udivmoddi4+0x29c>
  40b012:	ebba 030e 	subs.w	r3, sl, lr
  40b016:	eb64 0405 	sbc.w	r4, r4, r5
  40b01a:	fa04 f707 	lsl.w	r7, r4, r7
  40b01e:	40cb      	lsrs	r3, r1
  40b020:	431f      	orrs	r7, r3
  40b022:	40cc      	lsrs	r4, r1
  40b024:	6037      	str	r7, [r6, #0]
  40b026:	6074      	str	r4, [r6, #4]
  40b028:	2100      	movs	r1, #0
  40b02a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b02e:	4618      	mov	r0, r3
  40b030:	e6f8      	b.n	40ae24 <__udivmoddi4+0x98>
  40b032:	4690      	mov	r8, r2
  40b034:	e6e0      	b.n	40adf8 <__udivmoddi4+0x6c>
  40b036:	45c2      	cmp	sl, r8
  40b038:	d2ea      	bcs.n	40b010 <__udivmoddi4+0x284>
  40b03a:	ebb8 0e02 	subs.w	lr, r8, r2
  40b03e:	eb69 0503 	sbc.w	r5, r9, r3
  40b042:	3801      	subs	r0, #1
  40b044:	e7e4      	b.n	40b010 <__udivmoddi4+0x284>
  40b046:	4628      	mov	r0, r5
  40b048:	e7d7      	b.n	40affa <__udivmoddi4+0x26e>
  40b04a:	4640      	mov	r0, r8
  40b04c:	e791      	b.n	40af72 <__udivmoddi4+0x1e6>
  40b04e:	4681      	mov	r9, r0
  40b050:	e7be      	b.n	40afd0 <__udivmoddi4+0x244>
  40b052:	4601      	mov	r1, r0
  40b054:	e778      	b.n	40af48 <__udivmoddi4+0x1bc>
  40b056:	3802      	subs	r0, #2
  40b058:	443c      	add	r4, r7
  40b05a:	e745      	b.n	40aee8 <__udivmoddi4+0x15c>
  40b05c:	4608      	mov	r0, r1
  40b05e:	e708      	b.n	40ae72 <__udivmoddi4+0xe6>
  40b060:	f1a8 0802 	sub.w	r8, r8, #2
  40b064:	443d      	add	r5, r7
  40b066:	e72b      	b.n	40aec0 <__udivmoddi4+0x134>

0040b068 <__aeabi_idiv0>:
  40b068:	4770      	bx	lr
  40b06a:	bf00      	nop
  40b06c:	3f000000 	.word	0x3f000000
  40b070:	42b40000 	.word	0x42b40000
  40b074:	42b40000 	.word	0x42b40000
  40b078:	00000000 	.word	0x00000000
  40b07c:	454c4449 	.word	0x454c4449
  40b080:	00000000 	.word	0x00000000
  40b084:	51726d54 	.word	0x51726d54
  40b088:	00000000 	.word	0x00000000
  40b08c:	20726d54 	.word	0x20726d54
  40b090:	00637653 	.word	0x00637653
  40b094:	64656c6f 	.word	0x64656c6f
  40b098:	00000000 	.word	0x00000000
  40b09c:	6c696146 	.word	0x6c696146
  40b0a0:	74206465 	.word	0x74206465
  40b0a4:	7263206f 	.word	0x7263206f
  40b0a8:	65746165 	.word	0x65746165
  40b0ac:	756d6920 	.word	0x756d6920
  40b0b0:	73617420 	.word	0x73617420
  40b0b4:	00000d6b 	.word	0x00000d6b
  40b0b8:	686c6166 	.word	0x686c6166
  40b0bc:	6d652061 	.word	0x6d652061
  40b0c0:	69726320 	.word	0x69726320
  40b0c4:	61207261 	.word	0x61207261
  40b0c8:	75712073 	.word	0x75712073
  40b0cc:	73657565 	.word	0x73657565
  40b0d0:	00000020 	.word	0x00000020
  40b0d4:	73756f68 	.word	0x73756f68
  40b0d8:	6f645f65 	.word	0x6f645f65
  40b0dc:	00006e77 	.word	0x00006e77
  40b0e0:	6569726f 	.word	0x6569726f
  40b0e4:	6361746e 	.word	0x6361746e
  40b0e8:	00006f61 	.word	0x00006f61
  40b0ec:	686c6166 	.word	0x686c6166
  40b0f0:	6d652061 	.word	0x6d652061
  40b0f4:	69726320 	.word	0x69726320
  40b0f8:	6f207261 	.word	0x6f207261
  40b0fc:	65732073 	.word	0x65732073
  40b100:	6f66616d 	.word	0x6f66616d
  40b104:	0d736f72 	.word	0x0d736f72
  40b108:	00000000 	.word	0x00000000
  40b10c:	75696143 	.word	0x75696143
  40b110:	0000000d 	.word	0x0000000d
  40b114:	5252455b 	.word	0x5252455b
  40b118:	5b205d4f 	.word	0x5b205d4f
  40b11c:	5d633269 	.word	0x5d633269
  40b120:	72705b20 	.word	0x72705b20
  40b124:	5d65626f 	.word	0x5d65626f
  40b128:	00000020 	.word	0x00000020
  40b12c:	4441445b 	.word	0x4441445b
  40b130:	5b205d4f 	.word	0x5b205d4f
  40b134:	5d633269 	.word	0x5d633269
  40b138:	6f727020 	.word	0x6f727020
  40b13c:	4f206562 	.word	0x4f206562
  40b140:	0000004b 	.word	0x0000004b
  40b144:	5252455b 	.word	0x5252455b
  40b148:	5b205d4f 	.word	0x5b205d4f
  40b14c:	5d633269 	.word	0x5d633269
  40b150:	65725b20 	.word	0x65725b20
  40b154:	205d6461 	.word	0x205d6461
  40b158:	00000000 	.word	0x00000000
  40b15c:	4441445b 	.word	0x4441445b
  40b160:	5b205d4f 	.word	0x5b205d4f
  40b164:	5d633269 	.word	0x5d633269
  40b168:	3a782520 	.word	0x3a782520
  40b16c:	00007825 	.word	0x00007825
  40b170:	5252455b 	.word	0x5252455b
  40b174:	5b205d4f 	.word	0x5b205d4f
  40b178:	5d633269 	.word	0x5d633269
  40b17c:	72775b20 	.word	0x72775b20
  40b180:	5d657469 	.word	0x5d657469
  40b184:	00000020 	.word	0x00000020
  40b188:	63617473 	.word	0x63617473
  40b18c:	766f206b 	.word	0x766f206b
  40b190:	6c667265 	.word	0x6c667265
  40b194:	2520776f 	.word	0x2520776f
  40b198:	73252078 	.word	0x73252078
  40b19c:	00000a0d 	.word	0x00000a0d
  40b1a0:	6e697361 	.word	0x6e697361
  40b1a4:	00000066 	.word	0x00000066

0040b1a8 <npio2_hw>:
  40b1a8:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
  40b1b8:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
  40b1c8:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
  40b1d8:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
  40b1e8:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
  40b1f8:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
  40b208:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
  40b218:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

0040b228 <two_over_pi>:
  40b228:	000000a2 000000f9 00000083 0000006e     ............n...
  40b238:	0000004e 00000044 00000015 00000029     N...D.......)...
  40b248:	000000fc 00000027 00000057 000000d1     ....'...W.......
  40b258:	000000f5 00000034 000000dd 000000c0     ....4...........
  40b268:	000000db 00000062 00000095 00000099     ....b...........
  40b278:	0000003c 00000043 00000090 00000041     <...C.......A...
  40b288:	000000fe 00000051 00000063 000000ab     ....Q...c.......
  40b298:	000000de 000000bb 000000c5 00000061     ............a...
  40b2a8:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
  40b2b8:	00000042 0000004d 000000d2 000000e0     B...M...........
  40b2c8:	00000006 00000049 0000002e 000000ea     ....I...........
  40b2d8:	00000009 000000d1 00000092 0000001c     ................
  40b2e8:	000000fe 0000001d 000000eb 0000001c     ................
  40b2f8:	000000b1 00000029 000000a7 0000003e     ....).......>...
  40b308:	000000e8 00000082 00000035 000000f5     ........5.......
  40b318:	0000002e 000000bb 00000044 00000084     ........D.......
  40b328:	000000e9 0000009c 00000070 00000026     ........p...&...
  40b338:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
  40b348:	00000039 00000091 000000d6 00000039     9...........9...
  40b358:	00000083 00000053 00000039 000000f4     ....S...9.......
  40b368:	0000009c 00000084 0000005f 0000008b     ........_.......
  40b378:	000000bd 000000f9 00000028 0000003b     ........(...;...
  40b388:	0000001f 000000f8 00000097 000000ff     ................
  40b398:	000000de 00000005 00000098 0000000f     ................
  40b3a8:	000000ef 0000002f 00000011 0000008b     ..../...........
  40b3b8:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
  40b3c8:	0000006d 00000036 0000007e 000000cf     m...6...~.......
  40b3d8:	00000027 000000cb 00000009 000000b7     '...............
  40b3e8:	0000004f 00000046 0000003f 00000066     O...F...?...f...
  40b3f8:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
  40b408:	00000075 00000027 000000ba 000000c7     u...'...........
  40b418:	000000eb 000000e5 000000f1 0000007b     ............{...
  40b428:	0000003d 00000007 00000039 000000f7     =.......9.......
  40b438:	0000008a 00000052 00000092 000000ea     ....R...........
  40b448:	0000006b 000000fb 0000005f 000000b1     k......._.......
  40b458:	0000001f 0000008d 0000005d 00000008     ........].......
  40b468:	00000056 00000003 00000030 00000046     V.......0...F...
  40b478:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
  40b488:	000000f0 000000cf 000000bc 00000020     ............ ...
  40b498:	0000009a 000000f4 00000036 0000001d     ........6.......
  40b4a8:	000000a9 000000e3 00000091 00000061     ............a...
  40b4b8:	0000005e 000000e6 0000001b 00000008     ^...............
  40b4c8:	00000065 00000099 00000085 0000005f     e..........._...
  40b4d8:	00000014 000000a0 00000068 00000040     ........h...@...
  40b4e8:	0000008d 000000ff 000000d8 00000080     ................
  40b4f8:	0000004d 00000073 00000027 00000031     M...s...'...1...
  40b508:	00000006 00000006 00000015 00000056     ............V...
  40b518:	000000ca 00000073 000000a8 000000c9     ....s...........
  40b528:	00000060 000000e2 0000007b 000000c0     `.......{.......
  40b538:	0000008c 0000006b                       ....k...

0040b540 <PIo2>:
  40b540:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
  40b550:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
  40b560:	1fc40000 1bc60000 17440000              ..........D.

0040b56c <init_jk>:
  40b56c:	00000004 00000007 00000009              ............

0040b578 <atanhi>:
  40b578:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

0040b588 <atanlo>:
  40b588:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040b598 <_global_impure_ptr>:
  40b598:	20400018 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  40b5a8:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40b5b8:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40b5c8:	37363534 62613938 66656463 00000000     456789abcdef....
  40b5d8:	6c756e28 0000296c 00000030              (null)..0...

0040b5e4 <blanks.7238>:
  40b5e4:	20202020 20202020 20202020 20202020                     

0040b5f4 <zeroes.7239>:
  40b5f4:	30303030 30303030 30303030 30303030     0000000000000000
  40b604:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40b614:	00000000                                ....

0040b618 <__mprec_bigtens>:
  40b618:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40b628:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40b638:	7f73bf3c 75154fdd                       <.s..O.u

0040b640 <__mprec_tens>:
  40b640:	00000000 3ff00000 00000000 40240000     .......?......$@
  40b650:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40b660:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40b670:	00000000 412e8480 00000000 416312d0     .......A......cA
  40b680:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40b690:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40b6a0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40b6b0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40b6c0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40b6d0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40b6e0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40b6f0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40b700:	79d99db4 44ea7843                       ...yCx.D

0040b708 <p05.6055>:
  40b708:	00000005 00000019 0000007d 00000043     ........}...C...
  40b718:	49534f50 00000058 0000002e              POSIX.......

0040b724 <_ctype_>:
  40b724:	20202000 20202020 28282020 20282828     .         ((((( 
  40b734:	20202020 20202020 20202020 20202020                     
  40b744:	10108820 10101010 10101010 10101010      ...............
  40b754:	04040410 04040404 10040404 10101010     ................
  40b764:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40b774:	01010101 01010101 01010101 10101010     ................
  40b784:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40b794:	02020202 02020202 02020202 10101010     ................
  40b7a4:	00000020 00000000 00000000 00000000      ...............
	...

0040b828 <_init>:
  40b828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b82a:	bf00      	nop
  40b82c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b82e:	bc08      	pop	{r3}
  40b830:	469e      	mov	lr, r3
  40b832:	4770      	bx	lr

0040b834 <__init_array_start>:
  40b834:	004081c1 	.word	0x004081c1

0040b838 <__frame_dummy_init_array_entry>:
  40b838:	00400165                                e.@.

0040b83c <_fini>:
  40b83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b83e:	bf00      	nop
  40b840:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b842:	bc08      	pop	{r3}
  40b844:	469e      	mov	lr, r3
  40b846:	4770      	bx	lr

0040b848 <__fini_array_start>:
  40b848:	00400141 	.word	0x00400141
