// Seed: 1793205978
module module_0 #(
    parameter id_1 = 32'd66
);
  tri0 _id_1 = 1;
  tri1 [-1 : id_1] id_2 = 1 - 1'b0 ^ id_1 == id_2;
  logic id_3 = -1;
  assign module_1.id_1 = 0;
  assign id_3 = id_2;
  logic id_4 = -1;
  assign id_3 = -1;
  logic id_5;
  always_ff @(posedge id_5) id_5[~-1] = -1;
  parameter id_6 = ~1;
  assign id_5[-1'd0] = 1 & id_1;
  logic id_7;
  ;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  assign id_0 = -1 + id_1;
  always @(posedge -1 or negedge id_1) id_0 = 1'b0 - -1 || -1'b0;
  not primCall (id_0, id_1);
  module_0 modCall_1 ();
  parameter id_3 = 1;
endmodule
