Classic Timing Analyzer report for lab6_b
Tue Nov 03 16:20:13 2015
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.857 ns   ; Y[3] ; Result[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+---------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To        ;
+-------+-------------------+-----------------+---------+-----------+
; N/A   ; None              ; 13.857 ns       ; Y[3]    ; Result[4] ;
; N/A   ; None              ; 13.403 ns       ; Y[3]    ; Overflow  ;
; N/A   ; None              ; 13.261 ns       ; X[0]    ; Result[4] ;
; N/A   ; None              ; 13.253 ns       ; X[1]    ; Result[4] ;
; N/A   ; None              ; 13.191 ns       ; X[0]    ; Result[0] ;
; N/A   ; None              ; 13.084 ns       ; Y[1]    ; Result[4] ;
; N/A   ; None              ; 12.982 ns       ; Y[2]    ; Result[4] ;
; N/A   ; None              ; 12.955 ns       ; X[2]    ; Result[4] ;
; N/A   ; None              ; 12.909 ns       ; Y[4]    ; Result[4] ;
; N/A   ; None              ; 12.807 ns       ; X[0]    ; Overflow  ;
; N/A   ; None              ; 12.799 ns       ; X[1]    ; Overflow  ;
; N/A   ; None              ; 12.779 ns       ; Y[3]    ; zero_flag ;
; N/A   ; None              ; 12.659 ns       ; Y[4]    ; Overflow  ;
; N/A   ; None              ; 12.630 ns       ; Y[1]    ; Overflow  ;
; N/A   ; None              ; 12.626 ns       ; X[0]    ; zero_flag ;
; N/A   ; None              ; 12.554 ns       ; X[1]    ; zero_flag ;
; N/A   ; None              ; 12.528 ns       ; Y[2]    ; Overflow  ;
; N/A   ; None              ; 12.501 ns       ; X[2]    ; Overflow  ;
; N/A   ; None              ; 12.385 ns       ; Y[1]    ; zero_flag ;
; N/A   ; None              ; 12.221 ns       ; Y[2]    ; zero_flag ;
; N/A   ; None              ; 12.194 ns       ; X[2]    ; zero_flag ;
; N/A   ; None              ; 12.159 ns       ; X[4]    ; Result[4] ;
; N/A   ; None              ; 12.065 ns       ; Y[4]    ; zero_flag ;
; N/A   ; None              ; 11.906 ns       ; X[4]    ; Overflow  ;
; N/A   ; None              ; 11.817 ns       ; X[3]    ; Result[4] ;
; N/A   ; None              ; 11.506 ns       ; Y[3]    ; Result[3] ;
; N/A   ; None              ; 11.363 ns       ; X[3]    ; Overflow  ;
; N/A   ; None              ; 11.312 ns       ; X[4]    ; zero_flag ;
; N/A   ; None              ; 11.227 ns       ; X[0]    ; Result[3] ;
; N/A   ; None              ; 11.219 ns       ; X[1]    ; Result[3] ;
; N/A   ; None              ; 11.188 ns       ; X[0]    ; Result[2] ;
; N/A   ; None              ; 11.180 ns       ; X[1]    ; Result[2] ;
; N/A   ; None              ; 11.078 ns       ; X[0]    ; Result[1] ;
; N/A   ; None              ; 11.050 ns       ; Y[1]    ; Result[3] ;
; N/A   ; None              ; 11.011 ns       ; Y[1]    ; Result[2] ;
; N/A   ; None              ; 10.948 ns       ; Y[2]    ; Result[3] ;
; N/A   ; None              ; 10.921 ns       ; X[2]    ; Result[3] ;
; N/A   ; None              ; 10.755 ns       ; X[1]    ; Result[1] ;
; N/A   ; None              ; 10.744 ns       ; X[3]    ; zero_flag ;
; N/A   ; None              ; 10.597 ns       ; Y[2]    ; Result[2] ;
; N/A   ; None              ; 10.589 ns       ; Y[1]    ; Result[1] ;
; N/A   ; None              ; 10.565 ns       ; X[2]    ; Result[2] ;
; N/A   ; None              ; 9.471 ns        ; X[3]    ; Result[3] ;
; N/A   ; None              ; 8.997 ns        ; add_sub ; Result[4] ;
; N/A   ; None              ; 8.924 ns        ; add_sub ; Result[0] ;
; N/A   ; None              ; 8.667 ns        ; Y[0]    ; Result[4] ;
; N/A   ; None              ; 8.594 ns        ; Y[0]    ; Result[0] ;
; N/A   ; None              ; 8.543 ns        ; add_sub ; Overflow  ;
; N/A   ; None              ; 8.362 ns        ; add_sub ; zero_flag ;
; N/A   ; None              ; 8.213 ns        ; Y[0]    ; Overflow  ;
; N/A   ; None              ; 8.032 ns        ; Y[0]    ; zero_flag ;
; N/A   ; None              ; 6.963 ns        ; add_sub ; Result[3] ;
; N/A   ; None              ; 6.924 ns        ; add_sub ; Result[2] ;
; N/A   ; None              ; 6.814 ns        ; add_sub ; Result[1] ;
; N/A   ; None              ; 6.633 ns        ; Y[0]    ; Result[3] ;
; N/A   ; None              ; 6.594 ns        ; Y[0]    ; Result[2] ;
; N/A   ; None              ; 6.484 ns        ; Y[0]    ; Result[1] ;
+-------+-------------------+-----------------+---------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Nov 03 16:20:12 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6_b -c lab6_b --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "Y[3]" to destination pin "Result[4]" is 13.857 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 1; PIN Node = 'Y[3]'
    Info: 2: + IC(6.124 ns) + CELL(0.438 ns) = 7.402 ns; Loc. = LCCOMB_X29_Y34_N20; Fanout = 2; COMB Node = 'lpm_add_sub:Add1|add_sub_opi:auto_generated|_~3'
    Info: 3: + IC(0.270 ns) + CELL(0.414 ns) = 8.086 ns; Loc. = LCCOMB_X29_Y34_N10; Fanout = 2; COMB Node = 'lpm_add_sub:Add1|add_sub_opi:auto_generated|result_int[4]~9'
    Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 8.496 ns; Loc. = LCCOMB_X29_Y34_N12; Fanout = 3; COMB Node = 'lpm_add_sub:Add1|add_sub_opi:auto_generated|result_int[5]~10'
    Info: 5: + IC(2.573 ns) + CELL(2.788 ns) = 13.857 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'Result[4]'
    Info: Total cell delay = 4.890 ns ( 35.29 % )
    Info: Total interconnect delay = 8.967 ns ( 64.71 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 219 megabytes
    Info: Processing ended: Tue Nov 03 16:20:13 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


