Analysis & Synthesis report for fir
Wed Jun 14 04:40:15 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Const:brCst_block1
 16. Parameter Settings for User Entity Instance: Const:cst_0
 17. Parameter Settings for User Entity Instance: Const:cst_1
 18. Parameter Settings for User Entity Instance: branch:branch_0
 19. Parameter Settings for User Entity Instance: branch:branch_0|join:j
 20. Parameter Settings for User Entity Instance: branch:branch_0|join:j|andN:allPValidAndGate
 21. Parameter Settings for User Entity Instance: branch:branch_1
 22. Parameter Settings for User Entity Instance: branch:branch_1|join:j
 23. Parameter Settings for User Entity Instance: branch:branch_1|join:j|andN:allPValidAndGate
 24. Parameter Settings for User Entity Instance: fork:fork_3
 25. Parameter Settings for User Entity Instance: fork:fork_3|orN:genericOr
 26. Parameter Settings for User Entity Instance: start_node:start_0
 27. Parameter Settings for User Entity Instance: start_node:start_0|elasticBuffer:startBuff
 28. Parameter Settings for User Entity Instance: start_node:start_0|elasticBuffer:startBuff|TEHB:tehb1
 29. Parameter Settings for User Entity Instance: start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1
 30. Parameter Settings for User Entity Instance: fork:forkC_6
 31. Parameter Settings for User Entity Instance: fork:forkC_6|orN:genericOr
 32. Parameter Settings for User Entity Instance: branch:branchC_4
 33. Parameter Settings for User Entity Instance: branch:branchC_4|join:j
 34. Parameter Settings for User Entity Instance: branch:branchC_4|join:j|andN:allPValidAndGate
 35. Parameter Settings for User Entity Instance: mux:phi_1
 36. Parameter Settings for User Entity Instance: mux:phi_1|TEHB:tehb1
 37. Parameter Settings for User Entity Instance: mux:phi_2
 38. Parameter Settings for User Entity Instance: mux:phi_2|TEHB:tehb1
 39. Parameter Settings for User Entity Instance: mc_load_op:load_5
 40. Parameter Settings for User Entity Instance: mc_load_op:load_5|TEHB:Buffer_1
 41. Parameter Settings for User Entity Instance: mc_load_op:load_5|TEHB:Buffer_2
 42. Parameter Settings for User Entity Instance: Const:cst_2
 43. Parameter Settings for User Entity Instance: sub_op:sub_6
 44. Parameter Settings for User Entity Instance: sub_op:sub_6|join:join_write_temp
 45. Parameter Settings for User Entity Instance: sub_op:sub_6|join:join_write_temp|andN:allPValidAndGate
 46. Parameter Settings for User Entity Instance: mc_load_op:load_9
 47. Parameter Settings for User Entity Instance: mc_load_op:load_9|TEHB:Buffer_1
 48. Parameter Settings for User Entity Instance: mc_load_op:load_9|TEHB:Buffer_2
 49. Parameter Settings for User Entity Instance: mul_op:mul_10
 50. Parameter Settings for User Entity Instance: mul_op:mul_10|join:join
 51. Parameter Settings for User Entity Instance: mul_op:mul_10|join:join|andN:allPValidAndGate
 52. Parameter Settings for User Entity Instance: mul_op:mul_10|mul_4_stage:multiply_unit
 53. Parameter Settings for User Entity Instance: mul_op:mul_10|delay_buffer:buff
 54. Parameter Settings for User Entity Instance: mul_op:mul_10|OEHB:oehb
 55. Parameter Settings for User Entity Instance: add_op:add_11
 56. Parameter Settings for User Entity Instance: add_op:add_11|join:join_write_temp
 57. Parameter Settings for User Entity Instance: add_op:add_11|join:join_write_temp|andN:allPValidAndGate
 58. Parameter Settings for User Entity Instance: Const:cst_3
 59. Parameter Settings for User Entity Instance: add_op:add_12
 60. Parameter Settings for User Entity Instance: add_op:add_12|join:join_write_temp
 61. Parameter Settings for User Entity Instance: add_op:add_12|join:join_write_temp|andN:allPValidAndGate
 62. Parameter Settings for User Entity Instance: Const:cst_4
 63. Parameter Settings for User Entity Instance: icmp_ult_op:icmp_13
 64. Parameter Settings for User Entity Instance: icmp_ult_op:icmp_13|join:join_write_temp
 65. Parameter Settings for User Entity Instance: icmp_ult_op:icmp_13|join:join_write_temp|andN:allPValidAndGate
 66. Parameter Settings for User Entity Instance: fork:fork_0
 67. Parameter Settings for User Entity Instance: fork:fork_0|orN:genericOr
 68. Parameter Settings for User Entity Instance: fork:fork_2
 69. Parameter Settings for User Entity Instance: fork:fork_2|orN:genericOr
 70. Parameter Settings for User Entity Instance: branch:branch_2
 71. Parameter Settings for User Entity Instance: branch:branch_2|join:j
 72. Parameter Settings for User Entity Instance: branch:branch_2|join:j|andN:allPValidAndGate
 73. Parameter Settings for User Entity Instance: branch:branch_3
 74. Parameter Settings for User Entity Instance: branch:branch_3|join:j
 75. Parameter Settings for User Entity Instance: branch:branch_3|join:j|andN:allPValidAndGate
 76. Parameter Settings for User Entity Instance: fork:fork_4
 77. Parameter Settings for User Entity Instance: fork:fork_4|orN:genericOr
 78. Parameter Settings for User Entity Instance: cntrlMerge:phiC_1
 79. Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|merge_notehb:phi_C1
 80. Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|TEHB:oehb1
 81. Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|fork:fork_C1
 82. Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|fork:fork_C1|orN:genericOr
 83. Parameter Settings for User Entity Instance: branch:branchC_5
 84. Parameter Settings for User Entity Instance: branch:branchC_5|join:j
 85. Parameter Settings for User Entity Instance: branch:branchC_5|join:j|andN:allPValidAndGate
 86. Parameter Settings for User Entity Instance: source:source_0
 87. Parameter Settings for User Entity Instance: source:source_1
 88. Parameter Settings for User Entity Instance: source:source_2
 89. Parameter Settings for User Entity Instance: fork:fork_9
 90. Parameter Settings for User Entity Instance: fork:fork_9|orN:genericOr
 91. Parameter Settings for User Entity Instance: ret_op:ret_0
 92. Parameter Settings for User Entity Instance: ret_op:ret_0|TEHB:tehb
 93. Parameter Settings for User Entity Instance: merge:phi_n0
 94. Parameter Settings for User Entity Instance: merge:phi_n0|TEHB:tehb1
 95. Parameter Settings for User Entity Instance: merge:phiC_2
 96. Parameter Settings for User Entity Instance: merge:phiC_2|TEHB:tehb1
 97. Parameter Settings for User Entity Instance: MemCont:MC_idx
 98. Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter
 99. Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_priority:priority
100. Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing
101. Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_ready:adderssReady
102. Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data
103. Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter
104. Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_priority:priority
105. Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_address_mux:addressing
106. Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_address_ready:addressReady
107. Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_data_signals:data
108. Parameter Settings for User Entity Instance: MemCont:MC_d_i
109. Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter
110. Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_priority:priority
111. Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing
112. Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_ready:adderssReady
113. Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data
114. Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter
115. Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_priority:priority
116. Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_address_mux:addressing
117. Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_address_ready:addressReady
118. Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_data_signals:data
119. Parameter Settings for User Entity Instance: end_node:end_0
120. Parameter Settings for User Entity Instance: end_node:end_0|andN:mem_and
121. Parameter Settings for User Entity Instance: end_node:end_0|join:j
122. Parameter Settings for User Entity Instance: end_node:end_0|join:j|andN:allPValidAndGate
123. Parameter Settings for User Entity Instance: sink:sink_0
124. Parameter Settings for User Entity Instance: sink:sink_1
125. Parameter Settings for User Entity Instance: sink:sink_2
126. Parameter Settings for User Entity Instance: sink:sink_3
127. Parameter Settings for User Entity Instance: sink:sink_4
128. Port Connectivity Checks: "end_node:end_0|join:j"
129. Port Connectivity Checks: "MemCont:MC_d_i|write_memory_arbiter:write_arbiter"
130. Port Connectivity Checks: "MemCont:MC_d_i"
131. Port Connectivity Checks: "MemCont:MC_idx|write_memory_arbiter:write_arbiter"
132. Port Connectivity Checks: "MemCont:MC_idx"
133. Port Connectivity Checks: "source:source_2"
134. Port Connectivity Checks: "source:source_1"
135. Port Connectivity Checks: "source:source_0"
136. Port Connectivity Checks: "cntrlMerge:phiC_1|fork:fork_C1"
137. Port Connectivity Checks: "cntrlMerge:phiC_1|merge_notehb:phi_C1"
138. Port Connectivity Checks: "Const:cst_4"
139. Port Connectivity Checks: "add_op:add_12"
140. Port Connectivity Checks: "Const:cst_3"
141. Port Connectivity Checks: "mul_op:mul_10|OEHB:oehb"
142. Port Connectivity Checks: "sub_op:sub_6"
143. Port Connectivity Checks: "Const:cst_2"
144. Port Connectivity Checks: "mux:phi_2"
145. Port Connectivity Checks: "mux:phi_1"
146. Port Connectivity Checks: "fork:forkC_6"
147. Port Connectivity Checks: "Const:cst_1"
148. Port Connectivity Checks: "Const:cst_0"
149. Port Connectivity Checks: "Const:brCst_block1"
150. Post-Synthesis Netlist Statistics for Top Partition
151. Elapsed Time Per Partition
152. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 14 04:40:15 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; fir                                             ;
; Top-level Entity Name           ; fir                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 479                                             ;
; Total pins                      ; 0                                               ;
; Total virtual pins              ; 431                                             ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C7       ;                    ;
; Top-level entity name                                                           ; fir                ; fir                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; ../hdl/multipliers.vhd           ; yes             ; User VHDL File  ; C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/multipliers.vhd        ;         ;
; ../hdl/mul_wrapper.vhd           ; yes             ; User VHDL File  ; C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/mul_wrapper.vhd        ;         ;
; ../hdl/MemCont.vhd               ; yes             ; User VHDL File  ; C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd            ;         ;
; ../hdl/fir_area_optimized.vhd    ; yes             ; User VHDL File  ; C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd ;         ;
; ../hdl/elastic_components.vhd    ; yes             ; User VHDL File  ; C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd ;         ;
; ../hdl/delay_buffer.vhd          ; yes             ; User VHDL File  ; C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/delay_buffer.vhd       ;         ;
; ../hdl/arithmetic_units.vhd      ; yes             ; User VHDL File  ; C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd   ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 489   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 385   ;
;     -- 7 input functions                    ; 7     ;
;     -- 6 input functions                    ; 49    ;
;     -- 5 input functions                    ; 72    ;
;     -- 4 input functions                    ; 51    ;
;     -- <=3 input functions                  ; 206   ;
;                                             ;       ;
; Dedicated logic registers                   ; 479   ;
;                                             ;       ;
; Virtual pins                                ; 431   ;
; I/O pins                                    ; 0     ;
;                                             ;       ;
; Total DSP Blocks                            ; 2     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 479   ;
; Total fan-out                               ; 3375  ;
; Average fan-out                             ; 2.60  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name             ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-------------------------+--------------+
; |fir                                                          ; 385 (0)             ; 479 (0)                   ; 0                 ; 2          ; 0    ; 431          ; |fir                                                                                   ; fir                     ; work         ;
;    |MemCont:MC_d_i|                                           ; 43 (0)              ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_d_i                                                                    ; MemCont                 ; work         ;
;       |read_memory_arbiter:read_arbiter|                      ; 43 (0)              ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_d_i|read_memory_arbiter:read_arbiter                                   ; read_memory_arbiter     ; work         ;
;          |read_address_mux:addressing|                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing       ; read_address_mux        ; work         ;
;          |read_data_signals:data|                             ; 32 (32)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data            ; read_data_signals       ; work         ;
;    |MemCont:MC_idx|                                           ; 43 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_idx                                                                    ; MemCont                 ; work         ;
;       |read_memory_arbiter:read_arbiter|                      ; 43 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_idx|read_memory_arbiter:read_arbiter                                   ; read_memory_arbiter     ; work         ;
;          |read_address_mux:addressing|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing       ; read_address_mux        ; work         ;
;          |read_data_signals:data|                             ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data            ; read_data_signals       ; work         ;
;          |read_priority:priority|                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_priority:priority            ; read_priority           ; work         ;
;    |add_op:add_11|                                            ; 33 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|add_op:add_11                                                                     ; add_op                  ; work         ;
;       |join:join_write_temp|                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|add_op:add_11|join:join_write_temp                                                ; join                    ; work         ;
;    |add_op:add_12|                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|add_op:add_12                                                                     ; add_op                  ; work         ;
;    |branch:branchC_4|                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branchC_4                                                                  ; branch                  ; work         ;
;       |join:j|                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branchC_4|join:j                                                           ; join                    ; work         ;
;          |andN:allPValidAndGate|                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branchC_4|join:j|andN:allPValidAndGate                                     ; andN                    ; work         ;
;    |branch:branchC_5|                                         ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branchC_5                                                                  ; branch                  ; work         ;
;       |branchSimple:br|                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branchC_5|branchSimple:br                                                  ; branchSimple            ; work         ;
;    |branch:branch_0|                                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_0                                                                   ; branch                  ; work         ;
;       |join:j|                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_0|join:j                                                            ; join                    ; work         ;
;          |andN:allPValidAndGate|                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_0|join:j|andN:allPValidAndGate                                      ; andN                    ; work         ;
;    |branch:branch_1|                                          ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_1                                                                   ; branch                  ; work         ;
;       |join:j|                                                ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_1|join:j                                                            ; join                    ; work         ;
;          |andN:allPValidAndGate|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_1|join:j|andN:allPValidAndGate                                      ; andN                    ; work         ;
;    |branch:branch_2|                                          ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_2                                                                   ; branch                  ; work         ;
;       |branchSimple:br|                                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_2|branchSimple:br                                                   ; branchSimple            ; work         ;
;    |branch:branch_3|                                          ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_3                                                                   ; branch                  ; work         ;
;       |branchSimple:br|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_3|branchSimple:br                                                   ; branchSimple            ; work         ;
;       |join:j|                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|branch:branch_3|join:j                                                            ; join                    ; work         ;
;    |cntrlMerge:phiC_1|                                        ; 9 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|cntrlMerge:phiC_1                                                                 ; cntrlMerge              ; work         ;
;       |TEHB:oehb1|                                            ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|cntrlMerge:phiC_1|TEHB:oehb1                                                      ; TEHB                    ; work         ;
;       |fork:fork_C1|                                          ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|cntrlMerge:phiC_1|fork:fork_C1                                                    ; fork                    ; work         ;
;          |eagerFork_RegisterBLock:\generateBlocks:0:regblock| ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:0:regblock ; eagerFork_RegisterBLock ; work         ;
;          |eagerFork_RegisterBLock:\generateBlocks:1:regblock| ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:1:regblock ; eagerFork_RegisterBLock ; work         ;
;       |merge_notehb:phi_C1|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|cntrlMerge:phiC_1|merge_notehb:phi_C1                                             ; merge_notehb            ; work         ;
;    |fork:forkC_6|                                             ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:forkC_6                                                                      ; fork                    ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:0:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:0:regblock                   ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:1:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:1:regblock                   ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:2:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:2:regblock                   ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:3:regblock|    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:3:regblock                   ; eagerFork_RegisterBLock ; work         ;
;    |fork:fork_0|                                              ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_0                                                                       ; fork                    ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:0:regblock|    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:0:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:1:regblock|    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:1:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:2:regblock|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:2:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |orN:genericOr|                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_0|orN:genericOr                                                         ; orN                     ; work         ;
;    |fork:fork_2|                                              ; 5 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_2                                                                       ; fork                    ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:0:regblock|    ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:0:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:1:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:1:regblock                    ; eagerFork_RegisterBLock ; work         ;
;    |fork:fork_3|                                              ; 8 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_3                                                                       ; fork                    ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:0:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:0:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:1:regblock|    ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:1:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:2:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:2:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |orN:genericOr|                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_3|orN:genericOr                                                         ; orN                     ; work         ;
;    |fork:fork_4|                                              ; 8 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_4                                                                       ; fork                    ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:0:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:0:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:1:regblock|    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:1:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:2:regblock|    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:2:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |orN:genericOr|                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_4|orN:genericOr                                                         ; orN                     ; work         ;
;    |fork:fork_9|                                              ; 4 (2)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_9                                                                       ; fork                    ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:0:regblock|    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:0:regblock                    ; eagerFork_RegisterBLock ; work         ;
;       |eagerFork_RegisterBLock:\generateBlocks:1:regblock|    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:1:regblock                    ; eagerFork_RegisterBLock ; work         ;
;    |icmp_ult_op:icmp_13|                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|icmp_ult_op:icmp_13                                                               ; icmp_ult_op             ; work         ;
;    |mc_load_op:load_5|                                        ; 6 (0)               ; 44 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|mc_load_op:load_5                                                                 ; mc_load_op              ; work         ;
;       |TEHB:Buffer_1|                                         ; 4 (4)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|mc_load_op:load_5|TEHB:Buffer_1                                                   ; TEHB                    ; work         ;
;       |TEHB:Buffer_2|                                         ; 2 (2)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|mc_load_op:load_5|TEHB:Buffer_2                                                   ; TEHB                    ; work         ;
;    |mc_load_op:load_9|                                        ; 2 (0)               ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|mc_load_op:load_9                                                                 ; mc_load_op              ; work         ;
;       |TEHB:Buffer_1|                                         ; 2 (2)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|mc_load_op:load_9|TEHB:Buffer_1                                                   ; TEHB                    ; work         ;
;       |TEHB:Buffer_2|                                         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|mc_load_op:load_9|TEHB:Buffer_2                                                   ; TEHB                    ; work         ;
;    |merge:phi_n0|                                             ; 34 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|merge:phi_n0                                                                      ; merge                   ; work         ;
;       |TEHB:tehb1|                                            ; 34 (34)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|merge:phi_n0|TEHB:tehb1                                                           ; TEHB                    ; work         ;
;    |mul_op:mul_10|                                            ; 21 (0)              ; 192 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |fir|mul_op:mul_10                                                                     ; mul_op                  ; work         ;
;       |OEHB:oehb|                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|mul_op:mul_10|OEHB:oehb                                                           ; OEHB                    ; work         ;
;       |delay_buffer:buff|                                     ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|mul_op:mul_10|delay_buffer:buff                                                   ; delay_buffer            ; work         ;
;       |join:join|                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|mul_op:mul_10|join:join                                                           ; join                    ; work         ;
;       |mul_4_stage:multiply_unit|                             ; 14 (14)             ; 188 (188)                 ; 0                 ; 2          ; 0    ; 0            ; |fir|mul_op:mul_10|mul_4_stage:multiply_unit                                           ; mul_4_stage             ; work         ;
;    |mux:phi_1|                                                ; 40 (36)             ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|mux:phi_1                                                                         ; mux                     ; work         ;
;       |TEHB:tehb1|                                            ; 4 (4)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|mux:phi_1|TEHB:tehb1                                                              ; TEHB                    ; work         ;
;    |mux:phi_2|                                                ; 40 (14)             ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|mux:phi_2                                                                         ; mux                     ; work         ;
;       |TEHB:tehb1|                                            ; 26 (26)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|mux:phi_2|TEHB:tehb1                                                              ; TEHB                    ; work         ;
;    |ret_op:ret_0|                                             ; 35 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fir|ret_op:ret_0                                                                      ; ret_op                  ; work         ;
;       |TEHB:tehb|                                             ; 35 (35)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fir|ret_op:ret_0|TEHB:tehb                                                            ; TEHB                    ; work         ;
;    |start_node:start_0|                                       ; 6 (2)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|start_node:start_0                                                                ; start_node              ; work         ;
;       |elasticBuffer:startBuff|                               ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|start_node:start_0|elasticBuffer:startBuff                                        ; elasticBuffer           ; work         ;
;          |OEHB:oehb1|                                         ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1                             ; OEHB                    ; work         ;
;          |TEHB:tehb1|                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|start_node:start_0|elasticBuffer:startBuff|TEHB:tehb1                             ; TEHB                    ; work         ;
;    |sub_op:sub_6|                                             ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fir|sub_op:sub_6                                                                      ; sub_op                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; add_op:add_11|dataOutArray[0][0]~31                    ;    ;
; add_op:add_11|dataOutArray[0][1]~30                    ;    ;
; add_op:add_11|dataOutArray[0][2]~29                    ;    ;
; add_op:add_11|dataOutArray[0][3]~28                    ;    ;
; add_op:add_11|dataOutArray[0][4]~27                    ;    ;
; add_op:add_11|dataOutArray[0][5]~26                    ;    ;
; add_op:add_11|dataOutArray[0][6]~25                    ;    ;
; add_op:add_11|dataOutArray[0][7]~24                    ;    ;
; add_op:add_11|dataOutArray[0][8]~23                    ;    ;
; add_op:add_11|dataOutArray[0][9]~22                    ;    ;
; add_op:add_11|dataOutArray[0][10]~21                   ;    ;
; add_op:add_11|dataOutArray[0][11]~20                   ;    ;
; add_op:add_11|dataOutArray[0][12]~19                   ;    ;
; add_op:add_11|dataOutArray[0][13]~18                   ;    ;
; add_op:add_11|dataOutArray[0][14]~17                   ;    ;
; add_op:add_11|dataOutArray[0][15]~16                   ;    ;
; add_op:add_11|dataOutArray[0][16]~15                   ;    ;
; add_op:add_11|dataOutArray[0][17]~14                   ;    ;
; add_op:add_11|dataOutArray[0][18]~13                   ;    ;
; add_op:add_11|dataOutArray[0][19]~12                   ;    ;
; add_op:add_11|dataOutArray[0][20]~11                   ;    ;
; add_op:add_11|dataOutArray[0][21]~10                   ;    ;
; add_op:add_11|dataOutArray[0][22]~9                    ;    ;
; add_op:add_11|dataOutArray[0][23]~8                    ;    ;
; add_op:add_11|dataOutArray[0][24]~7                    ;    ;
; add_op:add_11|dataOutArray[0][25]~6                    ;    ;
; add_op:add_11|dataOutArray[0][26]~5                    ;    ;
; add_op:add_11|dataOutArray[0][27]~4                    ;    ;
; add_op:add_11|dataOutArray[0][28]~3                    ;    ;
; add_op:add_11|dataOutArray[0][29]~2                    ;    ;
; add_op:add_11|dataOutArray[0][30]~1                    ;    ;
; add_op:add_11|dataOutArray[0][31]~0                    ;    ;
; cntrlMerge:phiC_1|TEHB:oehb1|validArray[0]~0           ;    ;
; mux:phi_2|process_0~0                                  ;    ;
; mux:phi_1|process_0~0                                  ;    ;
; add_op:add_12|dataOutArray[0][9]~0                     ;    ;
; add_op:add_12|dataOutArray[0][8]~1                     ;    ;
; add_op:add_12|dataOutArray[0][7]~2                     ;    ;
; add_op:add_12|dataOutArray[0][6]~3                     ;    ;
; add_op:add_12|dataOutArray[0][5]~4                     ;    ;
; add_op:add_12|dataOutArray[0][4]~5                     ;    ;
; add_op:add_12|dataOutArray[0][3]~6                     ;    ;
; add_op:add_12|dataOutArray[0][0]~9                     ;    ;
; add_op:add_12|dataOutArray[0][1]~8                     ;    ;
; add_op:add_12|dataOutArray[0][2]~7                     ;    ;
; Number of logic cells representing combinational loops ; 45 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; merge:phiC_2|TEHB:tehb1|full_reg                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][0]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[0]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][1]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[1]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][2]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[2]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][3]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[3]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][4]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[4]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][5]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[5]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][6]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[6]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][7]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[7]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][8]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[8]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][9]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[9]                                      ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][10]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[10]                                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][11]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[11]                                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][12]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[12]                                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][13]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[13]                                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][14]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[14]                                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][15]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[15]                                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][16]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[16]                                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][17]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|q0[17..31]                                 ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][0]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][0]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][0]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][0]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][1]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][1]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][1]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][1]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][2]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][2]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][2]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][2]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][3]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][3]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][3]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][3]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][4]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][4]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][4]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][4]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][5]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][5]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][5]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][5]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][6]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][6]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][6]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][6]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][7]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][7]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][7]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][7]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][8]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][8]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][8]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][8]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][9]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][9]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][9]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][9]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][10]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][10]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][10]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][10]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][11]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][11]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][11]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][11]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][12]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][12]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][12]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][12]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][13]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][13]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][13]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][13]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][14]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][14]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][14]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][14]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][15]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][15]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][15]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][15]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][16]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][16]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][16]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][16]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][17]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][17]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][17]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][17]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][18]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][18]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][18]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][18]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][19]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][19]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][19]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][19]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][20]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][20]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][20]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][20]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][21]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][21]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][21]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][21]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][22]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][22]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][22]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][22]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][23]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][23]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][23]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][23]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][24]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][24]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][24]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][24]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][25]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][25]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][25]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][25]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][26]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][26]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][26]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][26]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][27]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][27]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][27]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][27]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][28]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][28]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][28]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][28]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][29]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][29]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][29]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][29]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][30]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][30]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][30]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][30]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][31]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][31]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][31]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][31]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][33]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][33]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][34]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][34]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][35]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][35]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][36]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][36]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][37]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][37]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][32]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][32]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][33]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][33]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][34]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][34]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][35]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][35]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][0]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][0]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][1]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][1]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][2]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][2]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][3]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][3]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][4]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][4]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][5]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][5]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][6]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][6]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][7]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][7]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][8]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][8]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][9]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][9]                     ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][10]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][10]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][11]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][11]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][12]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][12]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][13]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][13]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][14]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][14]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][15]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][15]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][16]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][16]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][17]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][17]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][18]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][18]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][19]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][19]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][20]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][20]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][21]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][21]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][22]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][22]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][23]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][23]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][24]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][24]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][25]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][25]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][26]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][26]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][27]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][27]                    ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][14]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][14]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][15]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][15]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][16]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][16]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][17]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][17]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][18]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][18]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][19]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][19]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][20]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][20]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][21]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][21]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][22]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][22]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][23]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][23]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][24]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][24]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][25]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][25]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][26]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][26]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][27]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][27]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][28]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][28]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][29]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][29]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][30]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][30]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][31]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][31]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][32]               ; Lost fanout                                                                                    ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][32]               ; Lost fanout                                                                                    ;
; mc_load_op:load_9|TEHB:Buffer_1|data_reg[11..30]                                   ; Merged with mc_load_op:load_9|TEHB:Buffer_1|data_reg[31]                                       ;
; MemCont:MC_idx|\Counter:counter[0..31]                                             ; Stuck at GND due to stuck port data_in                                                         ;
; MemCont:MC_d_i|\Counter:counter[0..31]                                             ; Stuck at GND due to stuck port data_in                                                         ;
; MemCont:MC_idx|counter1[0..31]                                                     ; Stuck at GND due to stuck port data_in                                                         ;
; MemCont:MC_d_i|counter1[0..31]                                                     ; Stuck at GND due to stuck port data_in                                                         ;
; mc_load_op:load_9|TEHB:Buffer_1|full_reg                                           ; Merged with mc_load_op:load_5|TEHB:Buffer_1|full_reg                                           ;
; fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_value           ; Merged with fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value           ;
; mc_load_op:load_9|TEHB:Buffer_2|full_reg                                           ; Merged with mc_load_op:load_5|TEHB:Buffer_2|full_reg                                           ;
; mc_load_op:load_9|TEHB:Buffer_1|data_reg[3]                                        ; Merged with mc_load_op:load_5|TEHB:Buffer_1|data_reg[3]                                        ;
; MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|valid[0]    ; Merged with MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|valid[0]    ;
; MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|sel_prev[0] ; Merged with MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|sel_prev[0] ;
; Total Number of Removed Registers = 445                                            ;                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal        ; Registers Removed due to This Register                               ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][0]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[0]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][1]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[1]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][2]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[2]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][3]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[3]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][4]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[4]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][5]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[5]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][6]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[6]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][7]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[7]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][8]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[8]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][9]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[9]                        ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][10]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[10]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][11]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[11]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][12]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[12]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][13]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[13]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][14]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[14]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][15]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[15]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][16]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[16]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][17]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|q0[17]                       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][0]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][0]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][0]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][0]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][1]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][1]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][1]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][1]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][2]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][2]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][2]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][2]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][3]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][3]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][3]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][3]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][4]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][4]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][4]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][4]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][5]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][5]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][5]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][5]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][6]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][6]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][6]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][6]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][7]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][7]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][7]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][7]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][8]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][8]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][8]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][8]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][9]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][9]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][9]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][9]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][10]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][10]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][10]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][10]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][11]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][11]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][11]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][11]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][12]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][12]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][12]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][12]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][13]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][13]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][13]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][13]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][14]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][14]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][14]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][14]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][15]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][15]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][15]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][15]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][16]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][16]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][16]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][16]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][17]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][17]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][17]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][17]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][18]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][18]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][18]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][18]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][19]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][19]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][19]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][19]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][20]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][20]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][20]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][20]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][21]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][21]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][21]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][21]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][22]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][22]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][22]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][22]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][23]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][23]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][23]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][23]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][24]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][24]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][24]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][24]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][25]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][25]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][25]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][25]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][26]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][26]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][26]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][26]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][27]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][27]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][27]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][27]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][28]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][28]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][28]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][28]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][29]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][29]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][29]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][29]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][30]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][30]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][30]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][30]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[1][31]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_lh_pl[0][31]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[1][31]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hl_pl[0][31]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][33] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][33] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][34] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][34] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][35] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][35] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][36] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][36] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][37] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][37] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][32]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][32]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][33]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][33]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][34]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][34]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][35]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][35]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][0]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][0]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][1]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][1]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][2]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][2]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][3]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][3]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][4]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][4]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][5]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][5]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][6]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][6]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][7]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][7]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][8]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][8]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][9]       ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][9]       ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][10]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][10]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][11]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][11]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][12]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][12]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][13]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][13]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][14]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][14]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][15]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][15]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][16]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][16]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][17]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][17]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][18]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][18]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][19]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][19]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][20]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][20]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][21]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][21]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][22]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][22]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][23]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][23]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][24]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][24]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][25]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][25]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][26]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][26]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[1][27]      ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_hh_pl[0][27]      ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][14] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][14] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][15] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][15] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][16] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][16] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][17] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][17] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][18] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][18] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][19] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][19] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][20] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][20] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][21] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][21] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][22] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][22] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][23] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][23] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][24] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][24] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][25] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][25] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][26] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][26] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][27] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][27] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][28] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][28] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][29] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][29] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][30] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][30] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][31] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][31] ;
; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][32] ; Lost Fanouts              ; mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][32] ;
; MemCont:MC_idx|\Counter:counter[0]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[0]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[31]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[31]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[30]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[30]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[29]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[29]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[28]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[28]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[27]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[27]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[26]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[26]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[25]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[25]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[24]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[24]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[23]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[23]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[22]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[22]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[21]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[21]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[20]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[20]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[19]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[19]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[18]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[18]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[17]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[17]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[16]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[16]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[15]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[15]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[14]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[14]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[13]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[13]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[12]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[12]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[11]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[11]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[10]                                  ; Stuck at GND              ; MemCont:MC_idx|counter1[10]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[9]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[9]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[8]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[8]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[7]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[7]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[6]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[6]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[5]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[5]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[4]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[4]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[3]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[3]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[2]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[2]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_idx|\Counter:counter[1]                                   ; Stuck at GND              ; MemCont:MC_idx|counter1[1]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[0]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[0]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[31]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[31]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[30]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[30]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[29]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[29]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[28]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[28]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[27]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[27]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[26]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[26]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[25]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[25]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[24]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[24]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[23]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[23]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[22]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[22]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[21]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[21]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[20]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[20]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[19]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[19]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[18]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[18]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[17]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[17]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[16]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[16]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[15]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[15]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[14]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[14]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[13]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[13]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[12]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[12]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[11]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[11]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[10]                                  ; Stuck at GND              ; MemCont:MC_d_i|counter1[10]                                          ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[9]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[9]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[8]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[8]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[7]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[7]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[6]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[6]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[5]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[5]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[4]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[4]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[3]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[3]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[2]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[2]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
; MemCont:MC_d_i|\Counter:counter[1]                                   ; Stuck at GND              ; MemCont:MC_d_i|counter1[1]                                           ;
;                                                                      ; due to stuck port data_in ;                                                                      ;
+----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 479   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 224   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 382   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value                    ; 8       ;
; cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value ; 15      ;
; fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value                   ; 3       ;
; fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value                    ; 4       ;
; fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:3:regblock|reg_value                   ; 10      ;
; fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_value                   ; 4       ;
; fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_value                    ; 4       ;
; fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value                    ; 10      ;
; fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value                    ; 16      ;
; fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value                    ; 9       ;
; fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value                   ; 4       ;
; fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value                    ; 4       ;
; fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value                    ; 9       ;
; fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value                    ; 4       ;
; cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value ; 6       ;
; fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_value                    ; 4       ;
; fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value                    ; 4       ;
; fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value                    ; 4       ;
; Total number of inverted registers = 18                                                     ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fir|mul_op:mul_10|delay_buffer:buff|regs[1]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fir|mux:phi_2|tehb_data_in[0]                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |fir|mux:phi_1|tehb_data_in[12]                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fir|MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[8]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fir|MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[10] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Const:brCst_block1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 1     ; Signed Integer                         ;
; inputs         ; 1     ; Signed Integer                         ;
; data_size_in   ; 1     ; Signed Integer                         ;
; data_size_out  ; 1     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Const:cst_0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 1     ; Signed Integer                  ;
; inputs         ; 1     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Const:cst_1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 1     ; Signed Integer                  ;
; inputs         ; 1     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; inputs         ; 2     ; Signed Integer                      ;
; size           ; 2     ; Signed Integer                      ;
; data_size_in   ; 1     ; Signed Integer                      ;
; data_size_out  ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_0|join:j ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; size           ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_0|join:j|andN:allPValidAndGate ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; inputs         ; 2     ; Signed Integer                      ;
; size           ; 2     ; Signed Integer                      ;
; data_size_in   ; 1     ; Signed Integer                      ;
; data_size_out  ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_1|join:j ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; size           ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_1|join:j|andN:allPValidAndGate ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; inputs         ; 1     ; Signed Integer                  ;
; size           ; 3     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_3|orN:genericOr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_node:start_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; input_count    ; 1     ; Signed Integer                         ;
; output_count   ; 1     ; Signed Integer                         ;
; data_size_in   ; 1     ; Signed Integer                         ;
; data_size_out  ; 1     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_node:start_0|elasticBuffer:startBuff ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                                 ;
; outputs        ; 1     ; Signed Integer                                                 ;
; data_size_in   ; 1     ; Signed Integer                                                 ;
; data_size_out  ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_node:start_0|elasticBuffer:startBuff|TEHB:tehb1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                                            ;
; outputs        ; 1     ; Signed Integer                                                            ;
; data_size_in   ; 1     ; Signed Integer                                                            ;
; data_size_out  ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                                            ;
; outputs        ; 1     ; Signed Integer                                                            ;
; data_size_in   ; 1     ; Signed Integer                                                            ;
; data_size_out  ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:forkC_6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; inputs         ; 1     ; Signed Integer                   ;
; size           ; 4     ; Signed Integer                   ;
; data_size_in   ; 1     ; Signed Integer                   ;
; data_size_out  ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:forkC_6|orN:genericOr ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branchC_4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; inputs         ; 2     ; Signed Integer                       ;
; size           ; 2     ; Signed Integer                       ;
; data_size_in   ; 1     ; Signed Integer                       ;
; data_size_out  ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branchC_4|join:j ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branchC_4|join:j|andN:allPValidAndGate ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:phi_1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; inputs         ; 3     ; Signed Integer                ;
; outputs        ; 1     ; Signed Integer                ;
; data_size_in   ; 32    ; Signed Integer                ;
; data_size_out  ; 32    ; Signed Integer                ;
; cond_size      ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:phi_1|TEHB:tehb1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; inputs         ; 1     ; Signed Integer                           ;
; outputs        ; 1     ; Signed Integer                           ;
; data_size_in   ; 32    ; Signed Integer                           ;
; data_size_out  ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:phi_2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; inputs         ; 3     ; Signed Integer                ;
; outputs        ; 1     ; Signed Integer                ;
; data_size_in   ; 10    ; Signed Integer                ;
; data_size_out  ; 10    ; Signed Integer                ;
; cond_size      ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:phi_2|TEHB:tehb1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; inputs         ; 1     ; Signed Integer                           ;
; outputs        ; 1     ; Signed Integer                           ;
; data_size_in   ; 10    ; Signed Integer                           ;
; data_size_out  ; 10    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc_load_op:load_5 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; inputs         ; 2     ; Signed Integer                        ;
; outputs        ; 2     ; Signed Integer                        ;
; address_size   ; 10    ; Signed Integer                        ;
; data_size      ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc_load_op:load_5|TEHB:Buffer_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                      ;
; outputs        ; 1     ; Signed Integer                                      ;
; data_size_in   ; 10    ; Signed Integer                                      ;
; data_size_out  ; 10    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc_load_op:load_5|TEHB:Buffer_2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                      ;
; outputs        ; 1     ; Signed Integer                                      ;
; data_size_in   ; 32    ; Signed Integer                                      ;
; data_size_out  ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Const:cst_2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 1     ; Signed Integer                  ;
; inputs         ; 1     ; Signed Integer                  ;
; data_size_in   ; 10    ; Signed Integer                  ;
; data_size_out  ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_op:sub_6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; inputs         ; 2     ; Signed Integer                   ;
; outputs        ; 1     ; Signed Integer                   ;
; data_size_in   ; 32    ; Signed Integer                   ;
; data_size_out  ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_op:sub_6|join:join_write_temp ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; size           ; 2     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_op:sub_6|join:join_write_temp|andN:allPValidAndGate ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc_load_op:load_9 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; inputs         ; 2     ; Signed Integer                        ;
; outputs        ; 2     ; Signed Integer                        ;
; address_size   ; 32    ; Signed Integer                        ;
; data_size      ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc_load_op:load_9|TEHB:Buffer_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                      ;
; outputs        ; 1     ; Signed Integer                                      ;
; data_size_in   ; 32    ; Signed Integer                                      ;
; data_size_out  ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mc_load_op:load_9|TEHB:Buffer_2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                      ;
; outputs        ; 1     ; Signed Integer                                      ;
; data_size_in   ; 32    ; Signed Integer                                      ;
; data_size_out  ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_op:mul_10 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; inputs         ; 2     ; Signed Integer                    ;
; outputs        ; 1     ; Signed Integer                    ;
; data_size_in   ; 32    ; Signed Integer                    ;
; data_size_out  ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_op:mul_10|join:join ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_op:mul_10|join:join|andN:allPValidAndGate ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_op:mul_10|mul_4_stage:multiply_unit ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; inputs         ; 2     ; Signed Integer                                              ;
; outputs        ; 1     ; Signed Integer                                              ;
; data_size_in   ; 32    ; Signed Integer                                              ;
; data_size_out  ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_op:mul_10|delay_buffer:buff ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; size           ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_op:mul_10|OEHB:oehb ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; inputs         ; 1     ; Signed Integer                              ;
; outputs        ; 1     ; Signed Integer                              ;
; data_size_in   ; 1     ; Signed Integer                              ;
; data_size_out  ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_op:add_11 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; inputs         ; 2     ; Signed Integer                    ;
; outputs        ; 1     ; Signed Integer                    ;
; data_size_in   ; 32    ; Signed Integer                    ;
; data_size_out  ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_op:add_11|join:join_write_temp ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_op:add_11|join:join_write_temp|andN:allPValidAndGate ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Const:cst_3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 1     ; Signed Integer                  ;
; inputs         ; 1     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_op:add_12 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; inputs         ; 2     ; Signed Integer                    ;
; outputs        ; 1     ; Signed Integer                    ;
; data_size_in   ; 10    ; Signed Integer                    ;
; data_size_out  ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_op:add_12|join:join_write_temp ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_op:add_12|join:join_write_temp|andN:allPValidAndGate ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Const:cst_4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 1     ; Signed Integer                  ;
; inputs         ; 1     ; Signed Integer                  ;
; data_size_in   ; 10    ; Signed Integer                  ;
; data_size_out  ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: icmp_ult_op:icmp_13 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; inputs         ; 2     ; Signed Integer                          ;
; outputs        ; 1     ; Signed Integer                          ;
; data_size_in   ; 10    ; Signed Integer                          ;
; data_size_out  ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: icmp_ult_op:icmp_13|join:join_write_temp ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size           ; 2     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: icmp_ult_op:icmp_13|join:join_write_temp|andN:allPValidAndGate ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; inputs         ; 1     ; Signed Integer                  ;
; size           ; 3     ; Signed Integer                  ;
; data_size_in   ; 10    ; Signed Integer                  ;
; data_size_out  ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_0|orN:genericOr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; inputs         ; 1     ; Signed Integer                  ;
; size           ; 2     ; Signed Integer                  ;
; data_size_in   ; 10    ; Signed Integer                  ;
; data_size_out  ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_2|orN:genericOr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; inputs         ; 2     ; Signed Integer                      ;
; size           ; 2     ; Signed Integer                      ;
; data_size_in   ; 32    ; Signed Integer                      ;
; data_size_out  ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_2|join:j ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; size           ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_2|join:j|andN:allPValidAndGate ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; inputs         ; 2     ; Signed Integer                      ;
; size           ; 2     ; Signed Integer                      ;
; data_size_in   ; 10    ; Signed Integer                      ;
; data_size_out  ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_3|join:j ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; size           ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_3|join:j|andN:allPValidAndGate ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; inputs         ; 1     ; Signed Integer                  ;
; size           ; 3     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_4|orN:genericOr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntrlMerge:phiC_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; inputs         ; 2     ; Signed Integer                        ;
; outputs        ; 2     ; Signed Integer                        ;
; data_size_in   ; 1     ; Signed Integer                        ;
; data_size_out  ; 1     ; Signed Integer                        ;
; cond_size      ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|merge_notehb:phi_C1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; inputs         ; 2     ; Signed Integer                                            ;
; outputs        ; 1     ; Signed Integer                                            ;
; data_size_in   ; 1     ; Signed Integer                                            ;
; data_size_out  ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|TEHB:oehb1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                   ;
; outputs        ; 1     ; Signed Integer                                   ;
; data_size_in   ; 1     ; Signed Integer                                   ;
; data_size_out  ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|fork:fork_C1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; inputs         ; 1     ; Signed Integer                                     ;
; size           ; 2     ; Signed Integer                                     ;
; data_size_in   ; 1     ; Signed Integer                                     ;
; data_size_out  ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntrlMerge:phiC_1|fork:fork_C1|orN:genericOr ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branchC_5 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; inputs         ; 2     ; Signed Integer                       ;
; size           ; 2     ; Signed Integer                       ;
; data_size_in   ; 1     ; Signed Integer                       ;
; data_size_out  ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branchC_5|join:j ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branchC_5|join:j|andN:allPValidAndGate ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: source:source_0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; input_count    ; 0     ; Signed Integer                      ;
; output_count   ; 1     ; Signed Integer                      ;
; data_size_in   ; 32    ; Signed Integer                      ;
; data_size_out  ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: source:source_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; input_count    ; 0     ; Signed Integer                      ;
; output_count   ; 1     ; Signed Integer                      ;
; data_size_in   ; 32    ; Signed Integer                      ;
; data_size_out  ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: source:source_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; input_count    ; 0     ; Signed Integer                      ;
; output_count   ; 1     ; Signed Integer                      ;
; data_size_in   ; 32    ; Signed Integer                      ;
; data_size_out  ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; inputs         ; 1     ; Signed Integer                  ;
; size           ; 2     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fork:fork_9|orN:genericOr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ret_op:ret_0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; inputs         ; 1     ; Signed Integer                   ;
; outputs        ; 1     ; Signed Integer                   ;
; data_size_in   ; 32    ; Signed Integer                   ;
; data_size_out  ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ret_op:ret_0|TEHB:tehb ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; inputs         ; 1     ; Signed Integer                             ;
; outputs        ; 1     ; Signed Integer                             ;
; data_size_in   ; 32    ; Signed Integer                             ;
; data_size_out  ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge:phi_n0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; inputs         ; 1     ; Signed Integer                   ;
; outputs        ; 1     ; Signed Integer                   ;
; data_size_in   ; 32    ; Signed Integer                   ;
; data_size_out  ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge:phi_n0|TEHB:tehb1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; inputs         ; 1     ; Signed Integer                              ;
; outputs        ; 1     ; Signed Integer                              ;
; data_size_in   ; 32    ; Signed Integer                              ;
; data_size_out  ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge:phiC_2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; inputs         ; 1     ; Signed Integer                   ;
; outputs        ; 1     ; Signed Integer                   ;
; data_size_in   ; 1     ; Signed Integer                   ;
; data_size_out  ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge:phiC_2|TEHB:tehb1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; inputs         ; 1     ; Signed Integer                              ;
; outputs        ; 1     ; Signed Integer                              ;
; data_size_in   ; 1     ; Signed Integer                              ;
; data_size_out  ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_size      ; 32    ; Signed Integer                     ;
; address_size   ; 10    ; Signed Integer                     ;
; bb_count       ; 1     ; Signed Integer                     ;
; load_count     ; 1     ; Signed Integer                     ;
; store_count    ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                      ;
; addr_width     ; 10    ; Signed Integer                                                      ;
; data_width     ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_priority:priority ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                  ;
; addr_width     ; 10    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_ready:adderssReady ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                             ;
; data_width     ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                        ;
; addr_width     ; 10    ; Signed Integer                                                        ;
; data_width     ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_priority:priority ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_address_mux:addressing ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                     ;
; addr_width     ; 10    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_address_ready:addressReady ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_data_signals:data ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                ;
; data_width     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_size      ; 32    ; Signed Integer                     ;
; address_size   ; 32    ; Signed Integer                     ;
; bb_count       ; 1     ; Signed Integer                     ;
; load_count     ; 1     ; Signed Integer                     ;
; store_count    ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                      ;
; addr_width     ; 32    ; Signed Integer                                                      ;
; data_width     ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_priority:priority ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                  ;
; addr_width     ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_ready:adderssReady ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                             ;
; data_width     ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                        ;
; addr_width     ; 32    ; Signed Integer                                                        ;
; data_width     ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_priority:priority ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_address_mux:addressing ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                     ;
; addr_width     ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_address_ready:addressReady ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_data_signals:data ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; arbiter_size   ; 1     ; Signed Integer                                                                                ;
; data_width     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_node:end_0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; inputs         ; 1     ; Signed Integer                     ;
; mem_inputs     ; 2     ; Signed Integer                     ;
; outputs        ; 1     ; Signed Integer                     ;
; data_size_in   ; 32    ; Signed Integer                     ;
; data_size_out  ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_node:end_0|andN:mem_and ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_node:end_0|join:j ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_node:end_0|join:j|andN:allPValidAndGate ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sink:sink_0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; input_count    ; 1     ; Signed Integer                  ;
; output_count   ; 0     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sink:sink_1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; input_count    ; 1     ; Signed Integer                  ;
; output_count   ; 0     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sink:sink_2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; input_count    ; 1     ; Signed Integer                  ;
; output_count   ; 0     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sink:sink_3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; input_count    ; 1     ; Signed Integer                  ;
; output_count   ; 0     ; Signed Integer                  ;
; data_size_in   ; 10    ; Signed Integer                  ;
; data_size_out  ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sink:sink_4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; input_count    ; 1     ; Signed Integer                  ;
; output_count   ; 0     ; Signed Integer                  ;
; data_size_in   ; 1     ; Signed Integer                  ;
; data_size_out  ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "end_node:end_0|join:j"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; readyarray[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemCont:MC_d_i|write_memory_arbiter:write_arbiter"                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemCont:MC_d_i"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_bbpvalids         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_bb_stcountarray   ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_bbreadytoprevs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_wraddrports_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_wrdataports_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemCont:MC_idx|write_memory_arbiter:write_arbiter"                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemCont:MC_idx"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_bbpvalids         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_bb_stcountarray   ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_bbreadytoprevs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_wraddrports_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_wrdataports_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "source:source_2"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dataoutarray ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "source:source_1"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dataoutarray ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "source:source_0"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dataoutarray ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cntrlMerge:phiC_1|fork:fork_C1"                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datainarray  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataoutarray ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cntrlMerge:phiC_1|merge_notehb:phi_C1"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datainarray  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataoutarray ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Const:cst_4"                ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; datainarray[0][9..5] ; Input ; Info     ; Stuck at VCC ;
; datainarray[0][2..0] ; Input ; Info     ; Stuck at GND ;
; datainarray[0][4]    ; Input ; Info     ; Stuck at GND ;
; datainarray[0][3]    ; Input ; Info     ; Stuck at VCC ;
+----------------------+-------+----------+--------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "add_op:add_12"              ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; datainarray[1][9..1] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Const:cst_3"       ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; datainarray ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul_op:mul_10|OEHB:oehb"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dataoutarray ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "sub_op:sub_6"                 ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; datainarray[1][31..10] ; Input ; Info     ; Stuck at GND ;
; datainarray[0][31..10] ; Input ; Info     ; Stuck at GND ;
+------------------------+-------+----------+--------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Const:cst_2"                ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; datainarray[0][9..5] ; Input ; Info     ; Stuck at VCC ;
; datainarray[0][2..0] ; Input ; Info     ; Stuck at VCC ;
; datainarray[0][4..3] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "mux:phi_2"                  ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; datainarray[0][9..1] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "mux:phi_1"                   ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; datainarray[0][31..1] ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fork:forkC_6"                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; dataoutarray[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataoutarray[3]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Const:cst_1"       ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; datainarray ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Const:cst_0"       ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; datainarray ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "Const:brCst_block1" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; datainarray ; Input ; Info     ; Stuck at VCC  ;
+-------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 479                         ;
;     CLR               ; 32                          ;
;     ENA               ; 126                         ;
;     ENA CLR           ; 192                         ;
;     ENA SLD           ; 64                          ;
;     plain             ; 65                          ;
; arriav_lcell_comb     ; 387                         ;
;     arith             ; 68                          ;
;         0 data inputs ; 6                           ;
;         2 data inputs ; 14                          ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 33                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 312                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 137                         ;
;         4 data inputs ; 36                          ;
;         5 data inputs ; 39                          ;
;         6 data inputs ; 49                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 431                         ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 1.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Wed Jun 14 04:40:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 13 design units, including 6 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/sharing_components.vhd
    Info (12022): Found design unit 1: branchGen-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 21
    Info (12022): Found design unit 2: merge_one_hot-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 70
    Info (12022): Found design unit 3: distributor-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 140
    Info (12022): Found design unit 4: selectorTypes File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 180
    Info (12022): Found design unit 5: bypassFIFO-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 211
    Info (12022): Found design unit 6: input_selector-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 261
    Info (12022): Found design unit 7: selector-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 368
    Info (12023): Found entity 1: branchGen File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 8
    Info (12023): Found entity 2: merge_one_hot File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 52
    Info (12023): Found entity 3: distributor File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 128
    Info (12023): Found entity 4: bypassFIFO File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 193
    Info (12023): Found entity 5: input_selector File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 243
    Info (12023): Found entity 6: selector File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/sharing_components.vhd Line: 343
Info (12021): Found 4 design units, including 2 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/multipliers.vhd
    Info (12022): Found design unit 1: mul_4_stage-behav File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/multipliers.vhd Line: 23
    Info (12022): Found design unit 2: mul_8_stage-behav File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/multipliers.vhd Line: 70
    Info (12023): Found entity 1: mul_4_stage File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/multipliers.vhd Line: 11
    Info (12023): Found entity 2: mul_8_stage File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/multipliers.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/mul_wrapper.vhd
    Info (12022): Found design unit 1: mul_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/mul_wrapper.vhd Line: 26
    Info (12023): Found entity 1: mul_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/mul_wrapper.vhd Line: 11
Info (12021): Found 28 design units, including 14 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/memcont.vhd
    Info (12022): Found design unit 1: read_priority-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 17
    Info (12022): Found design unit 2: read_address_mux-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 52
    Info (12022): Found design unit 3: read_address_ready-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 86
    Info (12022): Found design unit 4: read_data_signals-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 116
    Info (12022): Found design unit 5: read_memory_arbiter-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 202
    Info (12022): Found design unit 6: write_priority-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 287
    Info (12022): Found design unit 7: write_address_mux-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 326
    Info (12022): Found design unit 8: write_address_ready-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 362
    Info (12022): Found design unit 9: write_data_signals-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 396
    Info (12022): Found design unit 10: write_memory_arbiter-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 464
    Info (12022): Found design unit 11: elasticBufferDummy-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 547
    Info (12022): Found design unit 12: mc_load_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 583
    Info (12022): Found design unit 13: mc_store_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 686
    Info (12022): Found design unit 14: MemCont-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 753
    Info (12023): Found entity 1: read_priority File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 6
    Info (12023): Found entity 2: read_address_mux File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 40
    Info (12023): Found entity 3: read_address_ready File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 75
    Info (12023): Found entity 4: read_data_signals File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 100
    Info (12023): Found entity 5: read_memory_arbiter File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 177
    Info (12023): Found entity 6: write_priority File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 276
    Info (12023): Found entity 7: write_address_mux File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 314
    Info (12023): Found entity 8: write_address_ready File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 350
    Info (12023): Found entity 9: write_data_signals File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 380
    Info (12023): Found entity 10: write_memory_arbiter File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 436
    Info (12023): Found entity 11: elasticBufferDummy File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 531
    Info (12023): Found entity 12: mc_load_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 563
    Info (12023): Found entity 13: mc_store_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 665
    Info (12023): Found entity 14: MemCont File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 715
Info (12021): Found 2 design units, including 1 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/fir_area_optimized.vhd
    Info (12022): Found design unit 1: fir-behavioral File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 43
    Info (12023): Found entity 1: fir File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 11
Warning (12090): Entity "mux" obtained from "../hdl/elastic_components.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1506
Info (12021): Found 61 design units, including 30 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/elastic_components.vhd
    Info (12022): Found design unit 1: customTypes File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 4
    Info (12022): Found design unit 2: andn-vanilla File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 24
    Info (12022): Found design unit 3: nandn-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 45
    Info (12022): Found design unit 4: orN-vanilla File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 68
    Info (12022): Found design unit 5: norN-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 89
    Info (12022): Found design unit 6: join-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 113
    Info (12022): Found design unit 7: TEHB-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 167
    Info (12022): Found design unit 8: OEHB-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 242
    Info (12022): Found design unit 9: elasticBuffer-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 303
    Info (12022): Found design unit 10: end_node-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 375
    Info (12022): Found design unit 11: branchSimple-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 447
    Info (12022): Found design unit 12: branch-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 478
    Info (12022): Found design unit 13: eagerFork_RegisterBLock-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 517
    Info (12022): Found design unit 14: fork-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 565
    Info (12022): Found design unit 15: merge-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 634
    Info (12022): Found design unit 16: merge_notehb-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 704
    Info (12022): Found design unit 17: start_node_new-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 765
    Info (12022): Found design unit 18: start_node-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 839
    Info (12022): Found design unit 19: sink-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 910
    Info (12022): Found design unit 20: source-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 940
    Info (12022): Found design unit 21: elasticFifoInner-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 972
    Info (12022): Found design unit 22: nontranspFifo-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1162
    Info (12022): Found design unit 23: transpFIFO-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1227
    Info (12022): Found design unit 24: load_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1297
    Info (12022): Found design unit 25: Const-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1369
    Info (12022): Found design unit 26: write_memory_single_inside-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1407
    Info (12022): Found design unit 27: store_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1468
    Info (12022): Found design unit 28: mux-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1527
    Info (12022): Found design unit 29: cntrlMerge-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1599
    Info (12022): Found design unit 30: lsq_load_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1705
    Info (12022): Found design unit 31: lsq_store_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1751
    Info (12023): Found entity 1: andN File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 18
    Info (12023): Found entity 2: nandN File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 39
    Info (12023): Found entity 3: orN File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 62
    Info (12023): Found entity 4: norN File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 83
    Info (12023): Found entity 5: join File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 105
    Info (12023): Found entity 6: TEHB File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 150
    Info (12023): Found entity 7: OEHB File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 225
    Info (12023): Found entity 8: elasticBuffer File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 287
    Info (12023): Found entity 9: end_node File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 354
    Info (12023): Found entity 10: branchSimple File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 436
    Info (12023): Found entity 11: branch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 465
    Info (12023): Found entity 12: eagerFork_RegisterBLock File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 510
    Info (12023): Found entity 13: fork File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 549
    Info (12023): Found entity 14: merge File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 616
    Info (12023): Found entity 15: merge_notehb File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 686
    Info (12023): Found entity 16: start_node_new File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 746
    Info (12023): Found entity 17: start_node File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 820
    Info (12023): Found entity 18: sink File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 894
    Info (12023): Found entity 19: source File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 924
    Info (12023): Found entity 20: elasticFifoInner File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 955
    Info (12023): Found entity 21: nontranspFifo File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1146
    Info (12023): Found entity 22: transpFIFO File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1209
    Info (12023): Found entity 23: load_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1275
    Info (12023): Found entity 24: Const File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1355
    Info (12023): Found entity 25: write_memory_single_inside File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1382
    Info (12023): Found entity 26: store_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1442
    Info (12023): Found entity 27: mux File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1506
    Info (12023): Found entity 28: cntrlMerge File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1586
    Info (12023): Found entity 29: lsq_load_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1685
    Info (12023): Found entity 30: lsq_store_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1730
Info (12021): Found 2 design units, including 1 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/delay_buffer.vhd
    Info (12022): Found design unit 1: delay_buffer-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/delay_buffer.vhd Line: 16
    Info (12023): Found entity 1: delay_buffer File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/delay_buffer.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/array_ram_sdiv_32ns_32ns_32_36_1.vhd
    Info (12022): Found design unit 1: array_RAM_sdiv_32ns_32ns_32_36_1_divider-rtl File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd Line: 35
    Info (12022): Found design unit 2: array_RAM_sdiv_32ns_32ns_32_36_1-rtl File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd Line: 109
    Info (12023): Found entity 1: array_RAM_sdiv_32ns_32ns_32_36_1_divider File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd Line: 10
    Info (12023): Found entity 2: array_RAM_sdiv_32ns_32ns_32_36_1 File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd Line: 93
Info (12021): Found 2 design units, including 1 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/array_ram_fmul_32cud.vhd
    Info (12022): Found design unit 1: array_RAM_fmul_32cud-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/array_RAM_fmul_32cud.vhd Line: 26
    Info (12023): Found entity 1: array_RAM_fmul_32cud File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/array_RAM_fmul_32cud.vhd Line: 8
Warning (10335): Unrecognized synthesis attribute "use_dsp48" at ../hdl/arithmetic_units.vhd(1000) File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1000
Info (12021): Found 132 design units, including 66 entities, in source file /users/elija/documents/lap_hls_benchmarks/dynamatic/characterized/fir/hdl/arithmetic_units.vhd
    Info (12022): Found design unit 1: ret_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 24
    Info (12022): Found design unit 2: add_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 67
    Info (12022): Found design unit 3: sub_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 107
    Info (12022): Found design unit 4: and_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 154
    Info (12022): Found design unit 5: or_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 194
    Info (12022): Found design unit 6: xor_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 234
    Info (12022): Found design unit 7: sext_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 274
    Info (12022): Found design unit 8: zext_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 309
    Info (12022): Found design unit 9: shl_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 342
    Info (12022): Found design unit 10: ashr_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 381
    Info (12022): Found design unit 11: lshr_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 421
    Info (12022): Found design unit 12: antitokens-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 457
    Info (12022): Found design unit 13: select_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 519
    Info (12022): Found design unit 14: icmp_eq_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 573
    Info (12022): Found design unit 15: icmp_ne_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 615
    Info (12022): Found design unit 16: icmp_ugt_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 657
    Info (12022): Found design unit 17: icmp_uge_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 699
    Info (12022): Found design unit 18: icmp_sgt_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 741
    Info (12022): Found design unit 19: icmp_sge_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 784
    Info (12022): Found design unit 20: icmp_ult_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 827
    Info (12022): Found design unit 21: icmp_ule_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 869
    Info (12022): Found design unit 22: icmp_slt_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 911
    Info (12022): Found design unit 23: icmp_sle_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 953
    Info (12022): Found design unit 24: getelementptr_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1005
    Info (12022): Found design unit 25: fcmp_oeq_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1071
    Info (12022): Found design unit 26: fcmp_ogt_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1156
    Info (12022): Found design unit 27: fcmp_oge_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1241
    Info (12022): Found design unit 28: fcmp_olt_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1328
    Info (12022): Found design unit 29: fcmp_ole_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1415
    Info (12022): Found design unit 30: fcmp_one_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1501
    Info (12022): Found design unit 31: fcmp_ord_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1589
    Info (12022): Found design unit 32: fcmp_uno_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1632
    Info (12022): Found design unit 33: fcmp_ueq_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1675
    Info (12022): Found design unit 34: fcmp_uge_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1718
    Info (12022): Found design unit 35: fcmp_ult_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1761
    Info (12022): Found design unit 36: fcmp_ule-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1804
    Info (12022): Found design unit 37: fcmp_une-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1847
    Info (12022): Found design unit 38: fcmp_ugt-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1890
    Info (12022): Found design unit 39: fadd_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1933
    Info (12022): Found design unit 40: fsub_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2026
    Info (12022): Found design unit 41: fmul_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2116
    Info (12022): Found design unit 42: fneg_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2205
    Info (12022): Found design unit 43: udiv_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2240
    Info (12022): Found design unit 44: sdiv_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2316
    Info (12022): Found design unit 45: fdiv_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2402
    Info (12022): Found design unit 46: srem_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2491
    Info (12022): Found design unit 47: urem_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2567
    Info (12022): Found design unit 48: frem_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2643
    Info (12022): Found design unit 49: sinf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2683
    Info (12022): Found design unit 50: cosf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2743
    Info (12022): Found design unit 51: sqrtf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2803
    Info (12022): Found design unit 52: expf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2873
    Info (12022): Found design unit 53: exp2f_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2944
    Info (12022): Found design unit 54: logf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3004
    Info (12022): Found design unit 55: log2f_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3076
    Info (12022): Found design unit 56: log10f_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3172
    Info (12022): Found design unit 57: trunc_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3301
    Info (12022): Found design unit 58: floorf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3361
    Info (12022): Found design unit 59: ceilf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3421
    Info (12022): Found design unit 60: roundf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3481
    Info (12022): Found design unit 61: fminf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3541
    Info (12022): Found design unit 62: fmaxf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3605
    Info (12022): Found design unit 63: powf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3669
    Info (12022): Found design unit 64: fabsf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3740
    Info (12022): Found design unit 65: copysignf_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3774
    Info (12022): Found design unit 66: sitofp_op-arch File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3809
    Info (12023): Found entity 1: ret_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 10
    Info (12023): Found entity 2: add_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 53
    Info (12023): Found entity 3: sub_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 93
    Info (12023): Found entity 4: and_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 140
    Info (12023): Found entity 5: or_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 180
    Info (12023): Found entity 6: xor_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 220
    Info (12023): Found entity 7: sext_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 260
    Info (12023): Found entity 8: zext_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 295
    Info (12023): Found entity 9: shl_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 328
    Info (12023): Found entity 10: ashr_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 367
    Info (12023): Found entity 11: lshr_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 407
    Info (12023): Found entity 12: antitokens File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 447
    Info (12023): Found entity 13: select_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 500
    Info (12023): Found entity 14: icmp_eq_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 559
    Info (12023): Found entity 15: icmp_ne_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 601
    Info (12023): Found entity 16: icmp_ugt_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 643
    Info (12023): Found entity 17: icmp_uge_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 685
    Info (12023): Found entity 18: icmp_sgt_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 727
    Info (12023): Found entity 19: icmp_sge_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 770
    Info (12023): Found entity 20: icmp_ult_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 813
    Info (12023): Found entity 21: icmp_ule_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 855
    Info (12023): Found entity 22: icmp_slt_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 897
    Info (12023): Found entity 23: icmp_sle_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 939
    Info (12023): Found entity 24: getelementptr_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 980
    Info (12023): Found entity 25: fcmp_oeq_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1057
    Info (12023): Found entity 26: fcmp_ogt_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1142
    Info (12023): Found entity 27: fcmp_oge_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1227
    Info (12023): Found entity 28: fcmp_olt_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1314
    Info (12023): Found entity 29: fcmp_ole_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1401
    Info (12023): Found entity 30: fcmp_one_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1487
    Info (12023): Found entity 31: fcmp_ord_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1575
    Info (12023): Found entity 32: fcmp_uno_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1618
    Info (12023): Found entity 33: fcmp_ueq_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1661
    Info (12023): Found entity 34: fcmp_uge_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1704
    Info (12023): Found entity 35: fcmp_ult_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1747
    Info (12023): Found entity 36: fcmp_ule File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1790
    Info (12023): Found entity 37: fcmp_une File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1833
    Info (12023): Found entity 38: fcmp_ugt File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1876
    Info (12023): Found entity 39: fadd_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 1918
    Info (12023): Found entity 40: fsub_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2011
    Info (12023): Found entity 41: fmul_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2101
    Info (12023): Found entity 42: fneg_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2191
    Info (12023): Found entity 43: udiv_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2226
    Info (12023): Found entity 44: sdiv_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2302
    Info (12023): Found entity 45: fdiv_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2387
    Info (12023): Found entity 46: srem_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2477
    Info (12023): Found entity 47: urem_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2553
    Info (12023): Found entity 48: frem_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2629
    Info (12023): Found entity 49: sinf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2668
    Info (12023): Found entity 50: cosf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2728
    Info (12023): Found entity 51: sqrtf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2788
    Info (12023): Found entity 52: expf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2858
    Info (12023): Found entity 53: exp2f_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2929
    Info (12023): Found entity 54: logf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 2989
    Info (12023): Found entity 55: log2f_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3061
    Info (12023): Found entity 56: log10f_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3157
    Info (12023): Found entity 57: trunc_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3286
    Info (12023): Found entity 58: floorf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3346
    Info (12023): Found entity 59: ceilf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3406
    Info (12023): Found entity 60: roundf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3466
    Info (12023): Found entity 61: fminf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3526
    Info (12023): Found entity 62: fmaxf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3590
    Info (12023): Found entity 63: powf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3654
    Info (12023): Found entity 64: fabsf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3725
    Info (12023): Found entity 65: copysignf_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3759
    Info (12023): Found entity 66: sitofp_op File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 3794
Info (12127): Elaborating entity "fir" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(28): used implicit default value for signal "idx_we1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(29): used implicit default value for signal "idx_dout1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(38): used implicit default value for signal "d_i_we1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(39): used implicit default value for signal "d_i_dout1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(119): used implicit default value for signal "start_0_dataInArray_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(133): object "forkC_6_dataOutArray_0" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(136): object "forkC_6_dataOutArray_1" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(142): object "forkC_6_dataOutArray_3" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(412): object "source_0_dataOutArray_0" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 412
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(418): object "source_1_dataOutArray_0" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 418
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(424): object "source_2_dataOutArray_0" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 424
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(469): used implicit default value for signal "MC_idx_dataInArray_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 469
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(470): used implicit default value for signal "MC_idx_dataInArray_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 470
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(473): used implicit default value for signal "MC_idx_pValidArray_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 473
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(474): used implicit default value for signal "MC_idx_pValidArray_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 474
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(476): object "MC_idx_readyArray_1" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 476
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(477): object "MC_idx_readyArray_2" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 477
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(478): object "MC_idx_readyArray_3" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 478
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(484): used implicit default value for signal "MC_idx_dataOutArray_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 484
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(491): used implicit default value for signal "MC_d_i_dataInArray_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 491
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(492): used implicit default value for signal "MC_d_i_dataInArray_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 492
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(495): used implicit default value for signal "MC_d_i_pValidArray_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 495
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(496): used implicit default value for signal "MC_d_i_pValidArray_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 496
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(498): object "MC_d_i_readyArray_1" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 498
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(499): object "MC_d_i_readyArray_2" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 499
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(500): object "MC_d_i_readyArray_3" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 500
Warning (10541): VHDL Signal Declaration warning at fir_area_optimized.vhd(506): used implicit default value for signal "MC_d_i_dataOutArray_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 506
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(511): object "end_0_dataInArray_0" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 511
Warning (10036): Verilog HDL or VHDL warning at fir_area_optimized.vhd(512): object "end_0_dataInArray_1" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 512
Info (12129): Elaborating entity "Const" using architecture "A:arch" for hierarchy "Const:brCst_block1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 875
Info (12129): Elaborating entity "branch" using architecture "A:arch" for hierarchy "branch:branch_0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 911
Info (12129): Elaborating entity "join" using architecture "A:arch" for hierarchy "branch:branch_0|join:j" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 483
Info (12128): Elaborating entity "andN" for hierarchy "branch:branch_0|join:j|andN:allPValidAndGate" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 118
Info (12129): Elaborating entity "branchSimple" using architecture "A:arch" for hierarchy "branch:branch_0|branchSimple:br" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 489
Info (12129): Elaborating entity "fork" using architecture "A:arch" for hierarchy "fork:fork_3" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 947
Info (12128): Elaborating entity "orN" for hierarchy "fork:fork_3|orN:genericOr" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 584
Info (12129): Elaborating entity "eagerFork_RegisterBLock" using architecture "A:arch" for hierarchy "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:2:regblock" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 593
Info (12129): Elaborating entity "start_node" using architecture "A:arch" for hierarchy "start_node:start_0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 965
Info (12129): Elaborating entity "elasticBuffer" using architecture "A:arch" for hierarchy "start_node:start_0|elasticBuffer:startBuff" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 868
Info (12129): Elaborating entity "TEHB" using architecture "A:arch" for hierarchy "start_node:start_0|elasticBuffer:startBuff|TEHB:tehb1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 312
Info (12129): Elaborating entity "OEHB" using architecture "A:arch" for hierarchy "start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 326
Info (12129): Elaborating entity "fork" using architecture "A:arch" for hierarchy "fork:forkC_6" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 977
Info (12128): Elaborating entity "orN" for hierarchy "fork:forkC_6|orN:genericOr" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 584
Info (12129): Elaborating entity "mux" using architecture "A:arch" for hierarchy "mux:phi_1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1016
Info (12129): Elaborating entity "TEHB" using architecture "A:arch" for hierarchy "mux:phi_1|TEHB:tehb1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1567
Info (12129): Elaborating entity "mux" using architecture "A:arch" for hierarchy "mux:phi_2" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1034
Info (12129): Elaborating entity "TEHB" using architecture "A:arch" for hierarchy "mux:phi_2|TEHB:tehb1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1567
Info (12129): Elaborating entity "mc_load_op" using architecture "A:arch" for hierarchy "mc_load_op:load_5" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1052
Info (12129): Elaborating entity "Const" using architecture "A:arch" for hierarchy "Const:cst_2" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1070
Info (12129): Elaborating entity "sub_op" using architecture "A:arch" for hierarchy "sub_op:sub_6" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1082
Info (12129): Elaborating entity "mc_load_op" using architecture "A:arch" for hierarchy "mc_load_op:load_9" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1097
Info (12129): Elaborating entity "mul_op" using architecture "A:arch" for hierarchy "mul_op:mul_10" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1115
Warning (10036): Verilog HDL or VHDL warning at mul_wrapper.vhd(31): object "oehb_dataOut" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/mul_wrapper.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at mul_wrapper.vhd(31): used implicit default value for signal "oehb_datain" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/mul_wrapper.vhd Line: 31
Info (12129): Elaborating entity "mul_4_stage" using architecture "A:behav" for hierarchy "mul_op:mul_10|mul_4_stage:multiply_unit" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/mul_wrapper.vhd Line: 45
Info (12129): Elaborating entity "delay_buffer" using architecture "A:arch" for hierarchy "mul_op:mul_10|delay_buffer:buff" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/mul_wrapper.vhd Line: 54
Info (12129): Elaborating entity "add_op" using architecture "A:arch" for hierarchy "add_op:add_11" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1130
Info (12129): Elaborating entity "add_op" using architecture "A:arch" for hierarchy "add_op:add_12" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1157
Info (12129): Elaborating entity "icmp_ult_op" using architecture "A:arch" for hierarchy "icmp_ult_op:icmp_13" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1184
Warning (10540): VHDL Signal Declaration warning at arithmetic_units.vhd(830): used explicit default value for signal "one" because signal was never assigned a value File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 830
Warning (10540): VHDL Signal Declaration warning at arithmetic_units.vhd(831): used explicit default value for signal "zero" because signal was never assigned a value File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/arithmetic_units.vhd Line: 831
Info (12129): Elaborating entity "fork" using architecture "A:arch" for hierarchy "fork:fork_0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1199
Info (12129): Elaborating entity "fork" using architecture "A:arch" for hierarchy "fork:fork_2" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1217
Info (12128): Elaborating entity "orN" for hierarchy "fork:fork_2|orN:genericOr" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 584
Info (12129): Elaborating entity "branch" using architecture "A:arch" for hierarchy "branch:branch_2" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1232
Info (12129): Elaborating entity "branch" using architecture "A:arch" for hierarchy "branch:branch_3" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1250
Info (12129): Elaborating entity "cntrlMerge" using architecture "A:arch" for hierarchy "cntrlMerge:phiC_1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1286
Warning (10541): VHDL Signal Declaration warning at elastic_components.vhd(1596): used implicit default value for signal "dataOutArray" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1596
Warning (10036): Verilog HDL or VHDL warning at elastic_components.vhd(1603): object "phi_C1_dataOutArray" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1603
Warning (10036): Verilog HDL or VHDL warning at elastic_components.vhd(1606): object "fork_C1_dataOutArray" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1606
Info (12129): Elaborating entity "merge_notehb" using architecture "A:arch" for hierarchy "cntrlMerge:phiC_1|merge_notehb:phi_C1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1618
Info (12129): Elaborating entity "fork" using architecture "A:arch" for hierarchy "cntrlMerge:phiC_1|fork:fork_C1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 1656
Info (12129): Elaborating entity "source" using architecture "A:arch" for hierarchy "source:source_0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1322
Warning (10541): VHDL Signal Declaration warning at elastic_components.vhd(932): used implicit default value for signal "dataOutArray" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 932
Info (12129): Elaborating entity "source" using architecture "A:arch" for hierarchy "source:source_1" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1331
Warning (10541): VHDL Signal Declaration warning at elastic_components.vhd(932): used implicit default value for signal "dataOutArray" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 932
Info (12129): Elaborating entity "ret_op" using architecture "A:arch" for hierarchy "ret_op:ret_0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1364
Info (12129): Elaborating entity "merge" using architecture "A:arch" for hierarchy "merge:phi_n0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1376
Info (12129): Elaborating entity "merge" using architecture "A:arch" for hierarchy "merge:phiC_2" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1388
Info (12129): Elaborating entity "MemCont" using architecture "A:arch" for hierarchy "MemCont:MC_idx" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1400
Warning (10036): Verilog HDL or VHDL warning at MemCont.vhd(755): object "valid_WR" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 755
Warning (10492): VHDL Process Statement warning at MemCont.vhd(817): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 817
Info (12128): Elaborating entity "read_memory_arbiter" for hierarchy "MemCont:MC_idx|read_memory_arbiter:read_arbiter" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 773
Info (12128): Elaborating entity "read_priority" for hierarchy "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_priority:priority" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 207
Warning (10445): VHDL Subtype or Type Declaration warning at MemCont.vhd(26): subtype or type has null range File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 26
Info (12128): Elaborating entity "read_address_mux" for hierarchy "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 217
Info (12128): Elaborating entity "read_address_ready" for hierarchy "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_ready:adderssReady" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 228
Info (12128): Elaborating entity "read_data_signals" for hierarchy "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 238
Info (12128): Elaborating entity "write_memory_arbiter" for hierarchy "MemCont:MC_idx|write_memory_arbiter:write_arbiter" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 793
Info (12128): Elaborating entity "write_priority" for hierarchy "MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_priority:priority" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 469
Warning (10445): VHDL Subtype or Type Declaration warning at MemCont.vhd(299): subtype or type has null range File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 299
Info (12128): Elaborating entity "write_address_mux" for hierarchy "MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_address_mux:addressing" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 479
Info (12128): Elaborating entity "write_address_ready" for hierarchy "MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_address_ready:addressReady" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 490
Info (12128): Elaborating entity "write_data_signals" for hierarchy "MemCont:MC_idx|write_memory_arbiter:write_arbiter|write_data_signals:data" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 499
Info (12129): Elaborating entity "MemCont" using architecture "A:arch" for hierarchy "MemCont:MC_d_i" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1430
Warning (10036): Verilog HDL or VHDL warning at MemCont.vhd(755): object "valid_WR" assigned a value but never read File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 755
Warning (10492): VHDL Process Statement warning at MemCont.vhd(817): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 817
Info (12128): Elaborating entity "read_memory_arbiter" for hierarchy "MemCont:MC_d_i|read_memory_arbiter:read_arbiter" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 773
Info (12128): Elaborating entity "read_address_mux" for hierarchy "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 217
Info (12128): Elaborating entity "write_memory_arbiter" for hierarchy "MemCont:MC_d_i|write_memory_arbiter:write_arbiter" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 793
Info (12128): Elaborating entity "write_address_mux" for hierarchy "MemCont:MC_d_i|write_memory_arbiter:write_arbiter|write_address_mux:addressing" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/MemCont.vhd Line: 479
Info (12129): Elaborating entity "end_node" using architecture "A:arch" for hierarchy "end_node:end_0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1460
Warning (10541): VHDL Signal Declaration warning at elastic_components.vhd(371): used implicit default value for signal "eReadyArray" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 371
Info (12129): Elaborating entity "andN" using architecture "A:vanilla" for hierarchy "end_node:end_0|andN:mem_and" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/elastic_components.vhd Line: 405
Info (12129): Elaborating entity "sink" using architecture "A:arch" for hierarchy "sink:sink_0" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1476
Info (12129): Elaborating entity "sink" using architecture "A:arch" for hierarchy "sink:sink_3" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 1503
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "idx_address0[0]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[1]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[2]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[3]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[4]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[5]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[6]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[7]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[8]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[9]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[10]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[11]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[12]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[13]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[14]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[15]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[16]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[17]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[18]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[19]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[20]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[21]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[22]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[23]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[24]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[25]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[26]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[27]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[28]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[29]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[30]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_address0[31]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Warning (13410): Pin "idx_ce0" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 22
    Warning (13410): Pin "idx_we0" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 23
    Warning (13410): Pin "idx_dout0[0]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[1]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[2]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[3]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[4]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[5]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[6]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[7]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[8]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[9]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[10]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[11]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[12]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[13]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[14]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[15]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[16]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[17]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[18]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[19]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[20]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[21]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[22]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[23]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[24]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[25]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[26]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[27]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[28]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[29]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[30]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_dout0[31]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Warning (13410): Pin "idx_address1[10]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[11]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[12]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[13]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[14]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[15]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[16]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[17]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[18]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[19]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[20]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[21]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[22]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[23]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[24]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[25]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[26]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[27]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[28]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[29]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[30]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_address1[31]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Warning (13410): Pin "idx_we1" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 28
    Warning (13410): Pin "idx_dout1[0]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[1]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[2]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[3]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[4]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[5]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[6]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[7]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[8]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[9]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[10]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[11]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[12]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[13]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[14]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[15]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[16]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[17]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[18]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[19]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[20]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[21]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[22]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[23]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[24]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[25]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[26]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[27]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[28]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[29]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[30]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "idx_dout1[31]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Warning (13410): Pin "d_i_address0[0]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[1]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[2]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[3]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[4]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[5]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[6]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[7]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[8]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[9]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[10]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[11]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[12]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[13]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[14]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[15]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[16]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[17]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[18]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[19]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[20]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[21]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[22]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[23]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[24]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[25]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[26]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[27]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[28]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[29]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[30]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_address0[31]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Warning (13410): Pin "d_i_ce0" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 32
    Warning (13410): Pin "d_i_we0" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 33
    Warning (13410): Pin "d_i_dout0[0]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[1]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[2]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[3]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[4]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[5]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[6]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[7]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[8]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[9]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[10]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[11]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[12]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[13]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[14]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[15]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[16]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[17]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[18]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[19]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[20]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[21]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[22]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[23]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[24]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[25]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[26]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[27]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[28]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[29]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[30]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_dout0[31]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Warning (13410): Pin "d_i_we1" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 38
    Warning (13410): Pin "d_i_dout1[0]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[1]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[2]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[3]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[4]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[5]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[6]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[7]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[8]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[9]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[10]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[11]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[12]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[13]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[14]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[15]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[16]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[17]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[18]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[19]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[20]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[21]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[22]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[23]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[24]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[25]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[26]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[27]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[28]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[29]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[30]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Warning (13410): Pin "d_i_dout1[31]" is stuck at GND File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 290 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (15725): clock port is fed by virtual pin "clk~input"; timing analysis treats input to the clock port as a ripple clock
Info (15717): Design contains 431 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15718): Pin "start_in[0]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 15
    Info (15719): Pin "start_ready" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 17
    Info (15719): Pin "end_out[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_out[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 18
    Info (15719): Pin "end_valid" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 19
    Info (15719): Pin "idx_address0[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_address0[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 21
    Info (15719): Pin "idx_ce0" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 22
    Info (15719): Pin "idx_we0" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 23
    Info (15719): Pin "idx_dout0[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15719): Pin "idx_dout0[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 24
    Info (15718): Pin "idx_din0[0]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[1]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[2]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[3]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[4]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[5]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[6]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[7]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[8]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[9]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[10]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[11]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[12]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[13]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[14]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[15]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[16]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[17]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[18]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[19]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[20]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[21]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[22]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[23]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[24]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[25]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[26]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[27]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[28]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[29]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[30]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15718): Pin "idx_din0[31]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 25
    Info (15719): Pin "idx_address1[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_address1[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 26
    Info (15719): Pin "idx_ce1" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 27
    Info (15719): Pin "idx_we1" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 28
    Info (15719): Pin "idx_dout1[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "idx_dout1[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 29
    Info (15719): Pin "d_i_address0[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_address0[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 31
    Info (15719): Pin "d_i_ce0" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 32
    Info (15719): Pin "d_i_we0" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 33
    Info (15719): Pin "d_i_dout0[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15719): Pin "d_i_dout0[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 34
    Info (15718): Pin "d_i_din0[0]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[1]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[2]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[3]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[4]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[5]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[6]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[7]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[8]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[9]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[10]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[11]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[12]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[13]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[14]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[15]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[16]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[17]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[18]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[19]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[20]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[21]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[22]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[23]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[24]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[25]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[26]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[27]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[28]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[29]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[30]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15718): Pin "d_i_din0[31]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 35
    Info (15719): Pin "d_i_address1[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_address1[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 36
    Info (15719): Pin "d_i_ce1" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 37
    Info (15719): Pin "d_i_we1" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 38
    Info (15719): Pin "d_i_dout1[0]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[1]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[2]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[3]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[4]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[5]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[6]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[7]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[8]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[9]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[10]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[11]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[12]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[13]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[14]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[15]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[16]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[17]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[18]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[19]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[20]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[21]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[22]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[23]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[24]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[25]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[26]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[27]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[28]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[29]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[30]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15719): Pin "d_i_dout1[31]" is virtual output pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 39
    Info (15718): Pin "clk" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 13
    Info (15718): Pin "rst" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 14
    Info (15718): Pin "end_ready" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 20
    Info (15718): Pin "start_valid" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 16
    Info (15718): Pin "d_i_din1[0]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[1]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[2]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[3]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[4]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[5]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[6]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[7]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[8]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[9]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[10]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[11]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[12]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[13]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[14]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[15]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[16]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[17]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "idx_din1[0]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[1]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[2]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[3]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[4]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[5]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[6]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[7]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[8]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[9]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[10]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[11]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[12]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[13]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[14]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[15]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[16]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[17]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[18]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[19]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[20]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[21]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[22]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[23]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[24]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[25]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[26]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[27]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[28]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[29]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[30]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "idx_din1[31]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 30
    Info (15718): Pin "d_i_din1[18]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[19]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[20]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[21]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[22]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[23]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[24]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[25]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[26]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[27]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[28]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[29]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[30]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
    Info (15718): Pin "d_i_din1[31]" is virtual input pin File: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/Characterized/fir/hdl/fir_area_optimized.vhd Line: 40
Warning (15752): Ignored 866 Virtual Pin logic option assignments
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~5"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~9"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~13"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~17"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~21"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~25"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~29"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~33"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~37"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~41"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~45"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~49"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~53"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~57"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~61"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~65"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~69"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~73"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~77"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~81"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~85"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~89"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~93"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~97"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~101"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~105"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~109"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~113"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~117"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~121"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|Add0~125"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~5"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~9"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~13"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~17"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~21"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~25"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~29"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_12|Add0~33"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~5"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~9"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~13"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~17"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~21"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~25"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~29"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~34"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~5"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~9"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~13"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~17"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~21"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~25"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~29"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~33"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~37"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~41"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~45"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~49"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~53"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~38"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~42"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~64"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~46"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~405"
    Warning (15720): Ignored Virtual Pin assignment to node "sub_op:sub_6|Add0~50"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|a_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|b_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[9]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[8]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[7]~11"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[6]~15"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[5]~19"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[4]~23"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[3]~27"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|elasticBuffer:startBuff|TEHB:tehb1|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][2]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][2]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][3]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][3]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][4]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][4]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][5]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][5]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][6]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][6]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][7]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][7]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][8]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][8]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][9]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][9]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][10]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][10]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][11]~11"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][11]~11"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][12]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][12]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][13]~13"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][13]~13"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][14]~14"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][14]~14"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][15]~15"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][15]~15"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][16]~16"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][16]~16"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][17]~17"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][17]~17"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][18]~18"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][18]~18"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][19]~19"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][19]~19"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][20]~20"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][20]~20"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][21]~21"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][21]~21"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][22]~22"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][22]~22"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][23]~23"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][23]~23"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][24]~24"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][24]~24"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][25]~25"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][25]~25"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][26]~26"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][26]~26"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][27]~27"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][27]~27"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][28]~28"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][28]~28"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][29]~29"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][29]~29"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][30]~30"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][30]~30"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|data_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|data_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|dataOutArray[0][31]~31"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|dataOutArray[0][31]~31"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|OEHB:oehb|validArray[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|process_0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1|validArray[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:3:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_0|join:j|andN:allPValidAndGate|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|TEHB:oehb1|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|TEHB:oehb1|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|TEHB:oehb1|dataOutArray[0][0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|validArray[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_1|join:j|andN:allPValidAndGate|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|validArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "add_op:add_11|join:join_write_temp|readyArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "icmp_ult_op:icmp_13|LessThan0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "icmp_ult_op:icmp_13|LessThan0~2"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|validArray[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|process_0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|reg_en~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|full_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][0]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][1]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][2]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][2]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[2]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][3]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][4]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][5]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][6]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][7]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][8]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][9]~11"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_priority:priority|priority_out[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[2]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[4]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[5]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[6]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[7]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[8]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[9]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[10]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_address_mux:addressing|addr_out[11]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:1:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:0:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:2:regblock|block_stop"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_2|branchSimple:br|ready~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:1:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|orN:genericOr|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_1|join:j|andN:allPValidAndGate|Equal0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:0:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:2:regblock|block_stop"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1|readyArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1|readyArray[0]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|start_internal"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|elasticBuffer:startBuff|TEHB:tehb1|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:0:regblock|valid~0"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_2|branchSimple:br|validArray[1]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "ret_op:ret_0|TEHB:tehb|reg_en~0"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "merge:phi_n0|TEHB:tehb1|reg_en"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[12]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|data_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|q2[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|delay_buffer:buff|regs[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_2|branchSimple:br|ready~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|OEHB:oehb|validArray~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|process_0~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|process_0~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|process_0~3"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:0:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branchC_5|branchSimple:br|validArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|validArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_9|pValidAndForkStop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branchC_4|join:j|andN:allPValidAndGate|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branchC_5|branchSimple:br|validArray[0]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|merge_notehb:phi_C1|validArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|TEHB:oehb1|validArray[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:1:regblock|block_stop~1"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|elasticBuffer:startBuff|OEHB:oehb1|validArray~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:3:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|TEHB:oehb1|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:0:regblock|block_stop~1"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_9|pValidAndForkStop~1"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|TEHB:oehb1|data_reg[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|validArray[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_2|branchSimple:br|ready~2"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_value"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_3|branchSimple:br|validArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_3|join:j|readyArray[1]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:2:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|orN:genericOr|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|orN:genericOr|Equal0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:1:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:2:regblock|block_stop~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_0|orN:genericOr|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:0:regblock|valid~1"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|orN:genericOr|Equal0~2"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_in~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|process_0~3"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_9|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:forkC_6|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_3|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_in~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_0|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|valid[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|join:join|readyArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|full_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][0]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|reg_en~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[0]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|reg_en~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[1]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][2]~13"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[2]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][3]~14"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[3]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][4]~15"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[4]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][5]~16"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[5]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][6]~17"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[6]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][7]~18"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[7]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][8]~19"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[8]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][9]~20"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|tehb_data_in[9]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|set"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|process_0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[0]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|TEHB:tehb1|reg_en~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|OEHB:oehb|readyArray[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[1]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[2]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[3]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[4]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[5]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[6]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[7]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[8]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[9]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[10]~11"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[11]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[12]~13"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[13]~14"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[14]~15"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][14]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[15]~16"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][15]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[16]~17"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][16]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[17]~18"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][17]"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[18]~19"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[19]~20"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[20]~21"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[21]~22"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[22]~23"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[23]~24"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[24]~25"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[25]~26"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[26]~27"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[27]~28"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[28]~29"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[29]~30"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[30]~31"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_1|tehb_data_in[31]~32"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|delay_buffer:buff|regs[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|delay_buffer:buff|regs~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|delay_buffer:buff|regs[1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "cntrlMerge:phiC_1|fork:fork_C1|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:2:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:0:regblock|block_stop"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_4|eagerFork_RegisterBLock:\generateBlocks:0:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "fork:fork_2|eagerFork_RegisterBLock:\generateBlocks:1:regblock|reg_in"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_1|validArray[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "start_node:start_0|set~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][14]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][15]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][16]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][17]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][18]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][19]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][20]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][21]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][22]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][23]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][24]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][25]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][26]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][27]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][28]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][29]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][30]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[1][13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[1][31]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|delay_buffer:buff|regs[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|delay_buffer:buff|regs~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][0]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][18]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][1]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][19]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][2]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][20]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][3]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][21]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][4]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][22]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][5]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][23]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][6]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][24]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][7]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][25]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][8]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][26]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][9]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][27]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][10]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][28]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][11]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][29]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][12]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][30]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~add_lh_hlmac_pl[0][13]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|mul_4_stage:multiply_unit|Mult0~mult_ll_pl[0][31]"
    Warning (15720): Ignored Virtual Pin assignment to node "mul_op:mul_10|delay_buffer:buff|regs[0]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|sel_prev[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][0]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][1]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][2]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][2]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][3]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][3]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][4]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][4]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][5]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][5]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][6]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][6]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][7]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][7]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][8]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][8]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][9]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][9]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][10]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][10]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][11]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][11]~11"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][12]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][12]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][13]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][13]~13"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][14]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][14]~14"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][15]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][15]~15"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][16]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][16]~16"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][17]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][17]~17"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][0]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][1]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][2]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][2]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][3]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][3]~3"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][4]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][4]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][5]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][5]~5"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][6]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][6]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][7]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][7]~7"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][8]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][8]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][9]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][9]~9"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][10]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][10]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][11]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][11]~11"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][12]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][12]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][13]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][13]~13"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][14]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][14]~14"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][15]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][15]~15"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][16]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][16]~16"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][17]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][17]~17"
    Warning (15720): Ignored Virtual Pin assignment to node "branch:branch_2|branchSimple:br|validArray[1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|reg_en"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][18]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][18]~18"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][19]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][19]~19"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][20]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][20]~20"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][21]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][21]~21"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][22]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][22]~22"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][23]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][23]~23"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][24]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][24]~24"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][25]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][25]~25"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][26]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][26]~26"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][27]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][27]~27"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][28]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][28]~28"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][29]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][29]~29"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][30]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][30]~30"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_5|TEHB:Buffer_2|data_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][31]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_idx|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][31]~31"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][18]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][18]~18"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][19]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][19]~19"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][20]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][20]~20"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][21]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][21]~21"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][22]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][22]~22"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][23]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][23]~23"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][24]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][24]~24"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][25]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][25]~25"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][26]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][26]~26"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][27]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][27]~27"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][28]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][28]~28"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][29]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][29]~29"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][30]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][30]~30"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_2|data_reg[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_reg[0][31]"
    Warning (15720): Ignored Virtual Pin assignment to node "MemCont:MC_d_i|read_memory_arbiter:read_arbiter|read_data_signals:data|out_data[0][31]~31"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "mc_load_op:load_9|TEHB:Buffer_1|data_reg[2]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "mux:phi_2|TEHB:tehb1|dataOutArray[0][0]~12_wirecell"
Info (21057): Implemented 1196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 1194 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1137 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Wed Jun 14 04:40:15 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


