Using Power View: generic_view.
Load RC corner of view generic_view

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3693.06MB/7371.82MB/3716.04MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock CLK to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3693.06MB/7371.82MB/3716.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3693.06MB/7371.82MB/3716.04MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT)
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 10%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 20%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 30%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 40%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 50%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 60%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 70%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 80%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 90%

Finished Levelizing
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT)

Starting Activity Propagation
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT)
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 10%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 20%
2024-Jul-28 14:07:39 (2024-Jul-28 18:07:39 GMT): 30%

Finished Activity Propagation
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3693.20MB/7371.82MB/3716.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT)
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 10%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 20%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 30%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 40%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 50%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 60%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 70%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 80%
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT): 90%

Finished Calculating power
2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3699.86MB/7459.85MB/3716.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3699.86MB/7459.85MB/3716.04MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3699.86MB/7459.85MB/3716.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3699.86MB/7459.85MB/3716.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.16-s078_1 (64bit) 12/07/2022 12:07 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jul-28 14:07:40 (2024-Jul-28 18:07:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        generic_view: ../../../libraries/NangateOpenCellLibrary_slow_ccs.lib
*
*	Parasitic Files used:
*
*       Power View : generic_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.54031593 	   39.9642%
Total Switching Power:       0.65941226 	   48.7731%
Total Leakage Power:         0.15227181 	   11.2627%
Total Power:                 1.35200000
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.174     0.08201     0.02138      0.2774       20.52
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      0.324      0.5261      0.1289       0.979       72.41
Clock (Combinational)             0.0423     0.05129     0.00201      0.0956       7.071
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.5403      0.6594      0.1523       1.352         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      0.95     0.5403      0.6594      0.1523       1.352         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
CLK                               0.0423     0.05129     0.00201      0.0956       7.071
-----------------------------------------------------------------------------------------
Total                             0.0423     0.05129     0.00201      0.0956       7.071
-----------------------------------------------------------------------------------------
Clock: CLK
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00016 (BUF_X32):          0.02404
*              Highest Leakage Power:       CTS_ccl_a_buf_00016 (BUF_X32):        0.0005026
*                Total Cap:      4.80868e-11 F
*                Total instances in design:  6754
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3701.42MB/7459.85MB/3716.04MB)

