# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project RISCVIMF
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
vsim work.rvsimtb
# vsim work.rvsimtb 
# Start time: 12:30:10 on Jul 27,2025
# Loading sv_std.std
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
add wave -position insertpoint  \
sim:/rvsimtb/clk
add wave -position insertpoint  \
sim:/rvsimtb/reset
add wave -position insertpoint  \
sim:/rvsimtb/dut/InstrF
add wave -position insertpoint  \
sim:/rvsimtb/dut/PCF
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/regfile/regfile
add wave -position insertpoint  \
sim:/rvsimtb/dut/dmem/RAM
run 300ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/MemWriteM
restart -f
run 300ps
# Test started
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/RegWriteW
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/PCNextF
restart -f
run 250ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/c/JumpD
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/BranchJumpTargetE
restart -f
run 150ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/MemWriteM
restart -f run 250ps
run 250 ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 300ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/PCE
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/ImmExtE
restart -f
run 250ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/ALUResultE
restart -f
run 250ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/PCJumpSrcE
restart -f
run 250ps
# Test started
restart -f 
run 250ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 250ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 200 ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/c/opcode
restart -f
run 250ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 200ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv failed with 2 errors.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 1 failed with 2 errors.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/alu/AluA
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/alu/AluB
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/RD1E
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
# ** Error: (vsim-3063) D:/projects/RISCV/src/riscvprocessor.sv(23): Port 'PCJumpSrcE' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /rvsimtb/dut/rv1/c File: D:/projects/RISCV/src/controller.sv
run 250 ps
# No Design Loaded!
restart -f
# No Design Loaded!
vsim work.rvsimtb
# vsim work.rvsimtb 
# Start time: 12:30:10 on Jul 27,2025
# Loading sv_std.std
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
# ** Error: (vsim-3063) D:/projects/RISCV/src/riscvprocessor.sv(23): Port 'PCJumpSrcE' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /rvsimtb/dut/rv1/c File: D:/projects/RISCV/src/controller.sv
# Error loading design
# End time: 13:46:07 on Jul 27,2025, Elapsed time: 1:15:57
# Errors: 2, Warnings: 1
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv failed with 1 errors.
# Compile of ctrlpiperegD_Ex.sv failed with 2 errors.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 2 failed with 3 errors.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
vsim work.rvsimtb
# vsim work.rvsimtb 
# Start time: 13:55:37 on Jul 27,2025
# Loading sv_std.std
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 250ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/c/PCJumpSrcD
restart -f
run 200ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 200ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv failed with 2 errors.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 1 failed with 2 errors.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
# ** Warning: (vsim-3017) D:/projects/RISCV/src/riscvprocessor.sv(23): [TFMPC] - Too few port connections. Expected 20, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /rvsimtb/dut/rv1/c File: D:/projects/RISCV/src/controller.sv
# ** Warning: (vsim-3722) D:/projects/RISCV/src/riscvprocessor.sv(23): [TFMPC] - Missing connection for port 'PCJumpSrcE'.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 200ps
# Test started
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/Rs1D
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/RD1D
restart -f
run 200ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 250ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 250ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 300ps
# Test started
# Simulation succeeded
# ** Note: $stop    : D:/projects/RISCV/src/rvsimtb.sv(32)
#    Time: 185 ps  Iteration: 1  Instance: /rvsimtb
# Break in Module rvsimtb at D:/projects/RISCV/src/rvsimtb.sv line 32
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 300ps
# Test started
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 300ps
# Test started
# Simulation failed
# ** Note: $stop    : D:/projects/RISCV/src/rvsimtb.sv(35)
#    Time: 245 ps  Iteration: 1  Instance: /rvsimtb
# Break in Module rvsimtb at D:/projects/RISCV/src/rvsimtb.sv line 35
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run 300ps
# Test started
# Simulation failed
# ** Note: $stop    : D:/projects/RISCV/src/rvsimtb.sv(35)
#    Time: 245 ps  Iteration: 1  Instance: /rvsimtb
# Break in Module rvsimtb at D:/projects/RISCV/src/rvsimtb.sv line 35
# End time: 14:43:04 on Jul 27,2025, Elapsed time: 0:47:27
# Errors: 0, Warnings: 2
