{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645208888831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645208888831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 12:28:08 2022 " "Processing started: Fri Feb 18 12:28:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645208888831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208888831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw09structural -c hw09structural " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw09structural -c hw09structural" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208888831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645208889679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645208889679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PG_GEN-DATAFLOW " "Found design unit 1: PG_GEN-DATAFLOW" {  } { { "PG_Gen.vhd" "" { Text "C:/ce1901/vhdl/hw09/PG_Gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901814 ""} { "Info" "ISGN_ENTITY_NAME" "1 PG_GEN " "Found entity 1: PG_GEN" {  } { { "PG_Gen.vhd" "" { Text "C:/ce1901/vhdl/hw09/PG_Gen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208901814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARRY_CALC-DATAFLOW " "Found design unit 1: CARRY_CALC-DATAFLOW" {  } { { "CARRY_CALC.vhd" "" { Text "C:/ce1901/vhdl/hw09/CARRY_CALC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901814 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARRY_CALC " "Found entity 1: CARRY_CALC" {  } { { "CARRY_CALC.vhd" "" { Text "C:/ce1901/vhdl/hw09/CARRY_CALC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208901814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbcla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orbcla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBCLA4-STRUCT " "Found design unit 1: ORBCLA4-STRUCT" {  } { { "ORBCLA4.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBCLA4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORBCLA4 " "Found entity 1: ORBCLA4" {  } { { "ORBCLA4.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBCLA4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208901814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbfa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orbfa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBFA-MULTIPLEXER " "Found design unit 1: ORBFA-MULTIPLEXER" {  } { { "ORBFA.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBFA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORBFA " "Found entity 1: ORBFA" {  } { { "ORBFA.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBFA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208901823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbrcasn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orbrcasn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBRCASN-STRUCT " "Found design unit 1: ORBRCASN-STRUCT" {  } { { "ORBRCASN.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBRCASN.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORBRCASN " "Found entity 1: ORBRCASN" {  } { { "ORBRCASN.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBRCASN.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208901823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbrcas16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orbrcas16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBRCAS16-STRUCT " "Found design unit 1: ORBRCAS16-STRUCT" {  } { { "ORBRCAS16.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBRCAS16.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORBRCAS16 " "Found entity 1: ORBRCAS16" {  } { { "ORBRCAS16.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBRCAS16.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645208901823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208901823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ORBRCAS16 " "Elaborating entity \"ORBRCAS16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645208901886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORBRCASN ORBRCASN:rcas " "Elaborating entity \"ORBRCASN\" for hierarchy \"ORBRCASN:rcas\"" {  } { { "ORBRCAS16.vhd" "rcas" { Text "C:/ce1901/vhdl/hw09/ORBRCAS16.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645208901914 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C ORBRCASN.vhd(23) " "VHDL Signal Declaration warning at ORBRCASN.vhd(23): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ORBRCASN.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBRCASN.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645208901915 "|ORBRCAS16|ORBRCASN:rcas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORBFA ORBRCASN:rcas\|ORBFA:fa0 " "Elaborating entity \"ORBFA\" for hierarchy \"ORBRCASN:rcas\|ORBFA:fa0\"" {  } { { "ORBRCASN.vhd" "fa0" { Text "C:/ce1901/vhdl/hw09/ORBRCASN.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645208901923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "ORBRCAS16.vhd" "" { Text "C:/ce1901/vhdl/hw09/ORBRCAS16.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645208902450 "|ORBRCAS16|C"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645208902450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645208902556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645208902909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645208902909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645208902947 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645208902947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645208902947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645208902947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645208902963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 12:28:22 2022 " "Processing ended: Fri Feb 18 12:28:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645208902963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645208902963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645208902963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645208902963 ""}
