// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln45_fu_74_p2;
reg   [0:0] icmp_ln45_reg_730;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_735;
wire   [7:0] add_ln46_fu_142_p2;
reg   [7:0] add_ln46_reg_742;
wire   [0:0] empty_fu_184_p2;
reg   [0:0] empty_reg_748;
wire   [0:0] icmp_ln45_4_fu_190_p2;
reg   [0:0] icmp_ln45_4_reg_754;
reg   [0:0] tmp_27_reg_759;
wire   [7:0] add_ln46_4_fu_258_p2;
reg   [7:0] add_ln46_4_reg_766;
wire   [0:0] empty_34_fu_300_p2;
reg   [0:0] empty_34_reg_772;
wire   [0:0] icmp_ln45_5_fu_306_p2;
reg   [0:0] icmp_ln45_5_reg_778;
reg   [0:0] tmp_32_reg_783;
wire   [7:0] add_ln46_5_fu_374_p2;
reg   [7:0] add_ln46_5_reg_790;
wire   [0:0] empty_35_fu_416_p2;
reg   [0:0] empty_35_reg_796;
wire   [0:0] icmp_ln45_6_fu_422_p2;
reg   [0:0] icmp_ln45_6_reg_802;
reg   [0:0] tmp_38_reg_807;
wire   [7:0] add_ln46_6_fu_490_p2;
reg   [7:0] add_ln46_6_reg_814;
wire   [0:0] empty_36_fu_532_p2;
reg   [0:0] empty_36_reg_820;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_25_fu_118_p3;
wire   [0:0] trunc_ln46_fu_106_p1;
wire   [0:0] or_ln46_fu_126_p2;
wire   [0:0] tmp_23_fu_98_p3;
wire   [0:0] and_ln46_fu_132_p2;
wire   [7:0] trunc_ln_fu_88_p4;
wire   [7:0] zext_ln46_fu_138_p1;
wire   [5:0] tmp_s_fu_148_p4;
wire   [0:0] tmp_24_fu_110_p3;
wire   [0:0] tmp_26_fu_164_p3;
wire   [0:0] not_tmp_28_fu_172_p2;
wire   [0:0] icmp_ln46_fu_158_p2;
wire   [0:0] and_ln46_8_fu_178_p2;
wire   [0:0] tmp_30_fu_234_p3;
wire   [0:0] trunc_ln46_7_fu_222_p1;
wire   [0:0] or_ln46_14_fu_242_p2;
wire   [0:0] tmp_28_fu_214_p3;
wire   [0:0] and_ln46_7_fu_248_p2;
wire   [7:0] trunc_ln46_4_fu_204_p4;
wire   [7:0] zext_ln46_4_fu_254_p1;
wire   [5:0] tmp_22_fu_264_p4;
wire   [0:0] tmp_29_fu_226_p3;
wire   [0:0] tmp_31_fu_280_p3;
wire   [0:0] not_tmp_35_fu_288_p2;
wire   [0:0] icmp_ln46_4_fu_274_p2;
wire   [0:0] and_ln46_10_fu_294_p2;
wire   [0:0] tmp_35_fu_350_p3;
wire   [0:0] trunc_ln46_8_fu_338_p1;
wire   [0:0] or_ln46_17_fu_358_p2;
wire   [0:0] tmp_33_fu_330_p3;
wire   [0:0] and_ln46_9_fu_364_p2;
wire   [7:0] trunc_ln46_5_fu_320_p4;
wire   [7:0] zext_ln46_5_fu_370_p1;
wire   [5:0] tmp_36_fu_380_p4;
wire   [0:0] tmp_34_fu_342_p3;
wire   [0:0] tmp_37_fu_396_p3;
wire   [0:0] not_tmp_42_fu_404_p2;
wire   [0:0] icmp_ln46_5_fu_390_p2;
wire   [0:0] and_ln46_12_fu_410_p2;
wire   [0:0] tmp_41_fu_466_p3;
wire   [0:0] trunc_ln46_9_fu_454_p1;
wire   [0:0] or_ln46_20_fu_474_p2;
wire   [0:0] tmp_39_fu_446_p3;
wire   [0:0] and_ln46_11_fu_480_p2;
wire   [7:0] trunc_ln46_6_fu_436_p4;
wire   [7:0] zext_ln46_6_fu_486_p1;
wire   [5:0] tmp_42_fu_496_p4;
wire   [0:0] tmp_40_fu_458_p3;
wire   [0:0] tmp_43_fu_512_p3;
wire   [0:0] not_tmp_49_fu_520_p2;
wire   [0:0] icmp_ln46_6_fu_506_p2;
wire   [0:0] and_ln46_14_fu_526_p2;
wire   [0:0] xor_ln46_fu_542_p2;
wire   [0:0] or_ln46_12_fu_538_p2;
wire   [7:0] select_ln46_fu_552_p3;
wire   [0:0] or_ln46_13_fu_547_p2;
wire   [7:0] select_ln46_12_fu_558_p3;
wire   [7:0] select_ln46_13_fu_566_p3;
wire   [0:0] xor_ln46_4_fu_584_p2;
wire   [0:0] or_ln46_15_fu_580_p2;
wire   [7:0] select_ln46_14_fu_594_p3;
wire   [0:0] or_ln46_16_fu_589_p2;
wire   [7:0] select_ln46_15_fu_600_p3;
wire   [7:0] select_ln46_16_fu_608_p3;
wire   [0:0] xor_ln46_5_fu_626_p2;
wire   [0:0] or_ln46_18_fu_622_p2;
wire   [7:0] select_ln46_17_fu_636_p3;
wire   [0:0] or_ln46_19_fu_631_p2;
wire   [7:0] select_ln46_18_fu_642_p3;
wire   [7:0] select_ln46_19_fu_650_p3;
wire   [0:0] xor_ln46_6_fu_668_p2;
wire   [0:0] or_ln46_21_fu_664_p2;
wire   [7:0] select_ln46_20_fu_678_p3;
wire   [0:0] or_ln46_22_fu_673_p2;
wire   [7:0] select_ln46_21_fu_684_p3;
wire   [7:0] select_ln46_22_fu_692_p3;
wire   [7:0] res_0_0_fu_573_p3;
wire   [7:0] res_1_0_fu_615_p3;
wire   [7:0] res_2_0_fu_657_p3;
wire   [7:0] res_3_0_fu_699_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln46_4_reg_766 <= add_ln46_4_fu_258_p2;
        add_ln46_5_reg_790 <= add_ln46_5_fu_374_p2;
        add_ln46_6_reg_814 <= add_ln46_6_fu_490_p2;
        add_ln46_reg_742 <= add_ln46_fu_142_p2;
        empty_34_reg_772 <= empty_34_fu_300_p2;
        empty_35_reg_796 <= empty_35_fu_416_p2;
        empty_36_reg_820 <= empty_36_fu_532_p2;
        empty_reg_748 <= empty_fu_184_p2;
        icmp_ln45_4_reg_754 <= icmp_ln45_4_fu_190_p2;
        icmp_ln45_5_reg_778 <= icmp_ln45_5_fu_306_p2;
        icmp_ln45_6_reg_802 <= icmp_ln45_6_fu_422_p2;
        icmp_ln45_reg_730 <= icmp_ln45_fu_74_p2;
        tmp_27_reg_759 <= data_1_val[32'd15];
        tmp_32_reg_783 <= data_2_val[32'd15];
        tmp_38_reg_807 <= data_3_val[32'd15];
        tmp_reg_735 <= data_0_val[32'd15];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln46_4_fu_258_p2 = (trunc_ln46_4_fu_204_p4 + zext_ln46_4_fu_254_p1);

assign add_ln46_5_fu_374_p2 = (trunc_ln46_5_fu_320_p4 + zext_ln46_5_fu_370_p1);

assign add_ln46_6_fu_490_p2 = (trunc_ln46_6_fu_436_p4 + zext_ln46_6_fu_486_p1);

assign add_ln46_fu_142_p2 = (trunc_ln_fu_88_p4 + zext_ln46_fu_138_p1);

assign and_ln46_10_fu_294_p2 = (tmp_31_fu_280_p3 | not_tmp_35_fu_288_p2);

assign and_ln46_11_fu_480_p2 = (tmp_39_fu_446_p3 & or_ln46_20_fu_474_p2);

assign and_ln46_12_fu_410_p2 = (tmp_37_fu_396_p3 | not_tmp_42_fu_404_p2);

assign and_ln46_14_fu_526_p2 = (tmp_43_fu_512_p3 | not_tmp_49_fu_520_p2);

assign and_ln46_7_fu_248_p2 = (tmp_28_fu_214_p3 & or_ln46_14_fu_242_p2);

assign and_ln46_8_fu_178_p2 = (tmp_26_fu_164_p3 | not_tmp_28_fu_172_p2);

assign and_ln46_9_fu_364_p2 = (tmp_33_fu_330_p3 & or_ln46_17_fu_358_p2);

assign and_ln46_fu_132_p2 = (tmp_23_fu_98_p3 & or_ln46_fu_126_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = res_0_0_fu_573_p3;

assign ap_return_1 = res_1_0_fu_615_p3;

assign ap_return_2 = res_2_0_fu_657_p3;

assign ap_return_3 = res_3_0_fu_699_p3;

assign empty_34_fu_300_p2 = (icmp_ln46_4_fu_274_p2 & and_ln46_10_fu_294_p2);

assign empty_35_fu_416_p2 = (icmp_ln46_5_fu_390_p2 & and_ln46_12_fu_410_p2);

assign empty_36_fu_532_p2 = (icmp_ln46_6_fu_506_p2 & and_ln46_14_fu_526_p2);

assign empty_fu_184_p2 = (icmp_ln46_fu_158_p2 & and_ln46_8_fu_178_p2);

assign icmp_ln45_4_fu_190_p2 = (($signed(data_1_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_5_fu_306_p2 = (($signed(data_2_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_6_fu_422_p2 = (($signed(data_3_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_74_p2 = (($signed(data_0_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_274_p2 = ((tmp_22_fu_264_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_390_p2 = ((tmp_36_fu_380_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_506_p2 = ((tmp_42_fu_496_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_158_p2 = ((tmp_s_fu_148_p4 == 6'd0) ? 1'b1 : 1'b0);

assign not_tmp_28_fu_172_p2 = (tmp_24_fu_110_p3 ^ 1'd1);

assign not_tmp_35_fu_288_p2 = (tmp_29_fu_226_p3 ^ 1'd1);

assign not_tmp_42_fu_404_p2 = (tmp_34_fu_342_p3 ^ 1'd1);

assign not_tmp_49_fu_520_p2 = (tmp_40_fu_458_p3 ^ 1'd1);

assign or_ln46_12_fu_538_p2 = (tmp_reg_735 | empty_reg_748);

assign or_ln46_13_fu_547_p2 = (xor_ln46_fu_542_p2 | tmp_reg_735);

assign or_ln46_14_fu_242_p2 = (trunc_ln46_7_fu_222_p1 | tmp_30_fu_234_p3);

assign or_ln46_15_fu_580_p2 = (tmp_27_reg_759 | empty_34_reg_772);

assign or_ln46_16_fu_589_p2 = (xor_ln46_4_fu_584_p2 | tmp_27_reg_759);

assign or_ln46_17_fu_358_p2 = (trunc_ln46_8_fu_338_p1 | tmp_35_fu_350_p3);

assign or_ln46_18_fu_622_p2 = (tmp_32_reg_783 | empty_35_reg_796);

assign or_ln46_19_fu_631_p2 = (xor_ln46_5_fu_626_p2 | tmp_32_reg_783);

assign or_ln46_20_fu_474_p2 = (trunc_ln46_9_fu_454_p1 | tmp_41_fu_466_p3);

assign or_ln46_21_fu_664_p2 = (tmp_38_reg_807 | empty_36_reg_820);

assign or_ln46_22_fu_673_p2 = (xor_ln46_6_fu_668_p2 | tmp_38_reg_807);

assign or_ln46_fu_126_p2 = (trunc_ln46_fu_106_p1 | tmp_25_fu_118_p3);

assign res_0_0_fu_573_p3 = ((icmp_ln45_reg_730[0:0] == 1'b1) ? select_ln46_13_fu_566_p3 : 8'd0);

assign res_1_0_fu_615_p3 = ((icmp_ln45_4_reg_754[0:0] == 1'b1) ? select_ln46_16_fu_608_p3 : 8'd0);

assign res_2_0_fu_657_p3 = ((icmp_ln45_5_reg_778[0:0] == 1'b1) ? select_ln46_19_fu_650_p3 : 8'd0);

assign res_3_0_fu_699_p3 = ((icmp_ln45_6_reg_802[0:0] == 1'b1) ? select_ln46_22_fu_692_p3 : 8'd0);

assign select_ln46_12_fu_558_p3 = ((or_ln46_12_fu_538_p2[0:0] == 1'b1) ? select_ln46_fu_552_p3 : 8'd255);

assign select_ln46_13_fu_566_p3 = ((or_ln46_13_fu_547_p2[0:0] == 1'b1) ? select_ln46_12_fu_558_p3 : add_ln46_reg_742);

assign select_ln46_14_fu_594_p3 = ((tmp_27_reg_759[0:0] == 1'b1) ? 8'd0 : add_ln46_4_reg_766);

assign select_ln46_15_fu_600_p3 = ((or_ln46_15_fu_580_p2[0:0] == 1'b1) ? select_ln46_14_fu_594_p3 : 8'd255);

assign select_ln46_16_fu_608_p3 = ((or_ln46_16_fu_589_p2[0:0] == 1'b1) ? select_ln46_15_fu_600_p3 : add_ln46_4_reg_766);

assign select_ln46_17_fu_636_p3 = ((tmp_32_reg_783[0:0] == 1'b1) ? 8'd0 : add_ln46_5_reg_790);

assign select_ln46_18_fu_642_p3 = ((or_ln46_18_fu_622_p2[0:0] == 1'b1) ? select_ln46_17_fu_636_p3 : 8'd255);

assign select_ln46_19_fu_650_p3 = ((or_ln46_19_fu_631_p2[0:0] == 1'b1) ? select_ln46_18_fu_642_p3 : add_ln46_5_reg_790);

assign select_ln46_20_fu_678_p3 = ((tmp_38_reg_807[0:0] == 1'b1) ? 8'd0 : add_ln46_6_reg_814);

assign select_ln46_21_fu_684_p3 = ((or_ln46_21_fu_664_p2[0:0] == 1'b1) ? select_ln46_20_fu_678_p3 : 8'd255);

assign select_ln46_22_fu_692_p3 = ((or_ln46_22_fu_673_p2[0:0] == 1'b1) ? select_ln46_21_fu_684_p3 : add_ln46_6_reg_814);

assign select_ln46_fu_552_p3 = ((tmp_reg_735[0:0] == 1'b1) ? 8'd0 : add_ln46_reg_742);

assign tmp_22_fu_264_p4 = {{data_1_val[15:10]}};

assign tmp_23_fu_98_p3 = data_0_val[32'd1];

assign tmp_24_fu_110_p3 = data_0_val[32'd9];

assign tmp_25_fu_118_p3 = data_0_val[32'd2];

assign tmp_26_fu_164_p3 = add_ln46_fu_142_p2[32'd7];

assign tmp_28_fu_214_p3 = data_1_val[32'd1];

assign tmp_29_fu_226_p3 = data_1_val[32'd9];

assign tmp_30_fu_234_p3 = data_1_val[32'd2];

assign tmp_31_fu_280_p3 = add_ln46_4_fu_258_p2[32'd7];

assign tmp_33_fu_330_p3 = data_2_val[32'd1];

assign tmp_34_fu_342_p3 = data_2_val[32'd9];

assign tmp_35_fu_350_p3 = data_2_val[32'd2];

assign tmp_36_fu_380_p4 = {{data_2_val[15:10]}};

assign tmp_37_fu_396_p3 = add_ln46_5_fu_374_p2[32'd7];

assign tmp_39_fu_446_p3 = data_3_val[32'd1];

assign tmp_40_fu_458_p3 = data_3_val[32'd9];

assign tmp_41_fu_466_p3 = data_3_val[32'd2];

assign tmp_42_fu_496_p4 = {{data_3_val[15:10]}};

assign tmp_43_fu_512_p3 = add_ln46_6_fu_490_p2[32'd7];

assign tmp_s_fu_148_p4 = {{data_0_val[15:10]}};

assign trunc_ln46_4_fu_204_p4 = {{data_1_val[9:2]}};

assign trunc_ln46_5_fu_320_p4 = {{data_2_val[9:2]}};

assign trunc_ln46_6_fu_436_p4 = {{data_3_val[9:2]}};

assign trunc_ln46_7_fu_222_p1 = data_1_val[0:0];

assign trunc_ln46_8_fu_338_p1 = data_2_val[0:0];

assign trunc_ln46_9_fu_454_p1 = data_3_val[0:0];

assign trunc_ln46_fu_106_p1 = data_0_val[0:0];

assign trunc_ln_fu_88_p4 = {{data_0_val[9:2]}};

assign xor_ln46_4_fu_584_p2 = (empty_34_reg_772 ^ 1'd1);

assign xor_ln46_5_fu_626_p2 = (empty_35_reg_796 ^ 1'd1);

assign xor_ln46_6_fu_668_p2 = (empty_36_reg_820 ^ 1'd1);

assign xor_ln46_fu_542_p2 = (empty_reg_748 ^ 1'd1);

assign zext_ln46_4_fu_254_p1 = and_ln46_7_fu_248_p2;

assign zext_ln46_5_fu_370_p1 = and_ln46_9_fu_364_p2;

assign zext_ln46_6_fu_486_p1 = and_ln46_11_fu_480_p2;

assign zext_ln46_fu_138_p1 = and_ln46_fu_132_p2;

endmodule //myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s
