{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.717936",
   "Default View_TopLeft":"78,-377",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 3080 -y -410 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 3080 -y -380 -defaultsOSRD
preplace port port-id_opad_DataOut1 -pg 1 -lvl 0 -x -70 -y 130 -defaultsOSRD
preplace port port-id_opad_DataOut2 -pg 1 -lvl 0 -x -70 -y 160 -defaultsOSRD
preplace port port-id_opad_deltaT -pg 1 -lvl 0 -x -70 -y 190 -defaultsOSRD
preplace port port-id_opad2_DataOut1 -pg 1 -lvl 0 -x -70 -y 220 -defaultsOSRD
preplace port port-id_opad2_DataOut2 -pg 1 -lvl 0 -x -70 -y 250 -defaultsOSRD
preplace port port-id_opad2_deltaT -pg 1 -lvl 0 -x -70 -y 380 -defaultsOSRD
preplace port port-id_opad_Ext_POR -pg 1 -lvl 7 -x 3080 -y -210 -defaultsOSRD
preplace port port-id_opad_CLKin -pg 1 -lvl 7 -x 3080 -y -180 -defaultsOSRD
preplace port port-id_opad_CLKin2 -pg 1 -lvl 7 -x 3080 -y -150 -defaultsOSRD
preplace port port-id_opad_DataIn -pg 1 -lvl 7 -x 3080 -y -120 -defaultsOSRD
preplace port port-id_opad_control -pg 1 -lvl 7 -x 3080 -y -90 -defaultsOSRD
preplace port port-id_opad_loadData -pg 1 -lvl 7 -x 3080 -y -60 -defaultsOSRD
preplace port port-id_opad_selDefData -pg 1 -lvl 7 -x 3080 -y -30 -defaultsOSRD
preplace port port-id_opad_serialOutCnt -pg 1 -lvl 7 -x 3080 -y 0 -defaultsOSRD
preplace port port-id_opad_startup -pg 1 -lvl 7 -x 3080 -y 30 -defaultsOSRD
preplace port port-id_opad_cal_control -pg 1 -lvl 7 -x 3080 -y 60 -defaultsOSRD
preplace port port-id_opad_RST_EXT -pg 1 -lvl 7 -x 3080 -y 90 -defaultsOSRD
preplace port port-id_opad_CLK -pg 1 -lvl 7 -x 3080 -y 120 -defaultsOSRD
preplace port port-id_opad2_CLKin -pg 1 -lvl 7 -x 3080 -y 150 -defaultsOSRD
preplace port port-id_opad2_CLKin2 -pg 1 -lvl 7 -x 3080 -y 180 -defaultsOSRD
preplace port port-id_opad2_DataIn -pg 1 -lvl 7 -x 3080 -y 210 -defaultsOSRD
preplace port port-id_opad2_control -pg 1 -lvl 7 -x 3080 -y 240 -defaultsOSRD
preplace port port-id_opad2_loadData -pg 1 -lvl 7 -x 3080 -y 270 -defaultsOSRD
preplace port port-id_opad2_selDefData -pg 1 -lvl 7 -x 3080 -y 300 -defaultsOSRD
preplace port port-id_opad2_serialOutCnt -pg 1 -lvl 7 -x 3080 -y 330 -defaultsOSRD
preplace port port-id_opad2_startup -pg 1 -lvl 7 -x 3080 -y 420 -defaultsOSRD
preplace port port-id_opad2_cal_control -pg 1 -lvl 7 -x 3080 -y 450 -defaultsOSRD
preplace port port-id_opad2_RST_EXT -pg 1 -lvl 7 -x 3080 -y 390 -defaultsOSRD
preplace port port-id_opad2_CLK -pg 1 -lvl 7 -x 3080 -y 360 -defaultsOSRD
preplace port port-id_SDI -pg 1 -lvl 7 -x 3080 -y 730 -defaultsOSRD
preplace port port-id_SCK -pg 1 -lvl 7 -x 3080 -y 690 -defaultsOSRD
preplace port port-id_bLDAC -pg 1 -lvl 7 -x 3080 -y 620 -defaultsOSRD
preplace portBus SHDN -pg 1 -lvl 7 -x 3080 -y 510 -defaultsOSRD
preplace portBus Q -pg 1 -lvl 0 -x -70 -y 770 -defaultsOSRD
preplace portBus bCS -pg 1 -lvl 7 -x 3080 -y 650 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 470 -y -300 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 470 -y -560 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 1090 -y 240 -defaultsOSRD
preplace inst AxiLiteSlaveSimple_0 -pg 1 -lvl 3 -x 1470 -y 260 -defaultsOSRD
preplace inst TransactRegiMap_0 -pg 1 -lvl 5 -x 2130 -y 290 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 1 -x 470 -y 80 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 2 -x 1090 -y -200 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 470 -y 680 -defaultsOSRD
preplace inst qpix_reg_rtl_0 -pg 1 -lvl 6 -x 2700 -y 160 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 1 -x 470 -y 550 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 2 -x 1090 -y 890 -defaultsOSRD
preplace inst qpix_carrier_data_ct_0 -pg 1 -lvl 2 -x 1090 -y 650 -defaultsOSRD
preplace inst qpix_carrier_fifo_ct_0 -pg 1 -lvl 1 -x 470 -y 970 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 470 -y 790 -defaultsOSRD
preplace inst spi_interface_ctrl_0 -pg 1 -lvl 5 -x 2130 -y 690 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 4 -x 1720 -y 690 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -x 1720 -y 810 -defaultsOSRD
preplace netloc AxiLiteSlaveSimple_0_addr 1 3 2 N 230 1850
preplace netloc AxiLiteSlaveSimple_0_req 1 3 2 N 270 1830
preplace netloc AxiLiteSlaveSimple_0_wdata 1 3 2 N 250 1840
preplace netloc AxiLiteSlaveSimple_0_wen 1 3 2 N 290 1820
preplace netloc Q_0_1 1 0 2 -50J 460 740J
preplace netloc S00_ARESETN_1 1 0 3 220 -110 920 380 1320
preplace netloc TransactRegiMap_0_DAC_reg1 1 3 3 1620 880 NJ 880 2330
preplace netloc TransactRegiMap_0_DAC_reg2 1 3 3 1610 890 NJ 890 2300
preplace netloc TransactRegiMap_0_PacketLength 1 0 6 220 1090 NJ 1090 NJ 1090 NJ 1090 N 1090 2350
preplace netloc TransactRegiMap_0_QpixMask 1 1 5 910 540 NJ 540 NJ 540 N 540 2310
preplace netloc TransactRegiMap_0_SHDN 1 5 2 2360J 510 NJ
preplace netloc TransactRegiMap_0_ack 1 2 4 1340 550 NJ 550 N 550 2290
preplace netloc TransactRegiMap_0_load_DAC1 1 3 3 1610 560 NJ 560 2340
preplace netloc TransactRegiMap_0_load_DAC2 1 3 3 1620 570 NJ 570 2320
preplace netloc TransactRegiMap_0_rdata 1 2 4 1330 530 NJ 530 N 530 2280
preplace netloc TransactRegiMap_0_reg_0 1 5 1 2460 110n
preplace netloc TransactRegiMap_0_reg_1 1 5 1 2450 130n
preplace netloc TransactRegiMap_0_reg_2 1 5 1 2440 150n
preplace netloc TransactRegiMap_0_reg_3 1 5 1 2430 170n
preplace netloc TransactRegiMap_0_reg_4 1 5 1 2420 190n
preplace netloc TransactRegiMap_0_reg_5 1 5 1 2410 210n
preplace netloc TransactRegiMap_0_reg_6 1 5 1 2400 230n
preplace netloc TransactRegiMap_0_reg_7 1 5 1 2390 250n
preplace netloc TransactRegiMap_0_reg_8 1 5 1 2380 270n
preplace netloc TransactRegiMap_0_reg_9 1 5 1 2370 290n
preplace netloc axi_dma_0_s2mm_introut 1 0 2 210 -50 710
preplace netloc fifo_generator_0_dout 1 0 2 230 860 730J
preplace netloc fifo_generator_0_empty 1 0 2 240 1080 890
preplace netloc fifo_generator_0_valid 1 0 3 200 1100 NJ 1100 1250
preplace netloc opad2_DataOut1_0_1 1 0 6 -30J -80 NJ -80 NJ -80 NJ -80 1980 -20 2530J
preplace netloc opad2_DataOut2_0_1 1 0 6 -10J -70 NJ -70 NJ -70 NJ -70 1970 -10 2470J
preplace netloc opad2_deltaT_0_1 1 0 6 0J -60 NJ -60 NJ -60 NJ -60 1960 0 2500J
preplace netloc opad_DataOut1_0_1 1 0 6 -20J -30 740J -20 NJ -20 NJ -20 1940 30 NJ
preplace netloc opad_DataOut2_0_1 1 0 6 -40J -90 860J -10 NJ -10 NJ -10 1840 40 2520J
preplace netloc opad_deltaT_0_1 1 0 6 -50J -100 870J 0 NJ 0 NJ 0 1830 50 2510J
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 840 -30 N -30 N -30 1950 20 2490
preplace netloc processing_system7_0_FCLK_CLK1 1 0 6 200 -130 880J 390 1310J 360 NJ 360 1930 10 2480
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 240 -660 710J
preplace netloc qpix_carrier_data_ct_0_qpixCtrlOut 1 1 2 920 550 1250
preplace netloc qpix_carrier_data_ct_0_qpixCtrlOutValid 1 1 2 930 560 1260
preplace netloc qpix_carrier_fifo_ct_0_qpix_fifo_ren 1 1 1 710 920n
preplace netloc qpix_reg_rtl_0_opad2_CLK 1 6 1 2880 360n
preplace netloc qpix_reg_rtl_0_opad2_CLKin 1 6 1 2990 150n
preplace netloc qpix_reg_rtl_0_opad2_CLKin2 1 6 1 3000 180n
preplace netloc qpix_reg_rtl_0_opad2_DataIn 1 6 1 3010 210n
preplace netloc qpix_reg_rtl_0_opad2_RST_EXT 1 6 1 2900 370n
preplace netloc qpix_reg_rtl_0_opad2_cal_control 1 6 1 2870 350n
preplace netloc qpix_reg_rtl_0_opad2_control 1 6 1 2870 240n
preplace netloc qpix_reg_rtl_0_opad2_loadData 1 6 1 N 270
preplace netloc qpix_reg_rtl_0_opad2_selDefData 1 6 1 3010 290n
preplace netloc qpix_reg_rtl_0_opad2_serialOutCnt 1 6 1 3010 310n
preplace netloc qpix_reg_rtl_0_opad2_startup 1 6 1 2970 330n
preplace netloc qpix_reg_rtl_0_opad_CLK 1 6 1 2980 120n
preplace netloc qpix_reg_rtl_0_opad_CLKin 1 6 1 2880 -180n
preplace netloc qpix_reg_rtl_0_opad_CLKin2 1 6 1 2890 -150n
preplace netloc qpix_reg_rtl_0_opad_DataIn 1 6 1 2900 -120n
preplace netloc qpix_reg_rtl_0_opad_Ext_POR 1 6 1 2870 -210n
preplace netloc qpix_reg_rtl_0_opad_RST_EXT 1 6 1 2970 90n
preplace netloc qpix_reg_rtl_0_opad_cal_control 1 6 1 2960 60n
preplace netloc qpix_reg_rtl_0_opad_control 1 6 1 2910 -90n
preplace netloc qpix_reg_rtl_0_opad_loadData 1 6 1 2920 -60n
preplace netloc qpix_reg_rtl_0_opad_selDefData 1 6 1 2930 -30n
preplace netloc qpix_reg_rtl_0_opad_serialOutCnt 1 6 1 2940 0n
preplace netloc qpix_reg_rtl_0_opad_startup 1 6 1 2950 30n
preplace netloc spi_interface_ctrl_0_SCK 1 5 2 2530J 690 NJ
preplace netloc spi_interface_ctrl_0_SDI 1 5 2 NJ 720 3010J
preplace netloc spi_interface_ctrl_0_bCS 1 5 2 2530J 650 NJ
preplace netloc spi_interface_ctrl_0_bLDAC 1 5 2 2490J 620 NJ
preplace netloc xlconcat_0_dout 1 0 2 230 -120 730
preplace netloc xlconcat_1_dout 1 4 1 1910 690n
preplace netloc xlconcat_2_dout 1 4 1 1820 720n
preplace netloc xlconstant_0_dout 1 0 5 210 850 900 740 1280 620 N 620 1820
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 1 850 -260n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1260 220n
preplace netloc axi_interconnect_0_M01_AXI 1 0 3 240 -40 NJ -40 1250
preplace netloc axi_mem_intercon_M00_AXI 1 0 3 240 -140 730J -320 1250
preplace netloc axis_data_fifo_0_M_AXIS 1 0 2 230 -20 700
preplace netloc processing_system7_0_DDR 1 1 6 750 -410 NJ -410 N -410 N -410 N -410 N
preplace netloc processing_system7_0_FIXED_IO 1 1 6 N -380 NJ -380 N -380 N -380 N -380 N
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 720 -320n
preplace netloc qpix_carrier_fifo_ct_0_S_AXI_0 1 0 2 240 470 720
levelinfo -pg 1 -70 470 1090 1470 1720 2130 2700 3080
pagesize -pg 1 -db -bbox -sgen -240 -1000 3260 1350
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
