============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:14:35 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1280            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1380          100     
                                              
             Setup:-     155                  
       Uncertainty:-      50                  
     Required Time:=    1175                  
      Launch Clock:-     100                  
         Data Path:-    1074                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg/CK -       -     R     (arrival)     11    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg/Q  -       CK->Q R     DFFRHQX4       5 14.4   101   299     399    (-,-) 
  g5450/Y                                                     -       A->Y  F     INVX2          1  4.3    79    94     493    (-,-) 
  g5440__9315/Y                                               -       A->Y  R     NOR2X4         2  7.0   110   108     601    (-,-) 
  g5430__5122/Y                                               -       A->Y  F     NOR2X6         2  8.1    69    92     694    (-,-) 
  g5408/Y                                                     -       A->Y  R     CLKINVX6       3 10.0    52    58     751    (-,-) 
  g5398__7098/Y                                               -       A->Y  R     CLKXOR2X1      1  3.1    82   201     952    (-,-) 
  g5384__6783/Y                                               -       B->Y  R     MX2X1          1  3.2    85   222    1174    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg/D  <<<     -     R     DFFRHQX4       1    -     -     0    1174    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------

