
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016422                       # Number of seconds simulated
sim_ticks                                 16422225000                       # Number of ticks simulated
final_tick                                16422225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192921                       # Simulator instruction rate (inst/s)
host_op_rate                                   224834                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              631331442                       # Simulator tick rate (ticks/s)
host_mem_usage                                4502672                       # Number of bytes of host memory used
host_seconds                                    26.01                       # Real time elapsed on the host
sim_insts                                     5018259                       # Number of instructions simulated
sim_ops                                       5848386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.clk_domain.clock                2500                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0      1371264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1371264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0      1290496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1290496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0        10713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0        10082                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10082                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0     83500500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              83500500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0     78582287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78582287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0    162082787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            162082787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.memReq                         20795                       # Total number of memory requests
system.mem_ctrls.memRead                        10713                       # Number of memory reads
system.mem_ctrls.memWrite                       10082                       # Number of memory writes
system.mem_ctrls.memRefresh                    102841                       # Number of memory refreshes
system.mem_ctrls.memWaitCycles                 125783                       # Delay stalled at the head of the bank queue
system.mem_ctrls.memInputQ                      11783                       # Delay in the input queue
system.mem_ctrls.memBankQ                       33080                       # Delay behind the head of the bank queue
system.mem_ctrls.totalStalls                   170646                       # Total number of stall cycles
system.mem_ctrls.stallsPerReq                8.206107                       # Expected number of stall cycles per request
system.mem_ctrls.memBankBusy                    93868                       # memory stalls due to busy bank
system.mem_ctrls.memBusBusy                     12121                       # memory stalls due to busy bus
system.mem_ctrls.memReadWriteBusy                2374                       # memory stalls due to read write turnaround
system.mem_ctrls.memDataBusBusy                  1601                       # memory stalls due to read read turnaround
system.mem_ctrls.memArbWait                      8568                       # memory stalls due to arbitration
system.mem_ctrls.memNotOld                       7251                       # memory stalls due to anti starvation
system.mem_ctrls.memBankCount            |         543      2.61%      2.61% |         125      0.60%      3.21% |         156      0.75%      3.96% |         617      2.97%      6.93% |         174      0.84%      7.77% |         138      0.66%      8.43% |         167      0.80%      9.23% |         186      0.89%     10.13% |         181      0.87%     11.00% |         189      0.91%     11.91% |        2040      9.81%     21.72% |       11426     54.95%     76.66% |         205      0.99%     77.65% |         240      1.15%     78.80% |         472      2.27%     81.07% |         201      0.97%     82.04% |         188      0.90%     82.94% |         178      0.86%     83.80% |         552      2.65%     86.45% |         419      2.01%     88.47% |         156      0.75%     89.22% |         154      0.74%     89.96% |         164      0.79%     90.75% |         154      0.74%     91.49% |         156      0.75%     92.24% |         165      0.79%     93.03% |         341      1.64%     94.67% |         140      0.67%     95.35% |         539      2.59%     97.94% |         144      0.69%     98.63% |         147      0.71%     99.34% |         138      0.66%    100.00% # Number of accesses per bank
system.mem_ctrls.memBankCount::total            20795                       # Number of accesses per bank
system.ruby_clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.bytes_read::cpu.inst     23038860                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu.data      4857864                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.ce         73052                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.data        35456                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.data        34816                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total       28111440                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu.inst     23038860                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores0.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores1.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores2.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores3.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total     23040108                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu.data      3503552                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.ce        73052                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores0.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores1.data         8576                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores2.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores3.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      3610524                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu.inst      5759715                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu.data      1051300                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.ce            577                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.data          421                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.data          416                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total         6813337                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu.data       907772                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.ce           576                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores0.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores1.data          226                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores2.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores3.data          224                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total         909230                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu.inst     1402907341                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu.data      295810342                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.ce          4448362                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.data      2135642                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.inst        18999                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.data      2159025                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.inst        18999                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.data      2135642                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.inst        18999                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.data      2120054                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.inst        18999                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        1711792403                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu.inst   1402907341                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores0.inst        18999                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores1.inst        18999                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores2.inst        18999                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores3.inst        18999                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   1402983335                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu.data     213342102                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.ce         4448362                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores0.data       514425                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores1.data       522219                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores2.data       514425                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores3.data       514425                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        219855957                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.inst    1402907341                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.data     509152444                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.ce         8896724                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.data      2650067                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.inst        18999                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.data      2681244                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.inst        18999                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.data      2650067                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.inst        18999                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.data      2634479                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.inst        18999                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       1931648361                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                         32844450                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      1                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    1                       # number of work items this cpu completed
system.cpu.committedInsts                     5018259                       # Number of instructions committed
system.cpu.committedOps                       5848386                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               5001059                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  59924                       # Number of float alu accesses
system.cpu.num_func_calls                      195244                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       760805                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      5001059                       # number of integer instructions
system.cpu.num_fp_insts                         59924                       # number of float instructions
system.cpu.num_int_register_reads             8778481                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3379229                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                67560                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               47255                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             20756411                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2988573                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2038136                       # number of memory refs
system.cpu.num_load_insts                     1058359                       # Number of load instructions
system.cpu.num_store_insts                     979777                       # Number of store instructions
system.cpu.num_idle_cycles               41030.001998                       # Number of idle cycles
system.cpu.num_busy_cycles               32803419.998002                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.998751                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.001249                       # Percentage of idle cycles
system.cpu.Branches                           1037599                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3822442     64.46%     64.46% # Class of executed instruction
system.cpu.op_class::IntMult                    35530      0.60%     65.06% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                 412      0.01%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  83      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                6964      0.12%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  18      0.00%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc              21749      0.37%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               4747      0.08%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc             140      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::MemRead                  1058359     17.85%     83.48% # Class of executed instruction
system.cpu.op_class::MemWrite                  979777     16.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5930221                       # Class of executed instruction
system.gpu.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.gpu.clk_domain.clock                      1429                       # Clock period in ticks
system.gpu.dram_wrapper.clk_domain.clock          541                       # Clock period in ticks
system.gpu.icnt_wrapper.clk_domain.clock         2858                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  22907                       # delay histogram for all message
system.ruby.delayHist::mean                  0.713974                       # delay histogram for all message
system.ruby.delayHist::stdev                 4.349604                       # delay histogram for all message
system.ruby.delayHist                    |       22444     97.98%     97.98% |         374      1.63%     99.61% |          65      0.28%     99.90% |          10      0.04%     99.94% |           7      0.03%     99.97% |           5      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    22907                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size            8                      
system.ruby.outstanding_req_hist::max_bucket           79                      
system.ruby.outstanding_req_hist::samples      7722568                      
system.ruby.outstanding_req_hist::mean       1.010789                      
system.ruby.outstanding_req_hist::gmean      1.001312                      
system.ruby.outstanding_req_hist::stdev      0.723340                      
system.ruby.outstanding_req_hist         |     7720695     99.98%     99.98% |         219      0.00%     99.98% |         228      0.00%     99.98% |         326      0.00%     99.99% |         181      0.00%     99.99% |          36      0.00%     99.99% |          35      0.00%     99.99% |          52      0.00%     99.99% |         796      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       7722568                      
system.ruby.latency_hist::bucket_size             256                      
system.ruby.latency_hist::max_bucket             2559                      
system.ruby.latency_hist::samples             7722567                      
system.ruby.latency_hist::mean               3.477377                      
system.ruby.latency_hist::gmean              3.019290                      
system.ruby.latency_hist::stdev             18.624779                      
system.ruby.latency_hist                 |     7721077     99.98%     99.98% |         201      0.00%     99.98% |         150      0.00%     99.99% |         182      0.00%     99.99% |         255      0.00%     99.99% |         346      0.00%    100.00% |         294      0.00%    100.00% |          56      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               7722567                      
system.ruby.hit_latency_hist::bucket_size            1                      
system.ruby.hit_latency_hist::max_bucket            9                      
system.ruby.hit_latency_hist::samples         7710798                      
system.ruby.hit_latency_hist::mean           2.999572                      
system.ruby.hit_latency_hist::gmean          2.999295                      
system.ruby.hit_latency_hist::stdev          0.029245                      
system.ruby.hit_latency_hist             |           0      0.00%      0.00% |        1649      0.02%      0.02% |           0      0.00%      0.02% |     7709149     99.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           7710798                      
system.ruby.miss_latency_hist::bucket_size          256                      
system.ruby.miss_latency_hist::max_bucket         2559                      
system.ruby.miss_latency_hist::samples          11769                      
system.ruby.miss_latency_hist::mean        316.524768                      
system.ruby.miss_latency_hist::gmean       234.669736                      
system.ruby.miss_latency_hist::stdev       359.831923                      
system.ruby.miss_latency_hist            |       10279     87.34%     87.34% |         201      1.71%     89.05% |         150      1.27%     90.32% |         182      1.55%     91.87% |         255      2.17%     94.04% |         346      2.94%     96.98% |         294      2.50%     99.47% |          56      0.48%     99.95% |           6      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total            11769                      
system.ruby.L1Cache.incomplete_times             1056                      
system.ruby.Directory.incomplete_times          10712                      
system.gpu.shader_mmu.pagewalkers00.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers00.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers00.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers00.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers00.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers00.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers00.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers00.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers00.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers00.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers00.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers00.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers00.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers00.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers00.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers00.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers00.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers00.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers00.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers01.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers01.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers01.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers01.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers01.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers01.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers01.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers01.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers01.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers01.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers01.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers01.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers01.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers01.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers01.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers01.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers01.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers01.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers01.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers02.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers02.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers02.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers02.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers02.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers02.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers02.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers02.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers02.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers02.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers02.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers02.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers02.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers02.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers02.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers02.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers02.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers02.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers02.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers03.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers03.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers03.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers03.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers03.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers03.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers03.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers03.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers03.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers03.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers03.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers03.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers03.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers03.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers03.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers03.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers03.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers03.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers03.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers04.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers04.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers04.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers04.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers04.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers04.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers04.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers04.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers04.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers04.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers04.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers04.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers04.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers04.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers04.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers04.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers04.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers04.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers04.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers05.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers05.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers05.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers05.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers05.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers05.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers05.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers05.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers05.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers05.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers05.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers05.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers05.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers05.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers05.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers05.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers05.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers05.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers05.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers06.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers06.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers06.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers06.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers06.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers06.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers06.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers06.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers06.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers06.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers06.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers06.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers06.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers06.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers06.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers06.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers06.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers06.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers06.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers07.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers07.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers07.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers07.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers07.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers07.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers07.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers07.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers07.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers07.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers07.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers07.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers07.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers07.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers07.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers07.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers07.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers07.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers07.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers08.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers08.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers08.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers08.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers08.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers08.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers08.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers08.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers08.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers08.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers08.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers08.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers08.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers08.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers08.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers08.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers08.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers08.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers08.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers09.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers09.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers09.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers09.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers09.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers09.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers09.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers09.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers09.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers09.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers09.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers09.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers09.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers09.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers09.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers09.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers09.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers09.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers09.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers10.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers10.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers10.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers10.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers10.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers10.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers10.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers10.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers10.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers10.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers10.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers10.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers10.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers10.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers10.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers10.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers10.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers10.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers10.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers11.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers11.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers11.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers11.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers11.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers11.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers11.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers11.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers11.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers11.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers11.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers11.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers11.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers11.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers11.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers11.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers11.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers11.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers11.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers12.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers12.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers12.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers12.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers12.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers12.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers12.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers12.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers12.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers12.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers12.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers12.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers12.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers12.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers12.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers12.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers12.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers12.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers12.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers13.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers13.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers13.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers13.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers13.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers13.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers13.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers13.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers13.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers13.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers13.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers13.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers13.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers13.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers13.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers13.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers13.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers13.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers13.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers14.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers14.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers14.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers14.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers14.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers14.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers14.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers14.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers14.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers14.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers14.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers14.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers14.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers14.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers14.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers14.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers14.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers14.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers14.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers15.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers15.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers15.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers15.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers15.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers15.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers15.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers15.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers15.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers15.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers15.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers15.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers15.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers15.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers15.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers15.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers15.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers15.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers15.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers16.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers16.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers16.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers16.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers16.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers16.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers16.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers16.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers16.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers16.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers16.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers16.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers16.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers16.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers16.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers16.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers16.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers16.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers16.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers17.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers17.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers17.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers17.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers17.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers17.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers17.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers17.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers17.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers17.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers17.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers17.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers17.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers17.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers17.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers17.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers17.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers17.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers17.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers18.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers18.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers18.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers18.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers18.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers18.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers18.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers18.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers18.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers18.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers18.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers18.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers18.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers18.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers18.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers18.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers18.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers18.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers18.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers19.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers19.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers19.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers19.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers19.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers19.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers19.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers19.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers19.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers19.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers19.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers19.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers19.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers19.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers19.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers19.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers19.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers19.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers19.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers20.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers20.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers20.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers20.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers20.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers20.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers20.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers20.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers20.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers20.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers20.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers20.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers20.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers20.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers20.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers20.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers20.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers20.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers20.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers21.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers21.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers21.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers21.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers21.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers21.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers21.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers21.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers21.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers21.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers21.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers21.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers21.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers21.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers21.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers21.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers21.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers21.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers21.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers22.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers22.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers22.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers22.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers22.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers22.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers22.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers22.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers22.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers22.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers22.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers22.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers22.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers22.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers22.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers22.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers22.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers22.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers22.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers23.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers23.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers23.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers23.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers23.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers23.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers23.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers23.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers23.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers23.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers23.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers23.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers23.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers23.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers23.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers23.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers23.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers23.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers23.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers24.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers24.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers24.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers24.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers24.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers24.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers24.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers24.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers24.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers24.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers24.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers24.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers24.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers24.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers24.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers24.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers24.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers24.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers24.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers25.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers25.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers25.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers25.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers25.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers25.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers25.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers25.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers25.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers25.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers25.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers25.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers25.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers25.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers25.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers25.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers25.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers25.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers25.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers26.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers26.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers26.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers26.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers26.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers26.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers26.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers26.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers26.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers26.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers26.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers26.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers26.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers26.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers26.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers26.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers26.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers26.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers26.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers27.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers27.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers27.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers27.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers27.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers27.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers27.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers27.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers27.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers27.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers27.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers27.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers27.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers27.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers27.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers27.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers27.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers27.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers27.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers28.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers28.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers28.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers28.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers28.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers28.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers28.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers28.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers28.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers28.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers28.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers28.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers28.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers28.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers28.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers28.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers28.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers28.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers28.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers29.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers29.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers29.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers29.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers29.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers29.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers29.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers29.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers29.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers29.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers29.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers29.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers29.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers29.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers29.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers29.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers29.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers29.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers29.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers30.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers30.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers30.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers30.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers30.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers30.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers30.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers30.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers30.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers30.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers30.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers30.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers30.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers30.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers30.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers30.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers30.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers30.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers30.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers31.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers31.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers31.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers31.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers31.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers31.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers31.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers31.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers31.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers31.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers31.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers31.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers31.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers31.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers31.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers31.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers31.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers31.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers31.accesses            0                       # DTB accesses
system.gpu.shader_mmu.numPagefaults                 0                       # Number of Pagefaults
system.gpu.shader_mmu.numPagewalks                190                       # Number of Pagewalks
system.gpu.shader_mmu.totalRequests               190                       # Total number of requests
system.gpu.shader_mmu.retryFailures                 0                       # Times the retry walk after a pagefault failed
system.gpu.shader_mmu.l2hits                        0                       # Hits in the shared L2
system.gpu.shader_mmu.prefetchHits                  0                       # Number of prefetch hits
system.gpu.shader_mmu.numPrefetches                 0                       # Number of prefetchs
system.gpu.shader_mmu.prefetchFaults                0                       # Number of faults caused by prefetches
system.gpu.shader_mmu.pagefaultLatency::samples            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::mean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::gmean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::stdev          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::0            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::1            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::2            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::3            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::4            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::5            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::6            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::7            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::8            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::9            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::10            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::11            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::12            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::13            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::14            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::15            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::16            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::17            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::18            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::19            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::20            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::21            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::22            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::23            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::24            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::25            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::26            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::27            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::28            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::29            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::30            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::31            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::total            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.concurrentWalks::samples          190                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::mean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::gmean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::stdev            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::0          190    100.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::1            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::2            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::3            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::4            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::5            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::6            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::7            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::8            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::9            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::10            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::11            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::12            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::13            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::14            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::15            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::total          190                       # Number of outstanding walks
system.gpu.shader_mmu.pagewalkLatency::samples          190                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::mean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::gmean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::stdev            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::0          190    100.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::1            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::2            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::3            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::4            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::5            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::6            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::7            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::8            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::9            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::10            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::11            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::12            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::13            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::14            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::15            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::16            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::17            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::18            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::19            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::20            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::21            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::22            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::23            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::24            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::25            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::26            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::27            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::28            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::29            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::30            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::31            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::total          190                       # Latency to complete the pagewalk
system.gpu.kernels_started                          2                       # Number of kernels started
system.gpu.kernels_completed                        2                       # Number of kernels completed
system.gpu.ce.device_dtb.hits                       0                       # Number of hits in this TLB
system.gpu.ce.device_dtb.misses                     0                       # Number of misses in this TLB
system.gpu.ce.device_dtb.hitRate                  nan                       # Hit rate for this TLB
system.gpu.ce.host_dtb.hits                       388                       # Number of hits in this TLB
system.gpu.ce.host_dtb.misses                     190                       # Number of misses in this TLB
system.gpu.ce.host_dtb.hitRate               0.671280                       # Hit rate for this TLB
system.gpu.shader_cores0.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores0.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores0.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores0.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores0.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores0.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores0.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores0.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores0.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores0.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores0.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores0.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores0.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores0.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores0.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores0.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores0.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores0.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores0.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores0.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.activeCycles            7328                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores0.notStalledCycles         4748                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores0.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores0.instPerCycle       24.908297                       # Instruction instances per cycle
system.gpu.shader_cores0.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores0.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores0.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores0.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores0.lsq.warpInstBufActive::samples      9045570                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::mean    11.874724                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::stdev    12.608654                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::0      3073779     33.98%     33.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::1       914560     10.11%     44.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::2       277226      3.06%     47.16% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::3        87169      0.96%     48.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::4       107175      1.18%     49.30% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::5        98601      1.09%     50.39% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::6       127181      1.41%     51.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::7        44299      0.49%     52.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::8       140042      1.55%     53.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::9        78595      0.87%     54.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::10        82882      0.92%     55.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::11        78595      0.87%     56.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::12        84311      0.93%     57.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::13        54302      0.60%     58.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::14        60018      0.66%     58.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::15        97172      1.07%     59.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::16        88598      0.98%     60.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::17       130039      1.44%     62.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::18       108604      1.20%     63.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::19       110033      1.22%     64.60% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::20        91456      1.01%     65.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::21        78595      0.87%     66.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::22       184341      2.04%     68.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::23       100030      1.11%     69.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::24       127181      1.41%     71.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::25       142900      1.58%     72.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::26       210063      2.32%     74.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::27       255791      2.83%     77.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::28       434416      4.80%     82.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::29       708784      7.84%     90.39% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::30       357250      3.95%     94.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::31       157190      1.74%     96.08% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::32       354392      3.92%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::total      9045570                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.cacheAccesses     0.002983                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores0.lsq.writebackBlockedCycles           66                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores0.lsq.mshrHitQueued          220                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores0.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores0.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::mean   246.031250                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::gmean   106.989092                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::stdev   246.434694                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::0-63          112     38.89%     38.89% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::64-127           35     12.15%     51.04% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::128-191           10      3.47%     54.51% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::192-255            8      2.78%     57.29% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::256-319           21      7.29%     64.58% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::320-383           14      4.86%     69.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::384-447           17      5.90%     75.35% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::448-511           12      4.17%     79.51% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::512-575           10      3.47%     82.99% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::576-639           12      4.17%     87.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::640-703           33     11.46%     98.61% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::704-767            4      1.39%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::mean    25.166667                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::gmean    21.227868                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::stdev    16.633300                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::8-15           51     53.12%     53.12% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::16-23            4      4.17%     57.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::24-31           24     25.00%     82.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::32-39            1      1.04%     83.33% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::40-47            1      1.04%     84.37% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::48-55            3      3.12%     87.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::56-63           10     10.42%     97.92% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::64-71            1      1.04%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::72-79            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::mean     7.398438                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::gmean     6.822653                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::stdev     4.223816                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::0-1            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::2-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::4-5            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::6-7          223     87.11%     87.11% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::8-9            2      0.78%     87.89% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::10-11            0      0.00%     87.89% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::12-13            9      3.52%     91.41% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::14-15           13      5.08%     96.48% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::16-17            2      0.78%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::18-19            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::20-21            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::22-23            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::24-25            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::26-27            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::28-29            5      1.95%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::30-31            2      0.78%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores1.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores1.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores1.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores1.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores1.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores1.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores1.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores1.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores1.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores1.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores1.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores1.global_loads            8336                       # Number of loads from global space
system.gpu.shader_cores1.global_stores           2144                       # Number of stores to global space
system.gpu.shader_cores1.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores1.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores1.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores1.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores1.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores1.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::1        130432                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::2          2080                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::3         19376                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::5         24880                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.activeCycles            7076                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores1.notStalledCycles         4691                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores1.instInstances         182912                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores1.instPerCycle       25.849633                       # Instruction instances per cycle
system.gpu.shader_cores1.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores1.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores1.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores1.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores1.lsq.warpInstBufActive::samples      8691178                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::mean    10.858270                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::stdev    11.651592                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::0      2793695     32.14%     32.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::1      1057460     12.17%     44.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::2       294374      3.39%     47.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::3        94314      1.09%     48.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::4        75737      0.87%     49.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::5        77166      0.89%     50.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::6       105746      1.22%     51.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::7       114320      1.32%     53.07% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::8        95743      1.10%     54.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::9        92885      1.07%     55.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::10        65734      0.76%     56.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::11        94314      1.09%     57.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::12        60018      0.69%     57.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::13        57160      0.66%     58.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::14        88598      1.02%     59.45% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::15        92885      1.07%     60.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::16       170051      1.96%     62.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::17       281513      3.24%     65.72% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::18       248646      2.86%     68.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::19       211492      2.43%     71.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::20       255791      2.94%     73.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::21       144329      1.66%     75.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::22       102888      1.18%     76.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::23       201489      2.32%     79.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::24       171480      1.97%     81.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::25       151474      1.74%     82.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::26       174338      2.01%     84.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::27       164335      1.89%     86.73% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::28       201489      2.32%     89.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::29       218637      2.52%     91.57% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::30       145758      1.68%     93.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::31       145758      1.68%     94.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::32       437274      5.03%     99.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::33         4287      0.05%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::total      8691178                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.cacheAccesses     0.003250                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores1.lsq.writebackBlockedCycles           78                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores1.lsq.mshrHitQueued          202                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores1.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores1.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::samples          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::mean     1.654731                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::gmean     1.501909                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::stdev     0.744878                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::1          199     50.90%     50.90% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::2          128     32.74%     83.63% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::3           64     16.37%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::total          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpLatencyRead::samples          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::mean   212.372014                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::gmean    96.481158                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::stdev   220.656294                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::0-63          113     38.57%     38.57% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::64-127           40     13.65%     52.22% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::128-191           23      7.85%     60.07% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::192-255           16      5.46%     65.53% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::256-319           17      5.80%     71.33% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::320-383           15      5.12%     76.45% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::384-447           17      5.80%     82.25% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::448-511           13      4.44%     86.69% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::512-575            8      2.73%     89.42% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::576-639            9      3.07%     92.49% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::640-703           18      6.14%     98.63% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::704-767            2      0.68%     99.32% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::768-831            2      0.68%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::total          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyWrite::samples           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::mean    19.520408                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::gmean    17.489909                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::stdev    11.139444                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::8-15           61     62.24%     62.24% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::16-23           12     12.24%     74.49% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::24-31           15     15.31%     89.80% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::32-39            3      3.06%     92.86% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::40-47            2      2.04%     94.90% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::48-55            3      3.06%     97.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::56-63            1      1.02%     98.98% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::64-71            1      1.02%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::total           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::mean     7.429688                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::gmean     6.845338                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::stdev     4.280707                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::4-7          223     87.11%     87.11% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::8-11            1      0.39%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::12-15           25      9.77%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::16-19            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::20-23            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::24-27            2      0.78%     98.05% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::28-31            4      1.56%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::32-35            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::36-39            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::40-43            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores2.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores2.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores2.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores2.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores2.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores2.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores2.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores2.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores2.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores2.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores2.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores2.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores2.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores2.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores2.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores2.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores2.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores2.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores2.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.activeCycles            7110                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores2.notStalledCycles         4649                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores2.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores2.instPerCycle       25.672011                       # Instruction instances per cycle
system.gpu.shader_cores2.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores2.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores2.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores2.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores2.lsq.warpInstBufActive::samples      8814072                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::mean    12.121109                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::stdev    12.468928                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::0      2830849     32.12%     32.12% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::1       804527      9.13%     41.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::2       364395      4.13%     45.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::3        88598      1.01%     46.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::4        71450      0.81%     47.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::5        80024      0.91%     48.10% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::6        70021      0.79%     48.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::7       124323      1.41%     50.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::8       194344      2.20%     52.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::9        94314      1.07%     53.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::10        98601      1.12%     54.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::11        65734      0.75%     55.45% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::12        70021      0.79%     56.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::13        50015      0.57%     56.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::14        97172      1.10%     57.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::15        42870      0.49%     58.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::16        84311      0.96%     59.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::17       104317      1.18%     60.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::18       170051      1.93%     62.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::19        62876      0.71%     63.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::20       261507      2.97%     66.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::21       172909      1.96%     68.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::22        87169      0.99%     69.10% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::23       167193      1.90%     71.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::24       135755      1.54%     72.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::25       164335      1.86%     74.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::26       154332      1.75%     76.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::27       297232      3.37%     79.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::28       392975      4.46%     83.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::29       395833      4.49%     88.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::30       382972      4.35%     92.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::31       181483      2.06%     94.88% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::32       451564      5.12%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::total      8814072                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.cacheAccesses     0.003016                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores2.lsq.writebackBlockedCycles           95                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores2.lsq.mshrHitQueued          236                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores2.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores2.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::mean   244.690972                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::gmean   116.503130                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::stdev   238.523708                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::0-63           98     34.03%     34.03% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::64-127           42     14.58%     48.61% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::128-191           15      5.21%     53.82% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::192-255           19      6.60%     60.42% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::256-319           14      4.86%     65.28% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::320-383           24      8.33%     73.61% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::384-447           14      4.86%     78.47% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::448-511           11      3.82%     82.29% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::512-575            4      1.39%     83.68% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::576-639            7      2.43%     86.11% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::640-703           35     12.15%     98.26% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::704-767            3      1.04%     99.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::768-831            2      0.69%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::mean    24.718750                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::gmean    21.063341                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::stdev    15.793205                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::8-15           48     50.00%     50.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::16-23            9      9.38%     59.38% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::24-31           21     21.88%     81.25% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::32-39            2      2.08%     83.33% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::40-47            2      2.08%     85.42% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::48-55            3      3.12%     88.54% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::56-63            9      9.38%     97.92% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::64-71            2      2.08%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::mean     7.496094                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::gmean     6.848658                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::stdev     4.671145                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::4-7          223     87.11%     87.11% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::8-11            1      0.39%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::12-15           24      9.38%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::16-19            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::20-23            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::24-27            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::28-31            6      2.34%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::32-35            1      0.39%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::36-39            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::40-43            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores3.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores3.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores3.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores3.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores3.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores3.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores3.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores3.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores3.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores3.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores3.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores3.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores3.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores3.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores3.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores3.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores3.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores3.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores3.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.activeCycles            7229                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores3.notStalledCycles         4735                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores3.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores3.instPerCycle       25.249412                       # Instruction instances per cycle
system.gpu.shader_cores3.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores3.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores3.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores3.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores3.lsq.warpInstBufActive::samples      8886951                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::mean    10.531597                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::stdev    11.703021                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::0      3138084     35.31%     35.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::1       900270     10.13%     45.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::2       312951      3.52%     48.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::3       137184      1.54%     50.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::4        77166      0.87%     51.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::5        67163      0.76%     52.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::6       101459      1.14%     53.27% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::7       100030      1.13%     54.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::8       184341      2.07%     56.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::9        95743      1.08%     57.55% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::10        92885      1.05%     58.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::11        98601      1.11%     59.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::12       102888      1.16%     60.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::13       100030      1.13%     61.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::14       100030      1.13%     63.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::15        78595      0.88%     64.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::16        91456      1.03%     65.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::17       155761      1.75%     66.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::18       168622      1.90%     68.68% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::19        67163      0.76%     69.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::20       100030      1.13%     70.56% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::21       162906      1.83%     72.39% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::22       254362      2.86%     75.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::23       214350      2.41%     77.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::24       157190      1.77%     79.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::25       142900      1.61%     81.04% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::26       187199      2.11%     83.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::27       267223      3.01%     86.16% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::28       318667      3.59%     89.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::29       277226      3.12%     92.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::30       294374      3.31%     96.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::31       245788      2.77%     98.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::32        84311      0.95%     99.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::33        10003      0.11%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::total      8886951                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.cacheAccesses     0.002710                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores3.lsq.writebackBlockedCycles           71                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores3.lsq.mshrHitQueued          201                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores3.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores3.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::mean     1.666667                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::gmean     1.513086                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::stdev     0.746328                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::1          192     50.00%     50.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::2          128     33.33%     83.33% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::3           64     16.67%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::mean   212.454861                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::gmean    94.883956                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::stdev   223.272255                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::0-63          120     41.67%     41.67% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::64-127           39     13.54%     55.21% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::128-191           10      3.47%     58.68% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::192-255           15      5.21%     63.89% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::256-319           15      5.21%     69.10% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::320-383           23      7.99%     77.08% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::384-447           13      4.51%     81.60% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::448-511           10      3.47%     85.07% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::512-575            8      2.78%     87.85% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::576-639           11      3.82%     91.67% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::640-703           24      8.33%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::mean    24.739583                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::gmean    21.206284                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::stdev    15.113079                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::8-15           48     50.00%     50.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::16-23            6      6.25%     56.25% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::24-31           18     18.75%     75.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::32-39            7      7.29%     82.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::40-47            4      4.17%     86.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::48-55            8      8.33%     94.79% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::56-63            4      4.17%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::64-71            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::mean     7.554688                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::gmean     6.856622                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::stdev     5.035262                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::4-7          223     87.11%     87.11% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::8-11            1      0.39%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::12-15           24      9.38%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::16-19            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::20-23            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::24-27            3      1.17%     98.05% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::28-31            1      0.39%     98.44% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::32-35            2      0.78%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::36-39            0      0.00%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::40-43            2      0.78%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.ruby.dir_cntrl0.fully_busy_cycles           47                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.cacheMemory.demand_hits      7709149                       # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses         9638                       # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses      7718787                       # Number of cache demand accesses
system.ruby.l1_cntrl_ce.cacheMemory.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_ce.cacheMemory.demand_misses         1153                       # Number of cache demand misses
system.ruby.l1_cntrl_ce.cacheMemory.demand_accesses         1153                       # Number of cache demand accesses
system.ruby.l1_cntrl_ce.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp00.cacheMemory.demand_hits          406                       # Number of cache demand hits
system.ruby.l1_cntrl_sp00.cacheMemory.demand_misses          251                       # Number of cache demand misses
system.ruby.l1_cntrl_sp00.cacheMemory.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp01.cacheMemory.demand_hits          426                       # Number of cache demand hits
system.ruby.l1_cntrl_sp01.cacheMemory.demand_misses          234                       # Number of cache demand misses
system.ruby.l1_cntrl_sp01.cacheMemory.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp02.cacheMemory.demand_hits          412                       # Number of cache demand hits
system.ruby.l1_cntrl_sp02.cacheMemory.demand_misses          245                       # Number of cache demand misses
system.ruby.l1_cntrl_sp02.cacheMemory.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp03.cacheMemory.demand_hits          405                       # Number of cache demand hits
system.ruby.l1_cntrl_sp03.cacheMemory.demand_misses          248                       # Number of cache demand misses
system.ruby.l1_cntrl_sp03.cacheMemory.demand_accesses          653                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.cacheMemory.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.cacheMemory.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.cacheMemory.demand_accesses            0                       # Number of cache demand accesses
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.percent_links_utilized     0.257687                      
system.ruby.network.routers0.msg_count.Control::2         9638                      
system.ruby.network.routers0.msg_count.Data::2         8988                      
system.ruby.network.routers0.msg_count.Response_Data::4         9820                      
system.ruby.network.routers0.msg_count.Writeback_Control::3         9170                      
system.ruby.network.routers0.msg_bytes.Control::2        77104                      
system.ruby.network.routers0.msg_bytes.Data::2      1222368                      
system.ruby.network.routers0.msg_bytes.Response_Data::4      1335520                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::3        73360                      
system.ruby.network.routers1.percent_links_utilized     0.286519                      
system.ruby.network.routers1.msg_count.Control::2        11769                      
system.ruby.network.routers1.msg_count.Data::2        10082                      
system.ruby.network.routers1.msg_count.Response_Data::4        10713                      
system.ruby.network.routers1.msg_count.Writeback_Control::3        11138                      
system.ruby.network.routers1.msg_bytes.Control::2        94152                      
system.ruby.network.routers1.msg_bytes.Data::2      1371152                      
system.ruby.network.routers1.msg_bytes.Response_Data::4      1456968                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::3        89104                      
system.ruby.network.routers2.percent_links_utilized     0.006344                      
system.ruby.network.routers2.msg_count.Control::2          251                      
system.ruby.network.routers2.msg_count.Response_Data::4          463                      
system.ruby.network.routers2.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers2.msg_bytes.Control::2         2008                      
system.ruby.network.routers2.msg_bytes.Response_Data::4        62968                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers3.percent_links_utilized     0.005919                      
system.ruby.network.routers3.msg_count.Control::2          234                      
system.ruby.network.routers3.msg_count.Response_Data::4          432                      
system.ruby.network.routers3.msg_count.Writeback_Control::3          198                      
system.ruby.network.routers3.msg_bytes.Control::2         1872                      
system.ruby.network.routers3.msg_bytes.Response_Data::4        58752                      
system.ruby.network.routers3.msg_bytes.Writeback_Control::3         1584                      
system.ruby.network.routers4.percent_links_utilized     0.006234                      
system.ruby.network.routers4.msg_count.Control::2          245                      
system.ruby.network.routers4.msg_count.Response_Data::4          455                      
system.ruby.network.routers4.msg_count.Writeback_Control::3          210                      
system.ruby.network.routers4.msg_bytes.Control::2         1960                      
system.ruby.network.routers4.msg_bytes.Response_Data::4        61880                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::3         1680                      
system.ruby.network.routers5.percent_links_utilized     0.006275                      
system.ruby.network.routers5.msg_count.Control::2          248                      
system.ruby.network.routers5.msg_count.Response_Data::4          458                      
system.ruby.network.routers5.msg_count.Writeback_Control::3          210                      
system.ruby.network.routers5.msg_bytes.Control::2         1984                      
system.ruby.network.routers5.msg_bytes.Response_Data::4        62288                      
system.ruby.network.routers5.msg_bytes.Writeback_Control::3         1680                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers7.percent_links_utilized     0.031389                      
system.ruby.network.routers7.msg_count.Control::2         1153                      
system.ruby.network.routers7.msg_count.Data::2         1094                      
system.ruby.network.routers7.msg_count.Response_Data::4         1197                      
system.ruby.network.routers7.msg_count.Writeback_Control::3         1138                      
system.ruby.network.routers7.msg_bytes.Control::2         9224                      
system.ruby.network.routers7.msg_bytes.Data::2       148784                      
system.ruby.network.routers7.msg_bytes.Response_Data::4       162792                      
system.ruby.network.routers7.msg_bytes.Writeback_Control::3         9104                      
system.ruby.network.routers8.percent_links_utilized     0.075046                      
system.ruby.network.routers8.msg_count.Control::2        11769                      
system.ruby.network.routers8.msg_count.Data::2        10082                      
system.ruby.network.routers8.msg_count.Response_Data::4        11769                      
system.ruby.network.routers8.msg_count.Writeback_Control::3        11138                      
system.ruby.network.routers8.msg_bytes.Control::2        94152                      
system.ruby.network.routers8.msg_bytes.Data::2      1371152                      
system.ruby.network.routers8.msg_bytes.Response_Data::4      1600584                      
system.ruby.network.routers8.msg_bytes.Writeback_Control::3        89104                      
system.ruby.network.msg_count.Control           35307                      
system.ruby.network.msg_count.Data              30246                      
system.ruby.network.msg_count.Response_Data        35307                      
system.ruby.network.msg_count.Writeback_Control        33414                      
system.ruby.network.msg_byte.Control           282456                      
system.ruby.network.msg_byte.Data             4113456                      
system.ruby.network.msg_byte.Response_Data      4801752                      
system.ruby.network.msg_byte.Writeback_Control       267312                      
system.ruby.network.routers0.throttle0.link_utilization     0.263387                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4         9638                      
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3         9170                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4      1310768                      
system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3        73360                      
system.ruby.network.routers0.throttle1.link_utilization     0.251988                      
system.ruby.network.routers0.throttle1.msg_count.Control::2         9638                      
system.ruby.network.routers0.throttle1.msg_count.Data::2         8988                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::4          182                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::2        77104                      
system.ruby.network.routers0.throttle1.msg_bytes.Data::2      1222368                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::4        24752                      
system.ruby.network.routers1.throttle0.link_utilization     0.278834                      
system.ruby.network.routers1.throttle0.msg_count.Control::2        11769                      
system.ruby.network.routers1.throttle0.msg_count.Data::2        10082                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::2        94152                      
system.ruby.network.routers1.throttle0.msg_bytes.Data::2      1371152                      
system.ruby.network.routers1.throttle1.link_utilization     0.294203                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::4        10713                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3        11138                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4      1456968                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3        89104                      
system.ruby.network.routers2.throttle0.link_utilization     0.006819                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4          251                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4        34136                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers2.throttle1.link_utilization     0.005869                      
system.ruby.network.routers2.throttle1.msg_count.Control::2          251                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::4          212                      
system.ruby.network.routers2.throttle1.msg_bytes.Control::2         2008                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::4        28832                      
system.ruby.network.routers3.throttle0.link_utilization     0.006357                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::4          234                      
system.ruby.network.routers3.throttle0.msg_count.Writeback_Control::3          198                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4        31824                      
system.ruby.network.routers3.throttle0.msg_bytes.Writeback_Control::3         1584                      
system.ruby.network.routers3.throttle1.link_utilization     0.005480                      
system.ruby.network.routers3.throttle1.msg_count.Control::2          234                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::4          198                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::2         1872                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::4        26928                      
system.ruby.network.routers4.throttle0.link_utilization     0.006660                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::4          245                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::3          210                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::4        33320                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::3         1680                      
system.ruby.network.routers4.throttle1.link_utilization     0.005808                      
system.ruby.network.routers4.throttle1.msg_count.Control::2          245                      
system.ruby.network.routers4.throttle1.msg_count.Response_Data::4          210                      
system.ruby.network.routers4.throttle1.msg_bytes.Control::2         1960                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Data::4        28560                      
system.ruby.network.routers5.throttle0.link_utilization     0.006738                      
system.ruby.network.routers5.throttle0.msg_count.Response_Data::4          248                      
system.ruby.network.routers5.throttle0.msg_count.Writeback_Control::3          210                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Data::4        33728                      
system.ruby.network.routers5.throttle0.msg_bytes.Writeback_Control::3         1680                      
system.ruby.network.routers5.throttle1.link_utilization     0.005812                      
system.ruby.network.routers5.throttle1.msg_count.Control::2          248                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::4          210                      
system.ruby.network.routers5.throttle1.msg_bytes.Control::2         1984                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::4        28560                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.throttle0.link_utilization     0.031572                      
system.ruby.network.routers7.throttle0.msg_count.Response_Data::4         1153                      
system.ruby.network.routers7.throttle0.msg_count.Writeback_Control::3         1138                      
system.ruby.network.routers7.throttle0.msg_bytes.Response_Data::4       156808                      
system.ruby.network.routers7.throttle0.msg_bytes.Writeback_Control::3         9104                      
system.ruby.network.routers7.throttle1.link_utilization     0.031206                      
system.ruby.network.routers7.throttle1.msg_count.Control::2         1153                      
system.ruby.network.routers7.throttle1.msg_count.Data::2         1094                      
system.ruby.network.routers7.throttle1.msg_count.Response_Data::4           44                      
system.ruby.network.routers7.throttle1.msg_bytes.Control::2         9224                      
system.ruby.network.routers7.throttle1.msg_bytes.Data::2       148784                      
system.ruby.network.routers7.throttle1.msg_bytes.Response_Data::4         5984                      
system.ruby.network.routers8.throttle0.link_utilization     0.263387                      
system.ruby.network.routers8.throttle0.msg_count.Response_Data::4         9638                      
system.ruby.network.routers8.throttle0.msg_count.Writeback_Control::3         9170                      
system.ruby.network.routers8.throttle0.msg_bytes.Response_Data::4      1310768                      
system.ruby.network.routers8.throttle0.msg_bytes.Writeback_Control::3        73360                      
system.ruby.network.routers8.throttle1.link_utilization     0.278834                      
system.ruby.network.routers8.throttle1.msg_count.Control::2        11769                      
system.ruby.network.routers8.throttle1.msg_count.Data::2        10082                      
system.ruby.network.routers8.throttle1.msg_bytes.Control::2        94152                      
system.ruby.network.routers8.throttle1.msg_bytes.Data::2      1371152                      
system.ruby.network.routers8.throttle2.link_utilization     0.006819                      
system.ruby.network.routers8.throttle2.msg_count.Response_Data::4          251                      
system.ruby.network.routers8.throttle2.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers8.throttle2.msg_bytes.Response_Data::4        34136                      
system.ruby.network.routers8.throttle2.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers8.throttle3.link_utilization     0.006357                      
system.ruby.network.routers8.throttle3.msg_count.Response_Data::4          234                      
system.ruby.network.routers8.throttle3.msg_count.Writeback_Control::3          198                      
system.ruby.network.routers8.throttle3.msg_bytes.Response_Data::4        31824                      
system.ruby.network.routers8.throttle3.msg_bytes.Writeback_Control::3         1584                      
system.ruby.network.routers8.throttle4.link_utilization     0.006660                      
system.ruby.network.routers8.throttle4.msg_count.Response_Data::4          245                      
system.ruby.network.routers8.throttle4.msg_count.Writeback_Control::3          210                      
system.ruby.network.routers8.throttle4.msg_bytes.Response_Data::4        33320                      
system.ruby.network.routers8.throttle4.msg_bytes.Writeback_Control::3         1680                      
system.ruby.network.routers8.throttle5.link_utilization     0.006738                      
system.ruby.network.routers8.throttle5.msg_count.Response_Data::4          248                      
system.ruby.network.routers8.throttle5.msg_count.Writeback_Control::3          210                      
system.ruby.network.routers8.throttle5.msg_bytes.Response_Data::4        33728                      
system.ruby.network.routers8.throttle5.msg_bytes.Writeback_Control::3         1680                      
system.ruby.network.routers8.throttle6.link_utilization            0                      
system.ruby.network.routers8.throttle7.link_utilization     0.031572                      
system.ruby.network.routers8.throttle7.msg_count.Response_Data::4         1153                      
system.ruby.network.routers8.throttle7.msg_count.Writeback_Control::3         1138                      
system.ruby.network.routers8.throttle7.msg_bytes.Response_Data::4       156808                      
system.ruby.network.routers8.throttle7.msg_bytes.Writeback_Control::3         9104                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean                193418000                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            193418000.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-1.67772e+07               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+07-3.35544e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::3.35544e+07-5.03316e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.03316e+07-6.71089e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+07-8.38861e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+07-1.00663e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.00663e+08-1.17441e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.17441e+08-1.34218e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-1.50995e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.50995e+08-1.67772e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+08-1.84549e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.84549e+08-2.01327e+08            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         11769                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.431982                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.508122                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       11640     98.90%     98.90% |          89      0.76%     99.66% |          28      0.24%     99.90% |           5      0.04%     99.94% |           3      0.03%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           11769                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         11138                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         1.011941                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        5.072939                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |       10804     97.00%     97.00% |         285      2.56%     99.56% |          37      0.33%     99.89% |           5      0.04%     99.94% |           4      0.04%     99.97% |           1      0.01%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           11138                       # delay histogram for vnet_2
system.ruby.LD.latency_hist::bucket_size          256                      
system.ruby.LD.latency_hist::max_bucket          2559                      
system.ruby.LD.latency_hist::samples          1036874                      
system.ruby.LD.latency_hist::mean            4.531127                      
system.ruby.LD.latency_hist::gmean           3.055738                      
system.ruby.LD.latency_hist::stdev          34.605063                      
system.ruby.LD.latency_hist              |     1035975     99.91%     99.91% |         157      0.02%     99.93% |         128      0.01%     99.94% |         136      0.01%     99.95% |         177      0.02%     99.97% |         201      0.02%     99.99% |          77      0.01%    100.00% |          17      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total            1036874                      
system.ruby.LD.hit_latency_hist::bucket_size            1                      
system.ruby.LD.hit_latency_hist::max_bucket            9                      
system.ruby.LD.hit_latency_hist::samples      1032318                      
system.ruby.LD.hit_latency_hist::mean        2.998365                      
system.ruby.LD.hit_latency_hist::gmean       2.997307                      
system.ruby.LD.hit_latency_hist::stdev       0.057163                      
system.ruby.LD.hit_latency_hist          |           0      0.00%      0.00% |         844      0.08%      0.08% |           0      0.00%      0.08% |     1031474     99.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total        1032318                      
system.ruby.LD.miss_latency_hist::bucket_size          256                      
system.ruby.LD.miss_latency_hist::max_bucket         2559                      
system.ruby.LD.miss_latency_hist::samples         4556                      
system.ruby.LD.miss_latency_hist::mean     351.830992                      
system.ruby.LD.miss_latency_hist::gmean    242.662753                      
system.ruby.LD.miss_latency_hist::stdev    389.123703                      
system.ruby.LD.miss_latency_hist         |        3657     80.27%     80.27% |         157      3.45%     83.71% |         128      2.81%     86.52% |         136      2.99%     89.51% |         177      3.88%     93.39% |         201      4.41%     97.81% |          77      1.69%     99.50% |          17      0.37%     99.87% |           6      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total          4556                      
system.ruby.ST.latency_hist::bucket_size          256                      
system.ruby.ST.latency_hist::max_bucket          2559                      
system.ruby.ST.latency_hist::samples           892534                      
system.ruby.ST.latency_hist::mean            4.095498                      
system.ruby.ST.latency_hist::gmean           3.023917                      
system.ruby.ST.latency_hist::stdev          36.638743                      
system.ruby.ST.latency_hist              |      891989     99.94%     99.94% |           6      0.00%     99.94% |          19      0.00%     99.94% |          45      0.01%     99.95% |          77      0.01%     99.96% |         144      0.02%     99.97% |         216      0.02%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             892534                      
system.ruby.ST.hit_latency_hist::bucket_size            1                      
system.ruby.ST.hit_latency_hist::max_bucket            9                      
system.ruby.ST.hit_latency_hist::samples       890846                      
system.ruby.ST.hit_latency_hist::mean        2.998193                      
system.ruby.ST.hit_latency_hist::gmean       2.997023                      
system.ruby.ST.hit_latency_hist::stdev       0.060094                      
system.ruby.ST.hit_latency_hist          |           0      0.00%      0.00% |         805      0.09%      0.09% |           0      0.00%      0.09% |      890041     99.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         890846                      
system.ruby.ST.miss_latency_hist::bucket_size          256                      
system.ruby.ST.miss_latency_hist::max_bucket         2559                      
system.ruby.ST.miss_latency_hist::samples         1688                      
system.ruby.ST.miss_latency_hist::mean     583.200829                      
system.ruby.ST.miss_latency_hist::gmean    337.406291                      
system.ruby.ST.miss_latency_hist::stdev    611.568722                      
system.ruby.ST.miss_latency_hist         |        1143     67.71%     67.71% |           6      0.36%     68.07% |          19      1.13%     69.19% |          45      2.67%     71.86% |          77      4.56%     76.42% |         144      8.53%     84.95% |         216     12.80%     97.75% |          38      2.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total          1688                      
system.ruby.IFETCH.latency_hist::bucket_size          256                      
system.ruby.IFETCH.latency_hist::max_bucket         2559                      
system.ruby.IFETCH.latency_hist::samples      5759767                      
system.ruby.IFETCH.latency_hist::mean        3.194533                      
system.ruby.IFETCH.latency_hist::gmean       3.012163                      
system.ruby.IFETCH.latency_hist::stdev       6.413497                      
system.ruby.IFETCH.latency_hist          |     5759721    100.00%    100.00% |          38      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total        5759767                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist::samples      5754246                      
system.ruby.IFETCH.hit_latency_hist::mean            3                      
system.ruby.IFETCH.hit_latency_hist::gmean     3.000000                      
system.ruby.IFETCH.hit_latency_hist      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |     5754246    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total      5754246                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist::samples         5521                      
system.ruby.IFETCH.miss_latency_hist::mean   205.945481                      
system.ruby.IFETCH.miss_latency_hist::gmean   204.316834                      
system.ruby.IFETCH.miss_latency_hist::stdev    42.008950                      
system.ruby.IFETCH.miss_latency_hist     |        5475     99.17%     99.17% |          38      0.69%     99.86% |           3      0.05%     99.91% |           1      0.02%     99.93% |           1      0.02%     99.95% |           1      0.02%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total         5521                      
system.ruby.Load_Linked.latency_hist::bucket_size           32                      
system.ruby.Load_Linked.latency_hist::max_bucket          319                      
system.ruby.Load_Linked.latency_hist::samples        16696                      
system.ruby.Load_Linked.latency_hist::mean     3.045400                      
system.ruby.Load_Linked.latency_hist::gmean     3.002987                      
system.ruby.Load_Linked.latency_hist::stdev     2.955146                      
system.ruby.Load_Linked.latency_hist     |       16692     99.98%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist::total        16696                      
system.ruby.Load_Linked.hit_latency_hist::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist::samples        16692                      
system.ruby.Load_Linked.hit_latency_hist::mean            3                      
system.ruby.Load_Linked.hit_latency_hist::gmean     3.000000                      
system.ruby.Load_Linked.hit_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       16692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist::total        16692                      
system.ruby.Load_Linked.miss_latency_hist::bucket_size           32                      
system.ruby.Load_Linked.miss_latency_hist::max_bucket          319                      
system.ruby.Load_Linked.miss_latency_hist::samples            4                      
system.ruby.Load_Linked.miss_latency_hist::mean   192.500000                      
system.ruby.Load_Linked.miss_latency_hist::gmean   190.923221                      
system.ruby.Load_Linked.miss_latency_hist::stdev    27.012343                      
system.ruby.Load_Linked.miss_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist::total            4                      
system.ruby.Store_Conditional.latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist::samples        16696                      
system.ruby.Store_Conditional.latency_hist::mean            3                      
system.ruby.Store_Conditional.latency_hist::gmean     3.000000                      
system.ruby.Store_Conditional.latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist::total        16696                      
system.ruby.Store_Conditional.hit_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist::samples        16696                      
system.ruby.Store_Conditional.hit_latency_hist::mean            3                      
system.ruby.Store_Conditional.hit_latency_hist::gmean     3.000000                      
system.ruby.Store_Conditional.hit_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist::total        16696                      
system.ruby.L1Cache.miss_mach_latency_hist::bucket_size          256                      
system.ruby.L1Cache.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.L1Cache.miss_mach_latency_hist::samples         1056                      
system.ruby.L1Cache.miss_mach_latency_hist::mean   484.370265                      
system.ruby.L1Cache.miss_mach_latency_hist::gmean   201.439256                      
system.ruby.L1Cache.miss_mach_latency_hist::stdev   546.745905                      
system.ruby.L1Cache.miss_mach_latency_hist |         635     60.13%     60.13% |          34      3.22%     63.35% |          40      3.79%     67.14% |          72      6.82%     73.96% |         117     11.08%     85.04% |         137     12.97%     98.01% |          19      1.80%     99.81% |           2      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist::total         1056                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist::samples        10713                      
system.ruby.Directory.miss_mach_latency_hist::mean   299.979931                      
system.ruby.Directory.miss_mach_latency_hist::gmean   238.228478                      
system.ruby.Directory.miss_mach_latency_hist::stdev   331.287135                      
system.ruby.Directory.miss_mach_latency_hist |        9644     90.02%     90.02% |         167      1.56%     91.58% |         110      1.03%     92.61% |         110      1.03%     93.63% |         138      1.29%     94.92% |         209      1.95%     96.87% |         275      2.57%     99.44% |          54      0.50%     99.94% |           6      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total        10713                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::stdev          nan                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::stdev          nan                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::stdev          nan                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size           16                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket          159                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean          158                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean   158.000000                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev          nan                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total            1                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples          781                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean   429.115237                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean   172.406112                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::stdev   544.094114                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist |         517     66.20%     66.20% |          33      4.23%     70.42% |          23      2.94%     73.37% |          32      4.10%     77.46% |          43      5.51%     82.97% |         119     15.24%     98.21% |          12      1.54%     99.74% |           2      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total          781                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples         3775                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean   335.841854                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean   260.444778                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev   346.519433                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |        3140     83.18%     83.18% |         124      3.28%     86.46% |         105      2.78%     89.25% |         104      2.75%     92.00% |         134      3.55%     95.55% |          82      2.17%     97.72% |          65      1.72%     99.44% |          15      0.40%     99.84% |           6      0.16%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total         3775                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::samples          236                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::mean   714.415254                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::gmean   362.523664                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::stdev   523.583159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist |          84     35.59%     35.59% |           0      0.00%     35.59% |          15      6.36%     41.95% |          39     16.53%     58.47% |          73     30.93%     89.41% |          18      7.63%     97.03% |           7      2.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::total          236                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples         1452                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean   561.873967                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean   333.491550                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev   622.249467                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |        1059     72.93%     72.93% |           6      0.41%     73.35% |           4      0.28%     73.62% |           6      0.41%     74.04% |           4      0.28%     74.31% |         126      8.68%     82.99% |         209     14.39%     97.38% |          38      2.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total         1452                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size          128                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket         1279                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples           39                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean   198.820513                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean   129.857157                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::stdev   228.600994                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist |          16     41.03%     41.03% |          18     46.15%     87.18% |           1      2.56%     89.74% |           0      0.00%     89.74% |           1      2.56%     92.31% |           1      2.56%     94.87% |           0      0.00%     94.87% |           1      2.56%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total           39                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples         5482                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean   205.996169                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean   204.976699                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev    37.611640                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |        5441     99.25%     99.25% |          37      0.67%     99.93% |           1      0.02%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           1      0.02%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total         5482                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::samples            4                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::mean   192.500000                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::gmean   190.923221                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::stdev    27.012343                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::total            4                      
system.ruby.Directory_Controller.GETX           14856      0.00%      0.00%
system.ruby.Directory_Controller.PUTX           10082      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10713      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack        10082      0.00%      0.00%
system.ruby.Directory_Controller.I.GETX         10713      0.00%      0.00%
system.ruby.Directory_Controller.M.GETX          1056      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTX         10082      0.00%      0.00%
system.ruby.Directory_Controller.IM.GETX         3087      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data        10713      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack        10082      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |     1034604     99.78%     99.78% |         428      0.04%     99.82% |         421      0.04%     99.86% |         428      0.04%     99.90% |         416      0.04%     99.94% |           0      0.00%     99.94% |         577      0.06%    100.00%
system.ruby.L1Cache_Controller.Load::total      1036874                      
system.ruby.L1Cache_Controller.Ifetch    |     5759715    100.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      5759767                      
system.ruby.L1Cache_Controller.Store     |      924468     99.84%     99.84% |         216      0.02%     99.87% |         226      0.02%     99.89% |         216      0.02%     99.91% |         224      0.02%     99.94% |           0      0.00%     99.94% |         576      0.06%    100.00%
system.ruby.L1Cache_Controller.Store::total       925926                      
system.ruby.L1Cache_Controller.Data      |        9638     81.89%     81.89% |         251      2.13%     84.03% |         234      1.99%     86.01% |         245      2.08%     88.10% |         248      2.11%     90.20% |           0      0.00%     90.20% |        1153      9.80%    100.00%
system.ruby.L1Cache_Controller.Data::total        11769                      
system.ruby.L1Cache_Controller.Fwd_GETX  |         182     17.23%     17.23% |         212     20.08%     37.31% |         198     18.75%     56.06% |         210     19.89%     75.95% |         210     19.89%     95.83% |           0      0.00%     95.83% |          44      4.17%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total         1056                      
system.ruby.L1Cache_Controller.Replacement |        9080     88.87%     88.87% |           0      0.00%     88.87% |           0      0.00%     88.87% |           0      0.00%     88.87% |           0      0.00%     88.87% |           0      0.00%     88.87% |        1137     11.13%    100.00%
system.ruby.L1Cache_Controller.Replacement::total        10217                      
system.ruby.L1Cache_Controller.Writeback_Ack |        8988     89.15%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |        1094     10.85%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total        10082                      
system.ruby.L1Cache_Controller.I.Load    |        3130     68.70%     68.70% |         216      4.74%     73.44% |         206      4.52%     77.96% |         213      4.68%     82.64% |         214      4.70%     87.34% |           0      0.00%     87.34% |         577     12.66%    100.00%
system.ruby.L1Cache_Controller.I.Load::total         4556                      
system.ruby.L1Cache_Controller.I.Ifetch  |        5469     99.06%     99.06% |          13      0.24%     99.29% |          13      0.24%     99.53% |          13      0.24%     99.76% |          13      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         5521                      
system.ruby.L1Cache_Controller.I.Store   |        1039     61.41%     61.41% |          22      1.30%     62.71% |          15      0.89%     63.59% |          19      1.12%     64.72% |          21      1.24%     65.96% |           0      0.00%     65.96% |         576     34.04%    100.00%
system.ruby.L1Cache_Controller.I.Store::total         1692                      
system.ruby.L1Cache_Controller.I.Replacement |          92     68.15%     68.15% |           0      0.00%     68.15% |           0      0.00%     68.15% |           0      0.00%     68.15% |           0      0.00%     68.15% |           0      0.00%     68.15% |          43     31.85%    100.00%
system.ruby.L1Cache_Controller.I.Replacement::total          135                      
system.ruby.L1Cache_Controller.M.Load    |     1031474     99.92%     99.92% |         212      0.02%     99.94% |         215      0.02%     99.96% |         215      0.02%     99.98% |         202      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      1032318                      
system.ruby.L1Cache_Controller.M.Ifetch  |     5754246    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      5754246                      
system.ruby.L1Cache_Controller.M.Store   |      923429     99.91%     99.91% |         194      0.02%     99.93% |         211      0.02%     99.96% |         197      0.02%     99.98% |         203      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       924234                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |         182     17.23%     17.23% |         212     20.08%     37.31% |         198     18.75%     56.06% |         210     19.89%     75.95% |         210     19.89%     95.83% |           0      0.00%     95.83% |          44      4.17%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         1056                      
system.ruby.L1Cache_Controller.M.Replacement |        8988     89.15%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |        1094     10.85%    100.00%
system.ruby.L1Cache_Controller.M.Replacement::total        10082                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |        8988     89.15%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |           0      0.00%     89.15% |        1094     10.85%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total        10082                      
system.ruby.L1Cache_Controller.IS.Data   |        8599     85.33%     85.33% |         229      2.27%     87.61% |         219      2.17%     89.78% |         226      2.24%     92.02% |         227      2.25%     94.27% |           0      0.00%     94.27% |         577      5.73%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total        10077                      
system.ruby.L1Cache_Controller.IM.Data   |        1039     61.41%     61.41% |          22      1.30%     62.71% |          15      0.89%     63.59% |          19      1.12%     64.72% |          21      1.24%     65.96% |           0      0.00%     65.96% |         576     34.04%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total         1692                      

---------- End Simulation Statistics   ----------
