// Seed: 1810499890
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7
);
  wire id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_6 = 32'd69
) (
    output supply1 _id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri0 _id_6
);
  logic [id_0 : id_6] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1
  );
endmodule
