{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558664353311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558664353321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:19:13 2019 " "Processing started: Fri May 24 11:19:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558664353321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664353321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664353321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558664354186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558664354187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input-BEHAVE " "Found design unit 1: sw_input-BEHAVE" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input " "Found entity 1: sw_input" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_watch_top-STRUCT " "Found design unit 1: stop_watch_top-STRUCT" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370659 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_watch_top " "Found entity 1: stop_watch_top" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_m-BEHAVE " "Found design unit 1: state_m-BEHAVE" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370666 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_m " "Found entity 1: state_m" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_drv-BEHAVE " "Found design unit 1: seg_drv-BEHAVE" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370673 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_drv " "Found entity 1: seg_drv" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-BEHAVE " "Found design unit 1: cnt-BEHAVE" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370680 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stop_watch_top " "Elaborating entity \"stop_watch_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558664370740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_input sw_input:SW_INPUT_START " "Elaborating entity \"sw_input\" for hierarchy \"sw_input:SW_INPUT_START\"" {  } { { "../src/stop_watch_top.vhd" "SW_INPUT_START" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_m state_m:STATE_M_0 " "Elaborating entity \"state_m\" for hierarchy \"state_m:STATE_M_0\"" {  } { { "../src/stop_watch_top.vhd" "STATE_M_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:CNT_0 " "Elaborating entity \"cnt\" for hierarchy \"cnt:CNT_0\"" {  } { { "../src/stop_watch_top.vhd" "CNT_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drv seg_drv:SEG_DRV_10S " "Elaborating entity \"seg_drv\" for hierarchy \"seg_drv:SEG_DRV_10S\"" {  } { { "../src/stop_watch_top.vhd" "SEG_DRV_10S" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370788 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 9 -1 0 } } { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558664371400 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558664371400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[0\] GND " "Pin \"SEG_OUT_10S\[0\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[1\] GND " "Pin \"SEG_OUT_10S\[1\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[2\] GND " "Pin \"SEG_OUT_10S\[2\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[3\] GND " "Pin \"SEG_OUT_10S\[3\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[4\] GND " "Pin \"SEG_OUT_10S\[4\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[5\] GND " "Pin \"SEG_OUT_10S\[5\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[6\] VCC " "Pin \"SEG_OUT_10S\[6\]\" is stuck at VCC" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558664371426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558664371527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558664372104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664372104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558664372153 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558664372153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558664372153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558664372153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 11:19:32 2019 " "Processing ended: Fri May 24 11:19:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664372170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558664373926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558664373935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:19:33 2019 " "Processing started: Fri May 24 11:19:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558664373935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558664373935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stop_watch_top -c stop_watch_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stop_watch_top -c stop_watch_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558664373935 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558664374165 ""}
{ "Info" "0" "" "Project  = stop_watch_top" {  } {  } 0 0 "Project  = stop_watch_top" 0 0 "Fitter" 0 0 1558664374165 ""}
{ "Info" "0" "" "Revision = stop_watch_top" {  } {  } 0 0 "Revision = stop_watch_top" 0 0 "Fitter" 0 0 1558664374166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558664374279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558664374279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stop_watch_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"stop_watch_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558664374290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558664374375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558664374375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558664374883 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558664374894 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "RST PIN_ " "Can't place node \"RST\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1558664375279 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "START_SW PIN_ " "Can't place node \"START_SW\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { START_SW } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START_SW" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1558664375280 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "STOP_SW PIN_ " "Can't place node \"STOP_SW\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { STOP_SW } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STOP_SW" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1558664375280 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558664375281 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1558664375372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 11:19:35 2019 " "Processing ended: Fri May 24 11:19:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558664375491 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558664376287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1558664353311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558664353321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:19:13 2019 " "Processing started: Fri May 24 11:19:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558664353321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664353321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664353321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1558664354186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1558664354187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input-BEHAVE " "Found design unit 1: sw_input-BEHAVE" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input " "Found entity 1: sw_input" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664370653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_watch_top-STRUCT " "Found design unit 1: stop_watch_top-STRUCT" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370659 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_watch_top " "Found entity 1: stop_watch_top" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664370659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_m-BEHAVE " "Found design unit 1: state_m-BEHAVE" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370666 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_m " "Found entity 1: state_m" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664370666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_drv-BEHAVE " "Found design unit 1: seg_drv-BEHAVE" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370673 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_drv " "Found entity 1: seg_drv" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664370673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-BEHAVE " "Found design unit 1: cnt-BEHAVE" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370680 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664370680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stop_watch_top " "Elaborating entity \"stop_watch_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1558664370740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_input sw_input:SW_INPUT_START " "Elaborating entity \"sw_input\" for hierarchy \"sw_input:SW_INPUT_START\"" {  } { { "../src/stop_watch_top.vhd" "SW_INPUT_START" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1558664370772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_m state_m:STATE_M_0 " "Elaborating entity \"state_m\" for hierarchy \"state_m:STATE_M_0\"" {  } { { "../src/stop_watch_top.vhd" "STATE_M_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1558664370778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:CNT_0 " "Elaborating entity \"cnt\" for hierarchy \"cnt:CNT_0\"" {  } { { "../src/stop_watch_top.vhd" "CNT_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1558664370783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drv seg_drv:SEG_DRV_10S " "Elaborating entity \"seg_drv\" for hierarchy \"seg_drv:SEG_DRV_10S\"" {  } { { "../src/stop_watch_top.vhd" "SEG_DRV_10S" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1558664370788 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 9 -1 0 } } { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Analysis & Synthesis" 0 -1 1558664371400 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Analysis & Synthesis" 0 -1 1558664371400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[0\] GND " "Pin \"SEG_OUT_10S\[0\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[1\] GND " "Pin \"SEG_OUT_10S\[1\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[2\] GND " "Pin \"SEG_OUT_10S\[2\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[3\] GND " "Pin \"SEG_OUT_10S\[3\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[4\] GND " "Pin \"SEG_OUT_10S\[4\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[5\] GND " "Pin \"SEG_OUT_10S\[5\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[6\] VCC " "Pin \"SEG_OUT_10S\[6\]\" is stuck at VCC" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1558664371426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Analysis & Synthesis" 0 -1 1558664371527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558664372104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1558664372104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558664372153 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558664372153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558664372153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1558664372153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 11:19:32 2019 " "Processing ended: Fri May 24 11:19:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1558664372170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1558664374279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Fitter" 0 -1 1558664374279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stop_watch_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"stop_watch_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1558664374290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1558664374375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1558664374375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1558664374883 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1558664374894 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "RST PIN_ " "Can't place node \"RST\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1558664375279 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "START_SW PIN_ " "Can't place node \"START_SW\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { START_SW } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START_SW" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1558664375280 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "STOP_SW PIN_ " "Can't place node \"STOP_SW\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { STOP_SW } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STOP_SW" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 1 0 "Fitter" 0 -1 1558664375280 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1558664375281 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 1 0 "Fitter" 0 -1 1558664375372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 11:19:35 2019 " "Processing ended: Fri May 24 11:19:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1558664375491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558664353311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558664353321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:19:13 2019 " "Processing started: Fri May 24 11:19:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558664353321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664353321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664353321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558664354186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558664354187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input-BEHAVE " "Found design unit 1: sw_input-BEHAVE" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input " "Found entity 1: sw_input" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_watch_top-STRUCT " "Found design unit 1: stop_watch_top-STRUCT" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370659 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_watch_top " "Found entity 1: stop_watch_top" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_m-BEHAVE " "Found design unit 1: state_m-BEHAVE" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370666 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_m " "Found entity 1: state_m" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_drv-BEHAVE " "Found design unit 1: seg_drv-BEHAVE" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370673 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_drv " "Found entity 1: seg_drv" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-BEHAVE " "Found design unit 1: cnt-BEHAVE" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370680 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558664370680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664370680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stop_watch_top " "Elaborating entity \"stop_watch_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558664370740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_input sw_input:SW_INPUT_START " "Elaborating entity \"sw_input\" for hierarchy \"sw_input:SW_INPUT_START\"" {  } { { "../src/stop_watch_top.vhd" "SW_INPUT_START" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_m state_m:STATE_M_0 " "Elaborating entity \"state_m\" for hierarchy \"state_m:STATE_M_0\"" {  } { { "../src/stop_watch_top.vhd" "STATE_M_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:CNT_0 " "Elaborating entity \"cnt\" for hierarchy \"cnt:CNT_0\"" {  } { { "../src/stop_watch_top.vhd" "CNT_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drv seg_drv:SEG_DRV_10S " "Elaborating entity \"seg_drv\" for hierarchy \"seg_drv:SEG_DRV_10S\"" {  } { { "../src/stop_watch_top.vhd" "SEG_DRV_10S" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664370788 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 9 -1 0 } } { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558664371400 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558664371400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[0\] GND " "Pin \"SEG_OUT_10S\[0\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[1\] GND " "Pin \"SEG_OUT_10S\[1\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[2\] GND " "Pin \"SEG_OUT_10S\[2\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[3\] GND " "Pin \"SEG_OUT_10S\[3\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[4\] GND " "Pin \"SEG_OUT_10S\[4\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[5\] GND " "Pin \"SEG_OUT_10S\[5\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[6\] VCC " "Pin \"SEG_OUT_10S\[6\]\" is stuck at VCC" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558664371426 "|stop_watch_top|SEG_OUT_10S[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558664371426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558664371527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558664372104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558664372104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558664372153 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558664372153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558664372153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558664372153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 11:19:32 2019 " "Processing ended: Fri May 24 11:19:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558664372170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558664372170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558664374279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558664374279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stop_watch_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"stop_watch_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558664374290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558664374375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558664374375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558664374883 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558664374894 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "RST PIN_ " "Can't place node \"RST\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1558664375279 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "START_SW PIN_ " "Can't place node \"START_SW\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { START_SW } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START_SW" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1558664375280 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "STOP_SW PIN_ " "Can't place node \"STOP_SW\" -- illegal location assignment PIN_" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { STOP_SW } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STOP_SW" } } } } { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/syn/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1558664375280 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558664375281 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1558664375372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 11:19:35 2019 " "Processing ended: Fri May 24 11:19:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558664375491 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558664375491 ""}
