INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.328ns (30.880%)  route 5.211ns (69.120%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y146        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=47, routed)          0.458     1.220    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X15Y146        LUT4 (Prop_lut4_I0_O)        0.043     1.263 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.263    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.514 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.514    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.563 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.563    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.612 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.612    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.757 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.480     2.237    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.126     2.363 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14/O
                         net (fo=34, routed)          0.522     2.884    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14_n_0
    SLICE_X14Y149        LUT6 (Prop_lut6_I0_O)        0.128     3.012 r  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2/O
                         net (fo=2, routed)           0.221     3.233    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2_n_0
    SLICE_X13Y148        LUT5 (Prop_lut5_I3_O)        0.043     3.276 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=9, routed)           0.566     3.842    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.043     3.885 r  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=7, routed)           0.637     4.523    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I4_O)        0.048     4.571 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_8/O
                         net (fo=2, routed)           0.459     5.029    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_8_n_0
    SLICE_X9Y143         LUT5 (Prop_lut5_I1_O)        0.132     5.161 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.252     5.413    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X8Y143         LUT3 (Prop_lut3_I0_O)        0.043     5.456 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.456    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.629 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.629    addf0/operator/ltOp_carry__2_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.751 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.533     6.284    addf0/operator/CO[0]
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.133     6.417 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.417    addf0/operator/p_1_in[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.644 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.748 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.312     7.059    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X2Y143         LUT4 (Prop_lut4_I2_O)        0.120     7.179 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.185     7.365    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I0_O)        0.043     7.408 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.307     7.714    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.052     7.766 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.280     8.047    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X3Y139         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1533, unset)         0.483     9.183    addf0/operator/RightShifterComponent/clk
    SLICE_X3Y139         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.381     8.766    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.719    




