/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mcif_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/4/11 1:50p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr  1 16:50:28 2011
 *                 MD5 Checksum         d03d08c4839c3311c9d35c4cd5e10373
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_mcif_intr2.h $
 * 
 * Hydra_Software_Devel/1   4/4/11 1:50p albertl
 * SW7344-40: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MCIF_INTR2_H__
#define BCHP_MCIF_INTR2_H__

/***************************************************************************
 *MCIF_INTR2 - MCIF Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_MCIF_INTR2_CPU_STATUS               0x00406e40 /* CPU interrupt Status Register */
#define BCHP_MCIF_INTR2_CPU_SET                  0x00406e44 /* CPU interrupt Set Register */
#define BCHP_MCIF_INTR2_CPU_CLEAR                0x00406e48 /* CPU interrupt Clear Register */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS          0x00406e4c /* CPU interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_CPU_MASK_SET             0x00406e50 /* CPU interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR           0x00406e54 /* CPU interrupt Mask Clear Register */
#define BCHP_MCIF_INTR2_PCI_STATUS               0x00406e58 /* PCI interrupt Status Register */
#define BCHP_MCIF_INTR2_PCI_SET                  0x00406e5c /* PCI interrupt Set Register */
#define BCHP_MCIF_INTR2_PCI_CLEAR                0x00406e60 /* PCI interrupt Clear Register */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS          0x00406e64 /* PCI interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_PCI_MASK_SET             0x00406e68 /* PCI interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR           0x00406e6c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_STATUS :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_MASK                  0xfffff800
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_SHIFT                 11

/* MCIF_INTR2 :: CPU_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_DEFAULT             0

/* MCIF_INTR2 :: CPU_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_MASK            0x00000200
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_SHIFT           9
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_DEFAULT         0

/* MCIF_INTR2 :: CPU_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_MASK            0x00000100
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_SHIFT           8
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_DEFAULT         0

/* MCIF_INTR2 :: CPU_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_MASK            0x00000080
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_SHIFT           7
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_DEFAULT         0

/* MCIF_INTR2 :: CPU_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_MASK            0x00000040
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_SHIFT           6
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_DEFAULT         0

/* MCIF_INTR2 :: CPU_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_MASK               0x00000020
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_SHIFT              5
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_MASK               0x00000010
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_SHIFT              4
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_MASK              0x00000008
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_SHIFT             3
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_DEFAULT           0

/* MCIF_INTR2 :: CPU_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_MASK              0x00000004
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_SHIFT             2
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_DEFAULT           0

/* MCIF_INTR2 :: CPU_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_MASK               0x00000002
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_SHIFT              1
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_MASK               0x00000001
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_SHIFT              0
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_DEFAULT            0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_SET :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_MASK                     0xfffff800
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_SHIFT                    11

/* MCIF_INTR2 :: CPU_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_SHIFT                  10
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_DEFAULT                0

/* MCIF_INTR2 :: CPU_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_MASK               0x00000200
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_SHIFT              9
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_MASK               0x00000100
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_SHIFT              8
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_MASK               0x00000080
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_SHIFT              7
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_MASK               0x00000040
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_SHIFT              6
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_MASK                  0x00000020
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_SHIFT                 5
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_DEFAULT               0

/* MCIF_INTR2 :: CPU_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_MASK                  0x00000010
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_SHIFT                 4
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_DEFAULT               0

/* MCIF_INTR2 :: CPU_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_MASK                 0x00000008
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_SHIFT                3
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_DEFAULT              0

/* MCIF_INTR2 :: CPU_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_MASK                 0x00000004
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_SHIFT                2
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_DEFAULT              0

/* MCIF_INTR2 :: CPU_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_MASK                  0x00000002
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_SHIFT                 1
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_DEFAULT               0

/* MCIF_INTR2 :: CPU_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_MASK                  0x00000001
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_SHIFT                 0
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_DEFAULT               0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_CLEAR :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_MASK                   0xfffff800
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_SHIFT                  11

/* MCIF_INTR2 :: CPU_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_SHIFT                10
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_DEFAULT              0

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_MASK             0x00000200
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_SHIFT            9
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_DEFAULT          0

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_MASK             0x00000100
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_SHIFT            8
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_DEFAULT          0

/* MCIF_INTR2 :: CPU_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_MASK             0x00000080
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_SHIFT            7
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_DEFAULT          0

/* MCIF_INTR2 :: CPU_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_MASK             0x00000040
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_SHIFT            6
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_DEFAULT          0

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_MASK                0x00000020
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_SHIFT               5
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_DEFAULT             0

/* MCIF_INTR2 :: CPU_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_MASK                0x00000010
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_SHIFT               4
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_DEFAULT             0

/* MCIF_INTR2 :: CPU_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_MASK               0x00000008
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_SHIFT              3
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_MASK               0x00000004
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_SHIFT              2
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_DEFAULT            0

/* MCIF_INTR2 :: CPU_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_MASK                0x00000002
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_SHIFT               1
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_DEFAULT             0

/* MCIF_INTR2 :: CPU_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_MASK                0x00000001
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_SHIFT               0
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_DEFAULT             0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xfffff800
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            11

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_DEFAULT        1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_MASK       0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_SHIFT      9
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_DEFAULT    1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_MASK       0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_SHIFT      8
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_DEFAULT    1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_MASK       0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_SHIFT      7
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_DEFAULT    1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_MASK       0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_SHIFT      6
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_DEFAULT    1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_MASK          0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_SHIFT         5
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_MASK          0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_SHIFT         4
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_MASK         0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_SHIFT        3
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_DEFAULT      1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_MASK         0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_SHIFT        2
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_DEFAULT      1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_MASK          0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_SHIFT         1
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_MASK          0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_SHIFT         0
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_DEFAULT       1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_MASK                0xfffff800
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_SHIFT               11

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_SHIFT             10
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_DEFAULT           1

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_MASK          0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_SHIFT         9
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_MASK          0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_SHIFT         8
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_MASK          0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_SHIFT         7
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_MASK          0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_SHIFT         6
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_MASK             0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_SHIFT            5
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_DEFAULT          1

/* MCIF_INTR2 :: CPU_MASK_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_MASK             0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_SHIFT            4
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_DEFAULT          1

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_MASK            0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_SHIFT           3
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_DEFAULT         1

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_MASK            0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_SHIFT           2
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_DEFAULT         1

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_MASK             0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_SHIFT            1
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_DEFAULT          1

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_MASK             0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_SHIFT            0
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_DEFAULT          1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xfffff800
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             11

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_SHIFT           10
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_DEFAULT         1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_MASK        0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_SHIFT       9
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_DEFAULT     1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_MASK        0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_SHIFT       8
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_DEFAULT     1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_MASK        0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_SHIFT       7
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_DEFAULT     1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_MASK        0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_SHIFT       6
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_DEFAULT     1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_MASK           0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_SHIFT          5
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_DEFAULT        1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_MASK           0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_SHIFT          4
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_DEFAULT        1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_MASK          0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_SHIFT         3
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_MASK          0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_SHIFT         2
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_DEFAULT       1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_MASK           0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_SHIFT          1
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_DEFAULT        1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_MASK           0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_SHIFT          0
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_DEFAULT        1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_MASK                  0xfffff800
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_SHIFT                 11

/* MCIF_INTR2 :: PCI_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_DEFAULT             0

/* MCIF_INTR2 :: PCI_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_MASK            0x00000200
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_SHIFT           9
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_DEFAULT         0

/* MCIF_INTR2 :: PCI_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_MASK            0x00000100
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_SHIFT           8
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_DEFAULT         0

/* MCIF_INTR2 :: PCI_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_MASK            0x00000080
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_SHIFT           7
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_DEFAULT         0

/* MCIF_INTR2 :: PCI_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_MASK            0x00000040
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_SHIFT           6
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_DEFAULT         0

/* MCIF_INTR2 :: PCI_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_MASK               0x00000020
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_SHIFT              5
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_MASK               0x00000010
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_SHIFT              4
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_MASK              0x00000008
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_SHIFT             3
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_DEFAULT           0

/* MCIF_INTR2 :: PCI_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_MASK              0x00000004
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_SHIFT             2
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_DEFAULT           0

/* MCIF_INTR2 :: PCI_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_MASK               0x00000002
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_SHIFT              1
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_MASK               0x00000001
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_SHIFT              0
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_DEFAULT            0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_SET :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_MASK                     0xfffff800
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_SHIFT                    11

/* MCIF_INTR2 :: PCI_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_SHIFT                  10
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_DEFAULT                0

/* MCIF_INTR2 :: PCI_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_MASK               0x00000200
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_SHIFT              9
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_MASK               0x00000100
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_SHIFT              8
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_MASK               0x00000080
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_SHIFT              7
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_MASK               0x00000040
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_SHIFT              6
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_MASK                  0x00000020
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_SHIFT                 5
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_DEFAULT               0

/* MCIF_INTR2 :: PCI_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_MASK                  0x00000010
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_SHIFT                 4
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_DEFAULT               0

/* MCIF_INTR2 :: PCI_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_MASK                 0x00000008
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_SHIFT                3
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_DEFAULT              0

/* MCIF_INTR2 :: PCI_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_MASK                 0x00000004
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_SHIFT                2
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_DEFAULT              0

/* MCIF_INTR2 :: PCI_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_MASK                  0x00000002
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_SHIFT                 1
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_DEFAULT               0

/* MCIF_INTR2 :: PCI_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_MASK                  0x00000001
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_SHIFT                 0
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_DEFAULT               0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_MASK                   0xfffff800
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_SHIFT                  11

/* MCIF_INTR2 :: PCI_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_SHIFT                10
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_DEFAULT              0

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_MASK             0x00000200
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_SHIFT            9
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_DEFAULT          0

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_MASK             0x00000100
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_SHIFT            8
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_DEFAULT          0

/* MCIF_INTR2 :: PCI_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_MASK             0x00000080
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_SHIFT            7
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_DEFAULT          0

/* MCIF_INTR2 :: PCI_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_MASK             0x00000040
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_SHIFT            6
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_DEFAULT          0

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_MASK                0x00000020
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_SHIFT               5
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_DEFAULT             0

/* MCIF_INTR2 :: PCI_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_MASK                0x00000010
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_SHIFT               4
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_DEFAULT             0

/* MCIF_INTR2 :: PCI_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_MASK               0x00000008
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_SHIFT              3
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_MASK               0x00000004
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_SHIFT              2
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_DEFAULT            0

/* MCIF_INTR2 :: PCI_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_MASK                0x00000002
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_SHIFT               1
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_DEFAULT             0

/* MCIF_INTR2 :: PCI_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_MASK                0x00000001
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_SHIFT               0
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_DEFAULT             0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xfffff800
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            11

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_DEFAULT        1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_MASK       0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_SHIFT      9
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_DEFAULT    1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_MASK       0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_SHIFT      8
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_DEFAULT    1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_MASK       0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_SHIFT      7
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_DEFAULT    1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_MASK       0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_SHIFT      6
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_DEFAULT    1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_MASK          0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_SHIFT         5
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_MASK          0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_SHIFT         4
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_MASK         0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_SHIFT        3
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_DEFAULT      1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_MASK         0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_SHIFT        2
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_DEFAULT      1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_MASK          0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_SHIFT         1
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_MASK          0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_SHIFT         0
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_DEFAULT       1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_MASK                0xfffff800
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_SHIFT               11

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_SHIFT             10
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_DEFAULT           1

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_MASK          0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_SHIFT         9
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_MASK          0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_SHIFT         8
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_MASK          0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_SHIFT         7
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_MASK          0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_SHIFT         6
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_MASK             0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_SHIFT            5
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_DEFAULT          1

/* MCIF_INTR2 :: PCI_MASK_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_MASK             0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_SHIFT            4
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_DEFAULT          1

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_MASK            0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_SHIFT           3
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_DEFAULT         1

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_MASK            0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_SHIFT           2
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_DEFAULT         1

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_MASK             0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_SHIFT            1
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_DEFAULT          1

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_MASK             0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_SHIFT            0
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_DEFAULT          1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xfffff800
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             11

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_SHIFT           10
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_DEFAULT         1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_MASK        0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_SHIFT       9
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_DEFAULT     1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_MASK        0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_SHIFT       8
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_DEFAULT     1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_MASK        0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_SHIFT       7
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_DEFAULT     1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_MASK        0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_SHIFT       6
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_DEFAULT     1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_MASK           0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_SHIFT          5
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_DEFAULT        1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_MASK           0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_SHIFT          4
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_DEFAULT        1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_MASK          0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_SHIFT         3
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_MASK          0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_SHIFT         2
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_DEFAULT       1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_MASK           0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_SHIFT          1
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_DEFAULT        1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_MASK           0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_SHIFT          0
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_DEFAULT        1

#endif /* #ifndef BCHP_MCIF_INTR2_H__ */

/* End of File */
