{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661956720771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661956720772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 31 11:38:40 2022 " "Processing started: Wed Aug 31 11:38:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661956720772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661956720772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ProjetoFinal -c ProjetoFinal --generate_functional_sim_netlist " "Command: quartus_map ProjetoFinal -c ProjetoFinal --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661956720772 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661956721354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/fdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661956721456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661956721456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle " "Elaborating entity \"controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661956721499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(14) " "Verilog HDL assignment warning at controle.v(14): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721500 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(15) " "Verilog HDL assignment warning at controle.v(15): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721500 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(16) " "Verilog HDL assignment warning at controle.v(16): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721500 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(20) " "Verilog HDL assignment warning at controle.v(20): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721500 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(21) " "Verilog HDL assignment warning at controle.v(21): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721500 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(22) " "Verilog HDL assignment warning at controle.v(22): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721500 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(23) " "Verilog HDL assignment warning at controle.v(23): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721501 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(24) " "Verilog HDL assignment warning at controle.v(24): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721501 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(25) " "Verilog HDL assignment warning at controle.v(25): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721501 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(26) " "Verilog HDL assignment warning at controle.v(26): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721501 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(27) " "Verilog HDL assignment warning at controle.v(27): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721501 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(28) " "Verilog HDL assignment warning at controle.v(28): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721502 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(29) " "Verilog HDL assignment warning at controle.v(29): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721502 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(30) " "Verilog HDL assignment warning at controle.v(30): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721502 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(31) " "Verilog HDL assignment warning at controle.v(31): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721502 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(32) " "Verilog HDL assignment warning at controle.v(32): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721503 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(33) " "Verilog HDL assignment warning at controle.v(33): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721503 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(34) " "Verilog HDL assignment warning at controle.v(34): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721503 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(35) " "Verilog HDL assignment warning at controle.v(35): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721503 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(36) " "Verilog HDL assignment warning at controle.v(36): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721510 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(37) " "Verilog HDL assignment warning at controle.v(37): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721510 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(38) " "Verilog HDL assignment warning at controle.v(38): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721510 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(39) " "Verilog HDL assignment warning at controle.v(39): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721510 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(40) " "Verilog HDL assignment warning at controle.v(40): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721511 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(41) " "Verilog HDL assignment warning at controle.v(41): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721511 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(42) " "Verilog HDL assignment warning at controle.v(42): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721511 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(43) " "Verilog HDL assignment warning at controle.v(43): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721511 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(44) " "Verilog HDL assignment warning at controle.v(44): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721511 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(45) " "Verilog HDL assignment warning at controle.v(45): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721517 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(46) " "Verilog HDL assignment warning at controle.v(46): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721517 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(47) " "Verilog HDL assignment warning at controle.v(47): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721517 "|controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 1 controle.v(48) " "Verilog HDL assignment warning at controle.v(48): truncated value with size 33 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661956721517 "|controle"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661956721602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 31 11:38:41 2022 " "Processing ended: Wed Aug 31 11:38:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661956721602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661956721602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661956721602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661956721602 ""}
