sim_seconds                                  0.041446                       # Number of seconds simulated
sim_ticks                                 41446071000                       # Number of ticks simulated
final_tick                               4265736742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9103252                       # Simulator instruction rate (inst/s)
host_op_rate                                 10094441                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              456226711                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567048                       # Number of bytes of host memory used
host_seconds                                    90.85                       # Real time elapsed on the host
sim_insts                                   826987784                       # Number of instructions simulated
sim_ops                                     917032810                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       692736                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       701440                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       670208                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       662784                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       682240                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       665088                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4110080                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       153856                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        153856                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2706                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2740                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2618                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2589                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2665                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2598                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16055                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          601                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              601                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       265598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     16714154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       111181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     16924162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       160594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     16170604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        37060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     15991480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       117357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     16460909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        86474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     16047070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        24707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        55590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            99166939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       265598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       111181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       160594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        37060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       117357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        86474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        24707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         802971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       3712197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            3712197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       3712197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       265598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     16714154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       111181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     16924162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       160594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     16170604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        37060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     15991480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       117357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     16460909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        86474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     16047070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        24707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        55590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          102879137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16055                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      601                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  128440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4102944                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7136                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                153888                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4110080                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             153856                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs           87                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           16049                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           14585                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           15896                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           18522                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           18081                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           14682                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           15385                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           15017                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             632                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             609                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             673                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             656                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             559                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             536                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 41455232000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              128440                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4808                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 15705                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 15715                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 15734                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 15749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 15755                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 15781                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 15809                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 15829                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   329                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   310                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  291                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  276                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  270                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  244                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  216                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  196                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        16995                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.475552                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.004967                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    31.580613                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          264      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           56      0.33%      1.88% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           44      0.26%      2.14% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            8      0.05%      2.19% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           45      0.26%      2.45% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           55      0.32%      2.78% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          253      1.49%      4.27% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16270     95.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        16995                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   636.638614                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   324.268653                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   642.834142                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           31     15.35%     15.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           31     15.35%     30.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            8      3.96%     34.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            4      1.98%     36.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319           10      4.95%     41.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            8      3.96%     45.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            5      2.48%     48.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            7      3.47%     51.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            2      0.99%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            3      1.49%     53.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703           14      6.93%     60.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            6      2.97%     63.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            6      2.97%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895           10      4.95%     71.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            9      4.46%     76.24% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            7      3.47%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            3      1.49%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            6      2.97%     84.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            4      1.98%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            5      2.48%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            5      2.48%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            1      0.50%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            2      0.99%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            1      0.50%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            2      0.99%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            1      0.50%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            1      0.50%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            1      0.50%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            1      0.50%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            1      0.50%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.50%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.50%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2496-2559            1      0.50%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2688-2751            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3264-3327            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3776-3839            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.806931                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.725519                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.846700                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              7      3.47%      3.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.50%      3.96% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              2      0.99%      4.95% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            187     92.57%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              2      0.99%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              3      1.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3800837910                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5974116060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                410294400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29643.79                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46593.79                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      98.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       3.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   99.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    3.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.03                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.61                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 112033                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3998                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  2488906.82                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  36498166368                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1306268643                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          14844211.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          16016918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          15779836.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          15127862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              10013952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1          10805064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              10645128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          10205304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         79923916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         87095923.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         84500083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             80156544                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11025331.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        11204490.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11578982.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11316879.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      6551296842.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      6560945127.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      6562565605.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      6559453022.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       71290982496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       71282519088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       71281097616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       71283827952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        100077570334.080002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        100088070195.839996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        100085650836.480011                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        100079571148.799988                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.944325                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.952503                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.950619                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.945884                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       734464                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       731392                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       682496                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       725504                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       729856                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       713216                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4362752                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        45056                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       153088                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        153088                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2869                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2857                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2666                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2834                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2851                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17042                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          598                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              598                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       352072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     17720956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       160594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     17646836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       185301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     16467086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst       117357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     17504771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       148241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     17609775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        61767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     17208290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        61767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           105263343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       352072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       160594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       185301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst       117357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       148241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        61767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        61767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1087099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       3693667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            3693667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       3693667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       352072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     17720956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       160594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     17646836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       185301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     16467086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst       117357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     17504771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       148241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     17609775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        61767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     17208290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        61767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          108957011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17042                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      598                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  136336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4355264                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  7488                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                152576                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4362752                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             153088                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  234                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs        12652                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           15472                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           16818                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           16736                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           18080                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           16225                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           18442                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           17040                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           17289                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             537                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             655                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             624                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             576                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             648                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 41468373000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              136336                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4784                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16693                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16705                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16723                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16743                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16761                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16781                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16809                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16823                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   320                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   304                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  287                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  268                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  250                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  231                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  203                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  189                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  191                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17965                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.923462                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.936413                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    30.239594                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          248      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           64      0.36%      1.74% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           43      0.24%      1.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            4      0.02%      2.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           46      0.26%      2.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           62      0.35%      2.60% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          237      1.32%      3.92% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17261     96.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17965                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   667.970149                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   352.068913                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   626.090624                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           26     12.94%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           31     15.42%     28.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            9      4.48%     32.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            7      3.48%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            4      1.99%     38.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383           12      5.97%     44.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            6      2.99%     47.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            5      2.49%     49.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            8      3.98%     53.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            6      2.99%     56.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            8      3.98%     60.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767           10      4.98%     65.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            2      1.00%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            5      2.49%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            4      1.99%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            7      3.48%     74.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            3      1.49%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            3      1.49%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            2      1.00%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            6      2.99%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            3      1.49%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.49%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            3      1.49%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            3      1.49%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            3      1.49%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            5      2.49%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            1      0.50%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            5      2.49%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            1      0.50%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.50%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            2      1.00%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            2      1.00%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.50%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2368-2431            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2623            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2624-2687            2      1.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.721393                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.678051                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.300765                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.49%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              3      1.49%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.50%      3.48% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.50%      3.98% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              3      1.49%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              4      1.99%      7.46% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            182     90.55%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              4      1.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4009286266                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6316215166                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                435526400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29457.95                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46407.95                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     105.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       3.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  105.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    3.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.09                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.75                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 118942                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3963                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              82.84                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  2350814.80                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  36424648061                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1379786950                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          15204067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1              16468704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          16289683.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          16033852.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              10256712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1              11109840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2              10989072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              10816488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         82107417.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             90195456                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         87782822.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         85519948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        11303608.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11098321.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11499356.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        11605939.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      6553857136.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      6564857990.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      6566325744.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      6567119786.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       71288736624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       71279086752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       71277799248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       71277102720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        100080949150.080002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        100092300648.959991                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        100090169511.360001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        100087682320.320007                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.946957                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.955798                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.954138                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.952201                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           24                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           24                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           24                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           24                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       721664                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       744448                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       727808                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       724992                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       732672                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       728576                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4417024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       154880                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        154880                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2819                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2908                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2843                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2832                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2862                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2846                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17254                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          605                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              605                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       166771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     17412121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       172948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     17961847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       228538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     17560362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        86474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     17492418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       105004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     17677719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        92651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     17578892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        30884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           106572804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       166771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       172948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       228538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        86474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       105004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        92651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        30884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         883268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3736904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3736904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3736904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       166771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     17412121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       172948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     17961847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       228538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     17560362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        86474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     17492418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       105004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     17677719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        92651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     17578892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        30884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          110309708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17254                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      605                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  138032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   4840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4411680                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5344                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                154624                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4417024                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             154880                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs        12884                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           16904                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           18295                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           16201                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           18368                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           17000                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           18104                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           16464                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           16529                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             736                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             586                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             608                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             600                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             782                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             512                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 41477126000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              138032                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               4840                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16871                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16897                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16913                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16924                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16933                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16956                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16978                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17001                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   352                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   323                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  309                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  298                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  289                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  266                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  243                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  220                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  196                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  196                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  197                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  198                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  201                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  202                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  204                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  204                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  204                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  204                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  204                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  204                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  205                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  205                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  205                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  203                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  202                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  200                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18201                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.882039                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   245.922604                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    30.260804                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          246      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           70      0.38%      1.74% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           41      0.23%      1.96% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           17      0.09%      2.05% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           39      0.21%      2.27% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           70      0.38%      2.65% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          239      1.31%      3.97% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17479     96.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18201                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          204                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   674.436275                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   357.215270                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   681.490962                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           23     11.27%     11.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           32     15.69%     26.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191            9      4.41%     31.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            8      3.92%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           12      5.88%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            6      2.94%     44.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            7      3.43%     47.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            6      2.94%     50.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           10      4.90%     55.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            8      3.92%     59.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            7      3.43%     62.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            3      1.47%     64.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            5      2.45%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            7      3.43%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            7      3.43%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            7      3.43%     76.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087           11      5.39%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            2      0.98%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            1      0.49%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            3      1.47%     85.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.47%     86.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            2      0.98%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            2      0.98%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.98%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.49%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            2      0.98%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            2      0.98%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.49%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            2      0.98%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.49%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2240-2303            1      0.49%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            2      0.98%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            1      0.49%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            2      0.98%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2496-2559            1      0.49%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2623            2      0.98%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2751            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2879            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3200-3263            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          204                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          204                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.686275                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.632932                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.488745                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              3      1.47%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              2      0.98%      2.45% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              3      1.47%      3.92% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              2      0.98%      4.90% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              3      1.47%      6.37% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              2      0.98%      7.35% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            188     92.16%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          204                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 4135240578                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6472052328                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                441168000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29994.85                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46944.85                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     106.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  106.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       1.10                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.33                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 120481                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4015                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              82.95                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  2322477.52                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  36404908200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1399526811                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          16237670.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          16185052.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          16570915.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          16358630.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          10953984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              10918488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              11178792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          11035584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         88950451.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         87932083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         89625369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             86805888                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        11297802.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11306926.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        11409776.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12079549.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      6559716772.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      6563188428.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      6567708519.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      6571485239.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       71283596592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       71280551280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       71276586288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       71273273376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        100090236857.279999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        100089565843.199997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        100092563245.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        100090521851.520004                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.954191                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.953668                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.956003                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.954413                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       737792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       730368                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       741120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       722432                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       724992                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       719872                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4406272                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       211968                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        211968                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2882                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2853                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2895                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2822                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2832                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2812                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17212                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          828                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              828                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst       191478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     17801253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        55590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     17622129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       123534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     17881550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        74120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     17430651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       117357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     17492418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        86474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     17368884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        30884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        30884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           106313383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       191478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        55590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       123534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        74120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       117357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        86474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        30884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         679437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       5114309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            5114309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       5114309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       191478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     17801253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        55590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     17622129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       123534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     17881550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        74120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     17430651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       117357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     17492418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        86474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     17368884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        30884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        30884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          111427691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17212                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      828                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  137696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4390720                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 15552                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                212224                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4406272                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             211968                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  486                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs         4996                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17930                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           19416                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           15689                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           17629                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           15612                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           18834                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           16691                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           15409                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             856                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             544                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             704                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             856                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             959                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             961                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             800                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 41451041000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              137696                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6624                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 16768                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 16773                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 16797                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 16814                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 16828                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 16850                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 16871                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 16901                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   374                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   355                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  331                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  314                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  301                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  280                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  260                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  231                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  273                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  278                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  278                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  276                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18441                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.603818                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   243.167534                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    34.101283                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          347      1.88%      1.88% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           65      0.35%      2.23% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           48      0.26%      2.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            8      0.04%      2.54% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           48      0.26%      2.80% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           62      0.34%      3.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          327      1.77%      4.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17536     95.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18441                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   491.333333                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   295.798024                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   476.277819                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           38     13.62%     13.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           34     12.19%     25.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           10      3.58%     29.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           19      6.81%     36.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           16      5.73%     41.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           22      7.89%     49.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           17      6.09%     55.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           18      6.45%     62.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           17      6.09%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           13      4.66%     73.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           13      4.66%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767            5      1.79%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            5      1.79%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            6      2.15%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            5      1.79%     85.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            8      2.87%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            5      1.79%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      1.43%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            4      1.43%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            2      0.72%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            1      0.36%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            4      1.43%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.72%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            3      1.08%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            3      1.08%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            1      0.36%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            1      0.36%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            1      0.36%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2112-2175            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3968-4031            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          279                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.770609                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.718902                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.428536                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              6      2.15%      2.15% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.72%      2.87% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.36%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.36%      3.58% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.72%      4.30% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            266     95.34%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          279                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4104527884                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6430237384                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                439072000                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29914.20                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46864.20                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     105.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       5.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  106.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    5.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       1.11                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.61                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 119885                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5516                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  2297729.55                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  36375705049                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1428729962                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          16932585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          16254604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          16517692.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          16342905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0              11422776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              10965408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2              11142888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              11024976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         92658508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         87088934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         87872179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         86117491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11805004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        12130145.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        12252902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        12528276.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      6564933668.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      6564706525.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      6570396146.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      6571385812.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       71279020368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       71279219616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       71274228720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       71273360592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        100096256496                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        100089848818.559998                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        100091894113.920013                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        100090243638.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.958879                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.953888                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.955481                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.954196                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       687616                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       686592                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       684800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       690432                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       666624                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       697088                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4150272                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        36352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       154624                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        154624                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2686                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2682                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2675                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2697                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2604                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2723                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16212                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          604                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              604                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       265598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     16590620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        80297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     16565913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       197654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     16522676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        80297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     16658563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        86474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     16084130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        98827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     16819158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        67944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           100136681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       265598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        80297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       197654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        80297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        86474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        98827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        67944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         877092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       3730728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            3730728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       3730728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       265598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     16590620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        80297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     16565913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       197654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     16522676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        80297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     16658563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        86474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     16084130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        98827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     16819158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        67944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          103867409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16212                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      604                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  129696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4143520                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  6752                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                154880                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4150272                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             154624                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         5495                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           16329                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           16833                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           13105                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           17168                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           15585                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           16313                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           17555                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           16597                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             808                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             720                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             503                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             424                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             913                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             440                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 41469976000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              129696                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4832                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 15861                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 15871                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 15888                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 15904                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 15918                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 15938                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 15950                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 15965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   321                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   311                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  294                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  279                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  265                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  244                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  233                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  217                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  196                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  196                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  196                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  196                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  196                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  197                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17144                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.723285                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   245.505323                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    30.875014                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          250      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           63      0.37%      1.83% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           39      0.23%      2.05% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.02%      2.08% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           43      0.25%      2.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           61      0.36%      2.68% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          237      1.38%      4.07% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16447     95.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17144                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          204                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   634.495098                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   330.797200                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   566.407237                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           36     17.65%     17.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           24     11.76%     29.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            6      2.94%     32.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            9      4.41%     36.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            7      3.43%     40.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            5      2.45%     42.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           10      4.90%     47.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            8      3.92%     51.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            4      1.96%     53.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            6      2.94%     56.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            6      2.94%     59.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            2      0.98%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            8      3.92%     64.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            6      2.94%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            6      2.94%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            5      2.45%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            6      2.94%     75.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            6      2.94%     78.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            9      4.41%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            7      3.43%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            1      0.49%     86.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            4      1.96%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            5      2.45%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            6      2.94%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            3      1.47%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.98%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            1      0.49%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.49%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.49%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.49%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2624-2687            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          204                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          204                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.725490                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.676417                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.365709                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              5      2.45%      2.45% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.49%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.49%      3.43% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.49%      3.92% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.49%      4.41% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            195     95.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          204                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3823784594                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6018555344                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                414352000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29530.71                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46480.71                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      99.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       3.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  100.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    3.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       1.04                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.99                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 113156                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4025                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  2466102.28                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  36485412772                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1319356650                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0              15552432                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          14653699.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          15391555.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          16349558.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0              10491720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               9885432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              10383192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          11029464.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         84356812.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         78518668.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         82425907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         87069964.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11280798.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        10878935.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11369963.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        11884631.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      6553835576.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1        6551517528                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      6559603666.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      6571072212.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       71288755536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       71290788912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       71283695808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       71273635680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        100083756460.800003                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        100075726759.679993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        100082353677.119995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        100090525095.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.949143                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.942890                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.948051                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.954415                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       720640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       698624                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       709120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       701440                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       715776                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       702464                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4297728                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        49408                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       199680                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        199680                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2815                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2729                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2770                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2740                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2796                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2744                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16788                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          780                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              780                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       271775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     17387414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       179124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     16856218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       203831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     17109463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       123534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     16924162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       222361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     17270057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       135887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     16948868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        55590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           103694461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       271775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       179124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       203831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       123534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       222361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       135887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        55590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1192103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       4817827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            4817827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       4817827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       271775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     17387414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       179124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     16856218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       203831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     17109463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       123534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     16924162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       222361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     17270057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       135887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     16948868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        55590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          108512288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16788                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      780                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  134304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4287520                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 10208                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                199200                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4297728                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             199680                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  319                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         5722                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16568                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           19193                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           14416                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17211                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           15992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           18418                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           15968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           16219                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             623                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             728                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             776                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1048                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1234                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 41472618000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              134304                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6240                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16403                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16419                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16438                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16455                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16476                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16499                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16524                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16547                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   332                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   311                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  290                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  273                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  253                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  230                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  205                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  181                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  254                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  256                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  256                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  258                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  260                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  259                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17936                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   250.151650                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   244.283565                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    32.593906                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          303      1.69%      1.69% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           64      0.36%      2.05% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           43      0.24%      2.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            3      0.02%      2.30% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           43      0.24%      2.54% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           64      0.36%      2.90% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          289      1.61%      4.51% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17127     95.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17936                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          262                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   513.652672                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   306.270493                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   424.418003                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           40     15.27%     15.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           26      9.92%     25.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           13      4.96%     30.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           14      5.34%     35.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           13      4.96%     40.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            9      3.44%     43.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           14      5.34%     49.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           16      6.11%     55.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           11      4.20%     59.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           16      6.11%     65.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            9      3.44%     69.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           11      4.20%     73.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           11      4.20%     77.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895           13      4.96%     82.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            7      2.67%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            6      2.29%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            7      2.67%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            5      1.91%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            2      0.76%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            6      2.29%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.76%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            3      1.15%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            1      0.38%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      0.76%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            2      0.76%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.38%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          262                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          262                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.759542                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.716348                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.283331                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              5      1.91%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.38%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.38%      2.67% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              2      0.76%      3.44% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.38%      3.82% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              2      0.76%      4.58% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            248     94.66%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              2      0.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          262                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4005548546                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6276594296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                428752000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29895.50                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46845.50                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     103.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       4.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  103.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    4.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       1.08                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.55                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 117083                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5191                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  2360690.92                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  36418341418                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1386093593                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          16106428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          15312931.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          16039900.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          15831849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0              10865448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              10330152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              10820568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              10680216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         87812774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         82257676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         85180492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         83412326.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11386552.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        11462860.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        11987066.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        12186961.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      6560180853.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      6556158714.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      6566658278.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      6564848523.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       71283189504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       71286717696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       71277507552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       71279095056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        100089025145.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        100081723615.680008                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        100087677443.519989                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        100085538518.399994                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.953247                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.947560                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.952197                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.950531                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       722432                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       732672                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       723968                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       706560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       698112                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       699392                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4338944                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       155648                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        155648                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2822                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2862                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2828                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2760                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2727                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2732                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16949                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          608                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              608                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker       111181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       290305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     17430651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        61767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       135887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     17677719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       234715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     17467711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       111181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     17047696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        67944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       197654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     16843864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        61767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     16874748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        49414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           104688910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       290305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       135887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       234715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       111181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       197654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        61767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        49414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1080923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       3755434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            3755434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       3755434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker       111181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       290305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     17430651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        61767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       135887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     17677719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       234715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     17467711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       111181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     17047696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        67944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       197654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     16843864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        61767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     16874748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        49414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          108444344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16949                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      608                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  135592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4332576                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  6368                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                155648                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4338944                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             155648                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs         7366                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           17729                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           17777                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17923                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           17353                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           15481                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           14737                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           16310                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           18083                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             760                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             568                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             545                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             432                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1023                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 41463256000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              135592                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4864                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16577                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16588                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16607                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16630                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16643                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16659                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16679                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16701                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   343                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   321                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  303                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  281                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  268                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  253                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  232                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  210                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  199                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  199                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  199                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  199                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17904                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.682752                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.303367                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.153789                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          277      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           59      0.33%      1.88% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           34      0.19%      2.07% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            7      0.04%      2.11% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           33      0.18%      2.29% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           61      0.34%      2.63% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          263      1.47%      4.10% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17170     95.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17904                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          204                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   663.455882                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   368.866672                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   595.565164                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           25     12.25%     12.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           31     15.20%     27.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            7      3.43%     30.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            7      3.43%     34.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            5      2.45%     36.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            8      3.92%     40.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            7      3.43%     44.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            5      2.45%     46.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            8      3.92%     50.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            7      3.43%     53.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            8      3.92%     57.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767           10      4.90%     62.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            9      4.41%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            7      3.43%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            4      1.96%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            8      3.92%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            7      3.43%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            4      1.96%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            4      1.96%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            2      0.98%     84.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            3      1.47%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            1      0.49%     86.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            5      2.45%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            2      0.98%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.47%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            2      0.98%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.49%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            4      1.96%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.49%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            3      1.47%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.49%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.49%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            1      0.49%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2623            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2944-3007            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          204                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          204                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.843137                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.800676                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.311150                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              4      1.96%      1.96% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.49%      2.45% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.49%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            197     96.57%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          204                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4001869128                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6296780478                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                433257600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29557.43                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46507.43                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     104.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       3.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  104.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    3.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       1.08                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 118307                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4046                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  2361636.73                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  36427522794                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1376912217                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          16517692.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1              16402176                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2              14844816                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          16553980.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              11142888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              11064960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2              10014360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              11167368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         89725708.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         89252966.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             78746304                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             88660416                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        11794636.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11426780.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        11389870.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        11724963.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      6563276144.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      6563747010.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      6555556630.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      6570628323.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       71280474336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       71280061296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       71287245840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       71274025056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        100092414991.679993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        100091438773.440002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        100077281404.800003                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        100092243693.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.955887                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.955127                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.944100                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.955754                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       722176                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       741120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       760576                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       686592                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       712192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       714496                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4375808                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       182016                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        182016                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2821                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2895                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2971                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2682                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2782                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2791                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17093                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          711                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              711                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst       302658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     17424474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       123534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     17881550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       185301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     18350980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        43237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     16565913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        98827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     17183583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst       111181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     17239173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        43237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           105578355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       302658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       123534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       185301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        43237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        98827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst       111181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        43237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         907975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       4391635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            4391635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       4391635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       302658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     17424474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       123534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     17881550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       185301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     18350980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        43237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     16565913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        98827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     17183583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst       111181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     17239173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        43237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          109969990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17093                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      711                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  136744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4363200                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 12608                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                181856                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4375808                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             182016                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  394                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                  13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs         7099                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           17400                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           17528                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           16088                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           17376                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15632                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           19316                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           13874                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           19136                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             749                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             776                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             640                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             944                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             504                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1046                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 41448904000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              136744                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5688                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16678                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16691                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16714                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16729                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16740                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16772                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16791                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16808                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   374                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   347                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  324                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  309                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  298                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  267                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  248                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  231                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  231                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18169                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.154439                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   244.379263                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    32.491779                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          294      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           77      0.42%      2.04% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           45      0.25%      2.29% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            2      0.01%      2.30% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           48      0.26%      2.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           74      0.41%      2.97% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          274      1.51%      4.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17355     95.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18169                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          238                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   573.369748                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   334.831105                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   498.253488                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           30     12.61%     12.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           29     12.18%     24.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           12      5.04%     29.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            6      2.52%     32.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           11      4.62%     36.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           18      7.56%     44.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            8      3.36%     47.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            9      3.78%     51.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           12      5.04%     56.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           12      5.04%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            7      2.94%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767           15      6.30%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831           10      4.20%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            4      1.68%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            9      3.78%     80.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023           10      4.20%     84.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            2      0.84%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            3      1.26%     86.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            1      0.42%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            5      2.10%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            5      2.10%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            1      0.42%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            2      0.84%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            2      0.84%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.42%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            3      1.26%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.84%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            1      0.42%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.42%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            2      0.84%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            2      0.84%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            3      1.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          238                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          238                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.878151                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.822420                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.598346                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      0.84%      0.84% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              2      0.84%      1.68% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              3      1.26%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              2      0.84%      3.78% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              2      0.84%      4.62% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              2      0.84%      5.46% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            221     92.86%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              4      1.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          238                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4003315842                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6314448342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                436320000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29360.59                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46310.59                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     105.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       4.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  105.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    4.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       1.10                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 119139                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4725                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  2328066.95                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  36403781963                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1400653048                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          15976396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          15424214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          16723324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3              15631056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              10777728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          10405224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              11281608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3              10544760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         87178790.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         83235110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         89782118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         83622489.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        11297387.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11180851.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11980431.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11212369.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      6558913702.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      6554934080.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      6570411523.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      6562742679.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       71284301040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       71287791936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       71274215232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       71280942288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        100087928629.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        100082455001.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        100093877822.399994                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        100084179227.520004                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.952393                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.948130                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.957026                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.949473                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       734464                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       763648                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         6656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       738304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       741888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       741888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       726272                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4503040                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       168704                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        168704                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2869                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2983                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2884                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2898                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2898                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2837                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17590                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          659                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              659                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       197654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     17720956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       148241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     18425100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker       160594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       265598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     17813607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker        92651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       117357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     17900080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       166771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     17900080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       111181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     17523302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        74120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        30884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           108648176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       197654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       148241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       265598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       117357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       166771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       111181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        74120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1080923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       4070446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            4070446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       4070446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       197654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     17720956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       148241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     18425100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker       160594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       265598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     17813607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker        92651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       117357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     17900080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       166771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     17900080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       111181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     17523302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        74120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        30884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          112718622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17590                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      659                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  140720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4495904                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  7136                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                168448                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4503040                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             168704                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        17527                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           16657                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           16953                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           17345                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           19289                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           15504                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           19688                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           16482                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           18579                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             600                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             600                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             792                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             592                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             632                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             744                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 41477658000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              140720                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5272                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 17148                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 17170                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 17187                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17209                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17224                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17258                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17281                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17305                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   399                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   369                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  353                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  331                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  316                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  282                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  260                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  237                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  212                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  213                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18637                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.273757                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.543809                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    32.236276                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          303      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           78      0.42%      2.04% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           32      0.17%      2.22% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           10      0.05%      2.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           32      0.17%      2.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           78      0.42%      2.86% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          294      1.58%      4.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17810     95.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18637                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   629.959641                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   346.855418                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   604.084687                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           30     13.45%     13.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           27     12.11%     25.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           13      5.83%     31.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           11      4.93%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            7      3.14%     39.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           11      4.93%     44.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            9      4.04%     48.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            9      4.04%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            8      3.59%     56.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            5      2.24%     58.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           11      4.93%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            9      4.04%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            8      3.59%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      2.24%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            7      3.14%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            4      1.79%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            7      3.14%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            2      0.90%     82.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            5      2.24%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            2      0.90%     85.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            5      2.24%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            1      0.45%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            3      1.35%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            1      0.45%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            4      1.79%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.45%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            3      1.35%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            2      0.90%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.45%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.45%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            5      2.24%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.45%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2176-2239            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2367            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            2      0.90%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3264-3327            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.605381                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.534033                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.645734                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              8      3.59%      3.59% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.45%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.45%      4.48% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              2      0.90%      5.38% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.45%      5.83% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      0.90%      6.73% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            207     92.83%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 4210035546                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6591459696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                449590400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29965.31                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46915.31                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     108.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       4.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  108.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    4.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       1.13                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.78                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 122747                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4377                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  2272872.92                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  36374293611                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1430141400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          15775603.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          16691875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          16328995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          17044473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              10642272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1              11260392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2              11015592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              11498256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         85990195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         90329740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         87993484.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         91429478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        11141452.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11937300.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        11409776.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        12119777.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      6556825860.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      6566691110.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      6566470369.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      6573418606.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       71286132480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       71277478752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       71277672384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       71271577440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        100085991448.319992                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        100093872755.519989                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        100090374187.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        100096571616                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.950884                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.957022                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.954298                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.959124                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       726784                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       721664                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       701440                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       715008                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       704512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       716800                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4324864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       184832                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        184832                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2839                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2819                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2740                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2793                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2752                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2800                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16894                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          722                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              722                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       259421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     17535655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       111181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     17412121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       179124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     16924162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        74120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     17251527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       123534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     16998282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       129711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     17294764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        43237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data        12353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           104349192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       259421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       111181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       179124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        74120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       123534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       129711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        43237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         920328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       4459578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            4459578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       4459578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       259421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     17535655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       111181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     17412121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       179124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     16924162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        74120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     17251527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       123534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     16998282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       129711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     17294764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        43237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data        12353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          108808770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16894                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      722                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  135152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4312192                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 12672                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                184384                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4324864                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             184832                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                  14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs         5590                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           15601                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           21208                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           16105                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           14626                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           15680                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           18662                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           16568                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           16306                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             505                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             656                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             888                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             816                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             922                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             463                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1000                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 41476238000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              135152                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5776                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16517                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16521                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16539                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16557                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16575                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16595                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16613                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16631                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   325                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   302                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  284                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  266                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  248                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  228                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  210                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  192                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  239                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18000                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   249.809778                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   243.514381                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    33.647824                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          333      1.85%      1.85% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           61      0.34%      2.19% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           43      0.24%      2.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            3      0.02%      2.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           43      0.24%      2.68% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           61      0.34%      3.02% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          307      1.71%      4.73% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17149     95.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18000                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   555.670782                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   322.366004                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   488.951897                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           35     14.40%     14.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           25     10.29%     24.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           12      4.94%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            7      2.88%     32.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           12      4.94%     37.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           15      6.17%     43.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           15      6.17%     49.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           17      7.00%     56.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           10      4.12%     60.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           13      5.35%     66.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            8      3.29%     69.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            9      3.70%     73.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            2      0.82%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            9      3.70%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            6      2.47%     80.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            7      2.88%     83.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            2      0.82%     83.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            8      3.29%     87.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.23%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            7      2.88%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            1      0.41%     91.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            5      2.06%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            1      0.41%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.82%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.41%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            3      1.23%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.41%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            3      1.23%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            2      0.82%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2496-2559            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          243                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.711934                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.659230                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.416892                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              5      2.06%      2.06% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              3      1.23%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.41%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.41%      4.12% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              3      1.23%      5.35% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            228     93.83%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              2      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          243                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4023435172                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6307549372                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                431219200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29857.19                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46807.19                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     104.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       4.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  104.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    4.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       1.08                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 117725                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4793                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  2354464.01                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  36413314036                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1391120975                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          16241299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          15406070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          16318713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          15611702.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0              10956432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1          10392984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2              11008656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          10531704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         88946457.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             82348032                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         87664012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             83069376                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11240985.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        11629163.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11759385.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        11449589.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      6560753935.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      6555673019.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      6566627142.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      6564049994.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       71282686800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       71287143744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       71277534864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       71279795520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        100090309494.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        100082076598.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        100090396359.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        100083991471.680008                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.954247                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.947835                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.954315                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.949326                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       679680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       695040                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       674816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       674048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       687104                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       660736                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4110336                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       162304                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        162304                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2655                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2715                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2636                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2633                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2684                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2581                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16056                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              634                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       179124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     16399142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       160594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     16769744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       210008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     16281785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        55590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     16263254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        12353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       129711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     16578266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        61767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     15942066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        86474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            99173116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       179124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       160594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       210008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        55590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       129711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        61767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        86474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         883268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       3916029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            3916029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       3916029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       179124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     16399142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       160594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     16769744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       210008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     16281785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        55590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     16263254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        12353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       129711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     16578266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        61767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     15942066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        86474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          103089144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16056                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      634                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  128448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4102944                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7392                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                162560                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4110336                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             162304                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  231                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         5461                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           14817                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           15595                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           14728                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           16328                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           18220                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           17273                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           16408                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           14848                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             640                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             601                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             592                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             792                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             631                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             728                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             728                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 41476218000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              128448                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5072                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 15703                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 15715                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 15735                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 15757                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 15773                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 15794                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 15809                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 15824                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   321                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   302                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  283                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  261                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  245                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  224                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  209                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  194                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  206                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  206                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  206                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17039                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.337696                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   244.787702                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    31.903604                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          264      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           66      0.39%      1.94% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           45      0.26%      2.20% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            7      0.04%      2.24% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           45      0.26%      2.51% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           66      0.39%      2.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          251      1.47%      4.37% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16295     95.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17039                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   601.121495                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   323.451266                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   596.975337                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           38     17.76%     17.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           20      9.35%     27.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           11      5.14%     32.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            5      2.34%     34.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            9      4.21%     38.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            8      3.74%     42.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           13      6.07%     48.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            8      3.74%     52.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            8      3.74%     56.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           12      5.61%     61.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            8      3.74%     65.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            7      3.27%     68.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            7      3.27%     71.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            8      3.74%     75.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959           10      4.67%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            4      1.87%     82.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            6      2.80%     85.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            3      1.40%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            2      0.93%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            2      0.93%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            3      1.40%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            4      1.87%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            2      0.93%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            4      1.87%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            1      0.47%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.93%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.47%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.47%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            2      0.93%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2623            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2624-2687            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3264-3327            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3648-3711            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.738318                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.675277                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.576449                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              7      3.27%      3.27% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              2      0.93%      4.21% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            204     95.33%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3804569410                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5977847560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                410294400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29672.89                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46622.89                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      98.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       3.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   99.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    3.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.03                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.45                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 112038                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4220                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  2485093.95                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  36491744050                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1312859372                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          15025651.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          15133305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          16740259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3              15540336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              10136352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              10208976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2              11293032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3              10483560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         81229324.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         81335155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         90753062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         81350131.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        11138135.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11164262.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        11635384.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        12133048.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      6551676763.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      6554881877.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2        6568152408                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      6563844357.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       71290649232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       71287837728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       71276196912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       71279975904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        100079339042.880005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        100080044889.599991                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        100094254642.559998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        100082810921.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.945703                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.946253                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.957320                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.948407                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       739584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       757760                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       718848                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       759296                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       744960                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       725760                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4480768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       160768                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        160768                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2889                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2960                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2808                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2966                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2910                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2835                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17503                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          628                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              628                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       166771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     17844490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       142064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     18283036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       166771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     17344177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        74120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     18320096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       135887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     17974201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        55590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     17510948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        61767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           108110803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       166771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       142064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       166771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        74120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       135887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        55590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        61767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         802971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       3878968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            3878968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       3878968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       166771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     17844490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       142064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     18283036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       166771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     17344177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        74120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     18320096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       135887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     17974201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        55590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     17510948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        61767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          111989771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17503                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      628                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  140024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4475808                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  4960                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                160768                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4480768                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             160768                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                  16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs         7140                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           18016                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           17952                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           17064                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           17810                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           15632                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           18561                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           15930                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           18904                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             681                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             567                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             648                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             616                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             624                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             504                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             880                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 41477754000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              140024                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5024                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17122                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17141                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17163                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17183                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17194                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17213                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17233                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17256                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   347                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   323                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  301                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  281                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  270                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  251                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  232                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  209                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  204                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  204                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  204                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  205                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  205                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  206                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  210                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  210                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  210                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  211                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18497                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.666378                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   245.400277                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    31.031306                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          271      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           73      0.39%      1.86% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           37      0.20%      2.06% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           12      0.06%      2.12% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           37      0.20%      2.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           73      0.39%      2.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          258      1.39%      4.11% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17736     95.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18497                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   667.109524                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   343.070592                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   659.191699                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           33     15.71%     15.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           24     11.43%     27.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           10      4.76%     31.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255            9      4.29%     36.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319            9      4.29%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383            5      2.38%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           14      6.67%     49.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           11      5.24%     54.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            8      3.81%     58.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            2      0.95%     59.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            4      1.90%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            5      2.38%     63.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            5      2.38%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            5      2.38%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            5      2.38%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            3      1.43%     72.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            3      1.43%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            2      0.95%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            7      3.33%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            5      2.38%     80.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            8      3.81%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            6      2.86%     87.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            6      2.86%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            2      0.95%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.48%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            2      0.95%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            1      0.48%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            2      0.95%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            3      1.43%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            2      0.95%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.48%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.48%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            1      0.48%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            1      0.48%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2432-2495            1      0.48%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2623            1      0.48%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3456-3519            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3520-3583            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          210                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.923810                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.873717                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.494457                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              3      1.43%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.48%      1.90% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.48%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.48%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.48%      3.33% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            200     95.24%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              3      1.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          210                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4173899914                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6544679464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                447580800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29841.49                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46791.49                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     107.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       3.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  108.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    3.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       1.12                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 122218                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4178                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  2287670.51                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  36382857475                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1421577536                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          15802819.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          16189891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          16092518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          16633209.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              10660632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              10921752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          10856064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              11220816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         86222822.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         88044902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         86564774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         89287910.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11131499.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11330150.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11383234.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11576908.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      6556219398.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      6561351368.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      6565744071.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      6571977883.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       71286664464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       71282162736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       71278309488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       71272841232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        100086185220.479996                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        100089484385.279999                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        100088433735.360001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        100093021544.639999                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.951035                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.953605                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.952786                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.956359                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       724224                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       734208                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       746240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       716288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       718080                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       698368                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4381184                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        37120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       164352                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        164352                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2829                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2868                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2915                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2798                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2805                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2728                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17114                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          642                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              642                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        74120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       222361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     17473888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       129711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     17714779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       197654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     18005084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        80297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     17282410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        12353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       142064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     17325647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        92651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     16850041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        30884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           105708066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       222361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       129711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       197654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        80297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       142064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        92651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        30884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         895622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       3965442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            3965442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       3965442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        74120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       222361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     17473888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       129711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     17714779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       197654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     18005084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        80297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     17282410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        12353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       142064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     17325647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        92651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     16850041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        30884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          109673508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17114                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      642                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  136912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4373888                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7296                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                164096                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4381184                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             164352                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           18030                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           16018                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           18319                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18705                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           15400                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           17176                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           15651                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           17385                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             600                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             719                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             488                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             705                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             624                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             824                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 41446003000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              136912                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5136                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16750                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16759                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16785                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16801                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16817                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16840                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16853                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16870                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   340                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   323                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  297                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  281                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  265                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  241                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  230                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  213                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18133                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.261071                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   244.635027                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    32.115196                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          284      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           76      0.42%      1.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           45      0.25%      2.23% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            4      0.02%      2.26% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           48      0.26%      2.52% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           75      0.41%      2.93% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          273      1.51%      4.44% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17328     95.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18133                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   634.400000                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   333.698151                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   604.767908                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           40     18.60%     18.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           21      9.77%     28.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           11      5.12%     33.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            4      1.86%     35.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            5      2.33%     37.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            9      4.19%     41.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            5      2.33%     44.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            9      4.19%     48.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575           10      4.65%     53.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639           10      4.65%     57.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           10      4.65%     62.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            4      1.86%     64.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            8      3.72%     67.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895           13      6.05%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            6      2.79%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            5      2.33%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            4      1.86%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            2      0.93%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            6      2.79%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            4      1.86%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            3      1.40%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            1      0.47%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            5      2.33%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            3      1.40%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            4      1.86%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.47%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            3      1.40%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.47%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            2      0.93%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            2      0.93%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2752-2815            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2880-2943            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3264-3327            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          215                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.851163                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.786566                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.664973                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              5      2.33%      2.33% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.47%      2.79% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.47%      3.26% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.47%      3.72% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              2      0.93%      4.65% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            201     93.49%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.47%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              3      1.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          215                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4020816711                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6337610511                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                437388800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29416.88                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46366.88                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     105.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       3.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  105.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    3.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       1.09                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 119412                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4267                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.08                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  2334197.06                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  36412632642                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1391594158                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          15539126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          16557004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          15515539.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          16392499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0          10482744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              11169408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              10466832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              11058432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         84501580.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1             90484992                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2             82630080                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         87576153.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11111178.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        11330150.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11486499.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11794636.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      6555057200.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      6564633857.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      6561009149.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      6570184380.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       71287683936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       71279283360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       71282462928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       71274414480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        100083859350.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        100092942357.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        100083054613.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        100090904166.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.949224                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.956298                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.948597                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.954710                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       692992                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       711680                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       696576                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       695552                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       696832                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       685824                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4221696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        41472                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       156928                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        156928                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2707                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2780                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2721                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2717                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2722                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2679                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16491                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          613                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              613                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       228538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     16720330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       166771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     17171230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       203831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     16806804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        92651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     16782097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       135887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     16812981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       111181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     16547383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        61767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           101859981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       228538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       166771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       203831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        92651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       135887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       111181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        61767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total        1000626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3786318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3786318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3786318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       228538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     16720330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       166771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     17171230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       203831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     16806804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        92651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     16782097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       135887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     16812981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       111181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     16547383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        61767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          105646299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16491                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      613                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  131928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   4904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4214944                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6752                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                156672                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4221696                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             156928                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs        12625                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           16104                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           18161                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           17313                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           15240                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           16416                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           15393                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           15810                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           17280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             688                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             584                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             584                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             728                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             568                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 41481987000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              131928                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               4904                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16113                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16124                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16141                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16153                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16162                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16176                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16199                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16219                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   316                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   301                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  285                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  275                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  266                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  252                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  229                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  209                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  200                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  200                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  204                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  207                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  207                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  206                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  206                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  205                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  205                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  201                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17451                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.508051                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   245.089717                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    31.466487                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          264      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           69      0.40%      1.91% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           42      0.24%      2.15% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           43      0.25%      2.40% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           68      0.39%      2.78% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          258      1.48%      4.26% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        16707     95.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17451                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          207                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   639.362319                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   317.288543                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   684.177005                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           33     15.94%     15.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           31     14.98%     30.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            8      3.86%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           13      6.28%     41.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            9      4.35%     45.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            6      2.90%     48.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            5      2.42%     50.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            5      2.42%     53.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            8      3.86%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           11      5.31%     62.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            5      2.42%     64.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            5      2.42%     67.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            7      3.38%     70.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            7      3.38%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            5      2.42%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            5      2.42%     78.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            2      0.97%     79.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            4      1.93%     81.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            4      1.93%     83.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            1      0.48%     84.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            4      1.93%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            2      0.97%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            1      0.48%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            3      1.45%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            3      1.45%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      0.97%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            2      0.97%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            2      0.97%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.48%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            2      0.97%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            2      0.97%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            2      0.97%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            2      0.97%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.48%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2496-2559            1      0.48%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3136-3199            1      0.48%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3200-3263            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3392-3455            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          207                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          207                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.652174                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.598239                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.446382                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              3      1.45%      1.45% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              3      1.45%      2.90% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              2      0.97%      3.86% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.97%      4.83% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              3      1.45%      6.28% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.48%      6.76% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            193     93.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          207                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3970035700                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6202638850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                421494400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30140.65                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47090.65                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     101.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  101.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.05                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.46                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 115090                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4072                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.03                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  2425279.88                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  36462268791                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1342166220                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          16288473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          15778627.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          15182899.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3              16208640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              10988256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              10644312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2              10242432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              10934400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         88501171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         85199961.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         81685094.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             86124480                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        11844403.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11313561.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        10882252.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11907855.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      6561346553.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      6559188834.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      6556802713.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      6569337752.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       71282166960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       71284059696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       71286152784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       71275157136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        100090619401.919998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        100085668577.279999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        100080431760.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        100089153848.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.954489                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.950633                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.946554                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.953347                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       673792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       697600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       686848                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       683520                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       707072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       678144                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4158976                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       153600                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        153600                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2632                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2725                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2683                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2670                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2762                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2649                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16246                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          600                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              600                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       191478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     16257078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        86474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     16831511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst       185301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     16572090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        12353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     16491792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        49414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        80297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     17060049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker        12353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        18530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     16362082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         6177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        98827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data        12353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           100346689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       191478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        86474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst       185301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        12353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        80297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        18530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        98827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         673260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       3706021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            3706021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       3706021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       191478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     16257078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        86474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     16831511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst       185301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     16572090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        12353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     16491792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        49414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        80297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     17060049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker        12353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        18530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     16362082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         6177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        98827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data        12353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          104052710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16246                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      600                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  129968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4153664                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  5312                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                153344                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4158976                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             153600                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs        13036                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           15856                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           16280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           16241                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           15872                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           17920                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           15272                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16640                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15721                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             544                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             607                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             592                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             547                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             680                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             774                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             416                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 41445166000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              129968                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4800                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 15918                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 15928                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 15945                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 15957                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 15969                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 15986                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16006                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16022                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   296                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   282                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  265                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  253                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  241                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  224                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  203                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  187                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  192                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  194                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  194                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  194                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  194                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  194                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  197                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17173                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.801141                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   245.656198                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    30.633506                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          248      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           59      0.34%      1.79% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           42      0.24%      2.03% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           42      0.24%      2.28% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           61      0.36%      2.63% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          242      1.41%      4.04% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16479     95.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17173                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   640.534653                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   347.088276                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   612.412870                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           30     14.85%     14.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           25     12.38%     27.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            9      4.46%     31.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            8      3.96%     35.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            6      2.97%     38.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            6      2.97%     41.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            4      1.98%     43.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511           11      5.45%     49.01% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           11      5.45%     54.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           12      5.94%     60.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            4      1.98%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            4      1.98%     64.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            5      2.48%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            7      3.47%     70.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            7      3.47%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            9      4.46%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            7      3.47%     81.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      2.48%     84.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.49%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            4      1.98%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            3      1.49%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            2      0.99%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            3      1.49%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            1      0.50%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            2      0.99%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.50%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            1      0.50%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            3      1.49%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.50%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.50%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.50%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.50%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            1      0.50%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2880-2943            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3136-3199            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3200-3263            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.722772                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.650071                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.737035                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              5      2.48%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.50%      2.97% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              3      1.49%      4.46% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              3      1.49%      5.94% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              3      1.49%      7.43% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            183     90.59%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              2      0.99%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              2      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3864035938                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6064179838                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                415366400                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29768.69                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46718.69                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     100.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       3.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  100.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    3.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       1.04                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.22                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 113426                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3995                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  2460237.80                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  36488695700                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1315175689                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          15463526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          15690326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2              15603840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          15530659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          10431744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1          10584744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              10526400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              10477032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         83829158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         84695769.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         83994393.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         82758873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11237253.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1            11197440                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        11072609.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11412264.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      6553279566.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      6559693407.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      6560223863.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      6560098007.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       71289243264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       71283617088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       71283151776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       71283262176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        100082968097.279999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        100084962360                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        100084056466.560013                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        100083022597.440002                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.948529                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.950083                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.949377                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.948572                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       721152                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       727808                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       709632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       750592                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       715008                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       713728                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4394752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        56320                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       150272                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        150272                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2817                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2843                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2772                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2932                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2793                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2788                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17167                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          587                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              587                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       395309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     17399768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       160594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     17560362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       265598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     17121816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       166771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     18110088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       210008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     17251527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       117357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     17220643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        43237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data        12353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           106035431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       395309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       160594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       265598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       166771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       210008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       117357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        43237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1358874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       3625724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            3625724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       3625724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       395309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     17399768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       160594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     17560362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       265598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     17121816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       166771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     18110088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       210008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     17251527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       117357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     17220643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        43237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data        12353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          109661155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17167                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      587                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  137336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4388288                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                150016                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4394752                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             150272                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs        12926                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           16168                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           16934                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           18449                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           16656                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           16248                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           17513                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           16758                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           18408                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             608                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             520                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             688                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             664                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             560                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             552                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 41452874000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              137336                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4696                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16790                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16808                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16830                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16841                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16859                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16884                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16903                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16914                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   356                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   333                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  311                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  301                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  282                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  256                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  237                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  226                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  188                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  188                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  188                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  188                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  189                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  192                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  199                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  199                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  199                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  199                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  193                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        18096                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.790451                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.619051                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    30.705300                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          263      1.45%      1.45% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           63      0.35%      1.80% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           39      0.22%      2.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           10      0.06%      2.07% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           39      0.22%      2.29% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           62      0.34%      2.63% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          251      1.39%      4.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17369     95.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        18096                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          199                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   690.723618                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   374.976562                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   657.538146                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           27     13.57%     13.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           21     10.55%     24.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           13      6.53%     30.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            6      3.02%     33.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            6      3.02%     36.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            7      3.52%     40.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            8      4.02%     44.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            9      4.52%     48.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            9      4.52%     53.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            9      4.52%     57.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           11      5.53%     63.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            3      1.51%     64.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            3      1.51%     66.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            7      3.52%     69.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            5      2.51%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            4      2.01%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            5      2.51%     76.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            5      2.51%     79.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            2      1.01%     80.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            5      2.51%     82.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            2      1.01%     83.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.51%     85.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            3      1.51%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            5      2.51%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            1      0.50%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            6      3.02%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.50%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            2      1.01%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            1      0.50%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            3      1.51%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            1      0.50%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            1      0.50%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2495            1      0.50%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.50%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2880-2943            1      0.50%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2944-3007            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3264-3327            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          199                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          199                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.557789                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.488941                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.631578                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              5      2.51%      2.51% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              2      1.01%      3.52% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      1.01%      4.52% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.50%      5.03% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      1.01%      6.03% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.50%      6.53% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              2      1.01%      7.54% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      1.01%      8.54% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            182     91.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          199                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 4072651046                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6397072346                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                438828800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29698.33                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46648.33                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     105.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       3.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  106.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    3.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       1.09                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 119823                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3903                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  2334847.02                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  36417440847                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3641776200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1386994164                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0              15540336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          15699398.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          16182028.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          16461446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              10483560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          10590864.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              10916448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          11104944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         84181593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         85431091.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             86736000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         88326950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11306926.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        10786037.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        11768924.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        11622113.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      22119483584.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0        6555098952                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      6558304887.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      6565118129.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      6570214202.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       71287647312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       71284835088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       71278858560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       71274388320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        100083742264.320007                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        100085130951.360001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        100089063674.880005                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        100091601561.600006                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.949132                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.950214                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.953277                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.955254                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              268682                       # Transaction distribution
system.membus.trans_dist::ReadResp             268682                       # Transaction distribution
system.membus.trans_dist::WriteReq                 68                       # Transaction distribution
system.membus.trans_dist::WriteResp                68                       # Transaction distribution
system.membus.trans_dist::Writeback             10420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           168422                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          38353                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          130615                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19891                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1101                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       905940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       906308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 906308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71702017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71702753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71702753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134341000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4431439500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        68000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        34000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    171930000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     84324763                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     19245858                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     65307500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq         5495                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      9997394                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18166500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         2977                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        29382                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           28                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          220                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          948                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           79                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         9915                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           38                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           96                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      7397945                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    245508978                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp          500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        91462                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      2897487                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       215500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     77998000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        43000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       910500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          4290                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        39394                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            10645394                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          324417978                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            94956                       # Total snoops (count)
system.membus.snoop_fanout::samples            505657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  505657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              505657                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              125500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 184                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           372071500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              410702                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4514947500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             10.9                       # Layer utilization (%)
system.membus.respLayer3.succeeded             400466                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             268565                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            268565                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10420                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          122294                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          8321                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         130615                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1101                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1101                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        11332                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8236                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        10904                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port        10965                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        14877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        15053                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        15193                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        14762                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        14789                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        17700                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        12522                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        12540                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8608                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        11436                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        11502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        12369                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       202788                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        11492                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8313                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        10914                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port        11066                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        15418                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        14999                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        15210                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        14604                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        14783                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        17464                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        12417                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        12044                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        11558                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        11494                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        12267                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       202702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        11269                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8211                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        10925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port        11000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        15143                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        15050                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        14972                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        14632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        14777                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        17859                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        12472                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        12356                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8913                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        11440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        11576                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        12184                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       202779                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        11151                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8125                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        10925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port        10987                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        15335                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        14884                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        15506                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        14847                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        14815                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        17870                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        12503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        12298                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8709                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        11366                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        11118                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        12275                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       202715                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                810984                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1156352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1067520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1060864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1075200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1103360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1138176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1143040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1095680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1089536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1180416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1166080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1141504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1120768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1113600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1143040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1154048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17949184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1178112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1078272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1068032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1072384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1160960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1139200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1139968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1091840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1084416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1152768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1105152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1127936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1140480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1131008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1130240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17946369                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1147392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1062144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1070592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1078528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1124352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1125632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1130240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1091328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1074432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1144064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1118976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1161984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1122816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1138432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17906944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1056000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1073152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1078784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1156352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1112832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1158656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1099776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1064192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1166080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1178624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1128960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1134848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1097216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17899520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71702017                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    375855400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2646566576                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     97944400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    171188000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     11648600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    182751025                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1527800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10794167                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          339                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           31                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            9                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           59                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           40                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           34                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       307600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       140901                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        43600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       182960                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        38600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         9330                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          443                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          72                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             394200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            333191                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           38862800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              23036                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28245000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              16743                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           36076600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              22151                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           36062200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              22311                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           47638400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              30680                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           47180800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              30292                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           47869800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              30743                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           46501800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              29729                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           46622000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              29882                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           55337200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              35776                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          40387000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             25271                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          39746200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             24923                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          30004600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             17765                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          38831200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             23290                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          38254000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             23206                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          40544600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             24903                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         711229338                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            100112                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         710285985                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            100026                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         709793814                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            100104                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         708804131                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            100040                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       268565                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       268565                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10420                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       122294                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         8321                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       130615                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1101                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1101                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       202788                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       202702                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       202779                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       202715                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       810984                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17949184                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17946369                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17906944                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17899520                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71702017                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    214852000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1074260000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     41680000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq     97835200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      6656800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    104492000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       880800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4404000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         9939                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         2496                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           38                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     32470000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      4733000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       108800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 12473                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     37311800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     90345600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       102676                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     90617700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       102676                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     90367200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       102675                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     90575200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       102675                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1183156800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.9                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       400282                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2525284                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2524800                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          484                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                68                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               68                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            38789                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          168778                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         38508                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         207286                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          111                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40276                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       357486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       485796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       365905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       487198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       363184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       482421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       363997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       484391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         4366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       364723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       485277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       355087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       480060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           41                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5101890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       637184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     31498860                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       971560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       476672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     31407736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       974392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       472832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     31109984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       964812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       451072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     31184740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       968764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       558848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     31138660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       970532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       441856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     31064160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       959896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       191744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        86097                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           56                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196531709                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1266225593                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  24296624754                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        68000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        35496                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1260688903                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     85523473                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     19368257                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     65616377                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq        59991                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     20391979                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    113216457                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        86319                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         3755                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           32                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1605                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         6103                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1385                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          162                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq           26                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1610                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          221                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    852713143                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     39416899                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      2455985                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     13216493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     63813928                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     19281996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1952998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       486499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     17049481                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      2759993                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        97246                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        4138                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          969017525                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          44129890                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          482949                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2811629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2811629    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2811629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2652405196                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2811814                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          80998932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2489                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        5890413880                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            213579                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         243466827                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            242906                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          60598089                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1862                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        6048300295                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            14.6                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            220915                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         244155331                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            243600                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         60143984                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1847                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       6014124087                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           14.5                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           219585                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        241778328                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           241218                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         57383473                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1762                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       6041717090                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           14.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           220187                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        242762838                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           242200                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         71059473                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2183                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       6033502085                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           14.6                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           220563                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            25499                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        243206820                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           242644                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         56200502                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1726                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       5828240243                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           212297                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        240603411                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           240086                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           465993                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               27                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         24344496                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              749                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         12949992                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              538                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy            14499                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded               14                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         4144    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         4144                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         4144    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         4144                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         4144                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         4144    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         4144                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         4144                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         4144    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         4144                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         4144                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             4144    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         4144                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         4144                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            4144    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         4144                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    270047                       # number of replacements
system.l2.tags.tagsinuse                  8182.499284                       # Cycle average of tags in use
system.l2.tags.total_refs                      454132                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.681678                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      308.273137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.954590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    20.989960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1317.789820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.145452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    12.039768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1342.818869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.338436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    14.718088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1298.899153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.270018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     6.978466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1279.213282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     2.234886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    11.729467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1256.645583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.460560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     8.532794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1265.813582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.187089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    10.638261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    11.828022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.037631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.160863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.163918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.158557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.156154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.153399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.154518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.001444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992310                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18904696                       # Number of tag accesses
system.l2.tags.data_accesses                 18904696                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       242855                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1662                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        70944                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       243578                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1367                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        70555                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       241166                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1110                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        70450                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       242164                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1320                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        70646                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       242603                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1617                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        70410                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       239962                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1301                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        70492                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker           12                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          609                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          164                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1885038                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38789                       # number of Writeback hits
system.l2.Writeback_hits::total                 38789                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          116                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          113                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data          138                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  731                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                155                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2007                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       242855                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1662                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         71352                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       243578                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1367                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         70862                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       241166                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1110                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         70758                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       242164                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1320                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         70940                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       242603                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1617                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         70733                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       239962                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1301                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         70842                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker           12                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           609                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           181                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1887045                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       242855                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1662                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        71352                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       243578                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1367                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        70862                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       241166                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1110                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        70758                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       242164                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1320                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        70940                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       242603                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1617                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        70733                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       239962                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1301                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        70842                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            3                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker           12                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          609                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          181                       # number of overall hits
system.l2.overall_hits::total                 1887045                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          827                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        44527                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          495                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        45113                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          737                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        44321                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          442                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        44272                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          566                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        44313                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          425                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        43859                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          140                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           44                       # number of ReadReq misses
system.l2.ReadReq_misses::total                270244                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        19275                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        20787                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        20520                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        20484                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        20943                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        19852                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             121919                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         1389                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         1388                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         1350                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         1425                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         1409                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8321                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          330                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1476                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          827                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        44857                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          495                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        45312                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          737                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        44559                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          442                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        44478                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          566                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        44563                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          425                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        44107                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          140                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           48                       # number of demand (read+write) misses
system.l2.demand_misses::total                 271720                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          827                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        44857                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          495                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        45312                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          737                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        44559                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          442                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        44478                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          566                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        44563                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          425                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        44107                       # number of overall misses
system.l2.overall_misses::system.cpu6.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          140                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           48                       # number of overall misses
system.l2.overall_misses::total                271720                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      4382500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    106454000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   5836360905                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      2427000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     62645000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   5914004915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      4629499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     93961500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   5811562416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3296998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     55026500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   5804017416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      3838000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     70571500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   5808923909                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1339500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     53112500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   5749820894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       249499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     18192000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      5810500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35410626951                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      8052000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      3321500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3078500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      3771497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      3657000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      5192500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       262500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     27335497                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      4219999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      3280000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      4013499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      4096500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      3458500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      3884999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     23083997                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     35319499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     23018997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     29112500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     25300499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     30188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     26563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data       189000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     170147495                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      4382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    106454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   5871680404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      2427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     62645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   5937023912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      4629499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     93961500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   5840674916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3296998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     55026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   5829317915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      3838000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     70571500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   5839111909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1339500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     53112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   5776384394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data       189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       249499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     18192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      6266000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35580774446                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      4382500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    106454000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   5871680404                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      2427000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     62645000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   5937023912                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      4629499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     93961500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   5840674916                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3296998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     55026500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   5829317915                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      3838000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     70571500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   5839111909                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1339500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     53112500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   5776384394                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data       189000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       249499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     18192000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      6266000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35580774446                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       242890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       115471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       243598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       115668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       241203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       114771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       242191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       114918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       242633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       114723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       239974                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       114351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2155282                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38789                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38789                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        19416                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        20891                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        20636                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        20597                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        21055                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        19990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           122650                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         1422                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1383                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         1416                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         1373                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         1445                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         1432                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3483                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       242890                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2489                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       116209                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       243598                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1862                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       116174                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       241203                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1847                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       115317                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       242191                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1762                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       115418                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       242633                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2183                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       115296                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       239974                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1726                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       114949                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          749                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2158765                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       242890                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2489                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       116209                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       243598                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1862                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       116174                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       241203                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1847                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       115317                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       242191                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1762                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       115418                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       242633                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2183                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       115296                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       239974                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1726                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       114949                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          749                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2158765                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.332262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.385612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.265843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.390021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.399025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.386169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.250851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.385249                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.259276                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.386261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.246234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.383547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.186916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.211538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125387                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.992738                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.995022                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.994379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.994514                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.994681                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.993097                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.994040                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.976793                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.979754                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.980226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.983248                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.986159                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.983939                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.981713                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.447154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.393281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.435897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.412000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.436300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.414716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.190476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.423773                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000144                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.332262                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.386003                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000082                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.265843                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.390036                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000153                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.399025                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.386404                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000111                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.250851                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.385365                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000124                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.259276                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.386510                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000050                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.246234                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.383709                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.186916                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.209607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125868                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000144                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.332262                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.386003                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000082                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.265843                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.390036                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000153                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.399025                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.386404                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000111                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.250851                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.385365                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000124                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.259276                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.386510                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000050                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.246234                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.383709                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.186916                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.209607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125868                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 125214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 128723.095526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 131074.649202                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       121350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 126555.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 131093.141999                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 125121.594595                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 127491.858887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 131124.352248                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 122111.037037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 124494.343891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 131099.056198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 127933.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 124684.628975                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 131088.482138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker       111625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 124970.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 131097.856631                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 124749.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129942.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 132056.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 131032.056035                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   417.743191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   159.787367                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   150.024366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   184.119166                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   174.616817                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   261.560548                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  4525.862069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   224.210312                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  3038.156228                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  2420.664207                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  2891.569885                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  3034.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data  2427.017544                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data  2757.273953                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        26100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2774.185434                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 107028.784848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 115673.351759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 122321.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 122817.956311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data       120752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 107110.887097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data       189000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       113875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115276.080623                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 125214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 128723.095526                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 130897.750719                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       121350                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 126555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 131025.421787                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 125121.594595                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 127491.858887                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 131077.333782                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 122111.037037                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 124494.343891                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 131060.702257                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 127933.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 124684.628975                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 131030.494109                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker       111625                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 124970.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 130962.985331                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data       189000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 124749.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129942.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 130541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130946.468593                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 125214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 128723.095526                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 130897.750719                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       121350                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 126555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 131025.421787                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 125121.594595                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 127491.858887                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 131077.333782                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 122111.037037                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 124494.343891                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 131060.702257                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 127933.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 124684.628975                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 131030.494109                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker       111625                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 124970.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 130962.985331                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data       189000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 124749.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129942.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 130541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130946.468593                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10420                       # number of writebacks
system.l2.writebacks::total                     10420                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          188                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           81                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          151                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          220                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           95                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          224                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          207                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           79                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          193                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1679                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          188                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          193                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1679                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          188                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          151                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          193                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1679                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          639                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        44446                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        45061                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        44226                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          218                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        44192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        44234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          232                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        43782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           268565                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        19275                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        20787                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        20520                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        20484                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        20943                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        19852                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        121919                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         1389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1355                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         1388                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         1350                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         1425                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         1409                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8321                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1476                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        44776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        45260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        44464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        44398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        44484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        44030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            270041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        44776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        45260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        44464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        44398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        44484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        44030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           270041                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3683500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     78161000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   5337512905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1474000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     42122000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   5412412415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3637499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     61647500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   5313519416                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2467499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     26260000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5308089916                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      3038000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     42154500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5312691909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       680500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     28027000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5258865894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       227499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     16652000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      5326500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32258651452                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1061132621                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1144243078                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1129895112                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1127786601                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1153316143                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1092676671                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      3241499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   6712291725                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     76208985                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     74314487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     76350982                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     74302482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data     78419985                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     77331480                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       271000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    457199401                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     31689499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     20829997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     26494500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     23034499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     27438000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     23835500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data       178000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       411500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    153911495                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     78161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   5369202404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1474000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     42122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   5433242412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3637499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     61647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   5340013916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2467499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     26260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5331124415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      3038000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     42154500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5340129909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     28027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5282701394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data       178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       227499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     16652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      5738000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32412562947                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     78161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   5369202404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1474000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     42122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   5433242412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3637499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     61647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   5340013916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2467499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     26260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5331124415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      3038000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     42154500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5340129909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     28027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5282701394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data       178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       227499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     16652000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      5738000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32412562947                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       380000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       398499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       333499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       347000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       337000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       325500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       110500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       241500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2473498                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data        80500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       190500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1371000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       580000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       618499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       493499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       527000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       517000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       485500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       191000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       432000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3844498                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.256730                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.384910                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.184748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.389572                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.279913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.385341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.123723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.384552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000103                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.164453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.385572                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.134415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.382874                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.142857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.186916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.211538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124608                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.992738                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.995022                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.994379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.994514                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.994681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.993097                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.906250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.994040                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.976793                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.979754                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.980226                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.983248                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.986159                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.983939                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.981713                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.447154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.393281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.435897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.412000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.436300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.414716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.190476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.423773                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.256730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.385306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.184748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.389588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.279913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.385581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.123723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.384671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.164453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.385824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.134415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.383039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.186916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.209607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.256730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.385306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.184748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.389588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.279913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.385581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.123723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.384671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.164453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.385824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.134415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.383039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.186916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.209607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125091                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 118822.580645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 122317.683881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 120089.837218                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 113384.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 122447.674419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 120113.011584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 117338.677419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119240.812379                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 120144.698051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 112159.045455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 120458.715596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 120114.272176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       121520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 117422.005571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 120104.261631                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 97214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 120806.034483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 120114.793614                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 113749.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 118942.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 121056.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 120114.875177                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55052.276057                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55046.090249                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55063.114620                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55056.951816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 55069.290121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55041.137971                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55887.913793                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55055.337765                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54866.079914                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54844.639852                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55007.912104                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55038.875556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 55031.568421                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54883.946061                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54945.247086                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 96028.784848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 104673.351759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 111321.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 111817.956311                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data       109752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 96110.887097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data       178000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       102875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104276.080623                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 118822.580645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 122317.683881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 119912.506789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 113384.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 122447.674419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 120045.126204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 117338.677419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119240.812379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 120097.470223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 112159.045455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 120458.715596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 120075.778526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       121520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 117422.005571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 120046.081940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 97214.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 120806.034483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 119979.591052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data       178000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 113749.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 118942.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119541.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120028.302913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 118822.580645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 122317.683881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 119912.506789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 113384.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 122447.674419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 120045.126204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 117338.677419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119240.812379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 120097.470223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 112159.045455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 120458.715596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 120075.778526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       121520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 117422.005571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 120046.081940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 97214.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 120806.034483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 119979.591052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data       178000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 113749.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 118942.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119541.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 120028.302913                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       4290                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67550                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67550    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67550                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2564                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2564    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2564                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     417272586.872587                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    405068537.964153                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    97127712.116506                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08           12      0.29%      0.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08           22      0.53%      0.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          209      5.04%      5.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          686     16.55%     22.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          797     19.23%     41.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08         1311     31.64%     73.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          580     14.00%     87.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          405      9.77%     97.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08           93      2.24%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08           19      0.46%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.07%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.14%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        417236171.795392      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17292800                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    15839382.239382                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   32767265.433685                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         3715     89.65%     89.65% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          271      6.54%     96.19% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           68      1.64%     97.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           25      0.60%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           14      0.34%     98.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           15      0.36%     99.13% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           15      0.36%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            7      0.17%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.14%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            6      0.14%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.05%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       15837062.094499      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 656384                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67550                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100422.695781                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98976.742168                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      21153.638479                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           93      0.14%      0.14% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        59867     88.63%     88.76% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         3164      4.68%     93.45% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         2391      3.54%     96.99% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         1307      1.93%     98.92% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          595      0.88%     99.80% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           95      0.14%     99.94% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            7      0.01%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            9      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            2      0.00%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            4      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            5      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            5      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67550                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67550                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           614012.790526                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          563828.905704                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   10      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               8      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               8      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              14      0.02%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              18      0.03%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              22      0.03%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              19      0.03%      0.18% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             26      0.04%      0.22% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67401     99.78%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          31630000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67550                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2564                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         16162009.750390                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        21345781.773300                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             1      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             2      0.08%      0.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2560     99.84%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           54000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       218223000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2564                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70114                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             591271.158399                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            534703.122239                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     10      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 5      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 9      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                27      0.04%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                18      0.03%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                21      0.03%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                29      0.04%      0.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                27      0.04%      0.24% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               36      0.05%      0.29% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               69910     99.71%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            11452000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70114                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         4144                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.162403                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.368865                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             3471     83.76%     83.76% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              673     16.24%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         4144                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         4144                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            4144    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         4144                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              4144                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            16.299710                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           15.819096                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.804851                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                     3      0.07%      0.10% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                     8      0.19%      0.29% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                    29      0.70%      0.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    93      2.24%      3.23% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                 246      5.94%      9.17% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                 552     13.32%     22.49% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                 808     19.50%     41.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 920     22.20%     64.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 702     16.94%     81.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                 424     10.23%     91.36% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                 233      5.62%     96.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                  71      1.71%     98.70% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                  39      0.94%     99.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   7      0.17%     99.81% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   3      0.07%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   4      0.10%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                4144                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             4144                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.618726                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.279971                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   2559     61.75%     61.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1156     27.90%     89.65% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    271      6.54%     96.19% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     68      1.64%     97.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     17      0.41%     98.24% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      8      0.19%     98.43% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     14      0.34%     98.77% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     15      0.36%     99.13% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      8      0.19%     99.32% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      7      0.17%     99.49% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     7      0.17%     99.66% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     6      0.14%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     4      0.10%     99.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     2      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     2      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               4144                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67454                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67454    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67454                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2650                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.903774                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.464875                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     4.953558                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2649     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2650                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     416679536.679537                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    96217375.617276                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08           12      0.29%      0.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08           21      0.51%      0.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          201      4.85%      5.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          683     16.48%     22.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          828     19.98%     42.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08         1342     32.38%     74.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          523     12.62%     87.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          421     10.16%     97.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           87      2.10%     99.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08           10      0.24%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08           12      0.29%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.07%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        416643208.472041      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17268224                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    16364478.764479                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   35434698.726378                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         3704     89.38%     89.38% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          266      6.42%     95.80% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           68      1.64%     97.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           30      0.72%     98.17% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           16      0.39%     98.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           19      0.46%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           21      0.51%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.14%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            4      0.10%     99.76% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            6      0.14%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.02%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.05%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       16362105.831455      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 678145                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67454                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100468.916595                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98995.939422                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      21536.875979                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           94      0.14%      0.14% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        59761     88.60%     88.73% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         3162      4.69%     93.42% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2434      3.61%     97.03% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1268      1.88%     98.91% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          606      0.90%     99.81% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           77      0.11%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           13      0.02%     99.94% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            9      0.01%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            3      0.00%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            8      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            9      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            2      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67454                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67454                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           614410.665046                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          553743.007234                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    9      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               5      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               7      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              12      0.02%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              14      0.02%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              13      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              12      0.02%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              10      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              27      0.04%      0.18% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             21      0.03%      0.21% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67310     99.79%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          17393000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67454                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2650                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         15683399.245283                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        21520812.482729                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             2      0.08%      0.08% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             3      0.11%      0.23% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             1      0.04%      0.26% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.04%      0.30% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.30% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            2      0.08%      0.38% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2640     99.62%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           48000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       237725000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2650                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70104                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             591212.427251                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            535119.318603                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      9      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 8      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                14      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                30      0.04%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                20      0.03%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                17      0.02%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                22      0.03%      0.21% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                36      0.05%      0.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               27      0.04%      0.30% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69895     99.70%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            17393000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70104                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         4144                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.158784                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.365518                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             3486     84.12%     84.12% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              658     15.88%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         4144                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         4144                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            4144    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         4144                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              4144                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            16.276544                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.743176                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                     2      0.05%      0.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                    10      0.24%      0.31% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                    21      0.51%      0.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    85      2.05%      2.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                 257      6.20%      9.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                 542     13.08%     22.15% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                 847     20.44%     42.59% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 947     22.85%     65.44% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                 669     16.14%     81.59% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                 417     10.06%     91.65% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                 229      5.53%     97.18% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                  78      1.88%     99.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                  21      0.51%     99.57% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   6      0.14%     99.71% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   9      0.22%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   2      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                4144                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             4144                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.639237                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.384168                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   2581     62.28%     62.28% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1123     27.10%     89.38% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    266      6.42%     95.80% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     68      1.64%     97.44% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     16      0.39%     97.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     14      0.34%     98.17% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     16      0.39%     98.55% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     19      0.46%     99.01% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      8      0.19%     99.20% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                     13      0.31%     99.52% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     6      0.14%     99.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     4      0.10%     99.76% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     3      0.07%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     3      0.07%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     1      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     1      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               4144                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67378                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67378    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67378                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2571                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2571    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2571                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     416210038.610039                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    404354236.179632                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    96447791.705335                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            2      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08           11      0.27%      0.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08           23      0.56%      0.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          173      4.17%      5.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          726     17.52%     22.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          858     20.70%     43.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08         1281     30.91%     74.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          566     13.66%     87.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          370      8.93%     96.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           99      2.39%     99.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08           18      0.43%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08           12      0.29%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.10%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        416173779.174388      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17248768                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    15876447.876448                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   32550678.515370                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         3697     89.21%     89.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          265      6.39%     95.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           73      1.76%     97.37% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           45      1.09%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           16      0.39%     98.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           13      0.31%     99.16% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           21      0.51%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            7      0.17%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.07%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.07%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       15880299.003493      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 658176                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67378                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100386.905221                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98949.449591                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      20942.921254                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535          101      0.15%      0.15% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        59731     88.65%     88.80% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         3103      4.61%     93.41% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2428      3.60%     97.01% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1315      1.95%     98.96% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          580      0.86%     99.82% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           68      0.10%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           13      0.02%     99.94% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           19      0.03%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            5      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            2      0.00%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983           10      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67378                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67378                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           615121.508504                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          550990.655357                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    9      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               7      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               6      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              13      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              13      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              16      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              10      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              20      0.03%      0.17% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             18      0.03%      0.19% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67248     99.81%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          16853000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67378                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2571                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         16012782.185920                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        21783863.767577                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             1      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             1      0.04%      0.12% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.12% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.12% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.12% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.04%      0.16% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.04%      0.19% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             3      0.12%      0.31% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.04%      0.35% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2562     99.65%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           48000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       173782000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2571                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 69949                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             592512.501966                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            533791.540070                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      9      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 7      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 8      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                11      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                21      0.03%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                14      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                24      0.03%      0.16% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                26      0.04%      0.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                28      0.04%      0.23% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               31      0.04%      0.28% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               69754     99.72%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16853000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   69949                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         4144                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.167471                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.374731                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             3452     83.30%     83.30% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              690     16.65%     99.95% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                2      0.05%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         4144                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         4144                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            4144    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         4144                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              4144                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            16.258205                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           15.795568                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.767812                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                     2      0.05%      0.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                    10      0.24%      0.31% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                    23      0.56%      0.87% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    80      1.93%      2.80% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                 241      5.82%      8.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                 570     13.75%     22.37% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                 862     20.80%     43.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 927     22.37%     65.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                 690     16.65%     82.19% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                 409      9.87%     92.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                 192      4.63%     96.69% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                  80      1.93%     98.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                  31      0.75%     99.37% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                  12      0.29%     99.66% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   9      0.22%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   4      0.10%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                4144                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             4144                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.620174                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.271511                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   2604     62.84%     62.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1093     26.38%     89.21% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    265      6.39%     95.61% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     73      1.76%     97.37% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     19      0.46%     97.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     26      0.63%     98.46% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     16      0.39%     98.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     13      0.31%     99.16% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     11      0.27%     99.42% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                     10      0.24%     99.66% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     7      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     3      0.07%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     2      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               4144                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67284                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67284    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67284                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2636                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2636    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2636                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     415610810.810811                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    95796784.868973                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            2      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08           10      0.24%      0.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08           28      0.68%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          186      4.49%      5.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          706     17.04%     22.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          867     20.92%     43.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08         1270     30.65%     74.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          562     13.56%     87.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          395      9.53%     97.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08           91      2.20%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08           13      0.31%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            8      0.19%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.14%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        415593169.253607      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17224704                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    16284169.884170                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   33501636.713053                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         3697     89.21%     89.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          293      7.07%     96.28% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           56      1.35%     97.64% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           33      0.80%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           16      0.39%     98.82% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            9      0.22%     99.03% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           20      0.48%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            5      0.12%     99.64% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            5      0.12%     99.76% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            8      0.19%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           4144                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       16281784.587012      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 674816                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67284                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100536.551037                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99063.133651                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      21375.611071                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           92      0.14%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        59491     88.42%     88.55% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         3173      4.72%     93.27% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2488      3.70%     96.97% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1304      1.94%     98.91% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          599      0.89%     99.80% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           92      0.14%     99.93% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            8      0.01%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           19      0.03%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            2      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            1      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            2      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            3      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            5      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            1      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67284                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67284                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           616442.021877                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          570037.276997                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   13      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               5      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               6      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              11      0.02%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               6      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               6      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              13      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              14      0.02%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              17      0.03%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              28      0.04%      0.19% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             12      0.02%      0.21% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67142     99.79%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          31666000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67284                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2636                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         15709421.471927                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        20989549.720780                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             1      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             2      0.08%      0.15% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.04%      0.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.04%      0.23% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            2      0.08%      0.30% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2628     99.70%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           56000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       185535000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2636                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 69920                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             592758.824371                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            536204.653866                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     13      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 8      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                12      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 8      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                19      0.03%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                16      0.02%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                23      0.03%      0.17% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                28      0.04%      0.21% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                33      0.05%      0.26% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               24      0.03%      0.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               69715     99.71%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            10119000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   69920                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         4144                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.159749                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.367732                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             3484     84.07%     84.07% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              658     15.88%     99.95% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                2      0.05%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         4144                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         4144                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            4144    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         4144                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              4144                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            16.234797                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.752754                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                     3      0.07%      0.10% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                     9      0.22%      0.31% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                    28      0.68%      0.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    87      2.10%      3.09% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                 245      5.91%      9.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                 550     13.27%     22.27% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                 866     20.90%     43.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 916     22.10%     65.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                 691     16.67%     81.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                 417     10.06%     92.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                 209      5.04%     97.06% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                  79      1.91%     98.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                  24      0.58%     99.54% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   9      0.22%     99.76% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   5      0.12%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   5      0.12%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                4144                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             4144                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.636100                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.308658                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   2526     60.96%     60.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1171     28.26%     89.21% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    293      7.07%     96.28% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     56      1.35%     97.64% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     17      0.41%     98.05% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     16      0.39%     98.43% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     16      0.39%     98.82% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      9      0.22%     99.03% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     11      0.27%     99.30% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      9      0.22%     99.52% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     5      0.12%     99.64% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     5      0.12%     99.76% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     3      0.07%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     5      0.12%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               4144                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       288462                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       288462    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         288462                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10421                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.975530                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.863815                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.497960                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10420     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10421                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1665772972.972973                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1628419998.985463                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     339093116.444903                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            2      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            6      0.14%      0.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08           21      0.51%      0.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09          106      2.56%      3.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          504     12.16%     15.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1127     27.20%     42.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09         1396     33.69%     76.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          669     16.14%     92.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          244      5.89%     98.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09           44      1.06%     99.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09           14      0.34%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            7      0.17%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            4      0.10%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             4144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1665646328.695427      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69034496                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          4144                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     64364478.764479                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    114724884.376348                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         2912     70.27%     70.27% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08         1017     24.54%     94.81% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           71      1.71%     96.53% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           26      0.63%     97.15% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           17      0.41%     97.56% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           10      0.24%     97.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08            8      0.19%     98.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            8      0.19%     98.19% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            9      0.22%     98.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           10      0.24%     98.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08           11      0.27%     98.91% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08           15      0.36%     99.28% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08           11      0.27%     99.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            4      0.10%     99.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            4      0.10%     99.73% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            5      0.12%     99.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            3      0.07%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            2      0.05%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            4144                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        64361251.516459      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2667521                       # Number of bytes written
system.Hmon.readLatencyHist::samples           269666                       # Read request-response latency
system.Hmon.readLatencyHist::mean        110088.909985                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       108616.041959                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       21989.618747                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          380      0.14%      0.14% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          135      0.05%      0.19% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       247543     91.80%     91.99% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839        10139      3.76%     95.75% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         7891      2.93%     98.67% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          818      0.30%     98.98% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         2447      0.91%     99.88% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911          155      0.06%     99.94% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           47      0.02%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           31      0.01%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           15      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983           24      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            6      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519           20      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            7      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             269666                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               288462                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            143679.245447                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           175157.659522                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                46      0.02%      0.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  8140      2.82%      2.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              7978      2.77%      5.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             7330      2.54%      8.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            11158      3.87%     12.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             7554      2.62%     14.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             7228      2.51%     17.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             6690      2.32%     19.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             7969      2.76%     22.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             5981      2.07%     24.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             6134      2.13%     26.42% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             5858      2.03%     28.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             5993      2.08%     30.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             6277      2.18%     32.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             5456      1.89%     34.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             6444      2.23%     36.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             5186      1.80%     38.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             5654      1.96%     40.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             5077      1.76%     42.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5803      2.01%     44.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            4920      1.71%     46.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             155586     53.94%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            8550000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 288462                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10421                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          3977168.313981                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         5485674.595729                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            186      1.78%      1.78% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             37      0.36%      2.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             50      0.48%      2.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             49      0.47%      3.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             36      0.35%      3.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             49      0.47%      3.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             33      0.32%      4.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             42      0.40%      4.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             40      0.38%      5.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             29      0.28%      5.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             40      0.38%      5.67% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             33      0.32%      5.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             36      0.35%      6.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             38      0.36%      6.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             24      0.23%      6.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             34      0.33%      7.25% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            30      0.29%      7.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9635     92.46%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         55585500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10421                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 298883                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              138669.884202                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             172231.361403                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  46      0.02%      0.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    8483      2.84%      2.85% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                8277      2.77%      5.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               7597      2.54%      8.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              12701      4.25%     12.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               8105      2.71%     15.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               7747      2.59%     17.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               7199      2.41%     20.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               8639      2.89%     23.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               6636      2.22%     25.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               6498      2.17%     27.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               6349      2.12%     29.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               6638      2.22%     31.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               6543      2.19%     33.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               5943      1.99%     35.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8671      2.90%     38.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               5362      1.79%     40.63% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               5802      1.94%     42.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               5369      1.80%     44.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               5956      1.99%     46.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5204      1.74%     48.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               155118     51.90%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              8550000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   298883                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         4144                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.715010                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.815376                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              1987     47.95%     47.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1485     35.83%     83.78% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               552     13.32%     97.10% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               107      2.58%     99.69% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                12      0.29%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 1      0.02%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          4144                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         4144                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             4144    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         4144                       # Outstanding write transactions
system.Hmon.readTransHist::samples               4144                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             69.604971                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            68.103091                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            13.688867                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      1      0.02%      0.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                     3      0.07%      0.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                    9      0.22%      0.31% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   11      0.27%      0.58% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                   29      0.70%      1.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                  146      3.52%      4.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                  360      8.69%     13.49% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                  749     18.07%     31.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                 1024     24.71%     56.27% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  918     22.15%     78.43% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                  513     12.38%     90.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                  257      6.20%     97.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                  85      2.05%     99.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                 21      0.51%     99.57% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  9      0.22%     99.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  4      0.10%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  5      0.12%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 4144                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              4144                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             2.514237                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.481441                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  3496     84.36%     84.36% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   504     12.16%     96.53% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   34      0.82%     97.35% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  19      0.46%     97.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  11      0.27%     98.07% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  14      0.34%     98.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  13      0.31%     98.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  23      0.56%     99.28% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                  13      0.31%     99.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   6      0.14%     99.73% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   8      0.19%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   3      0.07%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                4144                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     5497900                       # DTB read hits
system.cpu0.dtb.read_misses                    121544                       # DTB read misses
system.cpu0.dtb.write_hits                    1053701                       # DTB write hits
system.cpu0.dtb.write_misses                       99                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 5619444                       # DTB read accesses
system.cpu0.dtb.write_accesses                1053800                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          6551601                       # DTB hits
system.cpu0.dtb.misses                         121643                       # DTB misses
system.cpu0.dtb.accesses                      6673244                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    20860305                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                20860305                       # ITB inst accesses
system.cpu0.itb.hits                         20860305                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     20860305                       # DTB accesses
system.cpu0.numCycles                        82581122                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   19315767                       # Number of instructions committed
system.cpu0.committedOps                     19518002                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             16003217                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      93637                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      2432308                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    16003217                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           23074407                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          11588363                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            75004234                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           11545421                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      6559978                       # number of memory refs
system.cpu0.num_load_insts                    5498619                       # Number of load instructions
system.cpu0.num_store_insts                   1061359                       # Number of store instructions
system.cpu0.num_idle_cycles              686063.164151                       # Number of idle cycles
system.cpu0.num_busy_cycles              81895058.835849                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.991692                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.008308                       # Percentage of idle cycles
system.cpu0.Branches                          3096018                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 12966741     66.40%     66.40% # Class of executed instruction
system.cpu0.op_class::IntMult                     280      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.41% # Class of executed instruction
system.cpu0.op_class::MemRead                 5498619     28.16%     94.56% # Class of executed instruction
system.cpu0.op_class::MemWrite                1061359      5.44%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  19527020                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2489                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21039075                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2489                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8452.822419                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         41723099                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        41723099                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     20857816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20857816                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     20857816                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20857816                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     20857816                       # number of overall hits
system.cpu0.icache.overall_hits::total       20857816                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2489                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2489                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2489                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2489                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2489                       # number of overall misses
system.cpu0.icache.overall_misses::total         2489                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    134690932                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    134690932                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    134690932                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    134690932                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    134690932                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    134690932                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     20860305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20860305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     20860305                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20860305                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     20860305                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20860305                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000119                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000119                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000119                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000119                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000119                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000119                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 54114.476497                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54114.476497                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 54114.476497                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54114.476497                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 54114.476497                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54114.476497                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2489                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2489                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2489                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    129500068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    129500068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    129500068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    129500068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    129500068                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    129500068                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 52028.954600                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52028.954600                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 52028.954600                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52028.954600                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 52028.954600                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52028.954600                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               229                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements           120656                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          247.612162                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10047042                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           120656                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            83.270140                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   247.612162                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.967235                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967235                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13283439                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13283439                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      5305374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5305374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1002663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1002663                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          155                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          155                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        17000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        12495                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        12495                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      6308037                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6308037                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      6308192                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6308192                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       169940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       169940                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        31850                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        31850                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          142                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          142                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         5272                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5272                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         6481                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6481                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       201790                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        201790                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       201932                       # number of overall misses
system.cpu0.dcache.overall_misses::total       201932                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   7934345532                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7934345532                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1448282861                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1448282861                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     42675909                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42675909                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    179493989                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    179493989                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       369000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       369000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   9382628393                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9382628393                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   9382628393                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9382628393                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      5475314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5475314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1034513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1034513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          297                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          297                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        22272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        18976                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18976                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      6509827                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6509827                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      6510124                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6510124                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.031037                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031037                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.030787                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030787                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.478114                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.478114                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.236710                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.236710                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.341537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.341537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.030998                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030998                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.031018                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.031018                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 46689.099282                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46689.099282                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 45471.989356                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45471.989356                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  8094.823407                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8094.823407                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 27695.415677                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 27695.415677                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 46496.993870                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46496.993870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 46464.296857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46464.296857                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6833                       # number of writebacks
system.cpu0.dcache.writebacks::total             6833                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       169940                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       169940                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        31850                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        31850                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          142                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          142                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         5159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         5159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         6461                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6461                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       201790                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       201790                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       201932                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       201932                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   7591934290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7591934290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1384458129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1384458129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      5702504                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5702504                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     26959585                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     26959585                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    166587011                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    166587011                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       343000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       343000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   8976392419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8976392419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   8982094923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8982094923                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       605996                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       605996                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       921000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       921000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1526996                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1526996                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.031037                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031037                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.030787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.478114                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.478114                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.231636                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.231636                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.340483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.340483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.030998                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.030998                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.031018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031018                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 44674.204366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44674.204366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 43468.073124                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43468.073124                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 40158.478873                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40158.478873                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  5225.738515                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5225.738515                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 25783.471754                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 25783.471754                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 44483.831800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44483.831800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 44480.790182                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44480.790182                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7479                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     5442128                       # DTB read hits
system.cpu1.dtb.read_misses                    121884                       # DTB read misses
system.cpu1.dtb.write_hits                    1046929                       # DTB write hits
system.cpu1.dtb.write_misses                       86                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 5564012                       # DTB read accesses
system.cpu1.dtb.write_accesses                1047015                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          6489057                       # DTB hits
system.cpu1.dtb.misses                         121970                       # DTB misses
system.cpu1.dtb.accesses                      6611027                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    20635957                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                20635957                       # ITB inst accesses
system.cpu1.itb.hits                         20635957                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     20635957                       # DTB accesses
system.cpu1.numCycles                        82581884                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   19088923                       # Number of instructions committed
system.cpu1.committedOps                     19282493                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             15826986                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      91952                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2392573                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    15826986                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           22854424                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          11478164                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            74129246                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           11378843                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      6497045                       # number of memory refs
system.cpu1.num_load_insts                    5442656                       # Number of load instructions
system.cpu1.num_store_insts                   1054389                       # Number of store instructions
system.cpu1.num_idle_cycles              752823.738687                       # Number of idle cycles
system.cpu1.num_busy_cycles              81829060.261313                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.990884                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.009116                       # Percentage of idle cycles
system.cpu1.Branches                          3045227                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 12793753     66.32%     66.32% # Class of executed instruction
system.cpu1.op_class::IntMult                     223      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.32% # Class of executed instruction
system.cpu1.op_class::MemRead                 5442656     28.21%     94.53% # Class of executed instruction
system.cpu1.op_class::MemWrite                1054389      5.47%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  19291023                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1862                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20792584                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1862                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         11166.801289                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41273776                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41273776                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     20634095                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20634095                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     20634095                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20634095                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     20634095                       # number of overall hits
system.cpu1.icache.overall_hits::total       20634095                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1862                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1862                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1862                       # number of overall misses
system.cpu1.icache.overall_misses::total         1862                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     84660589                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     84660589                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     84660589                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     84660589                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     84660589                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     84660589                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     20635957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20635957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     20635957                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20635957                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     20635957                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20635957                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000090                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000090                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 45467.555854                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45467.555854                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 45467.555854                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45467.555854                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 45467.555854                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45467.555854                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1862                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1862                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     80770411                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     80770411                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     80770411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     80770411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     80770411                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     80770411                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 43378.308808                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43378.308808                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 43378.308808                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43378.308808                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 43378.308808                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43378.308808                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               179                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           120183                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          247.236666                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7594282                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           120183                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            63.189320                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   247.236666                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.965768                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965768                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13163133                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13163133                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      5246929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5246929                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       991578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        991578                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          104                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        16903                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16903                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        12294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12294                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      6238507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6238507                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      6238611                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6238611                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       172881                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       172881                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        36339                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        36339                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          124                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          124                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         5168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5168                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         6490                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6490                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       209220                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        209220                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       209344                       # number of overall misses
system.cpu1.dcache.overall_misses::total       209344                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   8095255966                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8095255966                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1561777860                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1561777860                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     40036906                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40036906                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    177812490                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    177812490                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       659500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       659500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   9657033826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9657033826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   9657033826                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9657033826                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      5419810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5419810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1027917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1027917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          228                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          228                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        22071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        18784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      6447727                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6447727                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      6447955                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6447955                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.031898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.031898                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.035352                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.035352                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.543860                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.543860                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.234153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.234153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.345507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.345507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.032449                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032449                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.032467                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032467                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 46825.596601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46825.596601                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 42978.008751                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42978.008751                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  7747.079334                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7747.079334                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 27397.918336                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27397.918336                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 46157.316824                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46157.316824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 46129.976622                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46129.976622                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6512                       # number of writebacks
system.cpu1.dcache.writebacks::total             6512                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       172881                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       172881                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        36339                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        36339                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          124                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          124                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         5071                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5071                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         6470                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6470                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       209220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       209220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       209344                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       209344                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   7746886894                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7746886894                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1488964136                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1488964136                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      5073506                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5073506                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     24793582                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24793582                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    164903510                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    164903510                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       619500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       619500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   9235851030                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9235851030                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   9240924536                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9240924536                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       674988                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       674988                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       958002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       958002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1632990                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1632990                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.031898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.035352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.543860                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.543860                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.229759                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.229759                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.344442                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.344442                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.032449                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032449                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.032467                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032467                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 44810.516448                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44810.516448                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 40974.273811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40974.273811                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 40915.370968                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 40915.370968                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  4889.288503                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4889.288503                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 25487.404946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 25487.404946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 44144.207198                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44144.207198                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 44142.294673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44142.294673                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              8034                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     5466718                       # DTB read hits
system.cpu2.dtb.read_misses                    120698                       # DTB read misses
system.cpu2.dtb.write_hits                    1040652                       # DTB write hits
system.cpu2.dtb.write_misses                       96                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 5587416                       # DTB read accesses
system.cpu2.dtb.write_accesses                1040748                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          6507370                       # DTB hits
system.cpu2.dtb.misses                         120794                       # DTB misses
system.cpu2.dtb.accesses                      6628164                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    20738909                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                20738909                       # ITB inst accesses
system.cpu2.itb.hits                         20738909                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     20738909                       # DTB accesses
system.cpu2.numCycles                        82581482                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   19207663                       # Number of instructions committed
system.cpu2.committedOps                     19403352                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             15902101                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      91893                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2422217                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    15902101                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           22907623                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          11512239                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            74565718                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           11493317                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      6515336                       # number of memory refs
system.cpu2.num_load_insts                    5467220                       # Number of load instructions
system.cpu2.num_store_insts                   1048116                       # Number of store instructions
system.cpu2.num_idle_cycles              759303.665654                       # Number of idle cycles
system.cpu2.num_busy_cycles              81822178.334346                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.990805                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.009195                       # Percentage of idle cycles
system.cpu2.Branches                          3082189                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 12896313     66.44%     66.44% # Class of executed instruction
system.cpu2.op_class::IntMult                     231      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::MemRead                 5467220     28.16%     94.60% # Class of executed instruction
system.cpu2.op_class::MemWrite                1048116      5.40%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  19411882                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1847                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20874989                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1847                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         11302.105577                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         41479665                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        41479665                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     20737062                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20737062                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     20737062                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20737062                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     20737062                       # number of overall hits
system.cpu2.icache.overall_hits::total       20737062                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1847                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1847                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1847                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1847                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1847                       # number of overall misses
system.cpu2.icache.overall_misses::total         1847                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    113540984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    113540984                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    113540984                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    113540984                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    113540984                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    113540984                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     20738909                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20738909                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     20738909                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20738909                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     20738909                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20738909                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000089                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000089                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 61473.191121                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61473.191121                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 61473.191121                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61473.191121                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 61473.191121                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61473.191121                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1847                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1847                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1847                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1847                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1847                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1847                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    109614016                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    109614016                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    109614016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    109614016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    109614016                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    109614016                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 59347.057932                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59347.057932                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 59347.057932                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59347.057932                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 59347.057932                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59347.057932                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               225                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements           119371                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          247.153974                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7620087                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           119371                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            63.835329                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   247.153974                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.965445                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965445                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13198775                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13198775                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      5272785                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5272785                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       985770                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        985770                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           93                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           93                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        16603                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16603                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        12223                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12223                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      6258555                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6258555                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      6258648                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6258648                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       171809                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171809                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        36022                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        36022                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          131                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          131                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         5281                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5281                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         6439                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6439                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       207831                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        207831                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       207962                       # number of overall misses
system.cpu2.dcache.overall_misses::total       207962                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   7982248753                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7982248753                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1546408344                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1546408344                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     43345403                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     43345403                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    181731490                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    181731490                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       729500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       729500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   9528657097                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9528657097                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   9528657097                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9528657097                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      5444594                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5444594                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1021792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1021792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        21884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        18662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      6466386                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6466386                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      6466610                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6466610                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.031556                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031556                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.035254                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.035254                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.584821                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.584821                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.241318                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.241318                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.345033                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.345033                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.032140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.032159                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032159                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 46460.015209                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46460.015209                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 42929.552607                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42929.552607                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  8207.802121                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8207.802121                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 28223.558006                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 28223.558006                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 45848.103012                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45848.103012                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 45819.222247                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45819.222247                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6206                       # number of writebacks
system.cpu2.dcache.writebacks::total             6206                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       171809                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       171809                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        36022                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        36022                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          131                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          131                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         5180                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5180                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         6419                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6419                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       207831                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       207831                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       207962                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       207962                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   7635850065                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7635850065                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1474221650                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1474221650                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      5896506                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5896506                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     27075585                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     27075585                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    168925510                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    168925510                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       687500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       687500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   9110071715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9110071715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   9115968221                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9115968221                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       549490                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       549490                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       857500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       857500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1406990                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1406990                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.031556                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031556                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.035254                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035254                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.584821                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.584821                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.236703                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.236703                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.343961                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.343961                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.032140                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.032140                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.032159                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032159                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 44443.830445                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44443.830445                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 40925.591305                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 40925.591305                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 45011.496183                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 45011.496183                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  5226.946911                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5226.946911                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 26316.483876                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 26316.483876                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43834.036862                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43834.036862                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43834.778570                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43834.778570                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              7886                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     5521689                       # DTB read hits
system.cpu3.dtb.read_misses                    121174                       # DTB read misses
system.cpu3.dtb.write_hits                    1039557                       # DTB write hits
system.cpu3.dtb.write_misses                       78                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 5642863                       # DTB read accesses
system.cpu3.dtb.write_accesses                1039635                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          6561246                       # DTB hits
system.cpu3.dtb.misses                         121252                       # DTB misses
system.cpu3.dtb.accesses                      6682498                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    20947749                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                20947749                       # ITB inst accesses
system.cpu3.itb.hits                         20947749                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     20947749                       # DTB accesses
system.cpu3.numCycles                        82629758                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   19413472                       # Number of instructions committed
system.cpu3.committedOps                     19606191                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             16052063                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      91626                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      2456821                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    16052063                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           23084425                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          11610604                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            75338030                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           11644247                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      6569157                       # number of memory refs
system.cpu3.num_load_insts                    5522131                       # Number of load instructions
system.cpu3.num_store_insts                   1047026                       # Number of store instructions
system.cpu3.num_idle_cycles              270500.101172                       # Number of idle cycles
system.cpu3.num_busy_cycles              82359257.898828                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.996726                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.003274                       # Percentage of idle cycles
system.cpu3.Branches                          3125543                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 13045211     66.51%     66.51% # Class of executed instruction
system.cpu3.op_class::IntMult                     241      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.51% # Class of executed instruction
system.cpu3.op_class::MemRead                 5522131     28.15%     94.66% # Class of executed instruction
system.cpu3.op_class::MemWrite                1047026      5.34%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  19614611                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      40                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1762                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21063091                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1762                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         11954.081158                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         41897260                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        41897260                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     20945987                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20945987                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     20945987                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20945987                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     20945987                       # number of overall hits
system.cpu3.icache.overall_hits::total       20945987                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1762                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1762                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1762                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1762                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1762                       # number of overall misses
system.cpu3.icache.overall_misses::total         1762                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     76460973                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     76460973                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     76460973                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     76460973                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     76460973                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     76460973                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     20947749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20947749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     20947749                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20947749                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     20947749                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20947749                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000084                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000084                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 43394.422815                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43394.422815                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 43394.422815                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43394.422815                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 43394.422815                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43394.422815                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1762                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1762                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1762                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1762                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1762                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1762                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     72700027                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     72700027                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     72700027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     72700027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     72700027                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     72700027                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 41259.947219                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41259.947219                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 41259.947219                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41259.947219                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 41259.947219                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41259.947219                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               196                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           119736                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          247.415328                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6188221                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           119736                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            51.682209                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   247.415328                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.966466                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966466                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13307346                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13307346                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      5326759                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5326759                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       984684                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        984684                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           86                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           86                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        16886                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16886                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        12350                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12350                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      6311443                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6311443                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      6311529                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6311529                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       172722                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       172722                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        35928                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        35928                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          102                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          102                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         5118                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5118                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         6380                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6380                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       208650                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        208650                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       208752                       # number of overall misses
system.cpu3.dcache.overall_misses::total       208752                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   8005883272                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8005883272                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1541614349                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1541614349                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     38223423                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     38223423                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    176389992                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    176389992                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       401500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       401500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   9547497621                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9547497621                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   9547497621                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9547497621                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      5499481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5499481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1020612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1020612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        22004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        22004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      6520093                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6520093                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      6520281                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6520281                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.031407                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031407                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.035202                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.035202                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.542553                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.542553                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.232594                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.232594                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.340630                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.340630                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.032001                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032001                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.032016                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032016                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 46351.265455                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46351.265455                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 42908.437681                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42908.437681                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  7468.429660                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7468.429660                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27647.334169                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27647.334169                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 45758.435758                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45758.435758                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 45736.077360                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45736.077360                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6397                       # number of writebacks
system.cpu3.dcache.writebacks::total             6397                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           79                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           79                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       172722                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       172722                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        35928                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        35928                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          102                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          102                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         5039                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5039                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         6371                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6371                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       208650                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       208650                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       208752                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       208752                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   7657640628                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7657640628                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   1469620643                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1469620643                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2749001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2749001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     25381564                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     25381564                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    163676008                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    163676008                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       365500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       365500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   9127261271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9127261271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   9130010272                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9130010272                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       586503                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       586503                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       888500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       888500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1475003                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1475003                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.031407                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031407                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.035202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.542553                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.542553                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.229004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.229004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.340149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.340149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.032001                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.032001                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.032016                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032016                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 44335.062285                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44335.062285                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 40904.604849                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40904.604849                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 26950.990196                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 26950.990196                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  5037.024013                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5037.024013                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25690.787631                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25690.787631                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 43744.362670                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43744.362670                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 43736.157124                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43736.157124                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              8029                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     5527977                       # DTB read hits
system.cpu4.dtb.read_misses                    121413                       # DTB read misses
system.cpu4.dtb.write_hits                    1050753                       # DTB write hits
system.cpu4.dtb.write_misses                       99                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 5649390                       # DTB read accesses
system.cpu4.dtb.write_accesses                1050852                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          6578730                       # DTB hits
system.cpu4.dtb.misses                         121512                       # DTB misses
system.cpu4.dtb.accesses                      6700242                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    20969165                       # ITB inst hits
system.cpu4.itb.inst_misses                        13                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                20969178                       # ITB inst accesses
system.cpu4.itb.hits                         20969165                       # DTB hits
system.cpu4.itb.misses                             13                       # DTB misses
system.cpu4.itb.accesses                     20969178                       # DTB accesses
system.cpu4.numCycles                        82876470                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   19426258                       # Number of instructions committed
system.cpu4.committedOps                     19625282                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             16079305                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      92621                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      2453367                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    16079305                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           23157821                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          11636089                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            75416086                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           11630830                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      6587099                       # number of memory refs
system.cpu4.num_load_insts                    5528565                       # Number of load instructions
system.cpu4.num_store_insts                   1058534                       # Number of store instructions
system.cpu4.num_idle_cycles              17770.675552                       # Number of idle cycles
system.cpu4.num_busy_cycles              82858699.324448                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999786                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000214                       # Percentage of idle cycles
system.cpu4.Branches                          3121688                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 13046887     66.45%     66.45% # Class of executed instruction
system.cpu4.op_class::IntMult                     245      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     66.45% # Class of executed instruction
system.cpu4.op_class::MemRead                 5528565     28.16%     94.61% # Class of executed instruction
system.cpu4.op_class::MemWrite                1058534      5.39%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  19634240                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2183                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           17065950                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2183                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          7817.659185                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         41940513                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        41940513                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     20966982                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       20966982                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     20966982                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        20966982                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     20966982                       # number of overall hits
system.cpu4.icache.overall_hits::total       20966982                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2183                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2183                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2183                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2183                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2183                       # number of overall misses
system.cpu4.icache.overall_misses::total         2183                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     96531472                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     96531472                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     96531472                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     96531472                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     96531472                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     96531472                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     20969165                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     20969165                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     20969165                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     20969165                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     20969165                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     20969165                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000104                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000104                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 44219.639029                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 44219.639029                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 44219.639029                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 44219.639029                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 44219.639029                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 44219.639029                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2183                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2183                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2183                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2183                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2183                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2183                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     91941526                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     91941526                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     91941526                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     91941526                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     91941526                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     91941526                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 42117.052680                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 42117.052680                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 42117.052680                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 42117.052680                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 42117.052680                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 42117.052680                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               206                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           119515                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          247.440007                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3693782                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           119515                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            30.906430                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   247.440007                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.966563                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.966563                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         13342055                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        13342055                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      5333266                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5333266                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       995370                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        995370                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          134                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          134                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        16846                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16846                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data        12229                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        12229                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      6328636                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         6328636                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      6328770                       # number of overall hits
system.cpu4.dcache.overall_hits::total        6328770                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       172361                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       172361                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        36432                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        36432                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          137                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          137                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         5217                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5217                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         6509                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         6509                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       208793                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        208793                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       208930                       # number of overall misses
system.cpu4.dcache.overall_misses::total       208930                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   8011829251                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8011829251                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   1577854819                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1577854819                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     40624916                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     40624916                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    182282492                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    182282492                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data       489500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       489500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   9589684070                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9589684070                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   9589684070                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9589684070                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      5505627                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5505627                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1031802                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1031802                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          271                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          271                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        22063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        22063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        18738                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18738                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      6537429                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      6537429                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      6537700                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      6537700                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.031306                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.031306                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.035309                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.035309                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.505535                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.505535                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.236459                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.236459                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.347369                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.347369                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.031938                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.031938                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.031958                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.031958                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 46482.842702                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 46482.842702                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 43309.585502                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 43309.585502                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data  7787.026260                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  7787.026260                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 28004.684591                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 28004.684591                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 45929.145469                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 45929.145469                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 45899.028718                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 45899.028718                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6339                       # number of writebacks
system.cpu4.dcache.writebacks::total             6339                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::system.cpu4.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          100                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            2                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       172360                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       172360                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        36431                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        36431                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          137                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          137                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         5117                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         5117                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         6493                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6493                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       208791                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       208791                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       208928                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       208928                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   7664317537                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7664317537                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   1504777179                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1504777179                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      5022002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      5022002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     25826582                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     25826582                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    169330508                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    169330508                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data       447500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       447500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   9169094716                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9169094716                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   9174116718                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9174116718                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       532989                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       532989                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       762500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       762500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      1295489                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1295489                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.031306                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.031306                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.035308                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.035308                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.505535                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.505535                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.231927                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.231927                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.346515                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.346515                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.031938                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.031938                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.031957                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.031957                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 44466.915392                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 44466.915392                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 41304.855178                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 41304.855178                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 36656.948905                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 36656.948905                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  5047.211647                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5047.211647                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 26078.932389                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 26078.932389                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 43915.181765                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 43915.181765                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 43910.422337                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 43910.422337                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              7934                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     5543500                       # DTB read hits
system.cpu5.dtb.read_misses                    120134                       # DTB read misses
system.cpu5.dtb.write_hits                    1039692                       # DTB write hits
system.cpu5.dtb.write_misses                       95                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 5663634                       # DTB read accesses
system.cpu5.dtb.write_accesses                1039787                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          6583192                       # DTB hits
system.cpu5.dtb.misses                         120229                       # DTB misses
system.cpu5.dtb.accesses                      6703421                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    21027856                       # ITB inst hits
system.cpu5.itb.inst_misses                        12                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                21027868                       # ITB inst accesses
system.cpu5.itb.hits                         21027856                       # DTB hits
system.cpu5.itb.misses                             12                       # DTB misses
system.cpu5.itb.accesses                     21027868                       # DTB accesses
system.cpu5.numCycles                        82581134                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   19495723                       # Number of instructions committed
system.cpu5.committedOps                     19689093                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             16114133                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      92043                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      2471256                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    16114133                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           23158287                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          11651794                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            75653673                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           11702920                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      6591346                       # number of memory refs
system.cpu5.num_load_insts                    5544018                       # Number of load instructions
system.cpu5.num_store_insts                   1047328                       # Number of store instructions
system.cpu5.num_idle_cycles              714140.568183                       # Number of idle cycles
system.cpu5.num_busy_cycles              81866993.431817                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.991352                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.008648                       # Percentage of idle cycles
system.cpu5.Branches                          3144215                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 13106224     66.54%     66.54% # Class of executed instruction
system.cpu5.op_class::IntMult                     216      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     66.54% # Class of executed instruction
system.cpu5.op_class::MemRead                 5544018     28.15%     94.68% # Class of executed instruction
system.cpu5.op_class::MemWrite                1047328      5.32%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  19697788                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1726                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           21037551                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1726                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         12188.615875                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         42057438                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        42057438                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     21026130                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       21026130                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     21026130                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        21026130                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     21026130                       # number of overall hits
system.cpu5.icache.overall_hits::total       21026130                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1726                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1726                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1726                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1726                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1726                       # number of overall misses
system.cpu5.icache.overall_misses::total         1726                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     73998002                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     73998002                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     73998002                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     73998002                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     73998002                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     73998002                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     21027856                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     21027856                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     21027856                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     21027856                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     21027856                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     21027856                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000082                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000082                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 42872.538818                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 42872.538818                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 42872.538818                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 42872.538818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 42872.538818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 42872.538818                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1726                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1726                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1726                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1726                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1726                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1726                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     70334998                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     70334998                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     70334998                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     70334998                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     70334998                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     70334998                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 40750.288528                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 40750.288528                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 40750.288528                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 40750.288528                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 40750.288528                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 40750.288528                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               204                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           119135                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          247.415951                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6190549                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           119135                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            51.962471                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   247.415951                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.966469                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.966469                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         13344696                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        13344696                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      5352917                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        5352917                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       988467                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        988467                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           73                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           73                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        16839                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16839                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data        12259                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        12259                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      6341384                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         6341384                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      6341457                       # number of overall hits
system.cpu5.dcache.overall_hits::total        6341457                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       168393                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       168393                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        32355                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        32355                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          141                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          141                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         5121                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5121                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         6398                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         6398                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       200748                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        200748                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       200889                       # number of overall misses
system.cpu5.dcache.overall_misses::total       200889                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   7827278944                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   7827278944                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   1478149836                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1478149836                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     39981915                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     39981915                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    178269993                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    178269993                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       645000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       645000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   9305428780                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9305428780                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   9305428780                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9305428780                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      5521310                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      5521310                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1020822                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1020822                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        21960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        18657                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18657                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      6542132                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      6542132                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      6542346                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      6542346                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.030499                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.030499                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.031695                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.031695                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.658879                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.658879                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.233197                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.233197                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.342928                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.342928                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.030685                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.030685                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.030706                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.030706                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 46482.210923                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 46482.210923                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 45685.360408                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 45685.360408                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  7807.442882                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  7807.442882                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 27863.393717                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 27863.393717                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 46353.780760                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 46353.780760                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 46321.245962                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 46321.245962                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6395                       # number of writebacks
system.cpu5.dcache.writebacks::total             6395                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::system.cpu5.data            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          112                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       168392                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       168392                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        32355                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        32355                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          141                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          141                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         5009                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         5009                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         6376                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6376                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       200747                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       200747                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       200888                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       200888                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   7487826956                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7487826956                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   1413293160                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1413293160                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      4383502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      4383502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     25600577                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     25600577                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    165547007                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    165547007                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       609000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       609000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   8901120116                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8901120116                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   8905503618                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8905503618                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       548990                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       548990                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       858500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       858500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1407490                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1407490                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.030499                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.030499                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.031695                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.031695                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.658879                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.658879                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.228097                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.228097                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.341748                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.341748                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.030685                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.030685                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.030706                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.030706                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 44466.643047                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 44466.643047                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 43680.827075                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 43680.827075                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 31088.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 31088.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  5110.915752                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5110.915752                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 25964.085163                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 25964.085163                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 44339.990715                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 44339.990715                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 44330.689827                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 44330.689827                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7736                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         219                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        225                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     219                       # DTB read accesses
system.cpu6.dtb.write_accesses                    225                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              444                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          444                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         900                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     900                       # ITB inst accesses
system.cpu6.itb.hits                              900                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          900                       # DTB accesses
system.cpu6.numCycles                        83270946                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        880                       # Number of instructions committed
system.cpu6.committedOps                         1193                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1131                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         86                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           77                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1131                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1975                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               804                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                4367                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                270                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          476                       # number of memory refs
system.cpu6.num_load_insts                        241                       # Number of load instructions
system.cpu6.num_store_insts                       235                       # Number of store instructions
system.cpu6.num_idle_cycles              83266444.522538                       # Number of idle cycles
system.cpu6.num_busy_cycles               4501.477462                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000054                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999946                       # Percentage of idle cycles
system.cpu6.Branches                              168                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      753     61.27%     61.27% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::MemRead                     241     19.61%     80.88% # Class of executed instruction
system.cpu6.op_class::MemWrite                    235     19.12%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1229                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1800                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1800                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          900                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            900                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          900                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             900                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          900                       # number of overall hits
system.cpu6.icache.overall_hits::total            900                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          900                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          900                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                1                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          181.165712                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                    9                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   181.165712                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.707679                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.707679                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              884                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             884                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          195                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            195                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          210                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           210                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          405                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             405                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          409                       # number of overall hits
system.cpu6.dcache.overall_hits::total            409                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           11                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           18                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           18                       # number of overall misses
system.cpu6.dcache.overall_misses::total           18                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        81000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        81000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data       378499                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       378499                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       459499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       459499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       459499                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       459499                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          423                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          423                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          427                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          427                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.053398                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.053398                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.032258                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.032258                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.042553                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.042553                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.042155                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.042155                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  7363.636364                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  7363.636364                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 54071.285714                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 54071.285714                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 25527.722222                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 25527.722222                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 25527.722222                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 25527.722222                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           11                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           18                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           18                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        59000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        59000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data       363501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       363501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       422501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       422501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       422501                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       422501                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       183504                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       183504                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       185002                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       185002                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       368506                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       368506                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.053398                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.053398                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.042553                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.042553                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.042155                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.042155                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  5363.636364                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5363.636364                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 51928.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 51928.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 23472.277778                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 23472.277778                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 23472.277778                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 23472.277778                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 8                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        8231                       # DTB read hits
system.cpu7.dtb.read_misses                         7                       # DTB read misses
system.cpu7.dtb.write_hits                       6561                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    8238                       # DTB read accesses
system.cpu7.dtb.write_accesses                   6562                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            14792                       # DTB hits
system.cpu7.dtb.misses                              8                       # DTB misses
system.cpu7.dtb.accesses                        14800                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       37840                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  6                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   37840                       # ITB inst accesses
system.cpu7.itb.hits                            37840                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        37840                       # DTB accesses
system.cpu7.numCycles                        82892445                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      37148                       # Number of instructions committed
system.cpu7.committedOps                        44387                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                40246                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2359                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4801                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       40246                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              70183                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             27743                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              161990                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              16715                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        15917                       # number of memory refs
system.cpu7.num_load_insts                       8503                       # Number of load instructions
system.cpu7.num_store_insts                      7414                       # Number of store instructions
system.cpu7.num_idle_cycles              82651306.428563                       # Number of idle cycles
system.cpu7.num_busy_cycles              241138.571437                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.002909                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.997091                       # Percentage of idle cycles
system.cpu7.Branches                             7290                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    29629     64.90%     64.90% # Class of executed instruction
system.cpu7.op_class::IntMult                      90      0.20%     65.10% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                14      0.03%     65.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.13% # Class of executed instruction
system.cpu7.op_class::MemRead                    8503     18.63%     83.76% # Class of executed instruction
system.cpu7.op_class::MemWrite                   7414     16.24%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     45650                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              749                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              43880                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              749                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            58.584780                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            76429                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           76429                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        37091                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          37091                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        37091                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           37091                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        37091                       # number of overall hits
system.cpu7.icache.overall_hits::total          37091                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          749                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          749                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          749                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           749                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          749                       # number of overall misses
system.cpu7.icache.overall_misses::total          749                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     28770996                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     28770996                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     28770996                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     28770996                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     28770996                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     28770996                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        37840                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        37840                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        37840                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        37840                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        37840                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        37840                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.019794                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.019794                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.019794                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.019794                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.019794                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.019794                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 38412.544726                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 38412.544726                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 38412.544726                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 38412.544726                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 38412.544726                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 38412.544726                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          749                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          749                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          749                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          749                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          749                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          749                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     27269004                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     27269004                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     27269004                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     27269004                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     27269004                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     27269004                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.019794                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.019794                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.019794                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.019794                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.019794                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.019794                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 36407.214953                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 36407.214953                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 36407.214953                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 36407.214953                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 36407.214953                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 36407.214953                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                96                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              270                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          220.585362                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              11462                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              270                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            42.451852                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   220.585362                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.861662                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.861662                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            29938                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           29938                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         7595                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           7595                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         6262                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          6262                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           94                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           94                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          143                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          139                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          139                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        13857                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           13857                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        13951                       # number of overall hits
system.cpu7.dcache.overall_hits::total          13951                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          337                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          337                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          122                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          122                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           22                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           28                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           29                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          459                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           459                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          481                       # number of overall misses
system.cpu7.dcache.overall_misses::total          481                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      9504492                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      9504492                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      5423000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5423000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       733000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       733000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       812000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       812000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     14927492                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     14927492                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     14927492                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     14927492                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         7932                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7932                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         6384                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6384                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          116                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          116                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        14316                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        14316                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        14432                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        14432                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.042486                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.042486                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.019110                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.019110                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.189655                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.189655                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.163743                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.163743                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.172619                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.172619                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.032062                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032062                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.033329                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033329                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 28203.240356                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 28203.240356                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 44450.819672                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 44450.819672                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 26178.571429                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 26178.571429                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data        28000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        28000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 32521.769063                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 32521.769063                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 31034.286902                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 31034.286902                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          107                       # number of writebacks
system.cpu7.dcache.writebacks::total              107                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           21                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          337                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          122                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          459                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          481                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      8824508                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      8824508                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      5179000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5179000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       698000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       698000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       754000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       754000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     14003508                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     14003508                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     14701508                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     14701508                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       448500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       448500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       294000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       294000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       742500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       742500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.042486                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.042486                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.019110                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.019110                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.189655                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.189655                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.040936                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.040936                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.172619                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.172619                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.032062                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.032062                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.033329                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.033329                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 26185.483680                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 26185.483680                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 42450.819672                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 42450.819672                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 31727.272727                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 31727.272727                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  3285.714286                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3285.714286                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        26000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        26000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 30508.732026                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 30508.732026                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 30564.465696                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 30564.465696                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                70                       # Number of times sendTimingReq failed
sim_ticks.pim 41446071000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -847848556.800000
system.mem_ctrls.total_actEnergy                       1020688300.800000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -571961328.000000
system.mem_ctrls.total_preEnergy                       688559568.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4419872870.400000
system.mem_ctrls.total_readEnergy                       5494787750.400002
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -701601730.560000
system.mem_ctrls.total_writeEnergy                       736142515.200000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1369949962321.921387
system.mem_ctrls.total_refreshEnergy                       1415646949416.958984
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -405430091568.000061
system.mem_ctrls.total_actBackEnergy                       419987977441.919922
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4415621100960.000000
system.mem_ctrls.total_preBackEnergy                       4562004476640.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.041446
system.cpu.totalNumCycles                       661995241.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       169118352.864500
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       96019182.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       18622338.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       33011953.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6324401.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       115985834.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       138309145.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       69505800.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       556217.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       96019182.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       125218706.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       125218681.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       12618.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       32874274.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6164059.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       40013840.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       727408.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1028454.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       209055.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4044110
system.mem_ctrls.total_reads                       269666.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10420.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       285781.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1881505.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       69284.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       268565.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
