// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cordic_HH_
#define _cordic_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cordic_cordic_phabkb.h"

namespace ap_rtl {

struct cordic : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<12> > theta_V;
    sc_out< sc_lv<12> > s_V;
    sc_out< sc_logic > s_V_ap_vld;
    sc_out< sc_lv<12> > c_V;
    sc_out< sc_logic > c_V_ap_vld;


    // Module declarations
    cordic(sc_module_name name);
    SC_HAS_PROCESS(cordic);

    ~cordic();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cordic_cordic_phabkb* cordic_phase_V_U;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > cordic_phase_V_address0;
    sc_signal< sc_logic > cordic_phase_V_ce0;
    sc_signal< sc_lv<10> > cordic_phase_V_q0;
    sc_signal< sc_lv<6> > cordic_phase_V_address1;
    sc_signal< sc_logic > cordic_phase_V_ce1;
    sc_signal< sc_lv<10> > cordic_phase_V_q1;
    sc_signal< sc_lv<6> > cordic_phase_V_address2;
    sc_signal< sc_logic > cordic_phase_V_ce2;
    sc_signal< sc_lv<10> > cordic_phase_V_q2;
    sc_signal< sc_lv<6> > cordic_phase_V_address3;
    sc_signal< sc_logic > cordic_phase_V_ce3;
    sc_signal< sc_lv<10> > cordic_phase_V_q3;
    sc_signal< sc_lv<6> > cordic_phase_V_address4;
    sc_signal< sc_logic > cordic_phase_V_ce4;
    sc_signal< sc_lv<10> > cordic_phase_V_q4;
    sc_signal< sc_lv<1> > tmp_fu_228_p3;
    sc_signal< sc_lv<1> > tmp_reg_981;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln17_fu_210_p2;
    sc_signal< sc_lv<12> > select_ln1496_fu_265_p3;
    sc_signal< sc_lv<12> > select_ln1496_reg_991;
    sc_signal< sc_lv<12> > select_ln1496_1_fu_273_p3;
    sc_signal< sc_lv<12> > select_ln1496_1_reg_998;
    sc_signal< sc_lv<5> > empty_2_fu_281_p1;
    sc_signal< sc_lv<5> > empty_2_reg_1005;
    sc_signal< sc_lv<5> > or_ln17_fu_285_p2;
    sc_signal< sc_lv<5> > or_ln17_reg_1014;
    sc_signal< sc_lv<5> > or_ln17_1_fu_296_p2;
    sc_signal< sc_lv<5> > or_ln17_1_reg_1024;
    sc_signal< sc_lv<6> > add_ln17_fu_307_p2;
    sc_signal< sc_lv<6> > add_ln17_reg_1034;
    sc_signal< sc_lv<12> > select_ln1496_8_fu_496_p3;
    sc_signal< sc_lv<12> > select_ln1496_8_reg_1039;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_3_fu_525_p3;
    sc_signal< sc_lv<1> > tmp_3_reg_1045;
    sc_signal< sc_lv<12> > select_ln1496_9_fu_562_p3;
    sc_signal< sc_lv<12> > select_ln1496_9_reg_1055;
    sc_signal< sc_lv<12> > select_ln1496_10_fu_570_p3;
    sc_signal< sc_lv<12> > select_ln1496_10_reg_1062;
    sc_signal< sc_lv<5> > or_ln17_3_fu_578_p2;
    sc_signal< sc_lv<5> > or_ln17_3_reg_1069;
    sc_signal< sc_lv<5> > or_ln17_4_fu_588_p2;
    sc_signal< sc_lv<5> > or_ln17_4_reg_1079;
    sc_signal< sc_lv<5> > or_ln17_5_fu_598_p2;
    sc_signal< sc_lv<5> > or_ln17_5_reg_1089;
    sc_signal< sc_lv<5> > or_ln17_6_fu_608_p2;
    sc_signal< sc_lv<5> > or_ln17_6_reg_1099;
    sc_signal< sc_lv<12> > select_ln1496_18_fu_870_p3;
    sc_signal< sc_lv<12> > select_ln1496_18_reg_1109;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<12> > select_ln1496_19_fu_878_p3;
    sc_signal< sc_lv<12> > select_ln1496_19_reg_1116;
    sc_signal< sc_lv<1> > tmp_7_fu_894_p3;
    sc_signal< sc_lv<1> > tmp_7_reg_1123;
    sc_signal< sc_lv<12> > select_ln1496_23_fu_918_p3;
    sc_signal< sc_lv<12> > select_ln1496_23_reg_1129;
    sc_signal< sc_lv<12> > select_ln1496_21_fu_959_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<12> > select_ln1496_22_fu_966_p3;
    sc_signal< sc_lv<12> > theta_V_buf_0_0_reg_161;
    sc_signal< sc_lv<12> > p_Val2_2_0_reg_171;
    sc_signal< sc_lv<12> > p_Val2_0_reg_183;
    sc_signal< sc_lv<6> > sh_assign_0_reg_195;
    sc_signal< sc_lv<64> > zext_ln30_fu_248_p1;
    sc_signal< sc_lv<64> > zext_ln30_1_fu_291_p1;
    sc_signal< sc_lv<64> > zext_ln30_2_fu_302_p1;
    sc_signal< sc_lv<64> > zext_ln30_3_fu_545_p1;
    sc_signal< sc_lv<64> > zext_ln30_4_fu_583_p1;
    sc_signal< sc_lv<64> > zext_ln30_5_fu_593_p1;
    sc_signal< sc_lv<64> > zext_ln30_6_fu_603_p1;
    sc_signal< sc_lv<64> > zext_ln30_7_fu_613_p1;
    sc_signal< sc_lv<12> > sh_assign_0_cast8_fu_206_p1;
    sc_signal< sc_lv<12> > ashr_ln1333_1_fu_222_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_fu_216_p2;
    sc_signal< sc_lv<12> > sub_ln703_9_fu_259_p2;
    sc_signal< sc_lv<12> > add_ln703_fu_242_p2;
    sc_signal< sc_lv<12> > add_ln703_8_fu_253_p2;
    sc_signal< sc_lv<12> > sub_ln703_fu_236_p2;
    sc_signal< sc_lv<12> > zext_ln1265_fu_313_p1;
    sc_signal< sc_lv<12> > add_ln703_9_fu_323_p2;
    sc_signal< sc_lv<12> > sub_ln703_8_fu_317_p2;
    sc_signal< sc_lv<12> > zext_ln17_fu_336_p1;
    sc_signal< sc_lv<12> > select_ln1496_2_fu_329_p3;
    sc_signal< sc_lv<12> > ashr_ln1333_9_fu_344_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_8_fu_339_p2;
    sc_signal< sc_lv<12> > zext_ln1265_1_fu_367_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_349_p3;
    sc_signal< sc_lv<12> > sub_ln703_11_fu_382_p2;
    sc_signal< sc_lv<12> > add_ln703_10_fu_362_p2;
    sc_signal< sc_lv<12> > add_ln703_11_fu_377_p2;
    sc_signal< sc_lv<12> > sub_ln703_10_fu_357_p2;
    sc_signal< sc_lv<12> > add_ln703_1_fu_387_p2;
    sc_signal< sc_lv<12> > sub_ln703_1_fu_371_p2;
    sc_signal< sc_lv<12> > select_ln1496_4_fu_401_p3;
    sc_signal< sc_lv<12> > zext_ln17_1_fu_417_p1;
    sc_signal< sc_lv<12> > select_ln1496_3_fu_393_p3;
    sc_signal< sc_lv<12> > select_ln1496_5_fu_409_p3;
    sc_signal< sc_lv<12> > ashr_ln1333_10_fu_426_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_2_fu_420_p2;
    sc_signal< sc_lv<12> > zext_ln1265_2_fu_452_p1;
    sc_signal< sc_lv<1> > tmp_2_fu_432_p3;
    sc_signal< sc_lv<12> > sub_ln703_13_fu_468_p2;
    sc_signal< sc_lv<12> > add_ln703_12_fu_446_p2;
    sc_signal< sc_lv<12> > add_ln703_13_fu_462_p2;
    sc_signal< sc_lv<12> > sub_ln703_12_fu_440_p2;
    sc_signal< sc_lv<12> > add_ln703_2_fu_474_p2;
    sc_signal< sc_lv<12> > sub_ln703_2_fu_456_p2;
    sc_signal< sc_lv<5> > or_ln17_2_fu_504_p2;
    sc_signal< sc_lv<12> > select_ln1496_7_fu_488_p3;
    sc_signal< sc_lv<12> > zext_ln17_2_fu_509_p1;
    sc_signal< sc_lv<12> > select_ln1496_6_fu_480_p3;
    sc_signal< sc_lv<12> > ashr_ln1333_11_fu_519_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_3_fu_513_p2;
    sc_signal< sc_lv<12> > sub_ln703_15_fu_556_p2;
    sc_signal< sc_lv<12> > add_ln703_14_fu_539_p2;
    sc_signal< sc_lv<12> > add_ln703_15_fu_550_p2;
    sc_signal< sc_lv<12> > sub_ln703_14_fu_533_p2;
    sc_signal< sc_lv<12> > zext_ln1265_3_fu_618_p1;
    sc_signal< sc_lv<12> > add_ln703_3_fu_627_p2;
    sc_signal< sc_lv<12> > sub_ln703_3_fu_622_p2;
    sc_signal< sc_lv<12> > zext_ln17_3_fu_639_p1;
    sc_signal< sc_lv<12> > select_ln1496_11_fu_632_p3;
    sc_signal< sc_lv<12> > ashr_ln1333_12_fu_647_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_4_fu_642_p2;
    sc_signal< sc_lv<12> > zext_ln1265_4_fu_670_p1;
    sc_signal< sc_lv<1> > tmp_4_fu_652_p3;
    sc_signal< sc_lv<12> > sub_ln703_17_fu_685_p2;
    sc_signal< sc_lv<12> > add_ln703_16_fu_665_p2;
    sc_signal< sc_lv<12> > add_ln703_17_fu_680_p2;
    sc_signal< sc_lv<12> > sub_ln703_16_fu_660_p2;
    sc_signal< sc_lv<12> > add_ln703_4_fu_690_p2;
    sc_signal< sc_lv<12> > sub_ln703_4_fu_674_p2;
    sc_signal< sc_lv<12> > select_ln1496_13_fu_704_p3;
    sc_signal< sc_lv<12> > zext_ln17_4_fu_720_p1;
    sc_signal< sc_lv<12> > select_ln1496_12_fu_696_p3;
    sc_signal< sc_lv<12> > select_ln1496_14_fu_712_p3;
    sc_signal< sc_lv<12> > ashr_ln1333_13_fu_729_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_5_fu_723_p2;
    sc_signal< sc_lv<12> > zext_ln1265_5_fu_755_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_735_p3;
    sc_signal< sc_lv<12> > sub_ln703_19_fu_771_p2;
    sc_signal< sc_lv<12> > add_ln703_18_fu_749_p2;
    sc_signal< sc_lv<12> > add_ln703_19_fu_765_p2;
    sc_signal< sc_lv<12> > sub_ln703_18_fu_743_p2;
    sc_signal< sc_lv<12> > add_ln703_5_fu_777_p2;
    sc_signal< sc_lv<12> > sub_ln703_5_fu_759_p2;
    sc_signal< sc_lv<12> > select_ln1496_16_fu_791_p3;
    sc_signal< sc_lv<12> > zext_ln17_5_fu_807_p1;
    sc_signal< sc_lv<12> > select_ln1496_15_fu_783_p3;
    sc_signal< sc_lv<12> > select_ln1496_17_fu_799_p3;
    sc_signal< sc_lv<12> > ashr_ln1333_14_fu_816_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_6_fu_810_p2;
    sc_signal< sc_lv<12> > zext_ln1265_6_fu_842_p1;
    sc_signal< sc_lv<1> > tmp_6_fu_822_p3;
    sc_signal< sc_lv<12> > sub_ln703_21_fu_858_p2;
    sc_signal< sc_lv<12> > add_ln703_20_fu_836_p2;
    sc_signal< sc_lv<12> > add_ln703_21_fu_852_p2;
    sc_signal< sc_lv<12> > sub_ln703_20_fu_830_p2;
    sc_signal< sc_lv<12> > add_ln703_6_fu_864_p2;
    sc_signal< sc_lv<12> > sub_ln703_6_fu_846_p2;
    sc_signal< sc_lv<12> > select_ln1496_20_fu_886_p3;
    sc_signal< sc_lv<12> > zext_ln1265_7_fu_902_p1;
    sc_signal< sc_lv<12> > add_ln703_7_fu_912_p2;
    sc_signal< sc_lv<12> > sub_ln703_7_fu_906_p2;
    sc_signal< sc_lv<12> > zext_ln17_6_fu_926_p1;
    sc_signal< sc_lv<12> > ashr_ln1333_15_fu_934_p2;
    sc_signal< sc_lv<12> > ashr_ln1333_7_fu_929_p2;
    sc_signal< sc_lv<12> > sub_ln703_23_fu_954_p2;
    sc_signal< sc_lv<12> > add_ln703_22_fu_944_p2;
    sc_signal< sc_lv<12> > add_ln703_23_fu_949_p2;
    sc_signal< sc_lv<12> > sub_ln703_22_fu_939_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_26D;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln17_fu_307_p2();
    void thread_add_ln703_10_fu_362_p2();
    void thread_add_ln703_11_fu_377_p2();
    void thread_add_ln703_12_fu_446_p2();
    void thread_add_ln703_13_fu_462_p2();
    void thread_add_ln703_14_fu_539_p2();
    void thread_add_ln703_15_fu_550_p2();
    void thread_add_ln703_16_fu_665_p2();
    void thread_add_ln703_17_fu_680_p2();
    void thread_add_ln703_18_fu_749_p2();
    void thread_add_ln703_19_fu_765_p2();
    void thread_add_ln703_1_fu_387_p2();
    void thread_add_ln703_20_fu_836_p2();
    void thread_add_ln703_21_fu_852_p2();
    void thread_add_ln703_22_fu_944_p2();
    void thread_add_ln703_23_fu_949_p2();
    void thread_add_ln703_2_fu_474_p2();
    void thread_add_ln703_3_fu_627_p2();
    void thread_add_ln703_4_fu_690_p2();
    void thread_add_ln703_5_fu_777_p2();
    void thread_add_ln703_6_fu_864_p2();
    void thread_add_ln703_7_fu_912_p2();
    void thread_add_ln703_8_fu_253_p2();
    void thread_add_ln703_9_fu_323_p2();
    void thread_add_ln703_fu_242_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ashr_ln1333_10_fu_426_p2();
    void thread_ashr_ln1333_11_fu_519_p2();
    void thread_ashr_ln1333_12_fu_647_p2();
    void thread_ashr_ln1333_13_fu_729_p2();
    void thread_ashr_ln1333_14_fu_816_p2();
    void thread_ashr_ln1333_15_fu_934_p2();
    void thread_ashr_ln1333_1_fu_222_p2();
    void thread_ashr_ln1333_2_fu_420_p2();
    void thread_ashr_ln1333_3_fu_513_p2();
    void thread_ashr_ln1333_4_fu_642_p2();
    void thread_ashr_ln1333_5_fu_723_p2();
    void thread_ashr_ln1333_6_fu_810_p2();
    void thread_ashr_ln1333_7_fu_929_p2();
    void thread_ashr_ln1333_8_fu_339_p2();
    void thread_ashr_ln1333_9_fu_344_p2();
    void thread_ashr_ln1333_fu_216_p2();
    void thread_c_V();
    void thread_c_V_ap_vld();
    void thread_cordic_phase_V_address0();
    void thread_cordic_phase_V_address1();
    void thread_cordic_phase_V_address2();
    void thread_cordic_phase_V_address3();
    void thread_cordic_phase_V_address4();
    void thread_cordic_phase_V_ce0();
    void thread_cordic_phase_V_ce1();
    void thread_cordic_phase_V_ce2();
    void thread_cordic_phase_V_ce3();
    void thread_cordic_phase_V_ce4();
    void thread_empty_2_fu_281_p1();
    void thread_icmp_ln17_fu_210_p2();
    void thread_or_ln17_1_fu_296_p2();
    void thread_or_ln17_2_fu_504_p2();
    void thread_or_ln17_3_fu_578_p2();
    void thread_or_ln17_4_fu_588_p2();
    void thread_or_ln17_5_fu_598_p2();
    void thread_or_ln17_6_fu_608_p2();
    void thread_or_ln17_fu_285_p2();
    void thread_s_V();
    void thread_s_V_ap_vld();
    void thread_select_ln1496_10_fu_570_p3();
    void thread_select_ln1496_11_fu_632_p3();
    void thread_select_ln1496_12_fu_696_p3();
    void thread_select_ln1496_13_fu_704_p3();
    void thread_select_ln1496_14_fu_712_p3();
    void thread_select_ln1496_15_fu_783_p3();
    void thread_select_ln1496_16_fu_791_p3();
    void thread_select_ln1496_17_fu_799_p3();
    void thread_select_ln1496_18_fu_870_p3();
    void thread_select_ln1496_19_fu_878_p3();
    void thread_select_ln1496_1_fu_273_p3();
    void thread_select_ln1496_20_fu_886_p3();
    void thread_select_ln1496_21_fu_959_p3();
    void thread_select_ln1496_22_fu_966_p3();
    void thread_select_ln1496_23_fu_918_p3();
    void thread_select_ln1496_2_fu_329_p3();
    void thread_select_ln1496_3_fu_393_p3();
    void thread_select_ln1496_4_fu_401_p3();
    void thread_select_ln1496_5_fu_409_p3();
    void thread_select_ln1496_6_fu_480_p3();
    void thread_select_ln1496_7_fu_488_p3();
    void thread_select_ln1496_8_fu_496_p3();
    void thread_select_ln1496_9_fu_562_p3();
    void thread_select_ln1496_fu_265_p3();
    void thread_sh_assign_0_cast8_fu_206_p1();
    void thread_sub_ln703_10_fu_357_p2();
    void thread_sub_ln703_11_fu_382_p2();
    void thread_sub_ln703_12_fu_440_p2();
    void thread_sub_ln703_13_fu_468_p2();
    void thread_sub_ln703_14_fu_533_p2();
    void thread_sub_ln703_15_fu_556_p2();
    void thread_sub_ln703_16_fu_660_p2();
    void thread_sub_ln703_17_fu_685_p2();
    void thread_sub_ln703_18_fu_743_p2();
    void thread_sub_ln703_19_fu_771_p2();
    void thread_sub_ln703_1_fu_371_p2();
    void thread_sub_ln703_20_fu_830_p2();
    void thread_sub_ln703_21_fu_858_p2();
    void thread_sub_ln703_22_fu_939_p2();
    void thread_sub_ln703_23_fu_954_p2();
    void thread_sub_ln703_2_fu_456_p2();
    void thread_sub_ln703_3_fu_622_p2();
    void thread_sub_ln703_4_fu_674_p2();
    void thread_sub_ln703_5_fu_759_p2();
    void thread_sub_ln703_6_fu_846_p2();
    void thread_sub_ln703_7_fu_906_p2();
    void thread_sub_ln703_8_fu_317_p2();
    void thread_sub_ln703_9_fu_259_p2();
    void thread_sub_ln703_fu_236_p2();
    void thread_tmp_1_fu_349_p3();
    void thread_tmp_2_fu_432_p3();
    void thread_tmp_3_fu_525_p3();
    void thread_tmp_4_fu_652_p3();
    void thread_tmp_5_fu_735_p3();
    void thread_tmp_6_fu_822_p3();
    void thread_tmp_7_fu_894_p3();
    void thread_tmp_fu_228_p3();
    void thread_zext_ln1265_1_fu_367_p1();
    void thread_zext_ln1265_2_fu_452_p1();
    void thread_zext_ln1265_3_fu_618_p1();
    void thread_zext_ln1265_4_fu_670_p1();
    void thread_zext_ln1265_5_fu_755_p1();
    void thread_zext_ln1265_6_fu_842_p1();
    void thread_zext_ln1265_7_fu_902_p1();
    void thread_zext_ln1265_fu_313_p1();
    void thread_zext_ln17_1_fu_417_p1();
    void thread_zext_ln17_2_fu_509_p1();
    void thread_zext_ln17_3_fu_639_p1();
    void thread_zext_ln17_4_fu_720_p1();
    void thread_zext_ln17_5_fu_807_p1();
    void thread_zext_ln17_6_fu_926_p1();
    void thread_zext_ln17_fu_336_p1();
    void thread_zext_ln30_1_fu_291_p1();
    void thread_zext_ln30_2_fu_302_p1();
    void thread_zext_ln30_3_fu_545_p1();
    void thread_zext_ln30_4_fu_583_p1();
    void thread_zext_ln30_5_fu_593_p1();
    void thread_zext_ln30_6_fu_603_p1();
    void thread_zext_ln30_7_fu_613_p1();
    void thread_zext_ln30_fu_248_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
