Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Feb  5 09:32:58 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[23]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[23]:D
  Delay (ns):              0.167
  Slack (ns):              0.024
  Arrival (ns):            3.760
  Required (ns):           3.736
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[95]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[95]:D
  Delay (ns):              0.169
  Slack (ns):              0.025
  Arrival (ns):            3.773
  Required (ns):           3.748
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/MSC_i_191/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][107]:D
  Delay (ns):              0.170
  Slack (ns):              0.026
  Arrival (ns):            3.792
  Required (ns):           3.766
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[77]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[77]:D
  Delay (ns):              0.169
  Slack (ns):              0.026
  Arrival (ns):            3.767
  Required (ns):           3.741
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[58]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[58]:D
  Delay (ns):              0.180
  Slack (ns):              0.031
  Arrival (ns):            3.795
  Required (ns):           3.764
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[3]:D
  Delay (ns):              0.179
  Slack (ns):              0.035
  Arrival (ns):            3.778
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[80]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[80]:D
  Delay (ns):              0.178
  Slack (ns):              0.035
  Arrival (ns):            3.776
  Required (ns):           3.741
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[17]:D
  Delay (ns):              0.180
  Slack (ns):              0.037
  Arrival (ns):            3.773
  Required (ns):           3.736
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[86]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[86]:D
  Delay (ns):              0.183
  Slack (ns):              0.039
  Arrival (ns):            3.787
  Required (ns):           3.748
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[81]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[81]:D
  Delay (ns):              0.182
  Slack (ns):              0.039
  Arrival (ns):            3.780
  Required (ns):           3.741
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[15]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[15]:D
  Delay (ns):              0.182
  Slack (ns):              0.039
  Arrival (ns):            3.775
  Required (ns):           3.736
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[56]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[56]:D
  Delay (ns):              0.184
  Slack (ns):              0.040
  Arrival (ns):            3.806
  Required (ns):           3.766
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[8]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[8]:D
  Delay (ns):              0.183
  Slack (ns):              0.040
  Arrival (ns):            3.783
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[53]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[53]:D
  Delay (ns):              0.183
  Slack (ns):              0.040
  Arrival (ns):            3.779
  Required (ns):           3.739
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[22]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[22]:D
  Delay (ns):              0.183
  Slack (ns):              0.040
  Arrival (ns):            3.776
  Required (ns):           3.736
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[84]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[84]:D
  Delay (ns):              0.185
  Slack (ns):              0.041
  Arrival (ns):            3.789
  Required (ns):           3.748
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[74]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[74]:D
  Delay (ns):              0.184
  Slack (ns):              0.041
  Arrival (ns):            3.782
  Required (ns):           3.741
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[67]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[67]:D
  Delay (ns):              0.183
  Slack (ns):              0.041
  Arrival (ns):            3.778
  Required (ns):           3.737
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/MSC_i_560/MSC_i_561/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/reset_removal_sr_Z[1]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            8.012
  Required (ns):           7.970
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[90]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[90]:D
  Delay (ns):              0.186
  Slack (ns):              0.042
  Arrival (ns):            3.790
  Required (ns):           3.748
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[70]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[70]:D
  Delay (ns):              0.184
  Slack (ns):              0.042
  Arrival (ns):            3.779
  Required (ns):           3.737
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[117]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i[21]:D
  Delay (ns):              0.186
  Slack (ns):              0.042
  Arrival (ns):            3.795
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_delay_fifo_rd_data_reg_early[33]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_delay_fifo_rd_data_reg[33]:D
  Delay (ns):              0.183
  Slack (ns):              0.043
  Arrival (ns):            8.013
  Required (ns):           7.970
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][8]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[6]:D
  Delay (ns):              0.188
  Slack (ns):              0.043
  Arrival (ns):            3.804
  Required (ns):           3.761
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[11]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[11]:D
  Delay (ns):              0.190
  Slack (ns):              0.043
  Arrival (ns):            3.811
  Required (ns):           3.768
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[11]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[11]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.786
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[10]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[10]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.786
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[58]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[58]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.791
  Required (ns):           3.748
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[59]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[59]:D
  Delay (ns):              0.187
  Slack (ns):              0.044
  Arrival (ns):            8.022
  Required (ns):           7.978
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[74]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[74]:D
  Delay (ns):              0.187
  Slack (ns):              0.044
  Arrival (ns):            3.809
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[51]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[51]:D
  Delay (ns):              0.187
  Slack (ns):              0.044
  Arrival (ns):            3.783
  Required (ns):           3.739
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[79]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[79]:D
  Delay (ns):              0.187
  Slack (ns):              0.044
  Arrival (ns):            3.785
  Required (ns):           3.741
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[62]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[62]:D
  Delay (ns):              0.186
  Slack (ns):              0.044
  Arrival (ns):            3.781
  Required (ns):           3.737
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[76]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[76]:D
  Delay (ns):              0.188
  Slack (ns):              0.045
  Arrival (ns):            3.786
  Required (ns):           3.741
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[68]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[68]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.782
  Required (ns):           3.737
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[64]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[64]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.782
  Required (ns):           3.737
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[61]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[61]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.782
  Required (ns):           3.737
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/o_ready:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/MSC_i_557/s0:D
  Delay (ns):              0.188
  Slack (ns):              0.046
  Arrival (ns):            8.012
  Required (ns):           7.966
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_req_pending:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_req_pending_r1:D
  Delay (ns):              0.192
  Slack (ns):              0.048
  Arrival (ns):            3.786
  Required (ns):           3.738
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_2_[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cs_n_r1[0]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            7.946
  Required (ns):           7.884
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/l_req_tag_int[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1[95]:D
  Delay (ns):              0.207
  Slack (ns):              0.062
  Arrival (ns):            8.050
  Required (ns):           7.988
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.954
  Required (ns):           7.891
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.954
  Required (ns):           7.891
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[50]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][130]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.968
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[5].data_shifter[5][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[4].data_shifter[4][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.975
  Required (ns):           7.912
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_odt_p3_r1[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.748
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[28].data_shifter[28][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[27].data_shifter[27][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.726
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_141/lat_n0.resettable.data_shifter_1_[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_141/lat_n0.resettable.data_shifter_2_[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.753
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[28]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[28]:D
  Delay (ns):              0.210
  Slack (ns):              0.063
  Arrival (ns):            3.832
  Required (ns):           3.769
  Operating Conditions: fast_hv_lt

Path 50
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.981
  Required (ns):           7.918
  Operating Conditions: fast_hv_lt

Path 51
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[16]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.992
  Required (ns):           7.929
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.950
  Required (ns):           7.886
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.959
  Required (ns):           7.895
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.951
  Required (ns):           7.887
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[32]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][112]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.986
  Required (ns):           7.922
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[30]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[30]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.952
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.970
  Required (ns):           7.906
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/MSC_i_188/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][127]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.739
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[10].data_shifter[10][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[9].data_shifter[9][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.730
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[108]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[108]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.753
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[40]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[40]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.766
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[24]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[24]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.730
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_74/MSC_i_75/MSC_i_77/din_gray_r[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_74/MSC_i_75/MSC_i_77/MSC_i_79/MSC_i_87/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.731
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 64
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[27]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][3]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.993
  Required (ns):           7.929
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.961
  Required (ns):           7.896
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[12]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.960
  Required (ns):           7.895
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_505/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][253]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.963
  Required (ns):           7.898
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_421/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][255]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.968
  Required (ns):           7.903
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_0_[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_1_[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.978
  Required (ns):           7.913
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg1[14]:D
  Delay (ns):              0.208
  Slack (ns):              0.065
  Arrival (ns):            8.032
  Required (ns):           7.967
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[68]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[68]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.962
  Required (ns):           7.897
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[33]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[33]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.967
  Required (ns):           7.902
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[26]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.972
  Required (ns):           7.907
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[14]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.946
  Required (ns):           7.881
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[210]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[210]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.973
  Required (ns):           7.908
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/rd_cmd_sh[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/rd_cmd_sh[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.747
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[113]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[3]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.762
  Required (ns):           3.697
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[109]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[109]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.771
  Required (ns):           3.706
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_en_reg3_0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_en_reg4:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.750
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[28]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.212
  Slack (ns):              0.065
  Arrival (ns):            3.811
  Required (ns):           3.746
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_74/MSC_i_75/MSC_i_77/din_gray_r[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_74/MSC_i_75/MSC_i_77/MSC_i_79/MSC_i_85/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.732
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 82
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[5]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.983
  Required (ns):           7.918
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p2_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p2_r2[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.954
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/MSC_i_538/lat_n0.nonresettable.data_shifter[0][2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/MSC_i_538/lat_n0.nonresettable.data_shifter[1][2]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.970
  Required (ns):           7.904
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[54]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][134]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.988
  Required (ns):           7.922
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_519/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][216]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.984
  Required (ns):           7.918
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[11]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.973
  Required (ns):           7.907
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[253]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[253]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.971
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw270_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.950
  Required (ns):           7.884
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/current_state[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/current_state[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.963
  Required (ns):           7.897
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_ras_n_r1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_ras_n_r2:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.756
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[21].data_shifter[21][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[20].data_shifter[20][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.729
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_141/lat_n0.resettable.data_shifter_2_[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_ras_n_r1:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[53]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[117]:D
  Delay (ns):              0.213
  Slack (ns):              0.066
  Arrival (ns):            3.834
  Required (ns):           3.768
  Operating Conditions: fast_hv_lt

Path 95
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[62]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[31]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.948
  Required (ns):           7.882
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[47]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[47]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.734
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 97
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[3]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[15]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.997
  Required (ns):           7.930
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[21]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][5]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.995
  Required (ns):           7.928
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[21]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][5]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.996
  Required (ns):           7.929
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.839
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

