

Implementation tool: Xilinx Vivado v.2023.2
Project:             adpcm
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Fri Aug 02 16:15:34 -03 2024

#=== Post-Implementation Resource usage ===
SLICE:         4246
LUT:          10037
FF:           13844
DSP:            139
BRAM:            18
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      6.279
CP achieved post-implementation: 5.495
Timing not met
