  Fri Aug  2 2024  9:48                                                                                                    Page 1


                                               ***************************************
                                               **      WDC 65C02 Macro Assembler    **
                                               **                                   **
                                               **     Version 3.49.1- Feb  6 2006    **
                                               ***************************************

     1                        ;===============================================================================
     2                        ; Reset CPU for the MEZW65C_RAM add-on board
     3                        ;
     4                        ;    Target: MEZW65C_RAM
     5                        ;    Written by Akihito Honda (Aki.h @akih_san)
     6                        ;    https://twitter.com/akih_san
     7                        ;    https://github.com/akih-san
     8                        ;    Date. 2024.8.02
     9                        ;
    10                        ; Copyright (c) 2024 Akihito Honda
    11                        ;
    12                        ; Released under the MIT license
    13                        ;
    14                        ; Permission is hereby granted, free of charge, to any person obtaining a copy of this
    15                        ; software and associated documentation files (the ÅgSoftwareÅh), to deal in the Software
    16                        ; without restriction, including without limitation the rights to use, copy, modify, merge,
    17                        ; publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons
    18                        ; to whom the Software is furnished to do so, subject to the following conditions:
    19                        ;
    20                        ; The above copyright notice and this permission notice shall be included in all copies or
    21                        ; substantial portions of the Software.
    22                        ; 
    23                        ; THE SOFTWARE IS PROVIDED ÅgAS ISÅh, WITHOUT WARRANTY OF ANY KIND, EXPRESS
    24                        ; OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
    25                        ; MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
    26                        ; NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
    27                        ; BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
    28                        ; ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
    29                        ; CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
    30                        ; SOFTWARE.
    31                        ;===============================================================================
    32                        
    33                                        pw      132
    34                                        inclist on
    35                        
    36                                        chip    65816
    37                        
    38                        	.code
    39                        	ORG	$FFF0
    40                        
    41                        RESET:
    42 00:FFF0: 38           	sec
    43 00:FFF1: FB           	xce	; if cpu=W65C02 then xce = nop operation
    44                        NMIBRK:
    45                        IRQBRK:
    46 00:FFF2: DB           	stp	; stop CPU
    47                        
    48                        
    49                        	ORG	$FFFA
    50                        
    51 00:FFFA: F2 FF        	FDB	NMIBRK		; NMI
    52                        
  Fri Aug  2 2024  9:48                                                                                                    Page 2


    53 00:FFFC: F0 FF        	FDB	RESET		; RESET
    54                        
    55 00:FFFE: F2 FF        	FDB	IRQBRK		; IRQ/BRK
    56                        
    57                        	END


      Lines assembled: 57
      Errors: 0
