git clone --depth 1 --no-tags https://github.com/Dioos/computer-architecture-and-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212139584
git clone --depth 1 --no-tags https://github.com/wetzecam/ECEN350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212128902
git clone --depth 1 --no-tags https://github.com/blohmeier/FPGA_projects-first_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213192810
git clone --depth 1 --no-tags https://github.com/m-zahedi/FPGA-Based-Communication-Bus-With-Error-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213864432
git clone --depth 1 --no-tags https://github.com/Chenyivi/IC74HC151.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215535712
git clone --depth 1 --no-tags https://github.com/kimjinho1/Verilog_Study_in_SOC_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216454494
git clone --depth 1 --no-tags https://github.com/aahmed7/MULTICYCLE_MIPS_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213959166
git clone --depth 1 --no-tags https://github.com/UOETianleZhang/Processor_550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214283342
git clone --depth 1 --no-tags https://github.com/maoa3/Tang_FPGA_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215946559
git clone --depth 1 --no-tags https://github.com/el72matador/ece6710-Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216059064
git clone --depth 1 --no-tags https://github.com/miaotsi/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214808110
git clone --depth 1 --no-tags https://github.com/Sai-Santosh-99/PR_UCB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214962688
git clone --depth 1 --no-tags https://github.com/AQJED/Rotating-Square-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212624123
git clone --depth 1 --no-tags https://github.com/startearjimmy/2.computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214669613
git clone --depth 1 --no-tags https://github.com/y123456y78/CO_LAB_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211034586
git clone --depth 1 --no-tags https://github.com/agorararmard/Self-Navigating-Car-with-Track-Based-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211834045
git clone --depth 1 --no-tags https://github.com/tyrelkostyk/CME341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215403618
git clone --depth 1 --no-tags https://github.com/letitbe0201/mini-vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217141123
git clone --depth 1 --no-tags https://github.com/nicholasbarbosa/Trabalho-OC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217205528
git clone --depth 1 --no-tags https://github.com/Swetashree91/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217464471
git clone --depth 1 --no-tags https://github.com/KevinKerliu/ECE311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217813348
git clone --depth 1 --no-tags https://github.com/tylerhoward15/4360_HW2-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213636220
git clone --depth 1 --no-tags https://github.com/akhileshsiddhanti/vliw-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216930826
git clone --depth 1 --no-tags https://github.com/cyberShaw/MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210985183
git clone --depth 1 --no-tags https://github.com/shashank195/Logic-Design-UG-SEM3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210324439
git clone --depth 1 --no-tags https://github.com/tanglingshu/bsg_microdesign_results.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216720555
git clone --depth 1 --no-tags https://github.com/ecnuwork/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216568543
git clone --depth 1 --no-tags https://github.com/13717630148/CommunicationEx-THU-EE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214425352
git clone --depth 1 --no-tags https://github.com/PeterPengWustl/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213250181
git clone --depth 1 --no-tags https://github.com/leahlt/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212857411
git clone --depth 1 --no-tags https://github.com/Pigrabbit/digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213401067
git clone --depth 1 --no-tags https://github.com/lrh2000/BabyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214449852
git clone --depth 1 --no-tags https://github.com/tyrelkostyk/CME433.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216112269
git clone --depth 1 --no-tags https://github.com/Jeremy-Intan/Music_Rockcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215605673
git clone --depth 1 --no-tags https://github.com/MDSHA-maker/Password-Detection-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215702647
git clone --depth 1 --no-tags https://github.com/nipunaupeksha/UART-Implementation-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216145490
git clone --depth 1 --no-tags https://github.com/dafnamargalit/ecen2350_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211607456
git clone --depth 1 --no-tags https://github.com/danielkluzner/ece154a_lab01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212264325
git clone --depth 1 --no-tags https://github.com/fc3stw/CVSD1081.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213307793
git clone --depth 1 --no-tags https://github.com/1510751/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213327128
git clone --depth 1 --no-tags https://github.com/agorararmard/I2C-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211832059
git clone --depth 1 --no-tags https://github.com/AndyZhu39/mastermind-recreation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213127317
git clone --depth 1 --no-tags https://github.com/MaxPettit/ECEN2350_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211458359
git clone --depth 1 --no-tags https://github.com/sachinkahawala/trafficLightController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211337191
git clone --depth 1 --no-tags https://github.com/PierreVieira/Datapath-sem-controle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211387913
git clone --depth 1 --no-tags https://github.com/halisyilmaz/pinball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211498206
git clone --depth 1 --no-tags https://github.com/kkkgabriel/fullAdderTester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214646210
git clone --depth 1 --no-tags https://github.com/timmy139710/HW-Accelerator-Three-Sequence-Alignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214255076
git clone --depth 1 --no-tags https://github.com/armanmass/cse140lpa1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214894158
git clone --depth 1 --no-tags https://github.com/bergemkolcuoglu/cs240-computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215357415
git clone --depth 1 --no-tags https://github.com/dylmax12/tank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215391057
git clone --depth 1 --no-tags https://github.com/tasosxynos/simple_verilog_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214306909
git clone --depth 1 --no-tags https://github.com/rananth99/Circular-Queue-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215535941
git clone --depth 1 --no-tags https://github.com/arefafzali/Mips_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212631681
git clone --depth 1 --no-tags https://github.com/aaronalmeida/Verilog-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212654589
git clone --depth 1 --no-tags https://github.com/z-meta-research/BetelgeuseHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212923089
git clone --depth 1 --no-tags https://github.com/mst-zyw/pci_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212945715
git clone --depth 1 --no-tags https://github.com/cuilantao/Google-dinosaur-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213081349
git clone --depth 1 --no-tags https://github.com/sewarmk/ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212891997
git clone --depth 1 --no-tags https://github.com/ysghost/toyMIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213115441
git clone --depth 1 --no-tags https://github.com/fpgagroup3/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213112884
git clone --depth 1 --no-tags https://github.com/PrithwishBasuRoy/DATE_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212307458
git clone --depth 1 --no-tags https://github.com/lucianobajr/Introduction-to-Logic-Systems-2P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211891954
git clone --depth 1 --no-tags https://github.com/laraib-786/Traffic-light-controller-using-verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213185928
git clone --depth 1 --no-tags https://github.com/myrapeach/box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213364841
git clone --depth 1 --no-tags https://github.com/joeljhanster/1Bit_Full_Adder_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213562288
git clone --depth 1 --no-tags https://github.com/Benjamin142857/EDA_Train_3A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216723713
git clone --depth 1 --no-tags https://github.com/rajp20/pipelined_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216632945
git clone --depth 1 --no-tags https://github.com/maoa3/Tang_E203_Mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215946658
git clone --depth 1 --no-tags https://github.com/TKNopro/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210292610
git clone --depth 1 --no-tags https://github.com/mtsanic/EHB-436E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211765668
git clone --depth 1 --no-tags https://github.com/dpieve/University.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217072826
git clone --depth 1 --no-tags https://github.com/crlarsen/hp_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217183283
git clone --depth 1 --no-tags https://github.com/raman-chumber/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217197492
git clone --depth 1 --no-tags https://github.com/Clement25/systolic-array-mm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217134903
git clone --depth 1 --no-tags https://github.com/ahmedyehia1/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217586688
git clone --depth 1 --no-tags https://github.com/cl600class/EventCamera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217824935
git clone --depth 1 --no-tags https://github.com/PrachotanReddy/VerilogProcessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217658084
git clone --depth 1 --no-tags https://github.com/HLNN/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215786373
git clone --depth 1 --no-tags https://github.com/meihei3/pop_count_comparison.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217264426
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/CPENLAB6_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216696350
git clone --depth 1 --no-tags https://github.com/y123456y78/CO_LAB_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211032684
git clone --depth 1 --no-tags https://github.com/andythebreaker/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211802292
git clone --depth 1 --no-tags https://github.com/nicomesa2013/Proyecto_Lab_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212378518
git clone --depth 1 --no-tags https://github.com/Austin-Li-1123/MIPS-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211069649
git clone --depth 1 --no-tags https://github.com/diegocdl/ug-m-hr-pj-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211572273
git clone --depth 1 --no-tags https://github.com/Henrique1701/Projeto-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211358636
git clone --depth 1 --no-tags https://github.com/alexsb1962/a12120_fft_fast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211515301
git clone --depth 1 --no-tags https://github.com/chungboo1008/What_is_the_scale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213108144
git clone --depth 1 --no-tags https://github.com/lucamps/INF251-Trab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214813248
git clone --depth 1 --no-tags https://github.com/xmliszt/full_adder_manual_auto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214640867
git clone --depth 1 --no-tags https://github.com/zhongyuchen/dlcd-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214823094
git clone --depth 1 --no-tags https://github.com/thecurryspice/drum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213749530
git clone --depth 1 --no-tags https://github.com/FSXAC/ELEC402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212405353
git clone --depth 1 --no-tags https://github.com/luisejv/ArchCom_Lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212436899
