block/ADC:
  description: analog to Digital Converter
  items:
  - name: ISR
    description: interrupt and status register
    byte_offset: 0
    fieldset: ISR
  - name: IER
    description: interrupt enable register
    byte_offset: 4
    fieldset: IER
  - name: CR
    description: control register
    byte_offset: 8
    fieldset: CR
  - name: CFGR1
    description: configuration register 1
    byte_offset: 12
    fieldset: CFGR1
  - name: CFGR2
    description: configuration register 2
    byte_offset: 16
    fieldset: CFGR2
  - name: SMPR
    description: sampling time register
    byte_offset: 20
    fieldset: SMPR
  - name: AWD1TR
    description: watchdog threshold register
    byte_offset: 32
    fieldset: AWD1TR
  - name: AWD2TR
    description: watchdog threshold register
    byte_offset: 36
    fieldset: AWD2TR
  - name: CHSELR
    description: channel selection register CHSELRMOD = 0 in ADC_CFGR1
    byte_offset: 40
    fieldset: CHSELR
  - name: CHSELR_SQ
    description: channel selection register CHSELRMOD = 1 (seqencer enabled) in ADC_CFGR1
    byte_offset: 40
    fieldset: CHSELR_SQ
  - name: AWD3TR
    description: watchdog threshold register
    byte_offset: 44
    fieldset: AWD3TR
  - name: DR
    description: data register
    byte_offset: 64
    access: Read
    fieldset: DR
  - name: AWD2CR
    description: analog Watchdog 2 Configuration register
    byte_offset: 160
    fieldset: AWD2CR
  - name: AWD3CR
    description: analog Watchdog 3 Configuration register
    byte_offset: 164
    fieldset: AWD3CR
  - name: CALFACT
    description: Calibration factor
    byte_offset: 180
    fieldset: CALFACT
fieldset/AWD1TR:
  description: watchdog threshold register
  fields:
  - name: LT1
    description: analog watchdog 1 lower threshold
    bit_offset: 0
    bit_size: 12
  - name: HT1
    description: analog watchdog 1 higher threshold
    bit_offset: 16
    bit_size: 12
fieldset/AWD2CR:
  description: analog Watchdog 2 Configuration register
  fields:
  - name: AWD2CH
    description: analog watchdog channel selection
    bit_offset: 0
    bit_size: 23
fieldset/AWD2TR:
  description: watchdog threshold register
  fields:
  - name: LT2
    description: analog watchdog 2 lower threshold
    bit_offset: 0
    bit_size: 12
  - name: HT2
    description: analog watchdog 2 higher threshold
    bit_offset: 16
    bit_size: 12
fieldset/AWD3CR:
  description: analog Watchdog 3 Configuration register
  fields:
  - name: AWD3CH
    description: analog watchdog channel selection
    bit_offset: 0
    bit_size: 23
fieldset/AWD3TR:
  description: watchdog threshold register
  fields:
  - name: LT3
    description: analog watchdog 3lower threshold
    bit_offset: 0
    bit_size: 12
  - name: HT3
    description: analog watchdog 3 higher threshold
    bit_offset: 16
    bit_size: 12
fieldset/CALFACT:
  description: Calibration factor
  fields:
  - name: CALFACT
    description: calibration factor in single-ended mode
    bit_offset: 0
    bit_size: 7
fieldset/CFGR1:
  description: configuration register 1
  fields:
  - name: DMAEN
    description: direct memory access enable
    bit_offset: 0
    bit_size: 1
  - name: DMACFG
    description: direct memory access configuration
    bit_offset: 1
    bit_size: 1
    enum: DMACFG
  - name: SCANDIR
    description: scan sequence direction
    bit_offset: 2
    bit_size: 1
    enum: SCANDIR
  - name: RES
    description: data resolution
    bit_offset: 3
    bit_size: 2
    enum: RES
  - name: ALIGN
    description: data alignment
    bit_offset: 5
    bit_size: 1
    enum: ALIGN
  - name: EXTSEL
    description: external trigger selection
    bit_offset: 6
    bit_size: 3
  - name: EXTEN
    description: external trigger enable and polarity selection
    bit_offset: 10
    bit_size: 2
    enum: EXTEN
  - name: OVRMOD
    description: overrun management mode
    bit_offset: 12
    bit_size: 1
    enum: OVRMOD
  - name: CONT
    description: single / continuous conversion mode
    bit_offset: 13
    bit_size: 1
  - name: WAIT
    description: wait conversion mode
    bit_offset: 14
    bit_size: 1
  - name: AUTOFF
    description: auto-off mode
    bit_offset: 15
    bit_size: 1
  - name: DISCEN
    description: discontinuous mode
    bit_offset: 16
    bit_size: 1
  - name: CHSELRMOD
    description: mode selection of the ADC_CHSELR register
    bit_offset: 21
    bit_size: 1
  - name: AWD1SGL
    description: enable the watchdog on a single channel or on all channels
    bit_offset: 22
    bit_size: 1
    enum: AWD1SGL
  - name: AWD1EN
    description: analog watchdog enable
    bit_offset: 23
    bit_size: 1
  - name: AWD1CH
    description: analog watchdog channel selection
    bit_offset: 26
    bit_size: 5
fieldset/CFGR2:
  description: configuration register 2
  fields:
  - name: OVSE
    description: oversampler enable
    bit_offset: 0
    bit_size: 1
  - name: OVSR
    description: oversampling ratio
    bit_offset: 2
    bit_size: 3
    enum: OVSR
  - name: OVSS
    description: oversampling shift
    bit_offset: 5
    bit_size: 4
  - name: TOVS
    description: oversampling discontinuous mode (triggered mode) for ADC group regular
    bit_offset: 9
    bit_size: 1
  - name: LFTRIG
    description: low frequency trigger mode enable
    bit_offset: 29
    bit_size: 1
  - name: CKMODE
    description: clock mode
    bit_offset: 30
    bit_size: 2
    enum: CKMODE
fieldset/CHSELR:
  description: channel selection register [alternate]
  fields:
  - name: CHSEL
    description: ADC channel selection for canversion
    bit_offset: 0
    bit_size: 1
    array:
      len: 22
      stride: 0
fieldset/CHSELR_SQ:
  description: channel selection register CHSELRMOD = 1 in ADC_CFGR1
  fields:
  - name: SQ
    description: Conversion sequence definition
    bit_offset: 0
    bit_size: 4
    array:
      len: 8
      stride: 0
fieldset/CR:
  description: control register
  fields:
  - name: ADEN
    description: ADC enable
    bit_offset: 0
    bit_size: 1
  - name: ADDIS
    description: ADC disable
    bit_offset: 1
    bit_size: 1
  - name: ADSTART
    description: ADC group regular conversion start
    bit_offset: 2
    bit_size: 1
  - name: ADSTP
    description: ADC group regular conversion stop
    bit_offset: 4
    bit_size: 1
    enum: ADSTP
  - name: ADVREGEN
    description: ADC voltage regulator enable
    bit_offset: 28
    bit_size: 1
  - name: ADCAL
    description: ADC calibration
    bit_offset: 31
    bit_size: 1
fieldset/DR:
  description: group regular conversion data register
  fields:
  - name: DATA
    description: group regular conversion data
    bit_offset: 0
    bit_size: 16
fieldset/IER:
  description: ADC interrupt enable register
  fields:
  - name: ADRDYIE
    description: ready interrupt
    bit_offset: 0
    bit_size: 1
  - name: EOSMPIE
    description: ADC group regular end of sampling interrupt
    bit_offset: 1
    bit_size: 1
  - name: EOCIE
    description: ADC group regular end of unitary conversion interrupt
    bit_offset: 2
    bit_size: 1
  - name: EOSIE
    description: ADC group regular end of sequence conversions interrupt
    bit_offset: 3
    bit_size: 1
  - name: OVRIE
    description: ADC group regular overrun interrupt
    bit_offset: 4
    bit_size: 1
  - name: AWD1IE
    description: ADC analog watchdog 1 interrupt
    bit_offset: 7
    bit_size: 1
  - name: AWD2IE
    description: ADC analog watchdog 2 interrupt
    bit_offset: 8
    bit_size: 1
  - name: AWD3IE
    description: ADC analog watchdog 3 interrupt
    bit_offset: 9
    bit_size: 1
  - name: EOCALIE
    description: end of calibration interrupt enable
    bit_offset: 11
    bit_size: 1
  - name: CCRDYIE
    description: channel configuration ready interrupt enable
    bit_offset: 13
    bit_size: 1
fieldset/ISR:
  description: interrupt and status register
  fields:
  - name: ADRDY
    description: ADC ready flag
    bit_offset: 0
    bit_size: 1
  - name: EOSMP
    description: ADC group regular end of sampling flag
    bit_offset: 1
    bit_size: 1
  - name: EOC
    description: ADC group regular end of unitary conversion flag
    bit_offset: 2
    bit_size: 1
  - name: EOS
    description: ADC group regular end of sequence conversions flag
    bit_offset: 3
    bit_size: 1
  - name: OVR
    description: ADC group regular overrun flag
    bit_offset: 4
    bit_size: 1
  - name: AWD1
    description: ADC analog watchdog 1 flag
    bit_offset: 7
    bit_size: 1
  - name: AWD2
    description: ADC analog watchdog 2 flag
    bit_offset: 8
    bit_size: 1
  - name: AWD3
    description: ADC analog watchdog 3 flag
    bit_offset: 9
    bit_size: 1
  - name: EOCAL
    description: End Of Calibration flag
    bit_offset: 11
    bit_size: 1
  - name: CCRDY
    description: Channel Configuration Ready flag
    bit_offset: 13
    bit_size: 1
fieldset/SMPR:
  description: sampling time register
  fields:
  - name: SMP1
    description: sampling time selection 1
    bit_offset: 0
    bit_size: 3
    enum: SAMPLE_TIME
  - name: SMP2
    description: sampling time selection 2 
    bit_offset: 4
    bit_size: 3
    enum: SAMPLE_TIME
  - name: SMPSEL
    description: channel sampling time selection
    bit_offset: 8
    bit_size: 1
    array:
      len: 22
      stride: 0
enum/SCANDIR:
  bit_size: 1
  variants:
  - name: Up
    description: Upward scan (from CHSEL0 to CHSEL22).
    value: 0
  - name: Back
    description: Backward scan (from CHSEL22 to CHSEL0).
    value: 1
enum/ADSTP:
  bit_size: 1
  variants:
  - name: Stop
    description: Stop conversion of channel
    value: 1
enum/AWD1SGL:
  bit_size: 1
  variants:
  - name: All
    description: Analog watchdog 1 enabled on all channels
    value: 0
  - name: Single
    description: Analog watchdog 1 enabled on single channel selected in AWD1CH
    value: 1
enum/DMACFG:
  bit_size: 1
  variants:
  - name: DMA_OneShot
    description: DMA One Shot Mode selected
    value: 0
  - name: DMA_Circular
    description: DMA Circular Mode selected
    value: 1
enum/EXTEN:
  bit_size: 2
  variants:
  - name: Disabled
    description: Trigger detection disabled
    value: 0
  - name: RisingEdge
    description: Trigger detection on the rising edge
    value: 1
  - name: FallingEdge
    description: Trigger detection on the falling edge
    value: 2
  - name: BothEdges
    description: Trigger detection on both the rising and falling edges
    value: 3
enum/OVRMOD:
  bit_size: 1
  variants:
  - name: Preserve
    description: Preserve DR register when an overrun is detected
    value: 0
  - name: Overwrite
    description: Overwrite DR register when an overrun is detected
    value: 1
enum/RES:
  bit_size: 2
  variants:
  - name: Bits12
    description: 12-bit resolution
    value: 0
  - name: Bits10
    description: 10-bit resolution
    value: 1
  - name: Bits8
    description: 8-bit resolution
    value: 2
  - name: Bits6
    description: 6-bit resolution
    value: 3
enum/OVSR:
  bit_size: 3
  variants:
  - name: Ratio2x
    description: 2x
    value: 0
  - name: Ratio4x
    description: 4x
    value: 1
  - name: Ratio8x
    description: 8x
    value: 2
  - name: Ratio16x
    description: 16x
    value: 3
  - name: Ratio32x
    description: 32x
    value: 4
  - name: Ratio64x
    description: 64x
    value: 5
  - name: Ratio128x
    description: 128x
    value: 6
  - name: Ratio256x
    description: 256x
    value: 7
enum/CKMODE:
  bit_size: 2
  variants:
  - name: SYSCLK
    description: SYSCLK or HSIKER clock
    value: 0
  - name: PCLK_div_2
    description: PCLK divided by 2
    value: 1
  - name: PCLK_div_4
    description: PCLK divided by 4
    value: 2
  - name: PCLK
    description: PCLK
    value: 3
enum/SAMPLE_TIME:
  bit_size: 3
  variants:
  - name: Cycles2_5
    description: 2.5 clock cycles
    value: 0
  - name: Cycles6_5
    description: 6.5 clock cycles
    value: 1
  - name: Cycles12_5
    description: 12.5 clock cycles
    value: 2
  - name: Cycles24_5
    description: 24.5 clock cycles
    value: 3
  - name: Cycles47_5
    description: 47.5 clock cycles
    value: 4
  - name: Cycles92_5
    description: 92.5 clock cycles
    value: 5
  - name: Cycles247_5
    description: 247.5 clock cycles
    value: 6
  - name: Cycles640_5
    description: 640.5 clock cycles
    value: 7
enum/ALIGN:
  bit_size: 1
  variants:
  - name: Right
    description: Right alignment
    value: 0
  - name: Left
    description: Left alignment
    value: 1