// Seed: 3810860952
module module_0 (
    output wor id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4
);
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output wand id_2,
    inout supply1 id_3
);
  tri0 id_5 = 1 + 1'b0;
  always @(id_0 != 1'b0 or posedge 1) id_1 <= -1 == -1;
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3,
      id_0
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    output wire id_6,
    input wand id_7,
    input supply0 id_8
);
  wire id_10;
  buf primCall (id_6, id_2);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_4
  );
endmodule
