// Seed: 2595462925
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  final begin : LABEL_0
    if (id_5) id_6 = id_4;
  end
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output uwire id_0
);
  assign id_0 = id_2;
  assign id_0 = id_2;
  wire id_3;
  supply1 id_4 = 1;
  tri id_5 = id_2;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_3,
      id_12
  );
endmodule
