#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17994f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1791f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x17ce020 .functor NOT 1, L_0x17cf530, C4<0>, C4<0>, C4<0>;
L_0x17cf290 .functor XOR 1, L_0x17cf130, L_0x17cf1f0, C4<0>, C4<0>;
L_0x17cf420 .functor XOR 1, L_0x17cf290, L_0x17cf350, C4<0>, C4<0>;
v0x17cd350_0 .net *"_ivl_10", 0 0, L_0x17cf350;  1 drivers
v0x17cd450_0 .net *"_ivl_12", 0 0, L_0x17cf420;  1 drivers
v0x17cd530_0 .net *"_ivl_2", 0 0, L_0x17cf070;  1 drivers
v0x17cd620_0 .net *"_ivl_4", 0 0, L_0x17cf130;  1 drivers
v0x17cd700_0 .net *"_ivl_6", 0 0, L_0x17cf1f0;  1 drivers
v0x17cd830_0 .net *"_ivl_8", 0 0, L_0x17cf290;  1 drivers
v0x17cd910_0 .var "clk", 0 0;
v0x17cd9b0_0 .var/2u "stats1", 159 0;
v0x17cda70_0 .var/2u "strobe", 0 0;
v0x17cdbc0_0 .net "tb_match", 0 0, L_0x17cf530;  1 drivers
v0x17cdc80_0 .net "tb_mismatch", 0 0, L_0x17ce020;  1 drivers
v0x17cdd40_0 .net "x", 0 0, v0x17cad00_0;  1 drivers
v0x17cdde0_0 .net "y", 0 0, v0x17cadc0_0;  1 drivers
v0x17cde80_0 .net "z_dut", 0 0, L_0x17cef10;  1 drivers
v0x17cdf50_0 .net "z_ref", 0 0, L_0x17ce190;  1 drivers
L_0x17cf070 .concat [ 1 0 0 0], L_0x17ce190;
L_0x17cf130 .concat [ 1 0 0 0], L_0x17ce190;
L_0x17cf1f0 .concat [ 1 0 0 0], L_0x17cef10;
L_0x17cf350 .concat [ 1 0 0 0], L_0x17ce190;
L_0x17cf530 .cmp/eeq 1, L_0x17cf070, L_0x17cf420;
S_0x1797b30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1791f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17ce0f0 .functor NOT 1, v0x17cadc0_0, C4<0>, C4<0>, C4<0>;
L_0x17ce190 .functor OR 1, v0x17cad00_0, L_0x17ce0f0, C4<0>, C4<0>;
v0x179a9d0_0 .net *"_ivl_0", 0 0, L_0x17ce0f0;  1 drivers
v0x179aa70_0 .net "x", 0 0, v0x17cad00_0;  alias, 1 drivers
v0x17ca800_0 .net "y", 0 0, v0x17cadc0_0;  alias, 1 drivers
v0x17ca8a0_0 .net "z", 0 0, L_0x17ce190;  alias, 1 drivers
S_0x17ca9e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1791f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x17cac20_0 .net "clk", 0 0, v0x17cd910_0;  1 drivers
v0x17cad00_0 .var "x", 0 0;
v0x17cadc0_0 .var "y", 0 0;
E_0x17771d0 .event negedge, v0x17cac20_0;
E_0x1779650/0 .event negedge, v0x17cac20_0;
E_0x1779650/1 .event posedge, v0x17cac20_0;
E_0x1779650 .event/or E_0x1779650/0, E_0x1779650/1;
S_0x17cae60 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x1791f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17cedf0 .functor OR 1, L_0x17ce3f0, L_0x17ce800, C4<0>, C4<0>;
L_0x17cee80 .functor AND 1, L_0x17ce5b0, L_0x17cec90, C4<1>, C4<1>;
L_0x17cef10 .functor XOR 1, L_0x17cedf0, L_0x17cee80, C4<0>, C4<0>;
v0x17cca50_0 .net "and_out", 0 0, L_0x17cee80;  1 drivers
v0x17ccb10_0 .net "or_out", 0 0, L_0x17cedf0;  1 drivers
v0x17ccbd0_0 .net "x", 0 0, v0x17cad00_0;  alias, 1 drivers
v0x17ccc70_0 .net "y", 0 0, v0x17cadc0_0;  alias, 1 drivers
v0x17ccd10_0 .net "z", 0 0, L_0x17cef10;  alias, 1 drivers
v0x17cce00_0 .net "z1", 0 0, L_0x17ce3f0;  1 drivers
v0x17ccea0_0 .net "z2", 0 0, L_0x17ce5b0;  1 drivers
v0x17ccf70_0 .net "z3", 0 0, L_0x17ce800;  1 drivers
v0x17cd040_0 .net "z4", 0 0, L_0x17cec90;  1 drivers
S_0x17cb040 .scope module, "A1" "A" 4 23, 4 1 0, S_0x17cae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17ce360 .functor XOR 1, v0x17cad00_0, v0x17cadc0_0, C4<0>, C4<0>;
L_0x17ce3f0 .functor AND 1, L_0x17ce360, v0x17cad00_0, C4<1>, C4<1>;
v0x17cb2b0_0 .net *"_ivl_0", 0 0, L_0x17ce360;  1 drivers
v0x17cb3b0_0 .net "x", 0 0, v0x17cad00_0;  alias, 1 drivers
v0x17cb4c0_0 .net "y", 0 0, v0x17cadc0_0;  alias, 1 drivers
v0x17cb5b0_0 .net "z", 0 0, L_0x17ce3f0;  alias, 1 drivers
S_0x17cb6b0 .scope module, "A2" "A" 4 24, 4 1 0, S_0x17cae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17ce520 .functor XOR 1, v0x17cad00_0, v0x17cadc0_0, C4<0>, C4<0>;
L_0x17ce5b0 .functor AND 1, L_0x17ce520, v0x17cad00_0, C4<1>, C4<1>;
v0x17cb900_0 .net *"_ivl_0", 0 0, L_0x17ce520;  1 drivers
v0x17cba00_0 .net "x", 0 0, v0x17cad00_0;  alias, 1 drivers
v0x17cbac0_0 .net "y", 0 0, v0x17cadc0_0;  alias, 1 drivers
v0x17cbb60_0 .net "z", 0 0, L_0x17ce5b0;  alias, 1 drivers
S_0x17cbc60 .scope module, "B1" "B" 4 25, 4 9 0, S_0x17cae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17ce6e0 .functor XOR 1, v0x17cad00_0, v0x17cadc0_0, C4<0>, C4<0>;
L_0x17ce770 .functor NOT 1, v0x17cad00_0, C4<0>, C4<0>, C4<0>;
L_0x17ce800 .functor AND 1, L_0x17ce6e0, L_0x17ce770, C4<1>, C4<1>;
v0x17cbee0_0 .net *"_ivl_0", 0 0, L_0x17ce6e0;  1 drivers
v0x17cbfc0_0 .net *"_ivl_2", 0 0, L_0x17ce770;  1 drivers
v0x17cc0a0_0 .net "x", 0 0, v0x17cad00_0;  alias, 1 drivers
v0x17cc170_0 .net "y", 0 0, v0x17cadc0_0;  alias, 1 drivers
v0x17cc2a0_0 .net "z", 0 0, L_0x17ce800;  alias, 1 drivers
S_0x17cc3c0 .scope module, "B2" "B" 4 26, 4 9 0, S_0x17cae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x17ce960 .functor XOR 1, v0x17cad00_0, v0x17cadc0_0, C4<0>, C4<0>;
L_0x17ce9f0 .functor NOT 1, v0x17cad00_0, C4<0>, C4<0>, C4<0>;
L_0x17cec90 .functor AND 1, L_0x17ce960, L_0x17ce9f0, C4<1>, C4<1>;
v0x17cc5c0_0 .net *"_ivl_0", 0 0, L_0x17ce960;  1 drivers
v0x17cc6c0_0 .net *"_ivl_2", 0 0, L_0x17ce9f0;  1 drivers
v0x17cc7a0_0 .net "x", 0 0, v0x17cad00_0;  alias, 1 drivers
v0x17cc840_0 .net "y", 0 0, v0x17cadc0_0;  alias, 1 drivers
v0x17cc8e0_0 .net "z", 0 0, L_0x17cec90;  alias, 1 drivers
S_0x17cd1a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1791f30;
 .timescale -12 -12;
E_0x1779790 .event anyedge, v0x17cda70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17cda70_0;
    %nor/r;
    %assign/vec4 v0x17cda70_0, 0;
    %wait E_0x1779790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17ca9e0;
T_1 ;
    %wait E_0x1779650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x17cadc0_0, 0;
    %assign/vec4 v0x17cad00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17ca9e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17771d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1791f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cd910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cda70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1791f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x17cd910_0;
    %inv;
    %store/vec4 v0x17cd910_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1791f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17cac20_0, v0x17cdc80_0, v0x17cdd40_0, v0x17cdde0_0, v0x17cdf50_0, v0x17cde80_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1791f30;
T_6 ;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1791f30;
T_7 ;
    %wait E_0x1779650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cd9b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cd9b0_0, 4, 32;
    %load/vec4 v0x17cdbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cd9b0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cd9b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cd9b0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x17cdf50_0;
    %load/vec4 v0x17cdf50_0;
    %load/vec4 v0x17cde80_0;
    %xor;
    %load/vec4 v0x17cdf50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cd9b0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x17cd9b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cd9b0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter4/response2/top_module.sv";
