--- src/core/iwasm/aot/arch/aot_reloc_arm.c.orig
+++ src/core/iwasm/aot/arch/aot_reloc_arm.c
@@ -117,53 +117,6 @@
     REG_SYM(__adddf3),
     REG_SYM(__addsf3),
     /* clang-format on */
-    REG_SYM(__aeabi_d2f),
-    REG_SYM(__aeabi_d2iz),
-    REG_SYM(__aeabi_d2lz),
-    REG_SYM(__aeabi_d2uiz),
-    REG_SYM(__aeabi_d2ulz),
-    REG_SYM(__aeabi_dadd),
-    REG_SYM(__aeabi_dcmpeq),
-    REG_SYM(__aeabi_dcmpge),
-    REG_SYM(__aeabi_dcmpgt),
-    REG_SYM(__aeabi_dcmple),
-    REG_SYM(__aeabi_dcmplt),
-    REG_SYM(__aeabi_dcmpun),
-    REG_SYM(__aeabi_ddiv),
-    REG_SYM(__aeabi_dmul),
-    REG_SYM(__aeabi_dsub),
-    REG_SYM(__aeabi_f2d),
-    REG_SYM(__aeabi_f2iz),
-    REG_SYM(__aeabi_f2lz),
-    REG_SYM(__aeabi_f2ulz),
-    REG_SYM(__aeabi_fadd),
-    REG_SYM(__aeabi_fcmpeq),
-    REG_SYM(__aeabi_fcmpge),
-    REG_SYM(__aeabi_fcmpgt),
-    REG_SYM(__aeabi_fcmple),
-    REG_SYM(__aeabi_fcmplt),
-    REG_SYM(__aeabi_fcmpun),
-    REG_SYM(__aeabi_fdiv),
-    REG_SYM(__aeabi_fmul),
-    REG_SYM(__aeabi_fsub),
-    REG_SYM(__aeabi_i2d),
-    REG_SYM(__aeabi_i2f),
-    REG_SYM(__aeabi_idiv),
-    REG_SYM(__aeabi_idivmod),
-    REG_SYM(__aeabi_l2d),
-    REG_SYM(__aeabi_l2f),
-    REG_SYM(__aeabi_ldivmod),
-    REG_SYM(__aeabi_memclr),
-    REG_SYM(__aeabi_memcpy),
-    REG_SYM(__aeabi_memmove),
-    REG_SYM(__aeabi_memset),
-    REG_SYM(__aeabi_ui2d),
-    REG_SYM(__aeabi_ui2f),
-    REG_SYM(__aeabi_uidiv),
-    REG_SYM(__aeabi_uidivmod),
-    REG_SYM(__aeabi_ul2d),
-    REG_SYM(__aeabi_ul2f),
-    REG_SYM(__aeabi_uldivmod),
     REG_SYM(__clzsi2),
     REG_SYM(__divdf3),
     REG_SYM(__divdi3),
@@ -185,8 +138,6 @@
     REG_SYM(__floatsisf),
     REG_SYM(__floatundidf),
     REG_SYM(__floatundisf),
-    REG_SYM(__floatunsidf),
-    REG_SYM(__floatunsisf),
     REG_SYM(__gedf2),
     REG_SYM(__gesf2),
     REG_SYM(__gtdf2),
