Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 19 22:05:51 2023
| Host         : Binh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (16)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.752        0.000                      0                 2582        0.104        0.000                      0                 2582        0.264        0.000                       0                   959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
osc        {0.000 5.000}        10.000          100.000         
  OCLKB0   {0.000 1.250}        2.500           400.000         
  clk      {0.000 5.000}        10.000          100.000         
  clk_fb   {0.000 5.000}        10.000          100.000         
  clk_ref  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
osc                                                                                                                                                             3.000        0.000                       0                     1  
  OCLKB0                                                                                                                                                        0.345        0.000                       0                    21  
  clk               2.752        0.000                      0                 2582        0.104        0.000                      0                 2582        3.750        0.000                       0                   932  
  clk_fb                                                                                                                                                        8.751        0.000                       0                     2  
  clk_ref                                                                                                                                                       0.264        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        OCLKB0                      
(none)        clk                         
(none)        clk_fb                      
(none)        clk_ref                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  osc
  To Clock:  osc

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  OCLKB0
  To Clock:  OCLKB0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OCLKB0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clkgeninst/PLLE2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  clk_ddr_BUFG_inst/I
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18  clkgeninst/clk_ddr_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    controller/genblk2.genblk1[1].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y40    controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y34    controller/genblk2.genblk2[10].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y30    controller/genblk2.genblk2[11].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y35    controller/genblk2.genblk2[12].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y27    controller/genblk2.genblk2[13].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y33    controller/genblk2.genblk2[14].OSERDESE2_inst/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.675ns (38.302%)  route 4.309ns (61.698%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.142ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.560     6.142    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     6.598 r  test_data_reg[5]/Q
                         net (fo=173, routed)         2.210     8.808    written_data_reg_0_31_12_12/A1
    SLICE_X56Y39         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     8.918 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           1.293    10.211    error_count2[12]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.335 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.335    error_count[3]_i_66_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.867 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.867    error_count_reg[3]_i_57_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.981    error_count_reg[3]_i_52_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.095    error_count_reg[3]_i_47_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.209    error_count_reg[3]_i_42_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.323    error_count_reg[3]_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.437    error_count_reg[3]_i_32_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.551    error_count_reg[3]_i_27_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  error_count_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.665    error_count_reg[3]_i_22_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  error_count_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.779    error_count_reg[3]_i_10_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.007 r  error_count_reg[3]_i_5/CO[2]
                         net (fo=1, routed)           0.475    12.482    error_count_reg[3]_i_5_n_1
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.313    12.795 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.331    13.126    error_count
    SLICE_X52Y38         FDRE                                         r  error_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.452    15.802    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[0]/C
                         clock pessimism              0.325    16.127    
                         clock uncertainty           -0.080    16.047    
    SLICE_X52Y38         FDRE (Setup_fdre_C_CE)      -0.169    15.878    error_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.675ns (38.302%)  route 4.309ns (61.698%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.142ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.560     6.142    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     6.598 r  test_data_reg[5]/Q
                         net (fo=173, routed)         2.210     8.808    written_data_reg_0_31_12_12/A1
    SLICE_X56Y39         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     8.918 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           1.293    10.211    error_count2[12]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.335 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.335    error_count[3]_i_66_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.867 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.867    error_count_reg[3]_i_57_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.981    error_count_reg[3]_i_52_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.095    error_count_reg[3]_i_47_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.209    error_count_reg[3]_i_42_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.323    error_count_reg[3]_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.437    error_count_reg[3]_i_32_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.551    error_count_reg[3]_i_27_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  error_count_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.665    error_count_reg[3]_i_22_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  error_count_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.779    error_count_reg[3]_i_10_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.007 r  error_count_reg[3]_i_5/CO[2]
                         net (fo=1, routed)           0.475    12.482    error_count_reg[3]_i_5_n_1
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.313    12.795 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.331    13.126    error_count
    SLICE_X52Y38         FDRE                                         r  error_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.452    15.802    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[1]/C
                         clock pessimism              0.325    16.127    
                         clock uncertainty           -0.080    16.047    
    SLICE_X52Y38         FDRE (Setup_fdre_C_CE)      -0.169    15.878    error_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.675ns (38.302%)  route 4.309ns (61.698%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.142ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.560     6.142    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     6.598 r  test_data_reg[5]/Q
                         net (fo=173, routed)         2.210     8.808    written_data_reg_0_31_12_12/A1
    SLICE_X56Y39         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     8.918 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           1.293    10.211    error_count2[12]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.335 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.335    error_count[3]_i_66_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.867 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.867    error_count_reg[3]_i_57_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.981    error_count_reg[3]_i_52_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.095    error_count_reg[3]_i_47_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.209    error_count_reg[3]_i_42_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.323    error_count_reg[3]_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.437    error_count_reg[3]_i_32_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.551    error_count_reg[3]_i_27_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  error_count_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.665    error_count_reg[3]_i_22_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  error_count_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.779    error_count_reg[3]_i_10_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.007 r  error_count_reg[3]_i_5/CO[2]
                         net (fo=1, routed)           0.475    12.482    error_count_reg[3]_i_5_n_1
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.313    12.795 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.331    13.126    error_count
    SLICE_X52Y38         FDRE                                         r  error_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.452    15.802    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[2]/C
                         clock pessimism              0.325    16.127    
                         clock uncertainty           -0.080    16.047    
    SLICE_X52Y38         FDRE (Setup_fdre_C_CE)      -0.169    15.878    error_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.675ns (38.302%)  route 4.309ns (61.698%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.142ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.560     6.142    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     6.598 r  test_data_reg[5]/Q
                         net (fo=173, routed)         2.210     8.808    written_data_reg_0_31_12_12/A1
    SLICE_X56Y39         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     8.918 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           1.293    10.211    error_count2[12]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.335 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.335    error_count[3]_i_66_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.867 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.867    error_count_reg[3]_i_57_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.981    error_count_reg[3]_i_52_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.095    error_count_reg[3]_i_47_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.209    error_count_reg[3]_i_42_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.323    error_count_reg[3]_i_37_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.437    error_count_reg[3]_i_32_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.551    error_count_reg[3]_i_27_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  error_count_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.665    error_count_reg[3]_i_22_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  error_count_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.779    error_count_reg[3]_i_10_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.007 r  error_count_reg[3]_i_5/CO[2]
                         net (fo=1, routed)           0.475    12.482    error_count_reg[3]_i_5_n_1
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.313    12.795 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.331    13.126    error_count
    SLICE_X52Y38         FDRE                                         r  error_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.452    15.802    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[3]/C
                         clock pessimism              0.325    16.127    
                         clock uncertainty           -0.080    16.047    
    SLICE_X52Y38         FDRE (Setup_fdre_C_CE)      -0.169    15.878    error_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 controller/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_delay_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.245ns (40.982%)  route 3.233ns (59.018%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 15.794 - 10.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.555     6.137    controller/clk_BUFG
    SLICE_X50Y26         FDRE                                         r  controller/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.478     6.615 r  controller/state_q_reg[0]/Q
                         net (fo=134, routed)         1.951     8.566    controller/oddr_ras_n/state_q_0[0]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.317     8.883 f  controller/oddr_ras_n/out_q_i_3__2/O
                         net (fo=1, routed)           0.469     9.352    controller/oddr_ras_n/out_q_i_3__2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.328     9.680 f  controller/oddr_ras_n/out_q_i_2__2/O
                         net (fo=2, routed)           0.813    10.493    controller/oddr_ras_n_n_2
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  controller/state_delay_q[0]_i_7/O
                         net (fo=1, routed)           0.000    10.617    controller/state_delay_q[0]_i_7_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  controller/state_delay_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.167    controller/state_delay_q_reg[0]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  controller/state_delay_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    controller/state_delay_q_reg[4]_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.615 r  controller/state_delay_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.615    controller/state_delay_q_reg[8]_i_1_n_6
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.444    15.794    controller/clk_BUFG
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[9]/C
                         clock pessimism              0.325    16.119    
                         clock uncertainty           -0.080    16.039    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.062    16.101    controller/state_delay_q_reg[9]
  -------------------------------------------------------------------
                         required time                         16.101    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 controller/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_delay_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.224ns (40.755%)  route 3.233ns (59.245%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 15.794 - 10.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.555     6.137    controller/clk_BUFG
    SLICE_X50Y26         FDRE                                         r  controller/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.478     6.615 r  controller/state_q_reg[0]/Q
                         net (fo=134, routed)         1.951     8.566    controller/oddr_ras_n/state_q_0[0]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.317     8.883 f  controller/oddr_ras_n/out_q_i_3__2/O
                         net (fo=1, routed)           0.469     9.352    controller/oddr_ras_n/out_q_i_3__2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.328     9.680 f  controller/oddr_ras_n/out_q_i_2__2/O
                         net (fo=2, routed)           0.813    10.493    controller/oddr_ras_n_n_2
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  controller/state_delay_q[0]_i_7/O
                         net (fo=1, routed)           0.000    10.617    controller/state_delay_q[0]_i_7_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  controller/state_delay_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.167    controller/state_delay_q_reg[0]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  controller/state_delay_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    controller/state_delay_q_reg[4]_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.594 r  controller/state_delay_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.594    controller/state_delay_q_reg[8]_i_1_n_4
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.444    15.794    controller/clk_BUFG
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[11]/C
                         clock pessimism              0.325    16.119    
                         clock uncertainty           -0.080    16.039    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.062    16.101    controller/state_delay_q_reg[11]
  -------------------------------------------------------------------
                         required time                         16.101    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 controller/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_delay_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 2.150ns (39.940%)  route 3.233ns (60.060%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 15.794 - 10.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.555     6.137    controller/clk_BUFG
    SLICE_X50Y26         FDRE                                         r  controller/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.478     6.615 r  controller/state_q_reg[0]/Q
                         net (fo=134, routed)         1.951     8.566    controller/oddr_ras_n/state_q_0[0]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.317     8.883 f  controller/oddr_ras_n/out_q_i_3__2/O
                         net (fo=1, routed)           0.469     9.352    controller/oddr_ras_n/out_q_i_3__2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.328     9.680 f  controller/oddr_ras_n/out_q_i_2__2/O
                         net (fo=2, routed)           0.813    10.493    controller/oddr_ras_n_n_2
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  controller/state_delay_q[0]_i_7/O
                         net (fo=1, routed)           0.000    10.617    controller/state_delay_q[0]_i_7_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  controller/state_delay_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.167    controller/state_delay_q_reg[0]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  controller/state_delay_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    controller/state_delay_q_reg[4]_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.520 r  controller/state_delay_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.520    controller/state_delay_q_reg[8]_i_1_n_5
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.444    15.794    controller/clk_BUFG
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[10]/C
                         clock pessimism              0.325    16.119    
                         clock uncertainty           -0.080    16.039    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.062    16.101    controller/state_delay_q_reg[10]
  -------------------------------------------------------------------
                         required time                         16.101    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 controller/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_delay_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 2.134ns (39.761%)  route 3.233ns (60.239%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 15.794 - 10.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.555     6.137    controller/clk_BUFG
    SLICE_X50Y26         FDRE                                         r  controller/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.478     6.615 r  controller/state_q_reg[0]/Q
                         net (fo=134, routed)         1.951     8.566    controller/oddr_ras_n/state_q_0[0]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.317     8.883 f  controller/oddr_ras_n/out_q_i_3__2/O
                         net (fo=1, routed)           0.469     9.352    controller/oddr_ras_n/out_q_i_3__2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.328     9.680 f  controller/oddr_ras_n/out_q_i_2__2/O
                         net (fo=2, routed)           0.813    10.493    controller/oddr_ras_n_n_2
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  controller/state_delay_q[0]_i_7/O
                         net (fo=1, routed)           0.000    10.617    controller/state_delay_q[0]_i_7_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  controller/state_delay_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.167    controller/state_delay_q_reg[0]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  controller/state_delay_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    controller/state_delay_q_reg[4]_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.504 r  controller/state_delay_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.504    controller/state_delay_q_reg[8]_i_1_n_7
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.444    15.794    controller/clk_BUFG
    SLICE_X53Y29         FDRE                                         r  controller/state_delay_q_reg[8]/C
                         clock pessimism              0.325    16.119    
                         clock uncertainty           -0.080    16.039    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.062    16.101    controller/state_delay_q_reg[8]
  -------------------------------------------------------------------
                         required time                         16.101    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 controller/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_delay_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.131ns (39.728%)  route 3.233ns (60.272%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 15.793 - 10.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.555     6.137    controller/clk_BUFG
    SLICE_X50Y26         FDRE                                         r  controller/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.478     6.615 r  controller/state_q_reg[0]/Q
                         net (fo=134, routed)         1.951     8.566    controller/oddr_ras_n/state_q_0[0]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.317     8.883 f  controller/oddr_ras_n/out_q_i_3__2/O
                         net (fo=1, routed)           0.469     9.352    controller/oddr_ras_n/out_q_i_3__2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.328     9.680 f  controller/oddr_ras_n/out_q_i_2__2/O
                         net (fo=2, routed)           0.813    10.493    controller/oddr_ras_n_n_2
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  controller/state_delay_q[0]_i_7/O
                         net (fo=1, routed)           0.000    10.617    controller/state_delay_q[0]_i_7_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  controller/state_delay_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.167    controller/state_delay_q_reg[0]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.501 r  controller/state_delay_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.501    controller/state_delay_q_reg[4]_i_1_n_6
    SLICE_X53Y28         FDRE                                         r  controller/state_delay_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.443    15.793    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/state_delay_q_reg[5]/C
                         clock pessimism              0.325    16.118    
                         clock uncertainty           -0.080    16.038    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.062    16.100    controller/state_delay_q_reg[5]
  -------------------------------------------------------------------
                         required time                         16.100    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 controller/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_delay_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.110ns (39.491%)  route 3.233ns (60.509%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 15.793 - 10.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.555     6.137    controller/clk_BUFG
    SLICE_X50Y26         FDRE                                         r  controller/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.478     6.615 r  controller/state_q_reg[0]/Q
                         net (fo=134, routed)         1.951     8.566    controller/oddr_ras_n/state_q_0[0]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.317     8.883 f  controller/oddr_ras_n/out_q_i_3__2/O
                         net (fo=1, routed)           0.469     9.352    controller/oddr_ras_n/out_q_i_3__2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.328     9.680 f  controller/oddr_ras_n/out_q_i_2__2/O
                         net (fo=2, routed)           0.813    10.493    controller/oddr_ras_n_n_2
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  controller/state_delay_q[0]_i_7/O
                         net (fo=1, routed)           0.000    10.617    controller/state_delay_q[0]_i_7_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  controller/state_delay_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.167    controller/state_delay_q_reg[0]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.480 r  controller/state_delay_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.480    controller/state_delay_q_reg[4]_i_1_n_4
    SLICE_X53Y28         FDRE                                         r  controller/state_delay_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.443    15.793    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/state_delay_q_reg[7]/C
                         clock pessimism              0.325    16.118    
                         clock uncertainty           -0.080    16.038    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.062    16.100    controller/state_delay_q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.100    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  4.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 controller/wr_data_phy_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.561     1.834    controller/clk_BUFG
    SLICE_X51Y31         FDRE                                         r  controller/wr_data_phy_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  controller/wr_data_phy_reg[105]/Q
                         net (fo=1, routed)           0.052     2.027    controller/data1[73]
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.045     2.072 r  controller/wr_data_phy[73]_i_1/O
                         net (fo=1, routed)           0.000     2.072    controller/wr_data_phy[73]_i_1_n_0
    SLICE_X50Y31         FDRE                                         r  controller/wr_data_phy_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.830     2.383    controller/clk_BUFG
    SLICE_X50Y31         FDRE                                         r  controller/wr_data_phy_reg[73]/C
                         clock pessimism             -0.536     1.847    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.121     1.968    controller/wr_data_phy_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_39_39/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.855%)  route 0.302ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.559     1.832    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  test_data_reg[5]/Q
                         net (fo=173, routed)         0.302     2.275    written_data_reg_0_31_39_39/A1
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_39_39/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.828     2.381    written_data_reg_0_31_39_39/WCLK
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_39_39/SP/CLK
                         clock pessimism             -0.535     1.846    
    SLICE_X52Y29         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.155    written_data_reg_0_31_39_39/SP
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.855%)  route 0.302ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.559     1.832    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  test_data_reg[5]/Q
                         net (fo=173, routed)         0.302     2.275    written_data_reg_0_31_3_3/A1
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.828     2.381    written_data_reg_0_31_3_3/WCLK
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.535     1.846    
    SLICE_X52Y29         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.155    written_data_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_40_40/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.855%)  route 0.302ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.559     1.832    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  test_data_reg[5]/Q
                         net (fo=173, routed)         0.302     2.275    written_data_reg_0_31_40_40/A1
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_40_40/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.828     2.381    written_data_reg_0_31_40_40/WCLK
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_40_40/SP/CLK
                         clock pessimism             -0.535     1.846    
    SLICE_X52Y29         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.155    written_data_reg_0_31_40_40/SP
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_41_41/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.855%)  route 0.302ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.559     1.832    clk_BUFG
    SLICE_X51Y29         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  test_data_reg[5]/Q
                         net (fo=173, routed)         0.302     2.275    written_data_reg_0_31_41_41/A1
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_41_41/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.828     2.381    written_data_reg_0_31_41_41/WCLK
    SLICE_X52Y29         RAMS32                                       r  written_data_reg_0_31_41_41/SP/CLK
                         clock pessimism             -0.535     1.846    
    SLICE_X52Y29         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.155    written_data_reg_0_31_41_41/SP
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 test_data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_47_47/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.415%)  route 0.139ns (49.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.589     1.862    clk_BUFG
    SLICE_X63Y30         FDRE                                         r  test_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  test_data_reg[47]/Q
                         net (fo=4, routed)           0.139     2.142    written_data_reg_0_31_47_47/D
    SLICE_X60Y30         RAMS32                                       r  written_data_reg_0_31_47_47/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.856     2.409    written_data_reg_0_31_47_47/WCLK
    SLICE_X60Y30         RAMS32                                       r  written_data_reg_0_31_47_47/SP/CLK
                         clock pessimism             -0.514     1.895    
    SLICE_X60Y30         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.015    written_data_reg_0_31_47_47/SP
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 test_data_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_106_106/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.564     1.837    clk_BUFG
    SLICE_X53Y35         FDRE                                         r  test_data_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.128     1.965 r  test_data_reg[106]/Q
                         net (fo=4, routed)           0.075     2.040    written_data_reg_0_31_106_106/D
    SLICE_X52Y35         RAMS32                                       r  written_data_reg_0_31_106_106/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.834     2.387    written_data_reg_0_31_106_106/WCLK
    SLICE_X52Y35         RAMS32                                       r  written_data_reg_0_31_106_106/SP/CLK
                         clock pessimism             -0.537     1.850    
    SLICE_X52Y35         RAMS32 (Hold_rams32_CLK_I)
                                                      0.060     1.910    written_data_reg_0_31_106_106/SP
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 controller/rd_data_q_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/rd_data_q_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.592     1.865    controller/clk_BUFG
    SLICE_X61Y35         FDRE                                         r  controller/rd_data_q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     2.006 r  controller/rd_data_q_reg[122]/Q
                         net (fo=2, routed)           0.068     2.074    controller/rd_data_q_reg[127]_0[122]
    SLICE_X61Y35         FDRE                                         r  controller/rd_data_q_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.861     2.414    controller/clk_BUFG
    SLICE_X61Y35         FDRE                                         r  controller/rd_data_q_reg[90]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.078     1.943    controller/rd_data_q_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 test_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_49_49/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.236%)  route 0.140ns (49.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.589     1.862    clk_BUFG
    SLICE_X63Y30         FDRE                                         r  test_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  test_data_reg[49]/Q
                         net (fo=4, routed)           0.140     2.143    written_data_reg_0_31_49_49/D
    SLICE_X60Y30         RAMS32                                       r  written_data_reg_0_31_49_49/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.856     2.409    written_data_reg_0_31_49_49/WCLK
    SLICE_X60Y30         RAMS32                                       r  written_data_reg_0_31_49_49/SP/CLK
                         clock pessimism             -0.514     1.895    
    SLICE_X60Y30         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     2.009    written_data_reg_0_31_49_49/SP
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.594     1.867    clk_BUFG
    SLICE_X63Y37         FDRE                                         r  ram_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  ram_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.058     2.067    controller/wr_data_phy_reg[127]_0[4]
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.112 r  controller/wr_data_phy[4]_i_1/O
                         net (fo=1, routed)           0.000     2.112    controller/wr_data_phy[4]_i_1_n_0
    SLICE_X62Y37         FDRE                                         r  controller/wr_data_phy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.864     2.417    controller/clk_BUFG
    SLICE_X62Y37         FDRE                                         r  controller/wr_data_phy_reg[4]/C
                         clock pessimism             -0.537     1.880    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.092     1.972    controller/wr_data_phy_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgeninst/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20  clkgeninst/clk_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y44    controller/genblk2.genblk1[0].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    controller/genblk2.genblk1[1].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y40    controller/genblk2.genblk2[0].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y34    controller/genblk2.genblk2[10].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    controller/genblk2.genblk2[11].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y35    controller/genblk2.genblk2[12].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    controller/genblk2.genblk2[13].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y33    controller/genblk2.genblk2[14].OSERDESE2_inst/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_100_100/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_101_101/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_101_101/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_102_102/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_102_102/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y35    written_data_reg_0_31_103_103/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y35    written_data_reg_0_31_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_100_100/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_101_101/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y36    written_data_reg_0_31_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y35    written_data_reg_0_31_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y35    written_data_reg_0_31_103_103/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgeninst/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clkgeninst/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref
  To Clock:  clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgeninst/PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  controller/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   clkgeninst/clk_ref_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   clkgeninst/PLLE2_BASE_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  controller/IDELAYCTRL_inst/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   clkgeninst/PLLE2_BASE_inst/CLKOUT1



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[10]
                            (input port)
  Destination:            controller/genblk3.genblk1[10].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.741ns  (logic 1.741ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddr3_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[10].IOBUF_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.926     0.926 r  controller/genblk2.genblk2[10].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.926    controller/genblk2.dq_in_10
    IDELAY_X1Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.741 r  controller/genblk2.genblk2[10].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.741    controller/dq_in_delayed_10
    ILOGIC_X1Y34         ISERDESE2                                    r  controller/genblk3.genblk1[10].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[14]
                            (input port)
  Destination:            controller/genblk3.genblk1[14].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.740ns  (logic 1.740ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddr3_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[14].IOBUF_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.925     0.925 r  controller/genblk2.genblk2[14].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.925    controller/genblk2.dq_in_14
    IDELAY_X1Y33         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.740 r  controller/genblk2.genblk2[14].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.740    controller/dq_in_delayed_14
    ILOGIC_X1Y33         ISERDESE2                                    r  controller/genblk3.genblk1[14].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[8]
                            (input port)
  Destination:            controller/genblk3.genblk1[8].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.731ns  (logic 1.731ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddr3_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[8].IOBUF_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  controller/genblk2.genblk2[8].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.916    controller/genblk2.dq_in_8
    IDELAY_X1Y29         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.731 r  controller/genblk2.genblk2[8].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.731    controller/dq_in_delayed_8
    ILOGIC_X1Y29         ISERDESE2                                    r  controller/genblk3.genblk1[8].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[12]
                            (input port)
  Destination:            controller/genblk3.genblk1[12].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.728ns  (logic 1.728ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddr3_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[12].IOBUF_inst/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.913     0.913 r  controller/genblk2.genblk2[12].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.913    controller/genblk2.dq_in_12
    IDELAY_X1Y35         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.728 r  controller/genblk2.genblk2[12].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.728    controller/dq_in_delayed_12
    ILOGIC_X1Y35         ISERDESE2                                    r  controller/genblk3.genblk1[12].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[11]
                            (input port)
  Destination:            controller/genblk3.genblk1[11].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddr3_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[11].IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  controller/genblk2.genblk2[11].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.911    controller/genblk2.dq_in_11
    IDELAY_X1Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  controller/genblk2.genblk2[11].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.726    controller/dq_in_delayed_11
    ILOGIC_X1Y30         ISERDESE2                                    r  controller/genblk3.genblk1[11].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[9]
                            (input port)
  Destination:            controller/genblk3.genblk1[9].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 1.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddr3_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[9].IOBUF_inst/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.893     0.893 r  controller/genblk2.genblk2[9].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.893    controller/genblk2.dq_in_9
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.708 r  controller/genblk2.genblk2[9].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.708    controller/dq_in_delayed_9
    ILOGIC_X1Y26         ISERDESE2                                    r  controller/genblk3.genblk1[9].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.704ns  (logic 1.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[13].IOBUF_inst/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  controller/genblk2.genblk2[13].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.889    controller/genblk2.dq_in_13
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.704 r  controller/genblk2.genblk2[13].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.704    controller/dq_in_delayed_13
    ILOGIC_X1Y27         ISERDESE2                                    r  controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.703ns  (logic 1.703ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[15].IOBUF_inst/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  controller/genblk2.genblk2[15].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.888    controller/genblk2.dq_in_15
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.703 r  controller/genblk2.genblk2[15].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.703    controller/dq_in_delayed_15
    ILOGIC_X1Y28         ISERDESE2                                    r  controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.701ns  (logic 1.701ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[5].IOBUF_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.886     0.886 r  controller/genblk2.genblk2[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.886    controller/genblk2.dq_in_5
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.701 r  controller/genblk2.genblk2[5].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.701    controller/dq_in_delayed_5
    ILOGIC_X1Y47         ISERDESE2                                    r  controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[1]
                            (input port)
  Destination:            controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 1.686ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[1].IOBUF_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.871     0.871 r  controller/genblk2.genblk2[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.871    controller/genblk2.dq_in_1
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.686 r  controller/genblk2.genblk2[1].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.686    controller/dq_in_delayed_1
    ILOGIC_X1Y45         ISERDESE2                                    r  controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[0]
                            (input port)
  Destination:            controller/genblk3.genblk1[0].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[0].IOBUF_inst/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.330     0.330 r  controller/genblk2.genblk2[0].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.330    controller/genblk2.dq_in_0
    IDELAY_X1Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.573 r  controller/genblk2.genblk2[0].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.573    controller/dq_in_delayed_0
    ILOGIC_X1Y40         ISERDESE2                                    r  controller/genblk3.genblk1[0].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[3]
                            (input port)
  Destination:            controller/genblk3.genblk1[3].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.574ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddr3_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[3].IOBUF_inst/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.331     0.331 r  controller/genblk2.genblk2[3].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.331    controller/genblk2.dq_in_3
    IDELAY_X1Y38         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.574 r  controller/genblk2.genblk2[3].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.574    controller/dq_in_delayed_3
    ILOGIC_X1Y38         ISERDESE2                                    r  controller/genblk3.genblk1[3].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[4]
                            (input port)
  Destination:            controller/genblk3.genblk1[4].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddr3_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[4].IOBUF_inst/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  controller/genblk2.genblk2[4].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.333    controller/genblk2.dq_in_4
    IDELAY_X1Y42         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.576 r  controller/genblk2.genblk2[4].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.576    controller/dq_in_delayed_4
    ILOGIC_X1Y42         ISERDESE2                                    r  controller/genblk3.genblk1[4].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[6]
                            (input port)
  Destination:            controller/genblk3.genblk1[6].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddr3_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[6].IOBUF_inst/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  controller/genblk2.genblk2[6].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.333    controller/genblk2.dq_in_6
    IDELAY_X1Y39         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.576 r  controller/genblk2.genblk2[6].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.576    controller/dq_in_delayed_6
    ILOGIC_X1Y39         ISERDESE2                                    r  controller/genblk3.genblk1[6].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[7]
                            (input port)
  Destination:            controller/genblk3.genblk1[7].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.577ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[7].IOBUF_inst/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.334     0.334 r  controller/genblk2.genblk2[7].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.334    controller/genblk2.dq_in_7
    IDELAY_X1Y41         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.577 r  controller/genblk2.genblk2[7].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.577    controller/dq_in_delayed_7
    ILOGIC_X1Y41         ISERDESE2                                    r  controller/genblk3.genblk1[7].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[2]
                            (input port)
  Destination:            controller/genblk3.genblk1[2].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.577ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddr3_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[2].IOBUF_inst/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.334     0.334 r  controller/genblk2.genblk2[2].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.334    controller/genblk2.dq_in_2
    IDELAY_X1Y46         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.577 r  controller/genblk2.genblk2[2].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.577    controller/dq_in_delayed_2
    ILOGIC_X1Y46         ISERDESE2                                    r  controller/genblk3.genblk1[2].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[1]
                            (input port)
  Destination:            controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.579ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[1].IOBUF_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  controller/genblk2.genblk2[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.336    controller/genblk2.dq_in_1
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.579 r  controller/genblk2.genblk2[1].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.579    controller/dq_in_delayed_1
    ILOGIC_X1Y45         ISERDESE2                                    r  controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.594ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[5].IOBUF_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.351     0.351 r  controller/genblk2.genblk2[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.351    controller/genblk2.dq_in_5
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.594 r  controller/genblk2.genblk2[5].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.594    controller/dq_in_delayed_5
    ILOGIC_X1Y47         ISERDESE2                                    r  controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[15].IOBUF_inst/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.353     0.353 r  controller/genblk2.genblk2[15].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.353    controller/genblk2.dq_in_15
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.596 r  controller/genblk2.genblk2[15].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.596    controller/dq_in_delayed_15
    ILOGIC_X1Y28         ISERDESE2                                    r  controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[13].IOBUF_inst/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  controller/genblk2.genblk2[13].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.354    controller/genblk2.dq_in_13
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.597 r  controller/genblk2.genblk2[13].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.597    controller/dq_in_delayed_13
    ILOGIC_X1Y27         ISERDESE2                                    r  controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  OCLKB0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/genblk2.genblk2[5].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.683     6.264    controller/clk_ddr_BUFG
    OLOGIC_X1Y47         OSERDESE2                                    r  controller/genblk2.genblk2[5].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y47         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.816 r  controller/genblk2.genblk2[5].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.817    controller/genblk2.genblk2[5].IOBUF_inst/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.180 r  controller/genblk2.genblk2[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.180    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.682     6.263    controller/clk_ddr_BUFG
    OLOGIC_X1Y45         OSERDESE2                                    r  controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.815 r  controller/genblk2.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.816    controller/genblk2.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.179 r  controller/genblk2.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.179    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.682     6.263    controller/clk_ddr_BUFG
    OLOGIC_X1Y46         OSERDESE2                                    r  controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.815 r  controller/genblk2.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.816    controller/genblk2.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.179 r  controller/genblk2.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.179    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y42         OSERDESE2                                    r  controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk2.genblk2[4].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.815    controller/genblk2.genblk2[4].IOBUF_inst/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.178 r  controller/genblk2.genblk2[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.178    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y41         OSERDESE2                                    r  controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y41         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk2.genblk2[7].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.815    controller/genblk2.genblk2[7].IOBUF_inst/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.178 r  controller/genblk2.genblk2[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.178    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y44         OSERDESE2                                    r  controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk2.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     6.815    controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     9.178 r  controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     9.178    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.261    controller/clk_ddr_BUFG
    OLOGIC_X1Y40         OSERDESE2                                    r  controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.813 r  controller/genblk2.genblk2[0].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.814    controller/genblk2.genblk2[0].IOBUF_inst/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.177 r  controller/genblk2.genblk2[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.261    controller/clk_ddr_BUFG
    OLOGIC_X1Y38         OSERDESE2                                    r  controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.813 r  controller/genblk2.genblk2[3].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.814    controller/genblk2.genblk2[3].IOBUF_inst/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.177 r  controller/genblk2.genblk2[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.261    controller/clk_ddr_BUFG
    OLOGIC_X1Y39         OSERDESE2                                    r  controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.813 r  controller/genblk2.genblk2[6].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.814    controller/genblk2.genblk2[6].IOBUF_inst/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.177 r  controller/genblk2.genblk2[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y44         OSERDESE2                                    r  controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk2.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     6.815    controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     9.177 r  controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.473ns (99.789%)  route 0.001ns (0.211%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y40         OSERDESE2                                    r  controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk2.genblk2[0].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk2.genblk2[0].IOBUF_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.281     2.336 r  controller/genblk2.genblk2[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.336    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.474ns (99.789%)  route 0.001ns (0.211%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y38         OSERDESE2                                    r  controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk2.genblk2[3].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk2.genblk2[3].IOBUF_inst/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.282     2.337 r  controller/genblk2.genblk2[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.337    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y42         OSERDESE2                                    r  controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk2.genblk2[4].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk2.genblk2[4].IOBUF_inst/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.339 r  controller/genblk2.genblk2[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.339    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y39         OSERDESE2                                    r  controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk2.genblk2[6].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk2.genblk2[6].IOBUF_inst/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.339 r  controller/genblk2.genblk2[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.339    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y41         OSERDESE2                                    r  controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y41         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk2.genblk2[7].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk2.genblk2[7].IOBUF_inst/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.340 r  controller/genblk2.genblk2[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.340    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.477ns (99.791%)  route 0.001ns (0.209%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.863    controller/clk_ddr_BUFG
    OLOGIC_X1Y46         OSERDESE2                                    r  controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.055 f  controller/genblk2.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.056    controller/genblk2.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.285     2.341 r  controller/genblk2.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.341    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.478ns (99.791%)  route 0.001ns (0.209%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.863    controller/clk_ddr_BUFG
    OLOGIC_X1Y45         OSERDESE2                                    r  controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.055 f  controller/genblk2.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.056    controller/genblk2.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.286     2.342 r  controller/genblk2.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.342    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[15].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.496ns (99.799%)  route 0.001ns (0.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.856    controller/clk_ddr_BUFG
    OLOGIC_X1Y28         OSERDESE2                                    r  controller/genblk2.genblk2[15].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.048 f  controller/genblk2.genblk2[15].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.049    controller/genblk2.genblk2[15].IOBUF_inst/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.304     2.353 r  controller/genblk2.genblk2[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.353    ddr3_dq[15]
    R3                                                                r  ddr3_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[13].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.497ns (99.799%)  route 0.001ns (0.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.856    controller/clk_ddr_BUFG
    OLOGIC_X1Y27         OSERDESE2                                    r  controller/genblk2.genblk2[13].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.048 f  controller/genblk2.genblk2[13].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.049    controller/genblk2.genblk2[13].IOBUF_inst/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.305     2.354 r  controller/genblk2.genblk2[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.354    ddr3_dq[13]
    T3                                                                r  ddr3_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[9].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.500ns (99.800%)  route 0.001ns (0.200%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.855    controller/clk_ddr_BUFG
    OLOGIC_X1Y26         OSERDESE2                                    r  controller/genblk2.genblk2[9].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.047 f  controller/genblk2.genblk2[9].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.048    controller/genblk2.genblk2[9].IOBUF_inst/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.308     2.356 r  controller/genblk2.genblk2[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.356    ddr3_dq[9]
    T5                                                                r  ddr3_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 2.169ns (28.439%)  route 5.457ns (71.561%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.830 f  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     9.485    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     9.581 f  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           2.129    11.711    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124    11.835 r  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           1.672    13.507    controller/OBUFDS_inst/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.949    15.455 r  controller/OBUFDS_inst/P/O
                         net (fo=0)                   0.000    15.455    ddr3_ck_p
    U9                                                                r  ddr3_ck_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 2.161ns (28.361%)  route 5.458ns (71.639%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.830 f  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     9.485    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     9.581 f  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           2.129    11.711    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124    11.835 r  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           1.673    13.508    controller/OBUFDS_inst/I
    V9                   INV (Prop_inv_I_O)           0.001    13.509 f  controller/OBUFDS_inst/INV/O
                         net (fo=1, routed)           0.000    13.509    controller/OBUFDS_inst/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.940    15.448 f  controller/OBUFDS_inst/N/O
                         net (fo=0)                   0.000    15.448    ddr3_ck_n
    V9                                                                f  ddr3_ck_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.625ns  (logic 4.325ns (50.145%)  route 4.300ns (49.855%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.570     6.152    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.478     6.630 f  error_count_reg[2]/Q
                         net (fo=5, routed)           0.315     6.945    error_count_reg_n_0_[2]
    SLICE_X52Y38         LUT1 (Prop_lut1_I0_O)        0.301     7.246 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.985    11.231    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.777 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.777    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.526ns  (logic 4.312ns (50.579%)  route 4.214ns (49.421%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.570     6.152    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.478     6.630 f  error_count_reg[3]/Q
                         net (fo=5, routed)           0.485     7.115    error_count_reg_n_0_[3]
    SLICE_X52Y38         LUT1 (Prop_lut1_I0_O)        0.295     7.410 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.729    11.138    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    14.678 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.678    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.056ns (56.511%)  route 3.121ns (43.489%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.141    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.560 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          3.120     9.680    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y47         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.274    10.954 r  controller/genblk2.genblk2[5].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.955    controller/genblk2.genblk2[5].IOBUF_inst/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.318 r  controller/genblk2.genblk2[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.318    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.056ns (57.791%)  route 2.962ns (42.209%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.141    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.560 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.961     9.521    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.274    10.795 r  controller/genblk2.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.796    controller/genblk2.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.159 r  controller/genblk2.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.159    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 4.149ns (59.532%)  route 2.821ns (40.468%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.570     6.152    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518     6.670 f  error_count_reg[1]/Q
                         net (fo=5, routed)           0.453     7.123    error_count_reg_n_0_[1]
    SLICE_X53Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.247 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.367     9.614    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    13.122 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.122    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 4.167ns (59.876%)  route 2.793ns (40.124%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.570     6.152    clk_BUFG
    SLICE_X52Y38         FDRE                                         r  error_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518     6.670 f  error_count_reg[0]/Q
                         net (fo=5, routed)           0.273     6.943    error_count_reg_n_0_[0]
    SLICE_X53Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.067 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.519     9.586    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.112 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.112    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.056ns (59.216%)  route 2.794ns (40.784%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.141    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.560 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.793     9.352    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.274    10.626 r  controller/genblk2.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.627    controller/genblk2.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.990 r  controller/genblk2.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.990    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 4.056ns (60.712%)  route 2.625ns (39.288%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.141    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.560 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.624     9.184    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.274    10.458 r  controller/genblk2.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001    10.459    controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    12.822 r  controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    12.822    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 0.709ns (30.941%)  route 1.583ns (69.059%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           0.754     2.028    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           0.328     2.401    controller/OBUFDS_inst/I
    V9                   INV (Prop_inv_I_O)           0.001     2.402 r  controller/OBUFDS_inst/INV/O
                         net (fo=1, routed)           0.000     2.402    controller/OBUFDS_inst/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     0.637     3.040 r  controller/OBUFDS_inst/N/O
                         net (fo=0)                   0.000     3.040    ddr3_ck_n
    V9                                                                r  ddr3_ck_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 0.717ns (31.193%)  route 1.582ns (68.807%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           0.754     2.028    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           0.327     2.400    controller/OBUFDS_inst/I
    U9                   OBUFDS (Prop_obufds_I_O)     0.646     3.047 f  controller/OBUFDS_inst/P/O
                         net (fo=0)                   0.000     3.047    ddr3_ck_p
    U9                                                                f  ddr3_ck_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1[9].oddr_addr/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.805ns (67.930%)  route 0.380ns (32.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.593     1.866    controller/genblk1[9].oddr_addr/clk_BUFG
    SLICE_X64Y13         FDRE                                         r  controller/genblk1[9].oddr_addr/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     2.030 r  controller/genblk1[9].oddr_addr/out_q_reg/Q
                         net (fo=2, routed)           0.380     2.410    controller/genblk1[9].oddr_addr/out_q
    V7                   OBUF (Prop_obuf_I_O)         0.641     3.051 r  controller/genblk1[9].oddr_addr/OBUF_inst/O
                         net (fo=0)                   0.000     3.051    ddr3_addr[9]
    V7                                                                r  ddr3_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.312ns  (logic 0.835ns (63.637%)  route 0.477ns (36.363%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.558     1.831    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.128     1.959 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.476     2.435    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     2.838 f  controller/genblk2.genblk2[15].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.839    controller/genblk2.genblk2[15].IOBUF_inst/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.304     3.143 r  controller/genblk2.genblk2[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.143    ddr3_dq[15]
    R3                                                                r  ddr3_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1[9].oddr_addr/out_q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.787ns (61.548%)  route 0.492ns (38.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.593     1.866    controller/genblk1[9].oddr_addr/clk_BUFG
    SLICE_X64Y15         FDRE                                         r  controller/genblk1[9].oddr_addr/out_q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     2.030 r  controller/genblk1[9].oddr_addr/out_q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.492     2.522    controller/genblk1[8].oddr_addr/lopt
    R8                   OBUF (Prop_obuf_I_O)         0.623     3.145 r  controller/genblk1[8].oddr_addr/OBUF_inst/O
                         net (fo=0)                   0.000     3.145    ddr3_addr[8]
    R8                                                                r  ddr3_addr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_ba1_n/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.759ns (57.463%)  route 0.562ns (42.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.558     1.831    controller/oddr_ba1_n/clk_BUFG
    SLICE_X53Y21         FDRE                                         r  controller/oddr_ba1_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  controller/oddr_ba1_n/out_q_reg/Q
                         net (fo=1, routed)           0.562     2.535    controller/oddr_ba1_n/out_q
    P4                   OBUF (Prop_obuf_I_O)         0.618     3.153 r  controller/oddr_ba1_n/OBUF_inst/O
                         net (fo=0)                   0.000     3.153    ddr3_ba[1]
    P4                                                                r  ddr3_ba[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_we_n/out_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_we_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.339ns  (logic 0.774ns (57.794%)  route 0.565ns (42.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.556     1.829    controller/oddr_we_n/clk_BUFG
    SLICE_X52Y23         FDSE                                         r  controller/oddr_we_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDSE (Prop_fdse_C_Q)         0.164     1.993 r  controller/oddr_we_n/out_q_reg/Q
                         net (fo=1, routed)           0.565     2.558    controller/oddr_we_n/out_q
    P5                   OBUF (Prop_obuf_I_O)         0.610     3.168 r  controller/oddr_we_n/OBUF_inst/O
                         net (fo=0)                   0.000     3.168    ddr3_we_n
    P5                                                                r  ddr3_we_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_ras_n/out_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ras_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.341ns  (logic 0.779ns (58.104%)  route 0.562ns (41.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.558     1.831    controller/oddr_ras_n/clk_BUFG
    SLICE_X52Y22         FDSE                                         r  controller/oddr_ras_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDSE (Prop_fdse_C_Q)         0.164     1.995 r  controller/oddr_ras_n/out_q_reg/Q
                         net (fo=1, routed)           0.562     2.557    controller/oddr_ras_n/out_q
    P3                   OBUF (Prop_obuf_I_O)         0.615     3.173 r  controller/oddr_ras_n/OBUF_inst/O
                         net (fo=0)                   0.000     3.173    ddr3_ras_n
    P3                                                                r  ddr3_ras_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_ba0_n/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 0.759ns (56.249%)  route 0.591ns (43.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.558     1.831    controller/oddr_ba0_n/clk_BUFG
    SLICE_X53Y21         FDRE                                         r  controller/oddr_ba0_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  controller/oddr_ba0_n/out_q_reg/Q
                         net (fo=1, routed)           0.591     2.563    controller/oddr_ba0_n/out_q
    R1                   OBUF (Prop_obuf_I_O)         0.618     3.181 r  controller/oddr_ba0_n/OBUF_inst/O
                         net (fo=0)                   0.000     3.181    ddr3_ba[0]
    R1                                                                r  ddr3_ba[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_cke/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_cke
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.359ns  (logic 0.750ns (55.162%)  route 0.609ns (44.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.556     1.829    controller/oddr_cke/clk_BUFG
    SLICE_X51Y23         FDRE                                         r  controller/oddr_cke/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  controller/oddr_cke/out_q_reg/Q
                         net (fo=1, routed)           0.609     2.580    controller/oddr_cke/out_q
    N5                   OBUF (Prop_obuf_I_O)         0.609     3.188 r  controller/oddr_cke/OBUF_inst/O
                         net (fo=0)                   0.000     3.188    ddr3_cke
    N5                                                                r  ddr3_cke (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgeninst/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  clkgeninst/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    clkgeninst/clk_fb
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clkgeninst/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgeninst/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    clkgeninst/clk_fb
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clkgeninst/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ref
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controller/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.107ns  (logic 0.096ns (3.090%)  route 3.011ns (96.910%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  osc (IN)
                         net (fo=0)                   0.000     2.500    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     5.242    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.330 f  clkgeninst/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.985    clkgeninst/clk_ref
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     7.081 f  clkgeninst/clk_ref_BUFG_inst/O
                         net (fo=1, routed)           1.355     8.437    controller/clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   f  controller/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/PLLE2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controller/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.026ns (2.538%)  route 0.998ns (97.462%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  clkgeninst/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clkgeninst/clk_ref
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkgeninst/clk_ref_BUFG_inst/O
                         net (fo=1, routed)           0.498     1.771    controller/clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   r  controller/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





