// Seed: 701063323
module module_0 (
    input tri  id_0,
    input wand id_1
);
  wand id_3 = id_3;
  assign id_3 = id_1;
  wire id_4;
  wire id_5;
  assign id_3 = id_0;
  assign id_3 = ((1 && 1));
  tri1 id_6 = 1'b0;
  wire id_7;
  tri0 id_8, id_9 = ~id_9;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    output uwire id_12,
    output tri id_13
    , id_25,
    input wor id_14,
    input wand id_15,
    output supply0 id_16,
    output wor id_17,
    input tri1 id_18,
    output wand id_19,
    input uwire id_20,
    input wor id_21,
    output tri0 id_22,
    input tri1 id_23
);
  assign id_19 = 1'b0;
  module_0(
      id_20, id_6
  );
endmodule
