m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vmem_pl_phy_pll
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 !s110 1644241362
!i10b 1
!s100 A_Ca3D2OzaYLef^d_e0gY0
IX4`N7S9LXS<C=cj9^glHT1
S1
R0
Z3 w1590640546
8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv
F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv
!i122 0
L0 85 434
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2021.3_2;73
r1
!s85 0
31
Z6 !s108 1644241362.000000
!s107 /homes/q18ky/risc_v/fpga/.cxl.ip/incl/mem_pl_v1_0_0_chipscope_icon2xsdb_mstrbr_ver_inc.vh|/homes/q18ky/risc_v/fpga/.cxl.ip/incl/mem_pl_v1_0_0_cs_ver_inc.vh|/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/xsdb/mem_pl_v1_0_chipscope_xsdb_slave.sv|/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv|
Z7 !s90 -64|-L|mem_pl_v1_0_0|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-sv|-svinputport=relaxed|-work|mem_pl_v1_0_0|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/mem_pl_v1_0_0/.cxl.systemverilog.mem_pl_v1_0_0.mem_pl_v1_0_0.lin64.cmf|
!i113 0
Z8 o-64 -L mem_pl_v1_0_0 -sv -svinputport=relaxed -work mem_pl_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -64 -L mem_pl_v1_0_0 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -sv -svinputport=relaxed -work mem_pl_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 tCvgOpt 0
vmem_pl_v1_0_0_chipscope_xsdb_slave
R1
R2
!i10b 1
!s100 U^Vn];;WiK^;bRm:eD]lk1
IAJZi3iPEOhFGmo6c2iJDc1
S1
R0
R3
8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/xsdb/mem_pl_v1_0_chipscope_xsdb_slave.sv
F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/xsdb/mem_pl_v1_0_chipscope_xsdb_slave.sv
!i122 0
L0 29 201
R4
R5
r1
!s85 0
31
R6
Z11 !s107 /homes/q18ky/risc_v/fpga/.cxl.ip/incl/mem_pl_v1_0_0_chipscope_icon2xsdb_mstrbr_ver_inc.vh|/homes/q18ky/risc_v/fpga/.cxl.ip/incl/mem_pl_v1_0_0_cs_ver_inc.vh|/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/xsdb/mem_pl_v1_0_chipscope_xsdb_slave.sv|/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv|
R7
!i113 0
R8
R9
R10
