{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745407228819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745407228819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 19:20:28 2025 " "Processing started: Wed Apr 23 19:20:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745407228819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745407228819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745407228819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1745407229067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_module " "Found entity 1: dht11_module" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/dht11_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229103 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 uart_tx.v(161) " "Verilog HDL Expression warning at uart_tx.v(161): truncated literal to match 25 bits" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 161 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1745407229105 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 uart_tx.v(183) " "Verilog HDL Expression warning at uart_tx.v(183): truncated literal to match 25 bits" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1745407229105 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 uart_tx.v(206) " "Verilog HDL Expression warning at uart_tx.v(206): truncated literal to match 25 bits" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1745407229105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AT_CIPMUX at_cipmux uart_tx.v(32) " "Verilog HDL Declaration information at uart_tx.v(32): object \"AT_CIPMUX\" differs only in case from object \"at_cipmux\" in the same scope" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745407229105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AT_CIPSERVER at_cipserver uart_tx.v(33) " "Verilog HDL Declaration information at uart_tx.v(33): object \"AT_CIPSERVER\" differs only in case from object \"at_cipserver\" in the same scope" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745407229105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AT_CIPSEND at_cipsend uart_tx.v(34) " "Verilog HDL Declaration information at uart_tx.v(34): object \"AT_CIPSEND\" differs only in case from object \"at_cipsend\" in the same scope" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745407229105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file top_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_temp " "Found entity 1: top_temp" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init_table.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_init_table " "Found entity 1: max30102_init_table" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/max30102_init_table.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_Init " "Found entity 1: max30102_Init" {  } { { "MAX30102_Init.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/MAX30102_Init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/key_filter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_init_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_init_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Init_Dev " "Found entity 1: I2C_Init_Dev" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK i2c_control.v(35) " "Verilog HDL Declaration information at i2c_control.v(35): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745407229119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_shift " "Found entity 1: i2c_bit_shift" {  } { { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_bit_shift.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_uart_tx " "Found entity 1: debug_uart_tx" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407229127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407229127 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led top_temp.v(104) " "Verilog HDL Implicit Net warning at top_temp.v(104): created implicit net for \"led\"" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407229127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745407229403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq_cnt top.v(54) " "Verilog HDL or VHDL warning at top.v(54): object \"freq_cnt\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229404 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top.v(35) " "Output port \"led\" at top.v(35) has no driver" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745407229406 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_valid top.v(42) " "Output port \"data_valid\" at top.v(42) has no driver" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745407229406 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_module dht11_module:dht11_inst " "Elaborating entity \"dht11_module\" for hierarchy \"dht11_module:dht11_inst\"" {  } { { "top.v" "dht11_inst" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dht11_in dht11_module.v(34) " "Verilog HDL or VHDL warning at dht11_module.v(34): object \"dht11_in\" assigned a value but never read" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/dht11_module.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229433 "|test|dht11_module:dht11_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_temp top_temp:u_top_temp " "Elaborating entity \"top_temp\" for hierarchy \"top_temp:u_top_temp\"" {  } { { "top.v" "u_top_temp" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 8 top_temp.v(85) " "Verilog HDL assignment warning at top_temp.v(85): truncated value with size 36 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229434 "|test|top_temp:u_top_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 top_temp.v(89) " "Verilog HDL assignment warning at top_temp.v(89): truncated value with size 10 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229434 "|test|top_temp:u_top_temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_Init top_temp:u_top_temp\|max30102_Init:u_max30102_Init " "Elaborating entity \"max30102_Init\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\"" {  } { { "top_temp.v" "u_max30102_Init" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Init_Dev top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev " "Elaborating entity \"I2C_Init_Dev\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\"" {  } { { "MAX30102_Init.v" "u_I2C_Init_Dev" { Text "E:/Code/FPGA_project/other/fish_tank/temp/MAX30102_Init.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full I2C_Init_Dev.v(49) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(49): object \"fifo_full\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229437 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ready I2C_Init_Dev.v(50) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(50): object \"read_ready\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229437 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_init_table top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table " "Elaborating entity \"max30102_init_table\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\"" {  } { { "I2C_Init_Dev.v" "u_max30102_init_table" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229438 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[255..10\] 0 max30102_init_table.v(16) " "Net \"rom\[255..10\]\" at max30102_init_table.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/max30102_init_table.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229439 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_control top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control " "Elaborating entity \"i2c_control\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\"" {  } { { "I2C_Init_Dev.v" "i2c_control" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229440 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led i2c_control.v(31) " "Output port \"led\" at i2c_control.v(31) has no driver" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745407229442 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_shift top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift " "Elaborating entity \"i2c_bit_shift\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\"" {  } { { "i2c_control.v" "i2c_bit_shift" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_uart_tx debug_uart_tx:u_temp_uart_tx " "Elaborating entity \"debug_uart_tx\" for hierarchy \"debug_uart_tx:u_temp_uart_tx\"" {  } { { "top.v" "u_temp_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pose debug_uart_tx.v(37) " "Verilog HDL or VHDL warning at debug_uart_tx.v(37): object \"pose\" assigned a value but never read" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229448 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_update debug_uart_tx.v(44) " "Verilog HDL or VHDL warning at debug_uart_tx.v(44): object \"data_update\" assigned a value but never read" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229448 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_counter debug_uart_tx.v(59) " "Verilog HDL or VHDL warning at debug_uart_tx.v(59): object \"update_counter\" assigned a value but never read" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229448 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(82) " "Verilog HDL assignment warning at debug_uart_tx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(83) " "Verilog HDL assignment warning at debug_uart_tx.v(83): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 debug_uart_tx.v(100) " "Verilog HDL assignment warning at debug_uart_tx.v(100): truncated value with size 32 to match size of target (2)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(105) " "Verilog HDL assignment warning at debug_uart_tx.v(105): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(106) " "Verilog HDL assignment warning at debug_uart_tx.v(106): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(108) " "Verilog HDL assignment warning at debug_uart_tx.v(108): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(109) " "Verilog HDL assignment warning at debug_uart_tx.v(109): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(123) " "Verilog HDL assignment warning at debug_uart_tx.v(123): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(124) " "Verilog HDL assignment warning at debug_uart_tx.v(124): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(129) " "Verilog HDL assignment warning at debug_uart_tx.v(129): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(130) " "Verilog HDL assignment warning at debug_uart_tx.v(130): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(134) " "Verilog HDL assignment warning at debug_uart_tx.v(134): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(135) " "Verilog HDL assignment warning at debug_uart_tx.v(135): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(137) " "Verilog HDL assignment warning at debug_uart_tx.v(137): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(138) " "Verilog HDL assignment warning at debug_uart_tx.v(138): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(139) " "Verilog HDL assignment warning at debug_uart_tx.v(139): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(140) " "Verilog HDL assignment warning at debug_uart_tx.v(140): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_uart_tx.v(170) " "Verilog HDL Case Statement information at debug_uart_tx.v(170): all case item expressions in this case statement are onehot" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 8 debug_uart_tx.v(200) " "Verilog HDL assignment warning at debug_uart_tx.v(200): truncated value with size 104 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "184 8 debug_uart_tx.v(219) " "Verilog HDL assignment warning at debug_uart_tx.v(219): truncated value with size 184 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "144 8 debug_uart_tx.v(237) " "Verilog HDL assignment warning at debug_uart_tx.v(237): truncated value with size 144 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745407229449 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\"" {  } { { "debug_uart_tx.v" "u_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407229450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "at_cmd_done uart_tx.v(42) " "Verilog HDL or VHDL warning at uart_tx.v(42): object \"at_cmd_done\" assigned a value but never read" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipmux.data_a 0 uart_tx.v(38) " "Net \"at_cipmux.data_a\" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipmux.waddr_a 0 uart_tx.v(38) " "Net \"at_cipmux.waddr_a\" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipserver.data_a 0 uart_tx.v(39) " "Net \"at_cipserver.data_a\" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipserver.waddr_a 0 uart_tx.v(39) " "Net \"at_cipserver.waddr_a\" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipsend.data_a 0 uart_tx.v(40) " "Net \"at_cipsend.data_a\" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipsend.waddr_a 0 uart_tx.v(40) " "Net \"at_cipsend.waddr_a\" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipmux.we_a 0 uart_tx.v(38) " "Net \"at_cipmux.we_a\" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipserver.we_a 0 uart_tx.v(39) " "Net \"at_cipserver.we_a\" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipsend.we_a 0 uart_tx.v(40) " "Net \"at_cipsend.we_a\" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745407229452 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cu14 " "Found entity 1: altsyncram_cu14" {  } { { "db/altsyncram_cu14.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/altsyncram_cu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407230801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407230801 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407230857 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipmux " "RAM logic \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipmux\" is uninferred due to inappropriate RAM size" {  } { { "uart_tx.v" "at_cipmux" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745407231723 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipserver " "RAM logic \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipserver\" is uninferred due to inappropriate RAM size" {  } { { "uart_tx.v" "at_cipserver" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745407231723 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipsend " "RAM logic \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipsend\" is uninferred due to inappropriate RAM size" {  } { { "uart_tx.v" "at_cipsend" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745407231723 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1745407231723 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram0_uart_tx_79e8e05b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram0_uart_tx_79e8e05b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1745407231725 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram1_uart_tx_79e8e05b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram1_uart_tx_79e8e05b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1745407231725 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 18 E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram2_uart_tx_79e8e05b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (18) in the Memory Initialization File \"E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram2_uart_tx_79e8e05b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1745407231725 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745407232326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745407232326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745407232326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745407232326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745407232326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745407232326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test.test0.rtl.mif " "Parameter INIT_FILE set to test.test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745407232326 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232326 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1745407232326 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div6\"" {  } { { "debug_uart_tx.v" "Div6" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod9\"" {  } { { "debug_uart_tx.v" "Mod9" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div4\"" {  } { { "debug_uart_tx.v" "Div4" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod6\"" {  } { { "debug_uart_tx.v" "Mod6" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div7\"" {  } { { "debug_uart_tx.v" "Div7" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod10\"" {  } { { "debug_uart_tx.v" "Mod10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod11\"" {  } { { "debug_uart_tx.v" "Mod11" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div5\"" {  } { { "debug_uart_tx.v" "Div5" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod7\"" {  } { { "debug_uart_tx.v" "Mod7" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod8\"" {  } { { "debug_uart_tx.v" "Mod8" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div2\"" {  } { { "debug_uart_tx.v" "Div2" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod3\"" {  } { { "debug_uart_tx.v" "Mod3" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div3\"" {  } { { "debug_uart_tx.v" "Div3" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod4\"" {  } { { "debug_uart_tx.v" "Mod4" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod5\"" {  } { { "debug_uart_tx.v" "Mod5" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div0\"" {  } { { "debug_uart_tx.v" "Div0" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod0\"" {  } { { "debug_uart_tx.v" "Mod0" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div1\"" {  } { { "debug_uart_tx.v" "Div1" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod1\"" {  } { { "debug_uart_tx.v" "Mod1" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod2\"" {  } { { "debug_uart_tx.v" "Mod2" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232327 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1745407232327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test.test0.rtl.mif " "Parameter \"INIT_FILE\" = \"test.test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232346 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745407232346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0v " "Found entity 1: altsyncram_l0v" {  } { { "db/altsyncram_l0v.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/altsyncram_l0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232409 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745407232409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232569 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745407232569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232662 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745407232662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232748 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745407232748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232823 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745407232823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407232897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745407232897 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745407232897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745407232939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745407232939 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1745407233797 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iic_0_scl " "Inserted always-enabled tri-state buffer between \"iic_0_scl\" and its non-tri-state driver." {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1745407233877 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "fire_alarm_out " "Inserted always-enabled tri-state buffer between \"fire_alarm_out\" and its non-tri-state driver." {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1745407233877 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1745407233877 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "fire_alarm_out " "Fan-out of permanently enabled tri-state buffer feeding bidir \"fire_alarm_out\" is moved to its source" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1745407233882 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1745407233882 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 323 -1 0 } } { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_bit_shift.v" 41 -1 0 } } { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 62 -1 0 } } { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1745407233891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1745407233891 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "iic_0_scl~synth " "Node \"iic_0_scl~synth\"" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407234551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fire_alarm_out~synth " "Node \"fire_alarm_out~synth\"" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407234551 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1745407234551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745407234551 "|test|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745407234551 "|test|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745407234551 "|test|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745407234551 "|test|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745407234551 "|test|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid GND " "Pin \"data_valid\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745407234551 "|test|data_valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1745407234551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407234752 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1745407235930 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[1\]~12" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_s6f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\|lpm_divide_mhm:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\|lpm_divide_mhm:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_g4f.tdf" "add_sub_6_result_int\[1\]~12" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_g4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407235938 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1745407235938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1745407235962 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1745407235962 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745407235997 "|test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1745407235997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407236129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.map.smsg " "Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1745407236362 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 61 62 0 0 1 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 61 of its 62 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1745407236756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745407236796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407236796 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in " "No output dependent on input pin \"key_in\"" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745407237134 "|test|key_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1745407237134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3177 " "Implemented 3177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745407237134 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745407237134 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1745407237134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3069 " "Implemented 3069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745407237134 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1745407237134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745407237134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745407237170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 19:20:37 2025 " "Processing ended: Wed Apr 23 19:20:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745407237170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745407237170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745407237170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745407237170 ""}
