// Seed: 1156220377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_7 <= id_4 && 1;
  end
  reg id_11;
  always @(id_3, posedge 1) begin : LABEL_0
    id_3 <= (id_3);
  end
  assign id_11 = id_2;
  assign id_7  = id_11;
  assign id_10 = 1;
  if (~1) begin : LABEL_0
    wire id_12;
  end else assign id_9 = 0;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_12,
      id_5,
      id_10,
      id_12,
      id_4,
      id_1,
      id_12,
      id_12,
      id_9,
      id_12,
      id_5,
      id_12
  );
  wire id_13;
endmodule
