##Check if all registers can add to eachother, check to make sure regsters and addi work
addi $s0, $s0, 0
addi $s0, $s1, 0
addi $s0, $s2, 0
addi $s0, $s3, 0
addi $s0, $s4, 0
addi $s0, $s5, 0
addi $s0, $s6, 0
addi $s0, $s7, 0
addi $s0, $t0, 0
addi $s0, $t1, 0
addi $s0, $t2, 0
addi $s0, $t3, 0
addi $s0, $t4, 0
addi $s0, $t5, 0
addi $s0, $t6, 0
addi $s0, $t7, 0
addi $s0, $t8, 0
addi $s0, $t9, 0
halt
