INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/Lab3/zad64/zad64.srcs/sim_1/new/save_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/Lab3/zad64/zad64.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/Lab3/zad64/zad64.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 32 [C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/Lab3/zad64/zad64.srcs/sim_1/new/testbench.v:52]
WARNING: [VRFC 10-2938] 'rxd' is already implicitly declared on line 33 [C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/Lab3/zad64/zad64.srcs/sim_1/new/testbench.v:53]
WARNING: [VRFC 10-2938] 'data' is already implicitly declared on line 34 [C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/Lab3/zad64/zad64.srcs/sim_1/new/testbench.v:54]
WARNING: [VRFC 10-2938] 'received' is already implicitly declared on line 35 [C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/Lab3/zad64/zad64.srcs/sim_1/new/testbench.v:55]
