{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498547553513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498547553513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 09:12:33 2017 " "Processing started: Tue Jun 27 09:12:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498547553513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547553513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547553513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498547554039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/newfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/newfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 newfilter " "Found entity 1: newfilter" {  } { { "V/newfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/newfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pulse_width_modulation_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pulse_width_modulation_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_width_modulation_gen " "Found entity 1: pulse_width_modulation_gen" {  } { { "V/pulse_width_modulation_gen.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "V/lfsr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(696) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(696): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 696 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1498547568318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_3p92 " "Found entity 3: adc_qsys_altpll_sys_altpll_3p92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ROM " "Found entity 1: SPI_ROM" {  } { { "V/SPI_ROM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RAM " "Found entity 1: SPI_RAM" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sound_to_mtl2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_TO_MTL2 " "Found entity 1: SOUND_TO_MTL2" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/peak_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/peak_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEAK_DELAY " "Found entity 1: PEAK_DELAY" {  } { { "V/PEAK_DELAY.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYS_CLK sys_clk MAX10_ADC.v(2) " "Verilog HDL Declaration information at MAX10_ADC.v(2): object \"SYS_CLK\" differs only in case from object \"sys_clk\" in the same scope" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/max10_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/max10_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC " "Found entity 1: MAX10_ADC" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_assess.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_assess.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_ASSESS " "Found entity 1: I2S_ASSESS" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dac16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dac16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC16 " "Found entity 1: DAC16" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_srce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_srce.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SRCE " "Found entity 1: AUDIO_SRCE" {  } { { "V/AUDIO_SRCE.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_spi_ctl_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SPI_CTL_RD " "Found entity 1: AUDIO_SPI_CTL_RD" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL " "Found entity 1: AUDIO_PLL" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_mic_lcd.v(132) " "Verilog HDL information at adc_mic_lcd.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_mic_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_mic_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mic_lcd " "Found entity 1: adc_mic_lcd" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file varcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 varcnt " "Found entity 1: varcnt" {  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096_32bit " "Found entity 1: ram_4096_32bit" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverbcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file reverbcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverbcnt " "Found entity 1: reverbcnt" {  } { { "reverbcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reverb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverb_ram " "Found entity 1: reverb_ram" {  } { { "reverb_ram.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adc_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adc_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_SEG_LED " "Found entity 1: ADC_SEG_LED" {  } { { "V/ADC_SEG_LED.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/ADC_SEG_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_main.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_main " "Found entity 1: KP_main" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk.v 1 1 " "Found 1 design units, including 1 entities, in source file altclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk " "Found entity 1: altclk" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_mic_lcd " "Elaborating entity \"adc_mic_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM5 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM4 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM3 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM2 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM1 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM0 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "presum adc_mic_lcd.v(135) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(135): variable \"presum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "presum adc_mic_lcd.v(137) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(137): variable \"presum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "presum adc_mic_lcd.v(139) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(139): variable \"presum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498547568458 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO adc_mic_lcd.v(69) " "Output port \"GPIO\" at adc_mic_lcd.v(69) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498547568474 "|adc_mic_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk altclk:ninety6khz " "Elaborating entity \"altclk\" for hierarchy \"altclk:ninety6khz\"" {  } { { "adc_mic_lcd.v" "ninety6khz" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altclk:ninety6khz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altclk:ninety6khz\|altpll:altpll_component\"" {  } { { "altclk.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altclk:ninety6khz\|altpll:altpll_component " "Elaborated megafunction instantiation \"altclk:ninety6khz\|altpll:altpll_component\"" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altclk:ninety6khz\|altpll:altpll_component " "Instantiated megafunction \"altclk:ninety6khz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568568 ""}  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547568568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk_altpll " "Found entity 1: altclk_altpll" {  } { { "db/altclk_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk_altpll altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated " "Elaborating entity \"altclk_altpll\" for hierarchy \"altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_main KP_main:string0 " "Elaborating entity \"KP_main\" for hierarchy \"KP_main:string0\"" {  } { { "adc_mic_lcd.v" "string0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096_32bit KP_main:string0\|ram_4096_32bit:shift_reg_ram " "Elaborating entity \"ram_4096_32bit\" for hierarchy \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\"" {  } { { "V/KP_main.v" "shift_reg_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547568724 ""}  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547568724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nar1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nar1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nar1 " "Found entity 1: altsyncram_nar1" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nar1 KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated " "Elaborating entity \"altsyncram_nar1\" for hierarchy \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547568974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547568974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|decode_h7a:decode2 " "Elaborating entity \"decode_h7a\" for hierarchy \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|decode_h7a:decode2\"" {  } { { "db/altsyncram_nar1.tdf" "decode2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547568974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e3b " "Found entity 1: mux_e3b" {  } { { "db/mux_e3b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mux_e3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547569036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547569036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e3b KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|mux_e3b:mux3 " "Elaborating entity \"mux_e3b\" for hierarchy \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|mux_e3b:mux3\"" {  } { { "db/altsyncram_nar1.tdf" "mux3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newfilter KP_main:string0\|newfilter:filt0 " "Elaborating entity \"newfilter\" for hierarchy \"KP_main:string0\|newfilter:filt0\"" {  } { { "V/KP_main.v" "filt0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:noise " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:noise\"" {  } { { "adc_mic_lcd.v" "noise" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_SEG_LED ADC_SEG_LED:segR " "Elaborating entity \"ADC_SEG_LED\" for hierarchy \"ADC_SEG_LED:segR\"" {  } { { "adc_mic_lcd.v" "segR" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_ASSESS I2S_ASSESS:i2s " "Elaborating entity \"I2S_ASSESS\" for hierarchy \"I2S_ASSESS:i2s\"" {  } { { "adc_mic_lcd.v" "i2s" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SRCE I2S_ASSESS:i2s\|AUDIO_SRCE:audi2 " "Elaborating entity \"AUDIO_SRCE\" for hierarchy \"I2S_ASSESS:i2s\|AUDIO_SRCE:audi2\"" {  } { { "V/I2S_ASSESS.v" "audi2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC MAX10_ADC:madc " "Elaborating entity \"MAX10_ADC\" for hierarchy \"MAX10_ADC:madc\"" {  } { { "adc_mic_lcd.v" "madc" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MAX10_ADC.v(67) " "Verilog HDL assignment warning at MAX10_ADC.v(67): truncated value with size 32 to match size of target (12)" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498547569333 "|adc_mic_lcd|MAX10_ADC:madc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys MAX10_ADC:madc\|adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\"" {  } { { "V/MAX10_ADC.v" "u0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_3p92 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_3p92\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(66) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498547569458 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569505 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547569505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547569724 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547569724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547569771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547569771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547569802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547569802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547569849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547569849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547569958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547569958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547569958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547570021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547570021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547570083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547570083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC16 DAC16:dac1 " "Elaborating entity \"DAC16\" for hierarchy \"DAC16:dac1\"" {  } { { "adc_mic_lcd.v" "dac1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL AUDIO_PLL:pll " "Elaborating entity \"AUDIO_PLL\" for hierarchy \"AUDIO_PLL:pll\"" {  } { { "adc_mic_lcd.v" "pll" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll AUDIO_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"AUDIO_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3072 " "Parameter \"clk0_multiply_by\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6144 " "Parameter \"clk1_multiply_by\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 31 " "Parameter \"clk2_multiply_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=AUDIO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=AUDIO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570287 ""}  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547570287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL_altpll " "Found entity 1: AUDIO_PLL_altpll" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547570333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547570333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL_altpll AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated " "Elaborating entity \"AUDIO_PLL_altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SPI_CTL_RD AUDIO_SPI_CTL_RD:u1 " "Elaborating entity \"AUDIO_SPI_CTL_RD\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\"" {  } { { "adc_mic_lcd.v" "u1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ST_RESET AUDIO_SPI_CTL_RD.v(68) " "Verilog HDL or VHDL warning at AUDIO_SPI_CTL_RD.v(68): object \"ST_RESET\" assigned a value but never read" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498547570349 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA8 AUDIO_SPI_CTL_RD.v(8) " "Output port \"oDATA8\" at AUDIO_SPI_CTL_RD.v(8) has no driver" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498547570365 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RAM AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R " "Elaborating entity \"SPI_RAM\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\"" {  } { { "V/AUDIO_SPI_CTL_RD.v" "R" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LOOP.hex " "Parameter \"init_file\" = \"LOOP.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 FPGA " "Parameter \"intended_device_family\" = \"MAX 10 FPGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547570443 ""}  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547570443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iej1 " "Found entity 1: altsyncram_iej1" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547570490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547570490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iej1 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated " "Elaborating entity \"altsyncram_iej1\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk92 " "Found entity 1: altsyncram_uk92" {  } { { "db/altsyncram_uk92.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_uk92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547570537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547570537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk92 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1 " "Elaborating entity \"altsyncram_uk92\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\"" {  } { { "db/altsyncram_iej1.tdf" "altsyncram1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547570537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "mgl_prim2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547571224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547571240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397770578 " "Parameter \"NODE_NAME\" = \"1397770578\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547571240 ""}  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547571240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547571412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547571599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547571771 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1498547572568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.27.09:12:58 Progress: Loading sldaf1daf55/alt_sld_fab_wrapper_hw.tcl " "2017.06.27.09:12:58 Progress: Loading sldaf1daf55/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547578800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547582007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547582241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547583776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547583932 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547584073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547584229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547584245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547584245 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1498547584980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaf1daf55/alt_sld_fab.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547585293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547585293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547585402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547585402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547585402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547585402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547585480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547585480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547585590 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547585590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547585590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547585684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547585684 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255 " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255 " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255 " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255 " "Synthesized away node \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255 " "Synthesized away node \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 3991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 6978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255 " "Synthesized away node \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 7442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547587012 "|adc_mic_lcd|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_nar1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498547587012 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498547587012 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state " "State machine \"\|adc_mic_lcd\|MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state\" will be implemented as a safe state machine." {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 44 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1498547589153 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string5\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string5\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 27 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1498547589153 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string4\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string4\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 27 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1498547589153 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string3\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string3\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 27 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1498547589153 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string2\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string2\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 27 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1498547589153 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string1\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string1\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 27 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1498547589153 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string0\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string0\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 27 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1498547589153 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\]\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 193 -1 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589168 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1|pll7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498547589168 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498547589168 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string0\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string0\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string3\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string3\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string2\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string2\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string1\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string1\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string4\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string4\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string5\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string5\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547589840 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498547589840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547589919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string0\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:string0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547589919 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547589919 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547589965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3vg " "Found entity 1: add_sub_3vg" {  } { { "db/add_sub_3vg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_3vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547590090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547590090 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_8kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547590184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547590184 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_6vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547590294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547590294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string0\|lpm_mult:Mult0\|altshift:external_latency_ffs KP_main:string0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"KP_main:string0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:string0\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string0\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:string0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590356 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547590356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eks " "Found entity 1: mult_eks" {  } { { "db/mult_eks.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_eks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547590403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547590403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string3\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:string3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590481 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547590481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:string5\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547590622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string5\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:string5\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498547590622 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498547590622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498547590669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547590669 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498547591466 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "366 " "Ignored 366 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "366 " "Ignored 366 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1498547591591 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1498547591591 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDIO_RESET_n " "Inserted always-enabled tri-state buffer between \"AUDIO_RESET_n\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498547591606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDIO_SDA_MOSI " "Inserted always-enabled tri-state buffer between \"AUDIO_SDA_MOSI\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498547591606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DAC_DATA " "Inserted always-enabled tri-state buffer between \"DAC_DATA\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498547591606 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1498547591606 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_BCLK " "bidirectional pin \"AUDIO_BCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498547591606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_WCLK " "bidirectional pin \"AUDIO_WCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498547591606 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1498547591606 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AUDIO_GPIO_MFP5 VCC pin " "The pin \"AUDIO_GPIO_MFP5\" is fed by VCC" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1498547591606 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1498547591606 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 82 -1 0 } } { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1498547591653 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1498547591653 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_GPIO_MFP5~synth " "Node \"AUDIO_GPIO_MFP5~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547593200 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_RESET_n~synth " "Node \"AUDIO_RESET_n~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547593200 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_SDA_MOSI~synth " "Node \"AUDIO_SDA_MOSI~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547593200 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DAC_DATA~synth " "Node \"DAC_DATA~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547593200 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498547593200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_DIN_MFP1 GND " "Pin \"AUDIO_DIN_MFP1\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|AUDIO_DIN_MFP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SPI_SELECT VCC " "Pin \"AUDIO_SPI_SELECT\" is stuck at VCC" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|AUDIO_SPI_SELECT"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498547593200 "|adc_mic_lcd|GPIO[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498547593200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547593497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1392 " "1392 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498547595335 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"KP_main:string2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 194 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547595351 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"KP_main:string1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547595351 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"KP_main:string0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 168 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547595351 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 219 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547595351 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 206 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547595351 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_nar1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nar1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_nar1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 158 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 233 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547595351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547596226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498547597617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498547597617 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1498547597867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547598117 "|adc_mic_lcd|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK3_50 " "No output dependent on input pin \"MAX10_CLK3_50\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547598117 "|adc_mic_lcd|MAX10_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_DOUT_MFP2 " "No output dependent on input pin \"AUDIO_DOUT_MFP2\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547598117 "|adc_mic_lcd|AUDIO_DOUT_MFP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_MISO_MFP4 " "No output dependent on input pin \"AUDIO_MISO_MFP4\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498547598117 "|adc_mic_lcd|AUDIO_MISO_MFP4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498547598117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3513 " "Implemented 3513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498547598117 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498547598117 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1498547598117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3267 " "Implemented 3267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498547598117 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1498547598117 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1498547598117 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1498547598117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498547598117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1475 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1475 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498547598398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 09:13:18 2017 " "Processing ended: Tue Jun 27 09:13:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498547598398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498547598398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498547598398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498547598398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1498547600056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498547600056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 09:13:19 2017 " "Processing started: Tue Jun 27 09:13:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498547600056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498547600056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498547600056 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498547600181 ""}
{ "Info" "0" "" "Project  = adc_mic_lcd" {  } {  } 0 0 "Project  = adc_mic_lcd" 0 0 "Fitter" 0 0 1498547600181 ""}
{ "Info" "0" "" "Revision = adc_mic_lcd" {  } {  } 0 0 "Revision = adc_mic_lcd" 0 0 "Fitter" 0 0 1498547600181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498547600384 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc_mic_lcd 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"adc_mic_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498547600446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498547600493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498547600493 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 115 117 0 0 " "Implementing clock multiplication of 115, clock division of 117, and phase shift of 0 degrees (0 ps) for AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1498547600587 ""}  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1498547600587 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|wire_pll1_clk\[0\] 6 3125 0 0 " "Implementing clock multiplication of 6, clock division of 3125, and phase shift of 0 degrees (0 ps) for altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altclk_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1498547600587 ""}  } { { "db/altclk_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1498547600587 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498547600821 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1498547600837 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498547601025 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 12318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498547601040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 12320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498547601040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 12322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498547601040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 12324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498547601040 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498547601040 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498547601040 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498547601040 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498547601040 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498547601040 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498547601040 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498547601446 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|pll1 AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 " "The input ports of the PLL altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|pll1 and the PLL AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|pll1 AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 ARESET " "PLL altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|pll1 and PLL AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altclk_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1011 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 547 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 78 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1498547601915 ""}  } { { "db/altclk_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1011 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 547 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 78 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1498547601915 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498547602978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498547602978 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498547602978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498547602978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498547602978 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1498547602978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547602994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547602994 ""}  } { { "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547602994 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498547602994 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498547602994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547602994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] keeper " "Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] register " "Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] keeper " "Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] register " "Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] keeper " "Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] register " "Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] keeper " "Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] register " "Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] keeper " "Ignored filter at altera_modular_adc_control.sdc(28): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] register " "Ignored filter at altera_modular_adc_control.sdc(28): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603009 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 29 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\] keeper " "Ignored filter at altera_modular_adc_control.sdc(29): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 29 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\] register " "Ignored filter at altera_modular_adc_control.sdc(29): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 30 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\] keeper " "Ignored filter at altera_modular_adc_control.sdc(30): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 30 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\] register " "Ignored filter at altera_modular_adc_control.sdc(30): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 31 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\] keeper " "Ignored filter at altera_modular_adc_control.sdc(31): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 31 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\] register " "Ignored filter at altera_modular_adc_control.sdc(31): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 32 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\] keeper " "Ignored filter at altera_modular_adc_control.sdc(32): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 32 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\] register " "Ignored filter at altera_modular_adc_control.sdc(32): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] register " "Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] pin " "Ignored filter at altera_modular_adc_control.sdc(35): *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *altera_modular_adc_control_fsm:u_control_fsm\|soc register " "Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm\|soc could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *\|adc_inst\|adcblock_instance\|primitive_instance\|soc pin " "Ignored filter at altera_modular_adc_control.sdc(38): *\|adc_inst\|adcblock_instance\|primitive_instance\|soc could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 46 *\|adc_inst\|adcblock_instance\|primitive_instance\|eoc pin " "Ignored filter at altera_modular_adc_control.sdc(46): *\|adc_inst\|adcblock_instance\|primitive_instance\|eoc could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 46 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(46): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 47 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(47): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603025 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 50 *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft pin " "Ignored filter at altera_modular_adc_control.sdc(50): *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 50 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 51 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 57 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] pin " "Ignored filter at altera_modular_adc_control.sdc(57): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 57 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 58 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] pin " "Ignored filter at altera_modular_adc_control.sdc(58): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 58 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 59 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] pin " "Ignored filter at altera_modular_adc_control.sdc(59): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 59 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603041 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 60 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] pin " "Ignored filter at altera_modular_adc_control.sdc(60): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 60 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 61 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] pin " "Ignored filter at altera_modular_adc_control.sdc(61): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 61 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(61): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 62 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\] pin " "Ignored filter at altera_modular_adc_control.sdc(62): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 62 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(62): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 63 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\] pin " "Ignored filter at altera_modular_adc_control.sdc(63): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 63 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(63): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 64 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\] pin " "Ignored filter at altera_modular_adc_control.sdc(64): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 64 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(64): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 65 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\] pin " "Ignored filter at altera_modular_adc_control.sdc(65): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 65 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(65): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 69 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 70 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 71 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 72 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 73 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(73): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 74 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(74): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 75 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(75): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 76 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(76): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 77 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(77): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603056 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 80 *\|u_control_fsm\|chsel\[*\]\|q pin " "Ignored filter at altera_modular_adc_control.sdc(80): *\|u_control_fsm\|chsel\[*\]\|q could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 80 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603072 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 81 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603072 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 84 *\|u_control_fsm\|soc\|q pin " "Ignored filter at altera_modular_adc_control.sdc(84): *\|u_control_fsm\|soc\|q could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 84 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603072 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 85 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547603072 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498547603072 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ninety6khz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 6 -duty_cycle 50.00 -name \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ninety6khz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 6 -duty_cycle 50.00 -name \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498547603072 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1498547603072 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547603087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1498547603087 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[2\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[2\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547603087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1498547603087 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a15~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a15~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547603087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1498547603087 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498547603103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1498547603103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498547603150 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1498547603150 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK3_50 " "  20.000 MAX10_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10416.666 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "10416.666 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.347 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.347 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498547603150 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1498547603150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node altclk:ninety6khz\|altpll:altpll_component\|altclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "db/altclk_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Destination node AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|SYS_CLK " "Destination node DAC16:dac1\|SYS_CLK" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 12288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 12289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 11866 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SPI_CTL_RD:u1\|CLK_1M  " "Automatically promoted node AUDIO_SPI_CTL_RD:u1\|CLK_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|CLK_1M~0 " "Destination node AUDIO_SPI_CTL_RD:u1\|CLK_1M~0" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Destination node AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC16:dac1\|SYS_CLK  " "Automatically promoted node DAC16:dac1\|SYS_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|SYS_CLK~0 " "Destination node DAC16:dac1\|SYS_CLK~0" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 7783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SPI_CTL_RD:u1\|ROM_CK  " "Automatically promoted node AUDIO_SPI_CTL_RD:u1\|ROM_CK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|ROM_CK~1 " "Destination node AUDIO_SPI_CTL_RD:u1\|ROM_CK~1" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 6185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY_n  " "Automatically promoted node RESET_DELAY_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[2\] " "Destination node KP_main:string2\|d\[2\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[3\] " "Destination node KP_main:string2\|d\[3\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[4\] " "Destination node KP_main:string2\|d\[4\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[5\] " "Destination node KP_main:string2\|d\[5\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[6\] " "Destination node KP_main:string2\|d\[6\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[7\] " "Destination node KP_main:string2\|d\[7\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[8\] " "Destination node KP_main:string2\|d\[8\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[9\] " "Destination node KP_main:string2\|d\[9\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[10\] " "Destination node KP_main:string2\|d\[10\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_main:string2\|d\[11\] " "Destination node KP_main:string2\|d\[11\]" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498547603541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1498547603541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498547603541 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1096 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498547603541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498547604525 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498547604525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498547604525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498547604541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498547604556 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498547604572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498547604900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "144 Embedded multiplier block " "Packed 144 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498547604916 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "132 " "Created 132 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1498547604916 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498547604916 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1498547605057 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 clk\[0\] AUDIO_MCLK~output " "PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUDIO_MCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 34 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1498547605057 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_BL_ON_n " "Node \"MTL2_BL_ON_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_BL_ON_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[0\] " "Node \"MTL2_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[1\] " "Node \"MTL2_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[2\] " "Node \"MTL2_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[3\] " "Node \"MTL2_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[4\] " "Node \"MTL2_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[5\] " "Node \"MTL2_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[6\] " "Node \"MTL2_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[7\] " "Node \"MTL2_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_DCLK " "Node \"MTL2_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[0\] " "Node \"MTL2_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[1\] " "Node \"MTL2_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[2\] " "Node \"MTL2_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[3\] " "Node \"MTL2_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[4\] " "Node \"MTL2_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[5\] " "Node \"MTL2_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[6\] " "Node \"MTL2_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[7\] " "Node \"MTL2_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_HSD " "Node \"MTL2_HSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_HSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SCL " "Node \"MTL2_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SDA " "Node \"MTL2_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_INT " "Node \"MTL2_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[0\] " "Node \"MTL2_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[1\] " "Node \"MTL2_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[2\] " "Node \"MTL2_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[3\] " "Node \"MTL2_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[4\] " "Node \"MTL2_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[5\] " "Node \"MTL2_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[6\] " "Node \"MTL2_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[7\] " "Node \"MTL2_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_VSD " "Node \"MTL2_VSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_VSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1498547605463 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1498547605463 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498547605463 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1498547605478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498547608119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498547609729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498547609791 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498547622729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498547622729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498547624042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498547629355 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498547629355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1498547637623 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498547637623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498547637623 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.04 " "Total time spent on timing analysis during the Fitter is 6.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498547637951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498547637998 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1498547637998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498547640592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498547640592 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1498547640592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498547643342 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498547644702 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1498547645452 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL M9 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498547645483 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1498547645483 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently enabled " "Pin AUDIO_GPIO_MFP5 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently enabled " "Pin AUDIO_RESET_n has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently enabled " "Pin AUDIO_SDA_MOSI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_WCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498547645483 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently enabled " "Pin DAC_DATA has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498547645483 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1498547645483 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1498547645483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.fit.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498547645796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 157 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1372 " "Peak virtual memory: 1372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498547646905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 09:14:06 2017 " "Processing ended: Tue Jun 27 09:14:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498547646905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498547646905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498547646905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498547646905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498547648202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498547648202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 09:14:08 2017 " "Processing started: Tue Jun 27 09:14:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498547648202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498547648202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498547648202 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498547651312 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498547651468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498547652562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 09:14:12 2017 " "Processing ended: Tue Jun 27 09:14:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498547652562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498547652562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498547652562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498547652562 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498547653549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498547654214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498547654214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 09:14:13 2017 " "Processing started: Tue Jun 27 09:14:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498547654214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547654214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_mic_lcd -c adc_mic_lcd " "Command: quartus_sta adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547654214 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498547654323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547654620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547654682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547654682 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498547655214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498547655214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498547655214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498547655214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498547655214 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at qsta_default_script.tcl(1297): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655229 ""}  } { { "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/16.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655229 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655229 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655245 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655245 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] keeper " "Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] register " "Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] keeper " "Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] register " "Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] keeper " "Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] register " "Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] keeper " "Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] register " "Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] keeper " "Ignored filter at altera_modular_adc_control.sdc(28): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] register " "Ignored filter at altera_modular_adc_control.sdc(28): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 29 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\] keeper " "Ignored filter at altera_modular_adc_control.sdc(29): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 29 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\] register " "Ignored filter at altera_modular_adc_control.sdc(29): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 30 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\] keeper " "Ignored filter at altera_modular_adc_control.sdc(30): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 30 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\] register " "Ignored filter at altera_modular_adc_control.sdc(30): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 31 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\] keeper " "Ignored filter at altera_modular_adc_control.sdc(31): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 31 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\] register " "Ignored filter at altera_modular_adc_control.sdc(31): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 32 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\] keeper " "Ignored filter at altera_modular_adc_control.sdc(32): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\] could not be matched with a keeper" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 32 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\] register " "Ignored filter at altera_modular_adc_control.sdc(32): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655261 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] register " "Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] pin " "Ignored filter at altera_modular_adc_control.sdc(35): *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *altera_modular_adc_control_fsm:u_control_fsm\|soc register " "Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm\|soc could not be matched with a register" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *\|adc_inst\|adcblock_instance\|primitive_instance\|soc pin " "Ignored filter at altera_modular_adc_control.sdc(38): *\|adc_inst\|adcblock_instance\|primitive_instance\|soc could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <to> is an empty collection" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 46 *\|adc_inst\|adcblock_instance\|primitive_instance\|eoc pin " "Ignored filter at altera_modular_adc_control.sdc(46): *\|adc_inst\|adcblock_instance\|primitive_instance\|eoc could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 46 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(46): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 47 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(47): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 50 *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft pin " "Ignored filter at altera_modular_adc_control.sdc(50): *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 50 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 51 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655276 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 57 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] pin " "Ignored filter at altera_modular_adc_control.sdc(57): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 57 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 58 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] pin " "Ignored filter at altera_modular_adc_control.sdc(58): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 58 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 59 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] pin " "Ignored filter at altera_modular_adc_control.sdc(59): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 59 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 60 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] pin " "Ignored filter at altera_modular_adc_control.sdc(60): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 60 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 61 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] pin " "Ignored filter at altera_modular_adc_control.sdc(61): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 61 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(61): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 62 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\] pin " "Ignored filter at altera_modular_adc_control.sdc(62): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 62 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(62): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 63 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\] pin " "Ignored filter at altera_modular_adc_control.sdc(63): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 63 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(63): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 64 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\] pin " "Ignored filter at altera_modular_adc_control.sdc(64): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 64 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(64): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 65 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\] pin " "Ignored filter at altera_modular_adc_control.sdc(65): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\] could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 65 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(65): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 69 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 70 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 71 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 72 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 73 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(73): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 74 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(74): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 75 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(75): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 76 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(76): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 77 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(77): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655292 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 80 *\|u_control_fsm\|chsel\[*\]\|q pin " "Ignored filter at altera_modular_adc_control.sdc(80): *\|u_control_fsm\|chsel\[*\]\|q could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 80 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655307 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 81 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655307 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 84 *\|u_control_fsm\|soc\|q pin " "Ignored filter at altera_modular_adc_control.sdc(84): *\|u_control_fsm\|soc\|q could not be matched with a pin" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 84 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655307 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 85 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498547655307 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655307 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655307 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498547655323 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ninety6khz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 6 -duty_cycle 50.00 -name \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ninety6khz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 6 -duty_cycle 50.00 -name \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1498547655323 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655323 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547655339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655339 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[2\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[2\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547655339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655339 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547655339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655339 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498547655354 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655370 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498547655370 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498547655386 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1498547655453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.611 " "Worst-case setup slack is -6.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.611           -3680.331 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.611           -3680.331 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.190             -70.498 MAX10_CLK1_50  " "   -5.190             -70.498 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.049               0.000 MAX10_CLK2_50  " "   16.049               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.067               0.000 altera_reserved_tck  " "   47.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 altera_reserved_tck  " "    0.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 MAX10_CLK2_50  " "    0.309               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 MAX10_CLK1_50  " "    0.339               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.737 " "Worst-case recovery slack is 97.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.737               0.000 altera_reserved_tck  " "   97.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.976 " "Worst-case removal slack is 0.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976               0.000 altera_reserved_tck  " "    0.976               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.563 " "Worst-case minimum pulse width slack is 9.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.563               0.000 MAX10_CLK2_50  " "    9.563               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.589               0.000 MAX10_CLK1_50  " "    9.589               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5207.980               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 5207.980               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547655595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655595 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 139 synchronizer chains. " "Report Metastability: Found 139 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547655663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 139 " "Number of Synchronizer Chains Found: 139" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547655663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547655663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547655663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.717 ns " "Worst Case Available Settling Time: 344.717 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547655663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547655663 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498547655673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655717 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547655717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659147 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547659366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659366 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[2\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[2\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547659366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659366 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547659366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659366 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498547659366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.229 " "Worst-case setup slack is -5.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.229           -2505.570 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.229           -2505.570 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.872             -66.161 MAX10_CLK1_50  " "   -4.872             -66.161 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.375               0.000 MAX10_CLK2_50  " "   16.375               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.318               0.000 altera_reserved_tck  " "   47.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 altera_reserved_tck  " "    0.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 MAX10_CLK2_50  " "    0.280               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.282               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 MAX10_CLK1_50  " "    0.435               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.939 " "Worst-case recovery slack is 97.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.939               0.000 altera_reserved_tck  " "   97.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.903 " "Worst-case removal slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 altera_reserved_tck  " "    0.903               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.585 " "Worst-case minimum pulse width slack is 9.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585               0.000 MAX10_CLK2_50  " "    9.585               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 MAX10_CLK1_50  " "    9.591               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.505               0.000 altera_reserved_tck  " "   49.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5207.999               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 5207.999               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 139 synchronizer chains. " "Report Metastability: Found 139 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547659585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 139 " "Number of Synchronizer Chains Found: 139" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547659585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547659585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547659585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.168 ns " "Worst Case Available Settling Time: 345.168 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547659585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547659585 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659585 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498547659600 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|ST\[2\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547659835 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659835 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[2\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[2\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547659835 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659835 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498547659835 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659835 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498547659835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659850 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.604 " "Worst-case setup slack is -1.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604            -171.715 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.604            -171.715 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064             -13.634 MAX10_CLK1_50  " "   -1.064             -13.634 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.113               0.000 MAX10_CLK2_50  " "   18.113               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.848               0.000 altera_reserved_tck  " "   48.848               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 MAX10_CLK1_50  " "    0.030               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 altera_reserved_tck  " "    0.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 MAX10_CLK2_50  " "    0.141               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.900 " "Worst-case recovery slack is 98.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.900               0.000 altera_reserved_tck  " "   98.900               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.456 " "Worst-case removal slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.309 " "Worst-case minimum pulse width slack is 9.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.309               0.000 MAX10_CLK2_50  " "    9.309               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.331               0.000 MAX10_CLK1_50  " "    9.331               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.390               0.000 altera_reserved_tck  " "   49.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5208.046               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 5208.046               0.000 ninety6khz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498547659944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547659944 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 139 synchronizer chains. " "Report Metastability: Found 139 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547660007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 139 " "Number of Synchronizer Chains Found: 139" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547660007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547660007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547660007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.765 ns " "Worst Case Available Settling Time: 347.765 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547660007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498547660007 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547660007 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547661163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547661163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 119 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498547661335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 09:14:21 2017 " "Processing ended: Tue Jun 27 09:14:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498547661335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498547661335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498547661335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547661335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498547662538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498547662554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 09:14:22 2017 " "Processing started: Tue Jun 27 09:14:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498547662554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498547662554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498547662554 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1498547663741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_mic_lcd.vo C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/ simulation " "Generated file adc_mic_lcd.vo in folder \"C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1498547664507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498547665726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 09:14:25 2017 " "Processing ended: Tue Jun 27 09:14:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498547665726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498547665726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498547665726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498547665726 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1752 s " "Quartus Prime Full Compilation was successful. 0 errors, 1752 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498547666462 ""}
