{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 16:53:08 2023 " "Info: Processing started: Mon Jun 05 16:53:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights_off -c lights_off " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights_off -c lights_off" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights_off.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file lights_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_off " "Info: Found entity 1: lights_off" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 segment " "Info: Found entity 2: segment" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 239 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lights_off " "Info: Elaborating entity \"lights_off\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fix_last lights_off.v(13) " "Warning (10036): Verilog HDL or VHDL warning at lights_off.v(13): object \"fix_last\" assigned a value but never read" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg lights_off.v(72) " "Warning (10036): Verilog HDL or VHDL warning at lights_off.v(72): object \"seg\" assigned a value but never read" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lights_off.v(100) " "Warning (10230): Verilog HDL assignment warning at lights_off.v(100): truncated value with size 32 to match size of target (10)" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lights_off.v(101) " "Warning (10230): Verilog HDL assignment warning at lights_off.v(101): truncated value with size 32 to match size of target (24)" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lights_off.v(102) " "Warning (10230): Verilog HDL assignment warning at lights_off.v(102): truncated value with size 32 to match size of target (26)" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lights_off.v(228) " "Warning (10230): Verilog HDL assignment warning at lights_off.v(228): truncated value with size 32 to match size of target (2)" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q.data_a 0 lights_off.v(62) " "Warning (10030): Net \"q.data_a\" at lights_off.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q.waddr_a 0 lights_off.v(62) " "Warning (10030): Net \"q.waddr_a\" at lights_off.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q.we_a 0 lights_off.v(62) " "Warning (10030): Net \"q.we_a\" at lights_off.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:timer " "Info: Elaborating entity \"segment\" for hierarchy \"segment:timer\"" {  } { { "lights_off.v" "timer" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 lights_off.v(246) " "Warning (10030): Net \"seg.data_a\" at lights_off.v(246) has no driver or initial value, using a default initial value '0'" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 lights_off.v(246) " "Warning (10030): Net \"seg.waddr_a\" at lights_off.v(246) has no driver or initial value, using a default initial value '0'" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 lights_off.v(246) " "Warning (10030): Net \"seg.we_a\" at lights_off.v(246) has no driver or initial value, using a default initial value '0'" {  } { { "lights_off.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "segment:timer\|seg " "Info: RAM logic \"segment:timer\|seg\" is uninferred due to inappropriate RAM size" {  } { { "lights_off.v" "seg" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 246 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "q " "Info: RAM logic \"q\" is uninferred due to inappropriate RAM size" {  } { { "lights_off.v" "q" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/lights_off/lights_off.v" 62 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 lights_off.ram0_segment_b1ef0119.hdl.mif " "Critical Warning: Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"lights_off.ram0_segment_b1ef0119.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Info: Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Info: Implemented 239 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 16:53:09 2023 " "Info: Processing ended: Mon Jun 05 16:53:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
