{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1752676987544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1752676987544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 16:43:07 2025 " "Processing started: Wed Jul 16 16:43:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1752676987544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1752676987544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1752676987544 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1752676989153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(104) " "Verilog HDL information at Project.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1752676989309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752676989325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752676989325 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "score.v " "Can't analyze file -- file score.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752676989372 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2_button_tracker.v " "Can't analyze file -- file ps2_button_tracker.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752676989419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/random_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752676989497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752676989497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1752676990263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(31) " "Verilog HDL assignment warning at Project.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(32) " "Verilog HDL assignment warning at Project.v(32): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(74) " "Verilog HDL assignment warning at Project.v(74): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(77) " "Verilog HDL assignment warning at Project.v(77): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(112) " "Verilog HDL assignment warning at Project.v(112): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(113) " "Verilog HDL assignment warning at Project.v(113): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(114) " "Verilog HDL assignment warning at Project.v(114): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(115) " "Verilog HDL assignment warning at Project.v(115): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(127) " "Verilog HDL assignment warning at Project.v(127): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(128) " "Verilog HDL assignment warning at Project.v(128): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(132) " "Verilog HDL assignment warning at Project.v(132): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990263 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(133) " "Verilog HDL assignment warning at Project.v(133): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(137) " "Verilog HDL assignment warning at Project.v(137): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(140) " "Verilog HDL assignment warning at Project.v(140): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(145) " "Verilog HDL assignment warning at Project.v(145): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(146) " "Verilog HDL assignment warning at Project.v(146): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(150) " "Verilog HDL assignment warning at Project.v(150): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(153) " "Verilog HDL assignment warning at Project.v(153): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(195) " "Verilog HDL assignment warning at Project.v(195): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Project.v(210) " "Verilog HDL assignment warning at Project.v(210): truncated value with size 32 to match size of target (10)" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990278 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] Project.v(5) " "Output port \"LEDR\[1\]\" at Project.v(5) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752676990294 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project.v(6) " "Output port \"HEX0\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752676990294 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project.v(6) " "Output port \"HEX1\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752676990294 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project.v(6) " "Output port \"HEX2\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752676990294 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project.v(6) " "Output port \"HEX3\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752676990294 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number random_number:rng " "Elaborating entity \"random_number\" for hierarchy \"random_number:rng\"" {  } { { "Project.v" "rng" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752676990466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random_number.v(13) " "Verilog HDL assignment warning at random_number.v(13): truncated value with size 32 to match size of target (10)" {  } { { "random_number.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/random_number.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990481 "|Project|random_number:rng"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752676990653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752676990653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_deb_0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_deb_0\"" {  } { { "Project.v" "btn_deb_0" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752676990684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 debounce.v(17) " "Verilog HDL assignment warning at debounce.v(17): truncated value with size 32 to match size of target (29)" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676990684 "|Project|debounce:btn_deb_0"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdisplay.v 1 1 " "Using design file hexdisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisplay " "Found entity 1: hexdisplay" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752676990966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752676990966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisplay hexdisplay:score_1_ones_disp " "Elaborating entity \"hexdisplay\" for hierarchy \"hexdisplay:score_1_ones_disp\"" {  } { { "Project.v" "score_1_ones_disp" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752676990997 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hexdisplay.v(9) " "Verilog HDL Case Statement warning at hexdisplay.v(9): incomplete case statement has no default case item" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1752676990997 "|Project|hexdisplay:score_1_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_SEG hexdisplay.v(7) " "Verilog HDL Always Construct warning at hexdisplay.v(7): inferring latch(es) for variable \"out_SEG\", which holds its previous value in one or more paths through the always construct" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752676990997 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[0\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[0\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752676990997 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[1\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[1\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752676990997 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[2\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[2\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752676990997 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[3\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[3\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752676990997 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[4\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[4\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752676991012 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[5\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[5\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752676991012 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[6\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[6\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752676991012 "|Project|hexdisplay:score_1_disp"}
{ "Warning" "WSGN_SEARCH_FILE" "xvga.v 1 1 " "Using design file xvga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xvga " "Found entity 1: xvga" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752676991216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752676991216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xvga xvga:vga " "Elaborating entity \"xvga\" for hierarchy \"xvga:vga\"" {  } { { "Project.v" "vga" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752676991247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(31) " "Verilog HDL assignment warning at xvga.v(31): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676991247 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(32) " "Verilog HDL assignment warning at xvga.v(32): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676991247 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 xvga.v(36) " "Verilog HDL assignment warning at xvga.v(36): truncated value with size 32 to match size of target (11)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676991247 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(38) " "Verilog HDL assignment warning at xvga.v(38): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676991247 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 xvga.v(40) " "Verilog HDL assignment warning at xvga.v(40): truncated value with size 32 to match size of target (10)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676991247 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(42) " "Verilog HDL assignment warning at xvga.v(42): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752676991247 "|Project|xvga:vga"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1752676993106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[0\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993200 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[1\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal score_2_ones\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993200 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[2\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993200 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[3\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal score_2_ones\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993200 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[4\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993200 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[5\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[6\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[0\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[1\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal score_2_tens\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[2\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[3\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal score_2_tens\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[4\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[5\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993215 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[6\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_2_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[0\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[1\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal score_1_ones\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[2\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[3\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal score_1_ones\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[4\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[5\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[6\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_ones\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[0\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[1\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal score_1_tens\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[2\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[3\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal score_1_tens\[2\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[4\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[5\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[6\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal score_1_tens\[1\]" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1752676993231 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1752676993231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752676993622 "|Project|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1752676993622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1752676994168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/output_files/Project.map.smsg " "Generated suppressed messages file H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1752676994662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1752676995630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676995630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752676996224 "|Project|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1752676996224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1492 " "Implemented 1492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1752676996224 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1752676996224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1376 " "Implemented 1376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1752676996224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1752676996224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1752676996443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 16:43:16 2025 " "Processing ended: Wed Jul 16 16:43:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1752676996443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1752676996443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1752676996443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752676996443 ""}
