/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "../vtr/verilog/ch_intrinsics.v:70.1-289.10" *)
module memset(clk, reset, start, finish, return_val, m, c, n, memory_controller_write_enable, memory_controller_address, memory_controller_in, memory_controller_out);
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [3:0] _000_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire _001_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire _002_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _003_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _004_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  wire [31:0] _005_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  wire [31:0] _006_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  wire _007_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _008_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _009_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _010_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _011_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _012_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire [31:0] _013_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire _014_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  wire _015_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  wire [31:0] _016_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  wire [31:0] _017_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  wire _018_;
  (* src = "../vtr/verilog/ch_intrinsics.v:162.11-162.51" *)
  wire [31:0] _019_;
  (* src = "../vtr/verilog/ch_intrinsics.v:237.15-237.23" *)
  wire [31:0] _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  (* src = "../vtr/verilog/ch_intrinsics.v:152.7-152.20" *)
  wire _056_;
  (* src = "../vtr/verilog/ch_intrinsics.v:239.16-239.34" *)
  wire _057_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire [31:0] _058_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:45.1-46.17" *)
  wire _059_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire [4:0] _060_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire [7:0] _061_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire _062_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire [31:0] _063_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire [4:0] _064_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire [7:0] _065_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  wire _066_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.14-43.69" *)
  wire _067_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.14-43.94" *)
  wire _068_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.14-43.40" *)
  wire _069_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.43-43.69" *)
  wire _070_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.72-43.94" *)
  wire _071_;
  wire _072_;
  wire [31:0] _073_;
  wire _074_;
  wire [31:0] _075_;
  wire _076_;
  wire [31:0] _077_;
  wire _078_;
  wire [31:0] _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire [31:0] _085_;
  wire _086_;
  wire [31:0] _087_;
  wire _088_;
  wire _089_;
  wire [31:0] _090_;
  wire _091_;
  wire [3:0] _092_;
  wire _093_;
  wire [3:0] _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire [3:0] _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire [3:0] _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire [3:0] _113_;
  wire _114_;
  wire _115_;
  wire [3:0] _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire [31:0] _123_;
  wire _124_;
  wire [31:0] _125_;
  wire _126_;
  wire [31:0] _127_;
  wire _128_;
  wire [7:0] _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire [4:0] _133_;
  wire _134_;
  wire [31:0] _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire [31:0] _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire [31:0] _145_;
  wire _146_;
  wire [31:0] _147_;
  wire _148_;
  wire [31:0] _149_;
  wire _150_;
  wire [31:0] _151_;
  wire _152_;
  wire [31:0] _153_;
  wire _154_;
  wire [31:0] _155_;
  wire _156_;
  wire [31:0] _157_;
  wire _158_;
  wire _159_;
  wire [31:0] _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  (* src = "../vtr/verilog/ch_intrinsics.v:178.7-178.12" *)
  wire _165_;
  (* src = "../vtr/verilog/ch_intrinsics.v:199.11-199.23" *)
  wire _166_;
  (* src = "../vtr/verilog/ch_intrinsics.v:206.7-206.12" *)
  wire _167_;
  (* src = "../vtr/verilog/ch_intrinsics.v:96.14-96.15" *)
  input [31:0] c;
  wire [31:0] c;
  (* src = "../vtr/verilog/ch_intrinsics.v:88.7-88.10" *)
  input clk;
  wire clk;
  (* src = "../vtr/verilog/ch_intrinsics.v:110.11-110.20" *)
  reg [3:0] cur_state;
  (* src = "../vtr/verilog/ch_intrinsics.v:142.6-142.14" *)
  reg exitcond;
  (* src = "../vtr/verilog/ch_intrinsics.v:92.8-92.14" *)
  output finish;
  reg finish;
  (* src = "../vtr/verilog/ch_intrinsics.v:133.12-133.18" *)
  reg [31:0] indvar;
  (* src = "../vtr/verilog/ch_intrinsics.v:141.12-141.23" *)
  reg [31:0] indvar_next;
  (* src = "../vtr/verilog/ch_intrinsics.v:95.16-95.17" *)
  input [31:0] m;
  wire [31:0] m;
  (* src = "../vtr/verilog/ch_intrinsics.v:99.17-99.42" *)
  output [31:0] memory_controller_address;
  reg [31:0] memory_controller_address;
  (* src = "../vtr/verilog/ch_intrinsics.v:105.17-105.37" *)
  output [31:0] memory_controller_in;
  reg [31:0] memory_controller_in;
  (* src = "../vtr/verilog/ch_intrinsics.v:108.17-108.38" *)
  output [31:0] memory_controller_out;
  wire [31:0] memory_controller_out;
  (* src = "../vtr/verilog/ch_intrinsics.v:102.9-102.39" *)
  output memory_controller_write_enable;
  reg memory_controller_write_enable;
  (* hdlname = "memtroll clk" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:18.7-18.10" *)
  wire \memtroll.clk ;
  (* hdlname = "memtroll memory_controller_address" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:19.16-19.41" *)
  wire [31:0] \memtroll.memory_controller_address ;
  (* hdlname = "memtroll memory_controller_in" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:21.16-21.36" *)
  wire [31:0] \memtroll.memory_controller_in ;
  (* hdlname = "memtroll memory_controller_out" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:22.18-22.39" *)
  reg [31:0] \memtroll.memory_controller_out ;
  (* hdlname = "memtroll memory_controller_write_enable" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:20.7-20.37" *)
  wire \memtroll.memory_controller_write_enable ;
  (* hdlname = "memtroll prevTag" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:44.13-44.20" *)
  reg \memtroll.prevTag ;
  (* hdlname = "memtroll str_address" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:26.11-26.22" *)
  reg [4:0] \memtroll.str_address ;
  (* hdlname = "memtroll str_in" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:28.11-28.17" *)
  reg [7:0] \memtroll.str_in ;
  (* hdlname = "memtroll str_out" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:29.12-29.19" *)
  wire [7:0] \memtroll.str_out ;
  (* hdlname = "memtroll str_write_enable" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:27.5-27.21" *)
  reg \memtroll.str_write_enable ;
  (* hdlname = "memtroll tag" *)
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:40.7-40.10" *)
  wire \memtroll.tag ;
  (* src = "../vtr/verilog/ch_intrinsics.v:97.14-97.15" *)
  input [31:0] n;
  wire [31:0] n;
  (* src = "../vtr/verilog/ch_intrinsics.v:89.7-89.12" *)
  input reset;
  wire reset;
  (* src = "../vtr/verilog/ch_intrinsics.v:86.16-86.26" *)
  output [31:0] return_val;
  reg [31:0] return_val;
  (* src = "../vtr/verilog/ch_intrinsics.v:140.14-140.18" *)
  reg [31:0] s_07;
  (* src = "../vtr/verilog/ch_intrinsics.v:139.14-139.21" *)
  reg [31:0] scevgep;
  (* src = "../vtr/verilog/ch_intrinsics.v:90.7-90.12" *)
  input start;
  wire start;
  (* src = "../vtr/verilog/ch_intrinsics.v:135.12-135.15" *)
  reg [31:0] tmp;
  (* src = "../vtr/verilog/ch_intrinsics.v:136.12-136.16" *)
  reg [31:0] tmp8;
  (* src = "../vtr/verilog/ch_intrinsics.v:138.12-138.16" *)
  reg [31:0] var0;
  (* src = "../vtr/verilog/ch_intrinsics.v:134.6-134.10" *)
  reg var1;
  (* src = "../vtr/verilog/ch_intrinsics.v:137.6-137.10" *)
  reg var2;
  assign _019_ = n & (* src = "../vtr/verilog/ch_intrinsics.v:162.11-162.51" *) 32'd3;
  assign _020_ = m & (* src = "../vtr/verilog/ch_intrinsics.v:237.15-237.23" *) tmp8;
  assign _029_ = ~ (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *) _140_;
  assign _031_ = ~ (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *) _138_;
  assign _033_ = ~ (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *) _136_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  always @*
    if (!_068_) \memtroll.str_in  = _129_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  always @*
    if (!_068_) \memtroll.str_write_enable  = _131_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  always @*
    if (!_068_) \memtroll.str_address  = _133_;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:47.1-65.4" *)
  always @*
    if (!\memtroll.prevTag ) \memtroll.memory_controller_out  = _127_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  always @*
    if (_140_) memory_controller_address = _139_;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  always @*
    if (_138_) memory_controller_write_enable = 1'h1;
  (* src = "../vtr/verilog/ch_intrinsics.v:276.1-287.4" *)
  always @*
    if (_136_) memory_controller_in = _135_;
  assign _057_ = indvar_next == (* src = "../vtr/verilog/ch_intrinsics.v:239.16-239.34" *) tmp;
  assign _067_ = _069_ & (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.14-43.69" *) _070_;
  assign _068_ = _067_ & (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.14-43.94" *) _071_;
  assign _069_ = | (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.14-43.40" *) \memtroll.memory_controller_address ;
  assign _070_ = | (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.43-43.69" *) \memtroll.memory_controller_address ;
  assign _071_ = | (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:43.72-43.94" *) \memtroll.memory_controller_in ;
  (* src = "../vtr/verilog/ch_intrinsics.v:130.19-130.137|../vtr/verilog/ch_intrinsics.v:45.1-46.17" *)
  always @(posedge \memtroll.clk )
    \memtroll.prevTag  <= _068_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    return_val <= _125_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    finish <= _121_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    cur_state <= _116_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    indvar <= _090_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    var1 <= _083_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    tmp <= _079_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    tmp8 <= _075_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    var2 <= _164_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    var0 <= _160_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    scevgep <= _155_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    s_07 <= _151_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    indvar_next <= _147_;
  (* src = "../vtr/verilog/ch_intrinsics.v:144.1-274.8" *)
  always @(posedge clk)
    exitcond <= _143_;
  assign _073_ = _074_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) indvar : tmp8;
  assign _074_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'ha;
  assign _075_ = _076_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) tmp8 : _073_;
  assign _077_ = _078_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) n : tmp;
  assign _078_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h8;
  assign _079_ = _080_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) tmp : _077_;
  assign _081_ = _082_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 1'h0 : var1;
  assign _082_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h2;
  assign _083_ = _084_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) var1 : _081_;
  assign _085_ = _086_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:255.7-255.15|../vtr/verilog/ch_intrinsics.v:255.3-263.6" *) indvar : indvar_next;
  function [31:0] _210_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _210_ = b[31:0];
      2'b1?:
        _210_ = b[63:32];
      default:
        _210_ = a;
    endcase
  endfunction
  assign _087_ = _210_(indvar, { 32'h00000000, _085_ }, { _089_, _088_ });
  assign _088_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'hd;
  assign _089_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h8;
  assign _090_ = _091_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) indvar : _087_;
  function [3:0] _214_;
    input [3:0] a;
    input [59:0] b;
    input [14:0] s;
    (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *)
    (* parallel_case *)
    casez (s)
      15'b??????????????1:
        _214_ = b[3:0];
      15'b?????????????1?:
        _214_ = b[7:4];
      15'b????????????1??:
        _214_ = b[11:8];
      15'b???????????1???:
        _214_ = b[15:12];
      15'b??????????1????:
        _214_ = b[19:16];
      15'b?????????1?????:
        _214_ = b[23:20];
      15'b????????1??????:
        _214_ = b[27:24];
      15'b???????1???????:
        _214_ = b[31:28];
      15'b??????1????????:
        _214_ = b[35:32];
      15'b?????1?????????:
        _214_ = b[39:36];
      15'b????1??????????:
        _214_ = b[43:40];
      15'b???1???????????:
        _214_ = b[47:44];
      15'b??1????????????:
        _214_ = b[51:48];
      15'b?1?????????????:
        _214_ = b[55:52];
      15'b1??????????????:
        _214_ = b[59:56];
      default:
        _214_ = a;
    endcase
  endfunction
  assign _092_ = _214_(cur_state, { _113_, 8'h23, _108_, 12'h567, _102_, 20'h9abcd, _094_, 4'h0 }, { _115_, _112_, _111_, _110_, _107_, _106_, _105_, _104_, _101_, _100_, _099_, _098_, _097_, _096_, _093_ });
  assign _093_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'he;
  assign _094_ = _095_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:255.7-255.15|../vtr/verilog/ch_intrinsics.v:255.3-263.6" *) 4'he : 4'h9;
  assign _096_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'hd;
  assign _097_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'hc;
  assign _098_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'hb;
  assign _099_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'ha;
  assign _100_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h9;
  assign _101_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h8;
  assign _102_ = _103_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:206.7-206.12|../vtr/verilog/ch_intrinsics.v:206.3-213.6" *) 4'he : 4'h8;
  assign _104_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h7;
  assign _105_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h6;
  assign _106_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h5;
  assign _107_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h4;
  assign _108_ = _109_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:178.7-178.12|../vtr/verilog/ch_intrinsics.v:178.3-185.6" *) 4'h6 : 4'h4;
  assign _110_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h3;
  assign _111_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h2;
  assign _112_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h1;
  assign _113_ = _114_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:152.7-152.20|../vtr/verilog/ch_intrinsics.v:152.3-155.25" *) 4'h1 : 4'h0;
  assign _115_ = ! (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) cur_state;
  assign _116_ = _117_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) 4'h0 : _092_;
  function [0:0] _235_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _235_ = b[0:0];
      2'b1?:
        _235_ = b[1:1];
      default:
        _235_ = a;
    endcase
  endfunction
  assign _118_ = _235_(finish, 2'h1, { _120_, _119_ });
  assign _119_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'he;
  assign _120_ = ! (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) cur_state;
  assign _121_ = _122_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) finish : _118_;
  assign _123_ = _124_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) m : return_val;
  assign _124_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'he;
  assign _125_ = _126_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) return_val : _123_;
  assign _128_ = ~ (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:60.1-64.8" *) \memtroll.prevTag ;
  assign _130_ = ~ (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:50.1-58.8" *) \memtroll.tag ;
  assign _132_ = ~ (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:50.1-58.8" *) \memtroll.tag ;
  assign _134_ = ~ (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:50.1-58.8" *) \memtroll.tag ;
  assign _136_ = cur_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:279.2-286.9" *) 4'hd;
  assign _138_ = cur_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:279.2-286.9" *) 4'hd;
  assign _140_ = cur_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:279.2-286.9" *) 4'hd;
  assign _141_ = _142_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) _057_ : exitcond;
  assign _142_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'hb;
  assign _143_ = _144_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) exitcond : _141_;
  assign _145_ = _146_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) indvar : indvar_next;
  assign _146_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'ha;
  assign _147_ = _148_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) indvar_next : _145_;
  assign _149_ = _150_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) scevgep : s_07;
  assign _150_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'hc;
  assign _151_ = _152_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) s_07 : _149_;
  assign _153_ = _154_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) _020_ : scevgep;
  assign _154_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'hb;
  assign _155_ = _156_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) scevgep : _153_;
  function [31:0] _261_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _261_ = b[31:0];
      2'b1?:
        _261_ = b[63:32];
      default:
        _261_ = a;
    endcase
  endfunction
  assign _157_ = _261_(var0, { _019_, 32'h00000000 }, { _159_, _158_ });
  assign _158_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h2;
  assign _159_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h1;
  assign _160_ = _161_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) var0 : _157_;
  assign _162_ = _163_ ? (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) _166_ : var2;
  assign _163_ = cur_state == (* src = "../vtr/verilog/ch_intrinsics.v:0.0-0.0|../vtr/verilog/ch_intrinsics.v:148.1-274.8" *) 4'h6;
  assign _164_ = _072_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/ch_intrinsics.v:145.5-145.10|../vtr/verilog/ch_intrinsics.v:145.1-274.8" *) var2 : _162_;
  assign _166_ = | (* src = "../vtr/verilog/ch_intrinsics.v:199.11-199.23" *) n[31:4];
  assign \memtroll.tag  = _068_;
  assign \memtroll.clk  = clk;
  assign \memtroll.memory_controller_address  = memory_controller_address;
  assign \memtroll.memory_controller_write_enable  = memory_controller_write_enable;
  assign \memtroll.memory_controller_in  = memory_controller_in;
  assign memory_controller_out = \memtroll.memory_controller_out ;
  assign _059_ = _068_;
  assign _058_ = _063_;
  assign _061_ = _065_;
  assign _062_ = _066_;
  assign _060_ = _064_;
  assign _006_ = _017_;
  assign _007_ = _018_;
  assign _005_ = _016_;
  assign _063_ = _127_;
  assign _065_ = _129_;
  assign _066_ = _131_;
  assign _064_ = _133_;
  assign _017_ = _135_;
  assign _018_ = _137_;
  assign _016_ = _139_;
  assign _144_ = reset;
  assign _001_ = _143_;
  assign _148_ = reset;
  assign _004_ = _147_;
  assign _152_ = reset;
  assign _009_ = _151_;
  assign _156_ = reset;
  assign _010_ = _155_;
  assign _161_ = reset;
  assign _013_ = _160_;
  assign _072_ = reset;
  assign _015_ = _164_;
  assign _076_ = reset;
  assign _011_ = _075_;
  assign _080_ = reset;
  assign _012_ = _079_;
  assign _084_ = reset;
  assign _014_ = _083_;
  assign _086_ = exitcond;
  assign _091_ = reset;
  assign _003_ = _090_;
  assign _095_ = exitcond;
  assign _103_ = _167_;
  assign _109_ = _165_;
  assign _114_ = _056_;
  assign _117_ = reset;
  assign _000_ = _116_;
  assign _122_ = reset;
  assign _002_ = _121_;
  assign _126_ = reset;
  assign _008_ = _125_;
  assign _135_ = c;
  assign _133_ = memory_controller_address[4:0];
  assign _137_ = 1'h1;
  assign _131_ = memory_controller_write_enable;
  assign _139_ = s_07;
  assign _129_ = memory_controller_in[7:0];
  assign _127_ = { 24'h000000, \memtroll.str_out  };
  assign _056_ = start;
  assign _165_ = var1;
  assign _167_ = var2;
  assign _035_ = 1'h1;
  assign _049_ = _021_;
  assign _036_ = _021_;
  assign _022_ = _130_;
  assign _037_ = 1'h1;
  assign _050_ = _023_;
  assign _038_ = _023_;
  assign _024_ = _132_;
  assign _039_ = 1'h1;
  assign _051_ = _025_;
  assign _040_ = _025_;
  assign _026_ = _134_;
  assign _041_ = 1'h1;
  assign _052_ = _027_;
  assign _042_ = _027_;
  assign _028_ = _128_;
  assign _043_ = 1'h1;
  assign _053_ = _029_;
  assign _044_ = _029_;
  assign _030_ = _140_;
  assign _045_ = 1'h1;
  assign _054_ = _031_;
  assign _046_ = _031_;
  assign _032_ = _138_;
  assign _047_ = 1'h1;
  assign _055_ = _033_;
  assign _048_ = _033_;
  assign _034_ = _136_;
  assign _021_ = _068_;
  assign _023_ = _068_;
  assign _025_ = _068_;
  assign _027_ = \memtroll.prevTag ;
endmodule
