[11/27 09:36:50      0s] 
[11/27 09:36:50      0s] Cadence Innovus(TM) Implementation System.
[11/27 09:36:50      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/27 09:36:50      0s] 
[11/27 09:36:50      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/27 09:36:50      0s] Options:	
[11/27 09:36:50      0s] Date:		Wed Nov 27 09:36:50 2024
[11/27 09:36:50      0s] Host:		cad12 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[11/27 09:36:50      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[11/27 09:36:50      0s] 
[11/27 09:36:50      0s] License:
[11/27 09:36:50      0s] 		[09:36:50.375225] Configured Lic search path (21.01-s002): 5280@172.25.21.210

[11/27 09:36:50      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/27 09:36:50      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/27 09:37:26      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/27 09:37:40      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/27 09:37:40      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/27 09:37:40      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/27 09:37:40      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/27 09:37:40      8s] @(#)CDS: CPE v21.15-s076
[11/27 09:37:40      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/27 09:37:40      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/27 09:37:40      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/27 09:37:40      8s] @(#)CDS: RCDB 11.15.0
[11/27 09:37:40      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/27 09:37:40      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/27 09:37:40      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7801_cad12_student_b7KadI.

[11/27 09:37:40      8s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[11/27 09:37:48      9s] 
[11/27 09:37:48      9s] **INFO:  MMMC transition support version v31-84 
[11/27 09:37:48      9s] 
[11/27 09:37:48      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/27 09:37:48      9s] <CMD> suppressMessage ENCEXT-2799
[11/27 09:37:49      9s] <CMD> getVersion
[11/27 09:37:51      9s] [INFO] Loading PVS 22.20 fill procedures
[11/27 09:37:53     10s] <CMD> win
[11/27 10:09:30    137s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/27 10:09:30    137s] <CMD> set conf_qxconf_file NULL
[11/27 10:09:30    137s] <CMD> set conf_qxlib_file NULL
[11/27 10:09:30    137s] <CMD> set dbgDualViewAwareXTree 1
[11/27 10:09:30    137s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/27 10:09:30    137s] <CMD> set defHierChar /
[11/27 10:09:30    137s] <CMD> set distributed_client_message_echo 1
[11/27 10:09:30    137s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/27 10:09:30    137s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/27 10:09:30    137s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/27 10:09:30    137s] <CMD> set init_design_settop 0
[11/27 10:09:30    137s] <CMD> set init_gnd_net VSS
[11/27 10:09:30    137s] <CMD> set init_lef_file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef
[11/27 10:09:30    137s] <CMD> set init_mmmc_file Default.view
[11/27 10:09:30    137s] <CMD> set init_pwr_net VDD
[11/27 10:09:30    137s] <CMD> set init_verilog controller_netlist.v
[11/27 10:09:30    137s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 10:09:30    137s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 10:09:30    137s] <CMD> set latch_time_borrow_mode max_borrow
[11/27 10:09:30    137s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/27 10:09:30    137s] <CMD> set pegDefaultResScaleFactor 1
[11/27 10:09:30    137s] <CMD> set pegDetailResScaleFactor 1
[11/27 10:09:30    137s] <CMD> set pegEnableDualViewForTQuantus 1
[11/27 10:09:30    137s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 10:09:30    137s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 10:09:30    137s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/27 10:09:30    137s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/27 10:09:30    137s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/27 10:09:30    137s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 10:09:30    137s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 10:09:30    137s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/27 10:09:30    137s] <CMD> set defStreamOutCheckUncolored false
[11/27 10:09:30    137s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/27 10:09:30    137s] <CMD> set lefdefInputCheckColoredShape 0
[11/27 10:09:30    137s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/27 10:10:04    140s] <CMD> set init_mmmc_file Default_mod.view
[11/27 10:10:04    140s] <CMD> init_design
[11/27 10:10:04    140s] #% Begin Load MMMC data ... (date=11/27 10:10:04, mem=1077.2M)
[11/27 10:10:04    140s] #% End Load MMMC data ... (date=11/27 10:10:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1077.8M, current mem=1077.8M)
[11/27 10:10:04    140s] 
[11/27 10:10:04    140s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[11/27 10:10:04    140s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/27 10:10:04    140s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/27 10:10:04    140s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/27 10:10:04    140s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/27 10:10:04    140s] Set DBUPerIGU to M2 pitch 580.
[11/27 10:10:04    140s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 10:10:04    140s] Type 'man IMPLF-200' for more detail.
[11/27 10:10:04    140s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/27 10:10:04    140s] Loading view definition file from Default_mod.view
[11/27 10:10:04    140s] Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[11/27 10:10:05    141s] Read 479 cells in library 'slow' 
[11/27 10:10:05    141s] Reading Fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[11/27 10:10:05    141s] Read 479 cells in library 'fast' 
[11/27 10:10:05    141s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1156.0M, current mem=1099.5M)
[11/27 10:10:05    141s] *** End library_loading (cpu=0.01min, real=0.02min, mem=32.0M, fe_cpu=2.36min, fe_real=33.25min, fe_mem=1060.1M) ***
[11/27 10:10:05    141s] #% Begin Load netlist data ... (date=11/27 10:10:05, mem=1098.5M)
[11/27 10:10:05    141s] *** Begin netlist parsing (mem=1060.1M) ***
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/27 10:10:05    141s] Type 'man IMPVL-159' for more detail.
[11/27 10:10:05    141s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/27 10:10:05    141s] To increase the message display limit, refer to the product command reference manual.
[11/27 10:10:05    141s] Created 479 new cells from 2 timing libraries.
[11/27 10:10:05    141s] Reading netlist ...
[11/27 10:10:05    141s] Backslashed names will retain backslash and a trailing blank character.
[11/27 10:10:05    141s] Reading verilog netlist 'controller_netlist.v'
[11/27 10:10:05    141s] **WARN: (IMPVL-346):	Module 'memory' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/27 10:10:05    141s] Type 'man IMPVL-346' for more detail.
[11/27 10:10:05    141s] Undeclared bus CA in module memory ... created as [3:0].
[11/27 10:10:05    141s] Undeclared bus datain in module memory ... created as [7:0].
[11/27 10:10:05    141s] Undeclared bus dataout in module memory ... created as [7:0].
[11/27 10:10:05    141s] 
[11/27 10:10:05    141s] *** Memory Usage v#1 (Current mem = 1060.141M, initial mem = 483.863M) ***
[11/27 10:10:05    141s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1060.1M) ***
[11/27 10:10:05    141s] #% End Load netlist data ... (date=11/27 10:10:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1112.2M, current mem=1112.2M)
[11/27 10:10:05    141s] Top level cell is controller1.
[11/27 10:10:05    141s] Hooked 958 DB cells to tlib cells.
[11/27 10:10:05    141s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.9M, current mem=1122.9M)
[11/27 10:10:05    141s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'memory' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/27 10:10:05    141s] Type 'man IMPDB-2504' for more detail.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[7]' of cell 'memory' as output for net 'dataout[7]' in module 'controller1'.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[6]' of cell 'memory' as output for net 'dataout[6]' in module 'controller1'.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[5]' of cell 'memory' as output for net 'dataout[5]' in module 'controller1'.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[4]' of cell 'memory' as output for net 'dataout[4]' in module 'controller1'.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[3]' of cell 'memory' as output for net 'dataout[3]' in module 'controller1'.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[2]' of cell 'memory' as output for net 'dataout[2]' in module 'controller1'.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[1]' of cell 'memory' as output for net 'dataout[1]' in module 'controller1'.
[11/27 10:10:05    141s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[0]' of cell 'memory' as output for net 'dataout[0]' in module 'controller1'.
[11/27 10:10:05    141s] 1 empty module found.
[11/27 10:10:05    141s] Starting recursive module instantiation check.
[11/27 10:10:05    141s] No recursion found.
[11/27 10:10:05    141s] Term dir updated for 0 vinsts of 1 cells.
[11/27 10:10:05    141s] Building hierarchical netlist for Cell controller1 ...
[11/27 10:10:05    141s] *** Netlist is unique.
[11/27 10:10:05    141s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[11/27 10:10:05    141s] ** info: there are 968 modules.
[11/27 10:10:05    141s] ** info: there are 136 stdCell insts.
[11/27 10:10:05    141s] 
[11/27 10:10:05    141s] *** Memory Usage v#1 (Current mem = 1115.555M, initial mem = 483.863M) ***
[11/27 10:10:05    141s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 10:10:05    141s] Type 'man IMPFP-3961' for more detail.
[11/27 10:10:05    141s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 10:10:05    141s] Type 'man IMPFP-3961' for more detail.
[11/27 10:10:05    141s] Horizontal Layer M1 offset = 290 (derived)
[11/27 10:10:05    141s] Vertical Layer M2 offset = 290 (derived)
[11/27 10:10:05    141s] Start create_tracks
[11/27 10:10:05    141s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/27 10:10:05    141s] Extraction setup Started 
[11/27 10:10:05    141s] 
[11/27 10:10:05    141s] Trim Metal Layers:
[11/27 10:10:05    141s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/27 10:10:05    141s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/27 10:10:05    141s] Type 'man IMPEXT-6202' for more detail.
[11/27 10:10:05    141s] Reading Capacitance Table File ../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[11/27 10:10:05    141s] Cap table was created using Encounter 05.20-s112_1.
[11/27 10:10:05    141s] Process name: gpdk090_9l.
[11/27 10:10:05    141s] Importing multi-corner RC tables ... 
[11/27 10:10:05    141s] Summary of Active RC-Corners : 
[11/27 10:10:05    141s]  
[11/27 10:10:05    141s]  Analysis View: WC
[11/27 10:10:05    141s]     RC-Corner Name        : RC
[11/27 10:10:05    141s]     RC-Corner Index       : 0
[11/27 10:10:05    141s]     RC-Corner Temperature : 25 Celsius
[11/27 10:10:05    141s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[11/27 10:10:05    141s]     RC-Corner PreRoute Res Factor         : 1
[11/27 10:10:05    141s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 10:10:05    141s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 10:10:05    141s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 10:10:05    141s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 10:10:05    141s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/27 10:10:05    141s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/27 10:10:05    141s]  
[11/27 10:10:05    141s]  Analysis View: BC
[11/27 10:10:05    141s]     RC-Corner Name        : RC
[11/27 10:10:05    141s]     RC-Corner Index       : 0
[11/27 10:10:05    141s]     RC-Corner Temperature : 25 Celsius
[11/27 10:10:05    141s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[11/27 10:10:05    141s]     RC-Corner PreRoute Res Factor         : 1
[11/27 10:10:05    141s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 10:10:05    141s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 10:10:05    141s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 10:10:05    141s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 10:10:05    141s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 10:10:05    141s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/27 10:10:05    141s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/27 10:10:05    141s] 
[11/27 10:10:05    141s] Trim Metal Layers:
[11/27 10:10:05    141s] LayerId::1 widthSet size::4
[11/27 10:10:05    141s] LayerId::2 widthSet size::4
[11/27 10:10:05    141s] LayerId::3 widthSet size::4
[11/27 10:10:05    141s] LayerId::4 widthSet size::4
[11/27 10:10:05    141s] LayerId::5 widthSet size::4
[11/27 10:10:05    141s] LayerId::6 widthSet size::4
[11/27 10:10:05    141s] LayerId::7 widthSet size::4
[11/27 10:10:05    141s] LayerId::8 widthSet size::4
[11/27 10:10:05    141s] LayerId::9 widthSet size::3
[11/27 10:10:05    141s] Updating RC grid for preRoute extraction ...
[11/27 10:10:05    141s] eee: pegSigSF::1.070000
[11/27 10:10:05    141s] Initializing multi-corner capacitance tables ... 
[11/27 10:10:05    141s] Initializing multi-corner resistance tables ...
[11/27 10:10:05    141s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:10:05    141s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:10:05    141s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/27 10:10:05    141s] *Info: initialize multi-corner CTS.
[11/27 10:10:05    141s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.5M, current mem=1154.0M)
[11/27 10:10:05    141s] Reading timing constraints file 'constraints_top.sdc' ...
[11/27 10:10:05    141s] Current (total cpu=0:02:22, real=0:33:15, peak res=1410.8M, current mem=1410.8M)
[11/27 10:10:06    141s] INFO (CTE): Constraints read successfully.
[11/27 10:10:06    141s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1429.2M, current mem=1429.2M)
[11/27 10:10:06    141s] Current (total cpu=0:02:22, real=0:33:16, peak res=1429.2M, current mem=1429.2M)
[11/27 10:10:06    141s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/27 10:10:06    141s] Summary for sequential cells identification: 
[11/27 10:10:06    141s]   Identified SBFF number: 112
[11/27 10:10:06    141s]   Identified MBFF number: 0
[11/27 10:10:06    141s]   Identified SB Latch number: 0
[11/27 10:10:06    141s]   Identified MB Latch number: 0
[11/27 10:10:06    141s]   Not identified SBFF number: 8
[11/27 10:10:06    141s]   Not identified MBFF number: 0
[11/27 10:10:06    141s]   Not identified SB Latch number: 0
[11/27 10:10:06    141s]   Not identified MB Latch number: 0
[11/27 10:10:06    141s]   Number of sequential cells which are not FFs: 32
[11/27 10:10:06    141s] Total number of combinational cells: 317
[11/27 10:10:06    141s] Total number of sequential cells: 152
[11/27 10:10:06    141s] Total number of tristate cells: 10
[11/27 10:10:06    141s] Total number of level shifter cells: 0
[11/27 10:10:06    141s] Total number of power gating cells: 0
[11/27 10:10:06    141s] Total number of isolation cells: 0
[11/27 10:10:06    141s] Total number of power switch cells: 0
[11/27 10:10:06    141s] Total number of pulse generator cells: 0
[11/27 10:10:06    141s] Total number of always on buffers: 0
[11/27 10:10:06    141s] Total number of retention cells: 0
[11/27 10:10:06    141s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/27 10:10:06    141s] Total number of usable buffers: 16
[11/27 10:10:06    141s] List of unusable buffers:
[11/27 10:10:06    141s] Total number of unusable buffers: 0
[11/27 10:10:06    141s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/27 10:10:06    141s] Total number of usable inverters: 19
[11/27 10:10:06    141s] List of unusable inverters:
[11/27 10:10:06    141s] Total number of unusable inverters: 0
[11/27 10:10:06    141s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/27 10:10:06    141s] Total number of identified usable delay cells: 8
[11/27 10:10:06    141s] List of identified unusable delay cells:
[11/27 10:10:06    141s] Total number of identified unusable delay cells: 0
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Deleting Cell Server Begin ...
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Deleting Cell Server End ...
[11/27 10:10:06    141s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.4M, current mem=1451.4M)
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 10:10:06    141s] Summary for sequential cells identification: 
[11/27 10:10:06    141s]   Identified SBFF number: 112
[11/27 10:10:06    141s]   Identified MBFF number: 0
[11/27 10:10:06    141s]   Identified SB Latch number: 0
[11/27 10:10:06    141s]   Identified MB Latch number: 0
[11/27 10:10:06    141s]   Not identified SBFF number: 8
[11/27 10:10:06    141s]   Not identified MBFF number: 0
[11/27 10:10:06    141s]   Not identified SB Latch number: 0
[11/27 10:10:06    141s]   Not identified MB Latch number: 0
[11/27 10:10:06    141s]   Number of sequential cells which are not FFs: 32
[11/27 10:10:06    141s]  Visiting view : WC
[11/27 10:10:06    141s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/27 10:10:06    141s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/27 10:10:06    141s]  Visiting view : BC
[11/27 10:10:06    141s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/27 10:10:06    141s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/27 10:10:06    141s] TLC MultiMap info (StdDelay):
[11/27 10:10:06    141s]   : Min + Fast + 1 + no RcCorner := 11ps
[11/27 10:10:06    141s]   : Min + Fast + 1 + RC := 12.1ps
[11/27 10:10:06    141s]   : Max + slow + 1 + no RcCorner := 33ps
[11/27 10:10:06    141s]   : Max + slow + 1 + RC := 36ps
[11/27 10:10:06    141s]  Setting StdDelay to: 36ps
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Deleting Cell Server Begin ...
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] TimeStamp Deleting Cell Server End ...
[11/27 10:10:06    141s] 
[11/27 10:10:06    141s] *** Summary of all messages that are not suppressed in this session:
[11/27 10:10:06    141s] Severity  ID               Count  Summary                                  
[11/27 10:10:06    141s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/27 10:10:06    141s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[11/27 10:10:06    141s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/27 10:10:06    141s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/27 10:10:06    141s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[11/27 10:10:06    141s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[11/27 10:10:06    141s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[11/27 10:10:06    141s] *** Message Summary: 966 warning(s), 0 error(s)
[11/27 10:10:06    141s] 
[11/27 10:10:19    142s] <CMD> getIoFlowFlag
[11/27 10:10:41    144s] <CMD> setIoFlowFlag 0
[11/27 10:10:41    144s] <CMD> floorPlan -site gsclib090site -r 1 0.8 6 6 6 6
[11/27 10:10:41    144s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 10:10:41    144s] Type 'man IMPFP-3961' for more detail.
[11/27 10:10:41    144s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 10:10:41    144s] Type 'man IMPFP-3961' for more detail.
[11/27 10:10:41    144s] Horizontal Layer M1 offset = 290 (derived)
[11/27 10:10:41    144s] Vertical Layer M2 offset = 290 (derived)
[11/27 10:10:41    144s] Start create_tracks
[11/27 10:10:41    144s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/27 10:10:41    144s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/27 10:10:41    144s] <CMD> uiSetTool select
[11/27 10:10:41    144s] <CMD> getIoFlowFlag
[11/27 10:10:41    144s] <CMD> fit
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingLayers {}
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingLayers {}
[11/27 10:11:00    146s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeRingLayers {}
[11/27 10:11:00    146s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 10:11:00    146s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 10:11:13    147s] 
[11/27 10:11:13    147s] viaInitial starts at Wed Nov 27 10:11:13 2024
viaInitial ends at Wed Nov 27 10:11:13 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/27 10:11:17    147s] The ring targets are set to core/block ring wires.
[11/27 10:11:17    147s] addRing command will consider rows while creating rings.
[11/27 10:11:17    147s] addRing command will disallow rings to go over rows.
[11/27 10:11:17    147s] addRing command will ignore shorts while creating rings.
[11/27 10:11:17    147s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/27 10:11:17    147s] 
[11/27 10:11:17    147s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1673.6M)
[11/27 10:11:17    147s] Ring generation is complete.
[11/27 10:11:17    147s] vias are now being generated.
[11/27 10:11:17    147s] addRing created 8 wires.
[11/27 10:11:17    147s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/27 10:11:17    147s] +--------+----------------+----------------+
[11/27 10:11:17    147s] |  Layer |     Created    |     Deleted    |
[11/27 10:11:17    147s] +--------+----------------+----------------+
[11/27 10:11:17    147s] | Metal8 |        4       |       NA       |
[11/27 10:11:17    147s] |  Via8  |        8       |        0       |
[11/27 10:11:17    147s] | Metal9 |        4       |       NA       |
[11/27 10:11:17    147s] +--------+----------------+----------------+
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingLayers {}
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingLayers {}
[11/27 10:11:21    147s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeRingLayers {}
[11/27 10:11:21    147s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 10:11:21    147s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 10:12:00    150s] <CMD> setAddStripeMode -reset
[11/27 10:12:10    151s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/27 10:12:10    151s] addStripe will allow jog to connect padcore ring and block ring.
[11/27 10:12:10    151s] 
[11/27 10:12:10    151s] Stripes will stop at the boundary of the specified area.
[11/27 10:12:10    151s] When breaking rings, the power planner will consider the existence of blocks.
[11/27 10:12:10    151s] Stripes will not extend to closest target.
[11/27 10:12:10    151s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/27 10:12:10    151s] Stripes will not be created over regions without power planning wires.
[11/27 10:12:10    151s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/27 10:12:10    151s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/27 10:12:10    151s] Offset for stripe breaking is set to 0.
[11/27 10:12:10    151s] <CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction horizontal -width 1.8 -spacing 1.8 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/27 10:12:10    151s] 
[11/27 10:12:10    151s] Initialize fgc environment(mem: 1677.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:10    151s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:10    151s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:10    151s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:10    151s] Starting stripe generation ...
[11/27 10:12:10    151s] Non-Default Mode Option Settings :
[11/27 10:12:10    151s]   NONE
[11/27 10:12:10    151s] Stripe generation is complete.
[11/27 10:12:10    151s] vias are now being generated.
[11/27 10:12:10    151s] addStripe created 7 wires.
[11/27 10:12:10    151s] ViaGen created 98 vias, deleted 0 via to avoid violation.
[11/27 10:12:10    151s] +--------+----------------+----------------+
[11/27 10:12:10    151s] |  Layer |     Created    |     Deleted    |
[11/27 10:12:10    151s] +--------+----------------+----------------+
[11/27 10:12:10    151s] | Metal1 |        7       |       NA       |
[11/27 10:12:10    151s] |  Via1  |       14       |        0       |
[11/27 10:12:10    151s] |  Via2  |       14       |        0       |
[11/27 10:12:10    151s] |  Via3  |       14       |        0       |
[11/27 10:12:10    151s] |  Via4  |       14       |        0       |
[11/27 10:12:10    151s] |  Via5  |       14       |        0       |
[11/27 10:12:10    151s] |  Via6  |       14       |        0       |
[11/27 10:12:10    151s] |  Via7  |       14       |        0       |
[11/27 10:12:10    151s] +--------+----------------+----------------+
[11/27 10:12:16    152s] <CMD> undo
[11/27 10:12:31    153s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/27 10:12:31    153s] addStripe will allow jog to connect padcore ring and block ring.
[11/27 10:12:31    153s] 
[11/27 10:12:31    153s] Stripes will stop at the boundary of the specified area.
[11/27 10:12:31    153s] When breaking rings, the power planner will consider the existence of blocks.
[11/27 10:12:31    153s] Stripes will not extend to closest target.
[11/27 10:12:31    153s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/27 10:12:31    153s] Stripes will not be created over regions without power planning wires.
[11/27 10:12:31    153s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/27 10:12:31    153s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/27 10:12:31    153s] Offset for stripe breaking is set to 0.
[11/27 10:12:31    153s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -set_to_set_distance 10 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/27 10:12:31    153s] 
[11/27 10:12:31    153s] Initialize fgc environment(mem: 1677.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:31    153s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:31    153s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:31    153s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:31    153s] Starting stripe generation ...
[11/27 10:12:31    153s] Non-Default Mode Option Settings :
[11/27 10:12:31    153s]   NONE
[11/27 10:12:31    153s] Stripe generation is complete.
[11/27 10:12:31    153s] vias are now being generated.
[11/27 10:12:31    153s] addStripe created 7 wires.
[11/27 10:12:31    153s] ViaGen created 14 vias, deleted 0 via to avoid violation.
[11/27 10:12:31    153s] +--------+----------------+----------------+
[11/27 10:12:31    153s] |  Layer |     Created    |     Deleted    |
[11/27 10:12:31    153s] +--------+----------------+----------------+
[11/27 10:12:31    153s] |  Via8  |       14       |        0       |
[11/27 10:12:31    153s] | Metal9 |        7       |       NA       |
[11/27 10:12:31    153s] +--------+----------------+----------------+
[11/27 10:12:41    153s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/27 10:12:41    153s] addStripe will allow jog to connect padcore ring and block ring.
[11/27 10:12:41    153s] 
[11/27 10:12:41    153s] Stripes will stop at the boundary of the specified area.
[11/27 10:12:41    153s] When breaking rings, the power planner will consider the existence of blocks.
[11/27 10:12:41    153s] Stripes will not extend to closest target.
[11/27 10:12:41    153s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/27 10:12:41    153s] Stripes will not be created over regions without power planning wires.
[11/27 10:12:41    153s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/27 10:12:41    153s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/27 10:12:41    153s] Offset for stripe breaking is set to 0.
[11/27 10:12:41    153s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/27 10:12:41    153s] 
[11/27 10:12:41    153s] Initialize fgc environment(mem: 1677.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:41    153s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:41    153s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:41    153s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.0M)
[11/27 10:12:41    153s] Starting stripe generation ...
[11/27 10:12:41    153s] Non-Default Mode Option Settings :
[11/27 10:12:41    153s]   NONE
[11/27 10:12:41    153s] Stripe generation is complete.
[11/27 10:12:41    153s] vias are now being generated.
[11/27 10:12:41    153s] addStripe created 8 wires.
[11/27 10:12:41    153s] ViaGen created 44 vias, deleted 0 via to avoid violation.
[11/27 10:12:41    153s] +--------+----------------+----------------+
[11/27 10:12:41    153s] |  Layer |     Created    |     Deleted    |
[11/27 10:12:41    153s] +--------+----------------+----------------+
[11/27 10:12:41    153s] | Metal8 |        8       |       NA       |
[11/27 10:12:41    153s] |  Via8  |       44       |        0       |
[11/27 10:12:41    153s] +--------+----------------+----------------+
[11/27 10:13:41    158s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/27 10:13:41    158s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[11/27 10:13:41    158s] *** Begin SPECIAL ROUTE on Wed Nov 27 10:13:41 2024 ***
[11/27 10:13:41    158s] SPECIAL ROUTE ran on directory: /home/student/Downloads/HOPE_finalMBIST
[11/27 10:13:41    158s] SPECIAL ROUTE ran on machine: cad12 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[11/27 10:13:41    158s] 
[11/27 10:13:41    158s] Begin option processing ...
[11/27 10:13:41    158s] srouteConnectPowerBump set to false
[11/27 10:13:41    158s] routeSelectNet set to "VDD VSS"
[11/27 10:13:41    158s] routeSpecial set to true
[11/27 10:13:41    158s] srouteBlockPin set to "useLef"
[11/27 10:13:41    158s] srouteBottomLayerLimit set to 1
[11/27 10:13:41    158s] srouteBottomTargetLayerLimit set to 1
[11/27 10:13:41    158s] srouteConnectConverterPin set to false
[11/27 10:13:41    158s] srouteCrossoverViaBottomLayer set to 1
[11/27 10:13:41    158s] srouteCrossoverViaTopLayer set to 9
[11/27 10:13:41    158s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/27 10:13:41    158s] srouteFollowCorePinEnd set to 3
[11/27 10:13:41    158s] srouteJogControl set to "preferWithChanges differentLayer"
[11/27 10:13:41    158s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/27 10:13:41    158s] sroutePadPinAllPorts set to true
[11/27 10:13:41    158s] sroutePreserveExistingRoutes set to true
[11/27 10:13:41    158s] srouteRoutePowerBarPortOnBothDir set to true
[11/27 10:13:41    158s] srouteStopBlockPin set to "nearestTarget"
[11/27 10:13:41    158s] srouteTopLayerLimit set to 9
[11/27 10:13:41    158s] srouteTopTargetLayerLimit set to 9
[11/27 10:13:41    158s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3175.00 megs.
[11/27 10:13:41    158s] 
[11/27 10:13:41    158s] Reading DB technology information...
[11/27 10:13:41    158s] Finished reading DB technology information.
[11/27 10:13:41    158s] Reading floorplan and netlist information...
[11/27 10:13:41    158s] Finished reading floorplan and netlist information.
[11/27 10:13:41    158s] Read in 19 layers, 9 routing layers, 1 overlap layer
[11/27 10:13:41    158s] Read in 2 nondefault rules, 0 used
[11/27 10:13:41    158s] Read in 487 macros, 43 used
[11/27 10:13:41    158s] Read in 42 components
[11/27 10:13:41    158s]   42 core components: 42 unplaced, 0 placed, 0 fixed
[11/27 10:13:41    158s] Read in 11 logical pins
[11/27 10:13:41    158s] Read in 11 nets
[11/27 10:13:41    158s] Read in 2 special nets, 2 routed
[11/27 10:13:41    158s] 2 nets selected.
[11/27 10:13:41    158s] 
[11/27 10:13:41    158s] Begin power routing ...
[11/27 10:13:41    158s] #create default rule from bind_ndr_rule rule=0x7fa4edf641c0 0x7fa4c408eff0
[11/27 10:13:41    158s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/27 10:13:41    158s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[11/27 10:13:41    158s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/27 10:13:41    158s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/27 10:13:41    158s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/27 10:13:41    158s] Type 'man IMPSR-1256' for more detail.
[11/27 10:13:41    158s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/27 10:13:41    158s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[11/27 10:13:41    158s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/27 10:13:41    158s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/27 10:13:41    158s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/27 10:13:41    158s] Type 'man IMPSR-1256' for more detail.
[11/27 10:13:41    158s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] CPU time for VDD FollowPin 0 seconds
[11/27 10:13:41    158s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/27 10:13:41    158s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/27 10:13:41    158s] CPU time for VSS FollowPin 0 seconds
[11/27 10:13:41    158s]   Number of IO ports routed: 0
[11/27 10:13:41    158s]   Number of Block ports routed: 0
[11/27 10:13:41    158s]   Number of Stripe ports routed: 0
[11/27 10:13:41    158s]   Number of Core ports routed: 28
[11/27 10:13:41    158s]   Number of Pad ports routed: 0
[11/27 10:13:41    158s]   Number of Power Bump ports routed: 0
[11/27 10:13:41    158s]   Number of Followpin connections: 14
[11/27 10:13:41    158s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3207.00 megs.
[11/27 10:13:41    158s] 
[11/27 10:13:41    158s] 
[11/27 10:13:41    158s] 
[11/27 10:13:41    158s]  Begin updating DB with routing results ...
[11/27 10:13:41    158s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/27 10:13:41    158s] Pin and blockage extraction finished
[11/27 10:13:41    158s] 
[11/27 10:13:41    158s] sroute created 42 wires.
[11/27 10:13:41    158s] ViaGen created 196 vias, deleted 0 via to avoid violation.
[11/27 10:13:41    158s] +--------+----------------+----------------+
[11/27 10:13:41    158s] |  Layer |     Created    |     Deleted    |
[11/27 10:13:41    158s] +--------+----------------+----------------+
[11/27 10:13:41    158s] | Metal1 |       42       |       NA       |
[11/27 10:13:41    158s] |  Via1  |       28       |        0       |
[11/27 10:13:41    158s] |  Via2  |       28       |        0       |
[11/27 10:13:41    158s] |  Via3  |       28       |        0       |
[11/27 10:13:41    158s] |  Via4  |       28       |        0       |
[11/27 10:13:41    158s] |  Via5  |       28       |        0       |
[11/27 10:13:41    158s] |  Via6  |       28       |        0       |
[11/27 10:13:41    158s] |  Via7  |       28       |        0       |
[11/27 10:13:41    158s] +--------+----------------+----------------+
[11/27 10:14:21    161s] <CMD> addEndCap -preCap FILL4 -postCap FILL4 -prefix ENDCAP
[11/27 10:14:21    161s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[11/27 10:14:21    161s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/27 10:14:21    161s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/27 10:14:21    161s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[11/27 10:14:21    161s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/27 10:14:21    161s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/27 10:14:21    161s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[11/27 10:14:21    161s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[11/27 10:14:21    161s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[11/27 10:14:21    161s] # Resetting pin-track-align track data.
[11/27 10:14:21    161s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1707.1M, EPOCH TIME: 1732682661.698266
[11/27 10:14:21    161s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1707.1M, EPOCH TIME: 1732682661.698323
[11/27 10:14:21    161s] Processing tracks to init pin-track alignment.
[11/27 10:14:21    161s] z: 2, totalTracks: 1
[11/27 10:14:21    161s] z: 4, totalTracks: 1
[11/27 10:14:21    161s] z: 6, totalTracks: 1
[11/27 10:14:21    161s] z: 8, totalTracks: 1
[11/27 10:14:21    161s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:14:21    161s] All LLGs are deleted
[11/27 10:14:21    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:21    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:21    161s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1707.1M, EPOCH TIME: 1732682661.734786
[11/27 10:14:21    161s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1707.1M, EPOCH TIME: 1732682661.734968
[11/27 10:14:21    161s] # Building controller1 llgBox search-tree.
[11/27 10:14:21    161s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1707.1M, EPOCH TIME: 1732682661.735004
[11/27 10:14:21    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:21    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:21    161s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1707.1M, EPOCH TIME: 1732682661.735092
[11/27 10:14:21    161s] Max number of tech site patterns supported in site array is 256.
[11/27 10:14:21    161s] Core basic site is gsclib090site
[11/27 10:14:21    161s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1707.1M, EPOCH TIME: 1732682661.740276
[11/27 10:14:21    161s] After signature check, allow fast init is false, keep pre-filter is false.
[11/27 10:14:21    161s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/27 10:14:21    161s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1707.1M, EPOCH TIME: 1732682661.740355
[11/27 10:14:21    161s] Use non-trimmed site array because memory saving is not enough.
[11/27 10:14:21    161s] SiteArray: non-trimmed site array dimensions = 13 x 132
[11/27 10:14:21    161s] SiteArray: use 20,480 bytes
[11/27 10:14:21    161s] SiteArray: current memory after site array memory allocation 1707.1M
[11/27 10:14:21    161s] SiteArray: FP blocked sites are writable
[11/27 10:14:21    161s] Estimated cell power/ground rail width = 0.408 um
[11/27 10:14:21    161s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:14:21    161s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1707.1M, EPOCH TIME: 1732682661.740715
[11/27 10:14:21    161s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1707.1M, EPOCH TIME: 1732682661.740774
[11/27 10:14:21    161s] SiteArray: number of non floorplan blocked sites for llg default is 1716
[11/27 10:14:21    161s] Atter site array init, number of instance map data is 0.
[11/27 10:14:21    161s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1707.1M, EPOCH TIME: 1732682661.741259
[11/27 10:14:21    161s] 
[11/27 10:14:21    161s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:14:21    161s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1707.1M, EPOCH TIME: 1732682661.741349
[11/27 10:14:21    161s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1707.1M, EPOCH TIME: 1732682661.741363
[11/27 10:14:21    161s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1707.1M, EPOCH TIME: 1732682661.741377
[11/27 10:14:21    161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1707.1MB).
[11/27 10:14:21    161s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.043, REAL:0.043, MEM:1707.1M, EPOCH TIME: 1732682661.741415
[11/27 10:14:21    161s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.043, REAL:0.043, MEM:1707.1M, EPOCH TIME: 1732682661.741425
[11/27 10:14:21    161s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1707.1M, EPOCH TIME: 1732682661.741444
[11/27 10:14:21    161s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1707.1M, EPOCH TIME: 1732682661.741459
[11/27 10:14:21    161s] Minimum row-size in sites for endcap insertion = 9.
[11/27 10:14:21    161s] Minimum number of sites for row blockage       = 1.
[11/27 10:14:21    161s] Inserted 13 pre-endcap <FILL4> cells (prefix ENDCAP).
[11/27 10:14:21    161s] Inserted 13 post-endcap <FILL4> cells (prefix ENDCAP).
[11/27 10:14:21    161s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1707.1M, EPOCH TIME: 1732682661.741840
[11/27 10:14:21    161s] For 26 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1707.1M, EPOCH TIME: 1732682661.741879
[11/27 10:14:21    161s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1707.1M, EPOCH TIME: 1732682661.741891
[11/27 10:14:21    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:26).
[11/27 10:14:21    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:21    161s] All LLGs are deleted
[11/27 10:14:21    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:21    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:21    161s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.1M, EPOCH TIME: 1732682661.742246
[11/27 10:14:21    161s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1707.1M, EPOCH TIME: 1732682661.742384
[11/27 10:14:21    161s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1701.1M, EPOCH TIME: 1732682661.743271
[11/27 10:14:32    162s] <CMD> addWellTap -cell FILL4 -cellInterval 35 -prefix WELLTAP
[11/27 10:14:32    162s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1707.9M, EPOCH TIME: 1732682672.465439
[11/27 10:14:32    162s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1707.9M, EPOCH TIME: 1732682672.465530
[11/27 10:14:32    162s] Processing tracks to init pin-track alignment.
[11/27 10:14:32    162s] z: 2, totalTracks: 1
[11/27 10:14:32    162s] z: 4, totalTracks: 1
[11/27 10:14:32    162s] z: 6, totalTracks: 1
[11/27 10:14:32    162s] z: 8, totalTracks: 1
[11/27 10:14:32    162s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:14:32    162s] All LLGs are deleted
[11/27 10:14:32    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:32    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:32    162s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1707.9M, EPOCH TIME: 1732682672.467252
[11/27 10:14:32    162s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1707.9M, EPOCH TIME: 1732682672.467418
[11/27 10:14:32    162s] # Building controller1 llgBox search-tree.
[11/27 10:14:32    162s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1707.9M, EPOCH TIME: 1732682672.467458
[11/27 10:14:32    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:32    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:32    162s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1707.9M, EPOCH TIME: 1732682672.467616
[11/27 10:14:32    162s] Max number of tech site patterns supported in site array is 256.
[11/27 10:14:32    162s] Core basic site is gsclib090site
[11/27 10:14:32    162s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1707.9M, EPOCH TIME: 1732682672.472753
[11/27 10:14:32    162s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:14:32    162s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/27 10:14:32    162s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1707.9M, EPOCH TIME: 1732682672.472818
[11/27 10:14:32    162s] SiteArray: non-trimmed site array dimensions = 13 x 132
[11/27 10:14:32    162s] SiteArray: use 20,480 bytes
[11/27 10:14:32    162s] SiteArray: current memory after site array memory allocation 1707.9M
[11/27 10:14:32    162s] SiteArray: FP blocked sites are writable
[11/27 10:14:32    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:14:32    162s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1707.9M, EPOCH TIME: 1732682672.473038
[11/27 10:14:32    162s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1707.9M, EPOCH TIME: 1732682672.473086
[11/27 10:14:32    162s] SiteArray: number of non floorplan blocked sites for llg default is 1716
[11/27 10:14:32    162s] Atter site array init, number of instance map data is 0.
[11/27 10:14:32    162s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1707.9M, EPOCH TIME: 1732682672.473515
[11/27 10:14:32    162s] 
[11/27 10:14:32    162s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:14:32    162s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1707.9M, EPOCH TIME: 1732682672.473681
[11/27 10:14:32    162s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1707.9M, EPOCH TIME: 1732682672.473694
[11/27 10:14:32    162s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1707.9M, EPOCH TIME: 1732682672.473712
[11/27 10:14:32    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1707.9MB).
[11/27 10:14:32    162s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1707.9M, EPOCH TIME: 1732682672.473740
[11/27 10:14:32    162s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.008, REAL:0.008, MEM:1707.9M, EPOCH TIME: 1732682672.473749
[11/27 10:14:32    162s] **WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL4's techSite 'gsclib090site' width of 0.290 microns
[11/27 10:14:32    162s] Type 'man IMPSP-5134' for more detail.
[11/27 10:14:32    162s] For 26 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1707.9M, EPOCH TIME: 1732682672.474133
[11/27 10:14:32    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:14:32    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:32    162s] All LLGs are deleted
[11/27 10:14:32    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:32    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:14:32    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.9M, EPOCH TIME: 1732682672.474520
[11/27 10:14:32    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1707.9M, EPOCH TIME: 1732682672.474649
[11/27 10:14:32    162s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1701.9M, EPOCH TIME: 1732682672.475299
[11/27 10:14:32    162s] Inserted 26 well-taps <FILL4> cells (prefix WELLTAP).
[11/27 10:14:36    163s] <CMD> setLayerPreference node_layer -isVisible 0
[11/27 10:14:37    163s] <CMD> setLayerPreference node_layer -isVisible 1
[11/27 10:14:39    163s] <CMD> setLayerPreference instanceCell -isVisible 0
[11/27 10:14:46    163s] <CMD> setLayerPreference node_layer -isVisible 0
[11/27 10:14:47    163s] <CMD> setLayerPreference node_layer -isVisible 1
[11/27 10:14:49    164s] <CMD> setLayerPreference instanceCell -isVisible 1
[11/27 10:14:51    164s] <CMD> setLayerPreference node_layer -isVisible 0
[11/27 10:14:57    164s] <CMD> setLayerPreference node_layer -isVisible 1
[11/27 10:15:05    165s] <CMD> gui_select -rect {-0.51300 46.50300 51.04950 -0.46950}
[11/27 10:15:06    165s] <CMD> deselectAll
[11/27 10:15:35    168s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/27 10:15:35    168s] <CMD> setEndCapMode -reset
[11/27 10:15:35    168s] <CMD> setEndCapMode -boundary_tap false
[11/27 10:15:35    168s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/27 10:15:35    168s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[11/27 10:15:35    168s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/27 10:15:35    168s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/27 10:15:35    168s] <CMD> setPlaceMode -reset
[11/27 10:15:35    168s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/27 10:15:36    168s] <CMD> setPlaceMode -fp false
[11/27 10:15:36    168s] <CMD> place_design
[11/27 10:15:36    168s] *** placeDesign #1 [begin] : totSession cpu/real = 0:02:48.2/0:38:38.5 (0.1), mem = 1710.3M
[11/27 10:15:36    168s] [check_scan_connected]: number of scan connected with missing definition = 10, number of scan = 16, number of sequential = 22, percentage of missing scan cell = 45.45% (10 / 22)
[11/27 10:15:36    168s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 45.45% flops. Placement and timing QoR can be severely impacted in this case!
[11/27 10:15:36    168s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/27 10:15:36    168s] #Start colorize_geometry on Wed Nov 27 10:15:36 2024
[11/27 10:15:36    168s] #
[11/27 10:15:36    168s] ### Time Record (colorize_geometry) is installed.
[11/27 10:15:36    168s] ### Time Record (Pre Callback) is installed.
[11/27 10:15:36    168s] ### Time Record (Pre Callback) is uninstalled.
[11/27 10:15:36    168s] ### Time Record (DB Import) is installed.
[11/27 10:15:36    168s] ### info: trigger incremental cell import ( 487 new cells ).
[11/27 10:15:36    168s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[11/27 10:15:36    168s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=888026044 placement=327128518 pin_access=1 inst_pattern=1
[11/27 10:15:36    168s] ### Time Record (DB Import) is uninstalled.
[11/27 10:15:36    168s] ### Time Record (DB Export) is installed.
[11/27 10:15:36    168s] Extracting standard cell pins and blockage ...... 
[11/27 10:15:36    168s] Pin and blockage extraction finished
[11/27 10:15:36    168s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=888026044 placement=327128518 pin_access=1 inst_pattern=1
[11/27 10:15:36    168s] ### Time Record (DB Export) is uninstalled.
[11/27 10:15:36    168s] ### Time Record (Post Callback) is installed.
[11/27 10:15:36    168s] ### Time Record (Post Callback) is uninstalled.
[11/27 10:15:36    168s] #
[11/27 10:15:36    168s] #colorize_geometry statistics:
[11/27 10:15:36    168s] #Cpu time = 00:00:00
[11/27 10:15:36    168s] #Elapsed time = 00:00:00
[11/27 10:15:36    168s] #Increased memory = 19.89 (MB)
[11/27 10:15:36    168s] #Total memory = 1657.18 (MB)
[11/27 10:15:36    168s] #Peak memory = 1657.98 (MB)
[11/27 10:15:36    168s] #Number of warnings = 0
[11/27 10:15:36    168s] #Total number of warnings = 0
[11/27 10:15:36    168s] #Number of fails = 0
[11/27 10:15:36    168s] #Total number of fails = 0
[11/27 10:15:36    168s] #Complete colorize_geometry on Wed Nov 27 10:15:36 2024
[11/27 10:15:36    168s] #
[11/27 10:15:36    168s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/27 10:15:36    168s] ### Time Record (colorize_geometry) is uninstalled.
[11/27 10:15:36    168s] ### 
[11/27 10:15:36    168s] ###   Scalability Statistics
[11/27 10:15:36    168s] ### 
[11/27 10:15:36    168s] ### ------------------------+----------------+----------------+----------------+
[11/27 10:15:36    168s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/27 10:15:36    168s] ### ------------------------+----------------+----------------+----------------+
[11/27 10:15:36    168s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/27 10:15:36    168s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/27 10:15:36    168s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/27 10:15:36    168s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/27 10:15:36    168s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/27 10:15:36    168s] ### ------------------------+----------------+----------------+----------------+
[11/27 10:15:36    168s] ### 
[11/27 10:15:36    168s] *** Starting placeDesign default flow ***
[11/27 10:15:36    168s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=1731.3M
[11/27 10:15:36    168s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=1731.3M
[11/27 10:15:36    168s] *** Start deleteBufferTree ***
[11/27 10:15:36    168s] Info: Detect buffers to remove automatically.
[11/27 10:15:36    168s] Analyzing netlist ...
[11/27 10:15:36    168s] Updating netlist
[11/27 10:15:36    168s] 
[11/27 10:15:36    168s] *summary: 0 instances (buffers/inverters) removed
[11/27 10:15:36    168s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/27 10:15:36    168s] **INFO: Enable pre-place timing setting for timing analysis
[11/27 10:15:36    168s] Set Using Default Delay Limit as 101.
[11/27 10:15:36    168s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/27 10:15:36    168s] Set Default Net Delay as 0 ps.
[11/27 10:15:36    168s] Set Default Net Load as 0 pF. 
[11/27 10:15:36    168s] Set Default Input Pin Transition as 1 ps.
[11/27 10:15:36    168s] **INFO: Analyzing IO path groups for slack adjustment
[11/27 10:15:36    168s] Effort level <high> specified for reg2reg_tmp.7801 path_group
[11/27 10:15:36    168s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 10:15:36    168s] AAE DB initialization (MEM=1827.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 10:15:36    168s] #################################################################################
[11/27 10:15:36    168s] # Design Stage: PreRoute
[11/27 10:15:36    168s] # Design Name: controller1
[11/27 10:15:36    168s] # Design Mode: 90nm
[11/27 10:15:36    168s] # Analysis Mode: MMMC Non-OCV 
[11/27 10:15:36    168s] # Parasitics Mode: No SPEF/RCDB 
[11/27 10:15:36    168s] # Signoff Settings: SI Off 
[11/27 10:15:36    168s] #################################################################################
[11/27 10:15:36    168s] Calculate delays in BcWc mode...
[11/27 10:15:36    168s] Topological Sorting (REAL = 0:00:00.0, MEM = 1830.3M, InitMEM = 1829.3M)
[11/27 10:15:36    168s] Start delay calculation (fullDC) (1 T). (MEM=1830.34)
[11/27 10:15:36    168s] Start AAE Lib Loading. (MEM=1841.85)
[11/27 10:15:36    168s] End AAE Lib Loading. (MEM=1880.01 CPU=0:00:00.0 Real=0:00:00.0)
[11/27 10:15:36    168s] End AAE Lib Interpolated Model. (MEM=1880.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:15:36    168s] Total number of fetched objects 120
[11/27 10:15:36    168s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:15:36    168s] End delay calculation. (MEM=1986.95 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:15:36    168s] End delay calculation (fullDC). (MEM=1986.95 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 10:15:36    168s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1986.9M) ***
[11/27 10:15:36    168s] **INFO: Disable pre-place timing setting for timing analysis
[11/27 10:15:36    168s] Set Using Default Delay Limit as 1000.
[11/27 10:15:36    168s] Set Default Net Delay as 1000 ps.
[11/27 10:15:36    168s] Set Default Input Pin Transition as 0.1 ps.
[11/27 10:15:36    168s] Set Default Net Load as 0.5 pF. 
[11/27 10:15:36    168s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/27 10:15:36    168s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1969.4M, EPOCH TIME: 1732682736.897032
[11/27 10:15:36    168s] Deleted 0 physical inst  (cell - / prefix -).
[11/27 10:15:36    168s] Did not delete 52 physical insts as they were marked preplaced.
[11/27 10:15:36    168s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1969.4M, EPOCH TIME: 1732682736.897113
[11/27 10:15:36    168s] INFO: #ExclusiveGroups=0
[11/27 10:15:36    168s] INFO: There are no Exclusive Groups.
[11/27 10:15:36    168s] *** Starting "NanoPlace(TM) placement v#6 (mem=1969.4M)" ...
[11/27 10:15:36    168s] Wait...
[11/27 10:15:37    169s] *** Build Buffered Sizing Timing Model
[11/27 10:15:37    169s] (cpu=0:00:00.8 mem=1977.4M) ***
[11/27 10:15:37    169s] *** Build Virtual Sizing Timing Model
[11/27 10:15:37    169s] (cpu=0:00:00.9 mem=1977.4M) ***
[11/27 10:15:37    169s] No user-set net weight.
[11/27 10:15:37    169s] Net fanout histogram:
[11/27 10:15:37    169s] 2		: 56 (44.4%) nets
[11/27 10:15:37    169s] 3		: 35 (27.8%) nets
[11/27 10:15:37    169s] 4     -	14	: 34 (27.0%) nets
[11/27 10:15:37    169s] 15    -	39	: 1 (0.8%) nets
[11/27 10:15:37    169s] 40    -	79	: 0 (0.0%) nets
[11/27 10:15:37    169s] 80    -	159	: 0 (0.0%) nets
[11/27 10:15:37    169s] 160   -	319	: 0 (0.0%) nets
[11/27 10:15:37    169s] 320   -	639	: 0 (0.0%) nets
[11/27 10:15:37    169s] 640   -	1279	: 0 (0.0%) nets
[11/27 10:15:37    169s] 1280  -	2559	: 0 (0.0%) nets
[11/27 10:15:37    169s] 2560  -	5119	: 0 (0.0%) nets
[11/27 10:15:37    169s] 5120+		: 0 (0.0%) nets
[11/27 10:15:37    169s] no activity file in design. spp won't run.
[11/27 10:15:37    169s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/27 10:15:37    169s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/27 10:15:37    169s] Define the scan chains before using this option.
[11/27 10:15:37    169s] Type 'man IMPSP-9042' for more detail.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance status_reg193 is connected to ground net status.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g3731 is connected to ground net state[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g3732 is connected to ground net state[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g2966__5107 is connected to ground net state[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g2965__2398 is connected to ground net state[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g151__1666 is connected to ground net orig[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g152__9945 is connected to ground net orig[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g153__2346 is connected to ground net orig[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g154__9315 is connected to ground net orig[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g155__2883 is connected to ground net orig[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g156__4733 is connected to ground net orig[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Y of instance g157__6161 is connected to ground net orig[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance element_operation_reg[1] is connected to ground net element_operation[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance element_operation_reg[0] is connected to ground net element_operation[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[4] is connected to ground net count[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[3] is connected to ground net count[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[2] is connected to ground net count[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[1] is connected to ground net count[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[0] is connected to ground net count[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] **WARN: (IMPDB-2078):	Output pin Q of instance fresh_state_reg is connected to power net fresh_state.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[11/27 10:15:37    169s] Processing tracks to init pin-track alignment.
[11/27 10:15:37    169s] z: 2, totalTracks: 1
[11/27 10:15:37    169s] z: 4, totalTracks: 1
[11/27 10:15:37    169s] z: 6, totalTracks: 1
[11/27 10:15:37    169s] z: 8, totalTracks: 1
[11/27 10:15:37    169s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:15:37    169s] All LLGs are deleted
[11/27 10:15:37    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:37    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:37    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1977.4M, EPOCH TIME: 1732682737.784747
[11/27 10:15:37    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.784897
[11/27 10:15:37    169s] # Building controller1 llgBox search-tree.
[11/27 10:15:37    169s] #std cell=188 (52 fixed + 136 movable) #buf cell=2 #inv cell=25 #block=0 (0 floating + 0 preplaced)
[11/27 10:15:37    169s] #ioInst=0 #net=126 #term=418 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[11/27 10:15:37    169s] stdCell: 188 single + 0 double + 0 multi
[11/27 10:15:37    169s] Total standard cell length = 0.4570 (mm), area = 0.0012 (mm^2)
[11/27 10:15:37    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1977.4M, EPOCH TIME: 1732682737.785105
[11/27 10:15:37    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:37    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:37    169s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1977.4M, EPOCH TIME: 1732682737.785207
[11/27 10:15:37    169s] Max number of tech site patterns supported in site array is 256.
[11/27 10:15:37    169s] Core basic site is gsclib090site
[11/27 10:15:37    169s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1977.4M, EPOCH TIME: 1732682737.790026
[11/27 10:15:37    169s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:15:37    169s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/27 10:15:37    169s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.790094
[11/27 10:15:37    169s] SiteArray: non-trimmed site array dimensions = 13 x 132
[11/27 10:15:37    169s] SiteArray: use 20,480 bytes
[11/27 10:15:37    169s] SiteArray: current memory after site array memory allocation 1977.4M
[11/27 10:15:37    169s] SiteArray: FP blocked sites are writable
[11/27 10:15:37    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:15:37    169s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1977.4M, EPOCH TIME: 1732682737.790314
[11/27 10:15:37    169s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.790364
[11/27 10:15:37    169s] SiteArray: number of non floorplan blocked sites for llg default is 1716
[11/27 10:15:37    169s] Atter site array init, number of instance map data is 0.
[11/27 10:15:37    169s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1977.4M, EPOCH TIME: 1732682737.790786
[11/27 10:15:37    169s] 
[11/27 10:15:37    169s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:15:37    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1977.4M, EPOCH TIME: 1732682737.790952
[11/27 10:15:37    169s] 
[11/27 10:15:37    169s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:15:37    169s] Average module density = 0.907.
[11/27 10:15:37    169s] Density for the design = 0.907.
[11/27 10:15:37    169s]        = stdcell_area 1368 sites (1035 um^2) / alloc_area 1508 sites (1141 um^2).
[11/27 10:15:37    169s] Pin Density = 0.2436.
[11/27 10:15:37    169s]             = total # of pins 418 / total area 1716.
[11/27 10:15:37    169s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1977.4M, EPOCH TIME: 1732682737.791084
[11/27 10:15:37    169s] Identified 2 spare or floating instances, with no clusters.
[11/27 10:15:37    169s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.791132
[11/27 10:15:37    169s] OPERPROF: Starting pre-place ADS at level 1, MEM:1977.4M, EPOCH TIME: 1732682737.791148
[11/27 10:15:37    169s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1977.4M, EPOCH TIME: 1732682737.791192
[11/27 10:15:37    169s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1977.4M, EPOCH TIME: 1732682737.791202
[11/27 10:15:37    169s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.791216
[11/27 10:15:37    169s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1977.4M, EPOCH TIME: 1732682737.791227
[11/27 10:15:37    169s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1977.4M, EPOCH TIME: 1732682737.791236
[11/27 10:15:37    169s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.791269
[11/27 10:15:37    169s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1977.4M, EPOCH TIME: 1732682737.791278
[11/27 10:15:37    169s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.791291
[11/27 10:15:37    169s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.791301
[11/27 10:15:37    169s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.791311
[11/27 10:15:37    169s] ADSU 0.907 -> 0.991. site 1508.000 -> 1380.000. GS 20.880
[11/27 10:15:37    169s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1977.4M, EPOCH TIME: 1732682737.791371
[11/27 10:15:37    169s] OPERPROF: Starting spMPad at level 1, MEM:1958.4M, EPOCH TIME: 1732682737.791541
[11/27 10:15:37    169s] OPERPROF:   Starting spContextMPad at level 2, MEM:1958.4M, EPOCH TIME: 1732682737.791559
[11/27 10:15:37    169s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1958.4M, EPOCH TIME: 1732682737.791569
[11/27 10:15:37    169s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1958.4M, EPOCH TIME: 1732682737.791579
[11/27 10:15:37    169s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1958.4M, EPOCH TIME: 1732682737.791703
[11/27 10:15:37    169s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1958.4M, EPOCH TIME: 1732682737.791724
[11/27 10:15:37    169s] === lastAutoLevel = 5 
[11/27 10:15:37    169s] OPERPROF: Starting spInitNetWt at level 1, MEM:1958.4M, EPOCH TIME: 1732682737.791798
[11/27 10:15:37    169s] no activity file in design. spp won't run.
[11/27 10:15:37    169s] [spp] 0
[11/27 10:15:37    169s] [adp] 0:1:1:3
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin \element_operation_reg[0] /Q is connected to power/ground net element_operation[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin \element_operation_reg[1] /Q is connected to power/ground net element_operation[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin fresh_state_reg/Q is connected to power/ground net fresh_state. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin \count_reg[1] /Q is connected to power/ground net count[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin \count_reg[0] /Q is connected to power/ground net count[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin \count_reg[2] /Q is connected to power/ground net count[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin \count_reg[3] /Q is connected to power/ground net count[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin \count_reg[4] /Q is connected to power/ground net count[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g151__1666/Y is connected to power/ground net orig[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g153__2346/Y is connected to power/ground net orig[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g152__9945/Y is connected to power/ground net orig[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g154__9315/Y is connected to power/ground net orig[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g157__6161/Y is connected to power/ground net orig[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g156__4733/Y is connected to power/ground net orig[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g2966__5107/Y is connected to power/ground net state[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] **WARN: (IMPDC-348):	The output pin g2965__2398/Y is connected to power/ground net state[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 10:15:37    169s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.048, REAL:0.048, MEM:1988.8M, EPOCH TIME: 1732682737.839601
[11/27 10:15:37    169s] Clock gating cells determined by native netlist tracing.
[11/27 10:15:37    169s] no activity file in design. spp won't run.
[11/27 10:15:37    169s] no activity file in design. spp won't run.
[11/27 10:15:37    169s] Effort level <high> specified for reg2reg path_group
[11/27 10:15:37    169s] OPERPROF: Starting npMain at level 1, MEM:1991.8M, EPOCH TIME: 1732682737.880769
[11/27 10:15:38    169s] OPERPROF:   Starting npPlace at level 2, MEM:2000.8M, EPOCH TIME: 1732682738.881764
[11/27 10:15:38    169s] Iteration  1: Total net bbox = 6.548e-13 (6.55e-13 0.00e+00)
[11/27 10:15:38    169s]               Est.  stn bbox = 6.781e-13 (6.78e-13 0.00e+00)
[11/27 10:15:38    169s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.8M
[11/27 10:15:38    169s] Iteration  2: Total net bbox = 6.548e-13 (6.55e-13 0.00e+00)
[11/27 10:15:38    169s]               Est.  stn bbox = 6.781e-13 (6.78e-13 0.00e+00)
[11/27 10:15:38    169s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.8M
[11/27 10:15:38    169s] exp_mt_sequential is set from setPlaceMode option to 1
[11/27 10:15:38    169s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/27 10:15:38    169s] place_exp_mt_interval set to default 32
[11/27 10:15:38    169s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/27 10:15:38    169s] Iteration  3: Total net bbox = 3.411e+01 (1.69e+01 1.72e+01)
[11/27 10:15:38    169s]               Est.  stn bbox = 3.997e+01 (1.99e+01 2.01e+01)
[11/27 10:15:38    169s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2002.2M
[11/27 10:15:38    169s] Total number of setup views is 1.
[11/27 10:15:38    169s] Total number of active setup views is 1.
[11/27 10:15:38    169s] Active setup views:
[11/27 10:15:38    169s]     WC
[11/27 10:15:38    169s] Iteration  4: Total net bbox = 5.110e+02 (2.39e+02 2.72e+02)
[11/27 10:15:38    169s]               Est.  stn bbox = 5.871e+02 (2.78e+02 3.09e+02)
[11/27 10:15:38    169s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2002.2M
[11/27 10:15:38    169s] Iteration  5: Total net bbox = 7.213e+02 (3.56e+02 3.65e+02)
[11/27 10:15:38    169s]               Est.  stn bbox = 8.227e+02 (4.09e+02 4.14e+02)
[11/27 10:15:38    169s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2002.2M
[11/27 10:15:38    169s] OPERPROF:   Finished npPlace at level 2, CPU:0.063, REAL:0.059, MEM:2002.2M, EPOCH TIME: 1732682738.940964
[11/27 10:15:38    169s] OPERPROF: Finished npMain at level 1, CPU:0.064, REAL:1.060, MEM:2002.2M, EPOCH TIME: 1732682738.941154
[11/27 10:15:38    169s] [adp] clock
[11/27 10:15:38    169s] [adp] weight, nr nets, wire length
[11/27 10:15:38    169s] [adp]      0        1  82.214500
[11/27 10:15:38    169s] [adp] data
[11/27 10:15:38    169s] [adp] weight, nr nets, wire length
[11/27 10:15:38    169s] [adp]      0      125  1139.404500
[11/27 10:15:38    169s] [adp] 0.000000|0.000000|0.000000
[11/27 10:15:38    169s] Iteration  6: Total net bbox = 9.673e+02 (5.72e+02 3.96e+02)
[11/27 10:15:38    169s]               Est.  stn bbox = 1.091e+03 (6.35e+02 4.56e+02)
[11/27 10:15:38    169s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2002.2M
[11/27 10:15:38    169s] *** cost = 9.673e+02 (5.72e+02 3.96e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[11/27 10:15:38    169s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/27 10:15:38    169s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/27 10:15:38    169s] To increase the message display limit, refer to the product command reference manual.
[11/27 10:15:38    169s] Saved padding area to DB
[11/27 10:15:38    169s] All LLGs are deleted
[11/27 10:15:38    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:15:38    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:38    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2002.2M, EPOCH TIME: 1732682738.960306
[11/27 10:15:38    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2002.2M, EPOCH TIME: 1732682738.960455
[11/27 10:15:38    169s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[11/27 10:15:38    169s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[11/27 10:15:38    169s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/27 10:15:38    169s] Type 'man IMPSP-9025' for more detail.
[11/27 10:15:38    169s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2002.2M, EPOCH TIME: 1732682738.961351
[11/27 10:15:38    169s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2002.2M, EPOCH TIME: 1732682738.961382
[11/27 10:15:38    169s] Processing tracks to init pin-track alignment.
[11/27 10:15:38    169s] z: 2, totalTracks: 1
[11/27 10:15:38    169s] z: 4, totalTracks: 1
[11/27 10:15:38    169s] z: 6, totalTracks: 1
[11/27 10:15:38    169s] z: 8, totalTracks: 1
[11/27 10:15:38    169s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:15:38    169s] All LLGs are deleted
[11/27 10:15:38    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:38    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:38    169s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2002.2M, EPOCH TIME: 1732682738.962854
[11/27 10:15:38    169s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2002.2M, EPOCH TIME: 1732682738.962980
[11/27 10:15:38    169s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2002.2M, EPOCH TIME: 1732682738.963016
[11/27 10:15:38    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:38    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:38    169s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2002.2M, EPOCH TIME: 1732682738.963106
[11/27 10:15:38    169s] Max number of tech site patterns supported in site array is 256.
[11/27 10:15:38    169s] Core basic site is gsclib090site
[11/27 10:15:38    170s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2002.2M, EPOCH TIME: 1732682738.968047
[11/27 10:15:38    170s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:15:38    170s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:15:38    170s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2002.2M, EPOCH TIME: 1732682738.968112
[11/27 10:15:38    170s] Fast DP-INIT is on for default
[11/27 10:15:38    170s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:15:38    170s] Atter site array init, number of instance map data is 0.
[11/27 10:15:38    170s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2002.2M, EPOCH TIME: 1732682738.968707
[11/27 10:15:38    170s] 
[11/27 10:15:38    170s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:15:38    170s] OPERPROF:       Starting CMU at level 4, MEM:2002.2M, EPOCH TIME: 1732682738.968886
[11/27 10:15:38    170s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2006.3M, EPOCH TIME: 1732682738.969844
[11/27 10:15:38    170s] 
[11/27 10:15:38    170s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:15:38    170s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2006.3M, EPOCH TIME: 1732682738.969890
[11/27 10:15:38    170s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2006.3M, EPOCH TIME: 1732682738.969901
[11/27 10:15:38    170s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2006.3M, EPOCH TIME: 1732682738.969915
[11/27 10:15:38    170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2006.3MB).
[11/27 10:15:38    170s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.009, MEM:2006.3M, EPOCH TIME: 1732682738.969967
[11/27 10:15:38    170s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.009, REAL:0.009, MEM:2006.3M, EPOCH TIME: 1732682738.969982
[11/27 10:15:38    170s] TDRefine: refinePlace mode is spiral
[11/27 10:15:38    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7801.1
[11/27 10:15:38    170s] OPERPROF: Starting RefinePlace at level 1, MEM:2006.3M, EPOCH TIME: 1732682738.970006
[11/27 10:15:38    170s] *** Starting refinePlace (0:02:50 mem=2006.3M) ***
[11/27 10:15:38    170s] Total net bbox length = 9.768e+02 (5.716e+02 4.052e+02) (ext = 1.246e+02)
[11/27 10:15:38    170s] 
[11/27 10:15:38    170s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:15:38    170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 10:15:38    170s] (I)      Default pattern map key = controller1_default.
[11/27 10:15:38    170s] (I)      Default pattern map key = controller1_default.
[11/27 10:15:38    170s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2006.3M, EPOCH TIME: 1732682738.971302
[11/27 10:15:38    170s] Starting refinePlace ...
[11/27 10:15:38    170s] (I)      Default pattern map key = controller1_default.
[11/27 10:15:38    170s] (I)      Default pattern map key = controller1_default.
[11/27 10:15:38    170s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2006.3M, EPOCH TIME: 1732682738.972378
[11/27 10:15:38    170s] DDP initSite1 nrRow 13 nrJob 13
[11/27 10:15:38    170s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2006.3M, EPOCH TIME: 1732682738.972400
[11/27 10:15:38    170s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2006.3M, EPOCH TIME: 1732682738.972412
[11/27 10:15:38    170s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2006.3M, EPOCH TIME: 1732682738.972422
[11/27 10:15:38    170s] DDP markSite nrRow 13 nrJob 13
[11/27 10:15:38    170s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2006.3M, EPOCH TIME: 1732682738.972436
[11/27 10:15:38    170s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2006.3M, EPOCH TIME: 1732682738.972446
[11/27 10:15:38    170s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2006.3M, EPOCH TIME: 1732682738.972499
[11/27 10:15:38    170s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2006.3M, EPOCH TIME: 1732682738.972510
[11/27 10:15:38    170s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2006.3M, EPOCH TIME: 1732682738.972531
[11/27 10:15:38    170s] ** Cut row section cpu time 0:00:00.0.
[11/27 10:15:38    170s]  ** Cut row section real time 0:00:00.0.
[11/27 10:15:38    170s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2006.3M, EPOCH TIME: 1732682738.972549
[11/27 10:15:38    170s]   Spread Effort: high, standalone mode, useDDP on.
[11/27 10:15:38    170s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2006.3MB) @(0:02:50 - 0:02:50).
[11/27 10:15:38    170s] Move report: preRPlace moves 136 insts, mean move: 3.66 um, max move: 12.19 um 
[11/27 10:15:38    170s] 	Max move on inst (element_operation_reg[1]): (33.56, 8.31) --> (21.75, 8.70)
[11/27 10:15:38    170s] 	Length: 33 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFRHQX1
[11/27 10:15:38    170s] 	Violation at original loc: Placement Blockage Violation
[11/27 10:15:38    170s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 10:15:38    170s] Placement tweakage begins.
[11/27 10:15:38    170s] wire length = 1.652e+03
[11/27 10:15:38    170s] wire length = 1.412e+03
[11/27 10:15:38    170s] Placement tweakage ends.
[11/27 10:15:38    170s] Move report: tweak moves 86 insts, mean move: 4.40 um, max move: 15.66 um 
[11/27 10:15:38    170s] 	Max move on inst (g3731): (31.03, 16.53) --> (31.03, 32.19)
[11/27 10:15:38    170s] 
[11/27 10:15:38    170s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/27 10:15:39    170s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/27 10:15:39    170s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:15:39    170s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:15:39    170s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=2031.3MB) @(0:02:50 - 0:02:50).
[11/27 10:15:39    170s] Move report: Detail placement moves 136 insts, mean move: 3.96 um, max move: 19.83 um 
[11/27 10:15:39    170s] 	Max move on inst (g3732): (34.51, 32.88) --> (31.03, 16.53)
[11/27 10:15:39    170s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2031.3MB
[11/27 10:15:39    170s] Statistics of distance of Instance movement in refine placement:
[11/27 10:15:39    170s]   maximum (X+Y) =        19.83 um
[11/27 10:15:39    170s]   inst (g3732) with max move: (34.51, 32.877) -> (31.03, 16.53)
[11/27 10:15:39    170s]   mean    (X+Y) =         3.96 um
[11/27 10:15:39    170s] Summary Report:
[11/27 10:15:39    170s] Instances move: 136 (out of 136 movable)
[11/27 10:15:39    170s] Instances flipped: 0
[11/27 10:15:39    170s] Mean displacement: 3.96 um
[11/27 10:15:39    170s] Max displacement: 19.83 um (Instance: g3732) (34.51, 32.877) -> (31.03, 16.53)
[11/27 10:15:39    170s] 	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: BUFX20
[11/27 10:15:39    170s] 	Violation at original loc: Placement Blockage Violation
[11/27 10:15:39    170s] Total instances moved : 136
[11/27 10:15:39    170s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.011, REAL:0.095, MEM:2031.3M, EPOCH TIME: 1732682739.066470
[11/27 10:15:39    170s] Total net bbox length = 1.214e+03 (6.434e+02 5.702e+02) (ext = 1.172e+02)
[11/27 10:15:39    170s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2031.3MB
[11/27 10:15:39    170s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2031.3MB) @(0:02:50 - 0:02:50).
[11/27 10:15:39    170s] *** Finished refinePlace (0:02:50 mem=2031.3M) ***
[11/27 10:15:39    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7801.1
[11/27 10:15:39    170s] OPERPROF: Finished RefinePlace at level 1, CPU:0.012, REAL:0.097, MEM:2031.3M, EPOCH TIME: 1732682739.066579
[11/27 10:15:39    170s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2031.3M, EPOCH TIME: 1732682739.066591
[11/27 10:15:39    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:188).
[11/27 10:15:39    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] All LLGs are deleted
[11/27 10:15:39    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2031.3M, EPOCH TIME: 1732682739.067006
[11/27 10:15:39    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2031.3M, EPOCH TIME: 1732682739.067138
[11/27 10:15:39    170s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2028.3M, EPOCH TIME: 1732682739.067876
[11/27 10:15:39    170s] *** End of Placement (cpu=0:00:01.1, real=0:00:03.0, mem=2028.3M) ***
[11/27 10:15:39    170s] Processing tracks to init pin-track alignment.
[11/27 10:15:39    170s] z: 2, totalTracks: 1
[11/27 10:15:39    170s] z: 4, totalTracks: 1
[11/27 10:15:39    170s] z: 6, totalTracks: 1
[11/27 10:15:39    170s] z: 8, totalTracks: 1
[11/27 10:15:39    170s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:15:39    170s] All LLGs are deleted
[11/27 10:15:39    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2028.3M, EPOCH TIME: 1732682739.069379
[11/27 10:15:39    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2028.3M, EPOCH TIME: 1732682739.069517
[11/27 10:15:39    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2028.3M, EPOCH TIME: 1732682739.069552
[11/27 10:15:39    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2028.3M, EPOCH TIME: 1732682739.069636
[11/27 10:15:39    170s] Max number of tech site patterns supported in site array is 256.
[11/27 10:15:39    170s] Core basic site is gsclib090site
[11/27 10:15:39    170s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2028.3M, EPOCH TIME: 1732682739.074726
[11/27 10:15:39    170s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:15:39    170s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:15:39    170s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2028.3M, EPOCH TIME: 1732682739.074793
[11/27 10:15:39    170s] Fast DP-INIT is on for default
[11/27 10:15:39    170s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:15:39    170s] Atter site array init, number of instance map data is 0.
[11/27 10:15:39    170s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2028.3M, EPOCH TIME: 1732682739.075390
[11/27 10:15:39    170s] 
[11/27 10:15:39    170s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:15:39    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2028.3M, EPOCH TIME: 1732682739.075533
[11/27 10:15:39    170s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2028.3M, EPOCH TIME: 1732682739.075569
[11/27 10:15:39    170s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2028.3M, EPOCH TIME: 1732682739.075598
[11/27 10:15:39    170s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2028.3M, EPOCH TIME: 1732682739.075641
[11/27 10:15:39    170s] default core: bins with density > 0.750 = 25.00 % ( 1 / 4 )
[11/27 10:15:39    170s] Density distribution unevenness ratio = 1.169%
[11/27 10:15:39    170s] Density distribution unevenness ratio (U70) = 1.169%
[11/27 10:15:39    170s] Density distribution unevenness ratio (U80) = 1.169%
[11/27 10:15:39    170s] Density distribution unevenness ratio (U90) = 1.169%
[11/27 10:15:39    170s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:2028.3M, EPOCH TIME: 1732682739.075703
[11/27 10:15:39    170s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2028.3M, EPOCH TIME: 1732682739.075713
[11/27 10:15:39    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:15:39    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] All LLGs are deleted
[11/27 10:15:39    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:15:39    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2028.3M, EPOCH TIME: 1732682739.076050
[11/27 10:15:39    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2028.3M, EPOCH TIME: 1732682739.076168
[11/27 10:15:39    170s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2028.3M, EPOCH TIME: 1732682739.076576
[11/27 10:15:39    170s] *** Free Virtual Timing Model ...(mem=2028.3M)
[11/27 10:15:39    170s] Starting IO pin assignment...
[11/27 10:15:39    170s] The design is not routed. Using placement based method for pin assignment.
[11/27 10:15:39    170s] Completed IO pin assignment.
[11/27 10:15:39    170s] **INFO: Enable pre-place timing setting for timing analysis
[11/27 10:15:39    170s] Set Using Default Delay Limit as 101.
[11/27 10:15:39    170s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/27 10:15:39    170s] Set Default Net Delay as 0 ps.
[11/27 10:15:39    170s] Set Default Net Load as 0 pF. 
[11/27 10:15:39    170s] **INFO: Analyzing IO path groups for slack adjustment
[11/27 10:15:39    170s] Effort level <high> specified for reg2reg_tmp.7801 path_group
[11/27 10:15:39    170s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 10:15:39    170s] #################################################################################
[11/27 10:15:39    170s] # Design Stage: PreRoute
[11/27 10:15:39    170s] # Design Name: controller1
[11/27 10:15:39    170s] # Design Mode: 90nm
[11/27 10:15:39    170s] # Analysis Mode: MMMC Non-OCV 
[11/27 10:15:39    170s] # Parasitics Mode: No SPEF/RCDB 
[11/27 10:15:39    170s] # Signoff Settings: SI Off 
[11/27 10:15:39    170s] #################################################################################
[11/27 10:15:39    170s] Calculate delays in BcWc mode...
[11/27 10:15:39    170s] Topological Sorting (REAL = 0:00:00.0, MEM = 2016.8M, InitMEM = 2016.8M)
[11/27 10:15:39    170s] Start delay calculation (fullDC) (1 T). (MEM=2016.75)
[11/27 10:15:39    170s] End AAE Lib Interpolated Model. (MEM=2028.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:15:39    170s] Total number of fetched objects 120
[11/27 10:15:39    170s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:15:39    170s] End delay calculation. (MEM=2057.96 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:15:39    170s] End delay calculation (fullDC). (MEM=2057.96 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:15:39    170s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2058.0M) ***
[11/27 10:15:39    170s] **INFO: Disable pre-place timing setting for timing analysis
[11/27 10:15:39    170s] Set Using Default Delay Limit as 1000.
[11/27 10:15:39    170s] Set Default Net Delay as 1000 ps.
[11/27 10:15:39    170s] Set Default Net Load as 0.5 pF. 
[11/27 10:15:39    170s] Info: Disable timing driven in postCTS congRepair.
[11/27 10:15:39    170s] 
[11/27 10:15:39    170s] Starting congRepair ...
[11/27 10:15:39    170s] User Input Parameters:
[11/27 10:15:39    170s] - Congestion Driven    : On
[11/27 10:15:39    170s] - Timing Driven        : Off
[11/27 10:15:39    170s] - Area-Violation Based : On
[11/27 10:15:39    170s] - Start Rollback Level : -5
[11/27 10:15:39    170s] - Legalized            : On
[11/27 10:15:39    170s] - Window Based         : Off
[11/27 10:15:39    170s] - eDen incr mode       : Off
[11/27 10:15:39    170s] - Small incr mode      : Off
[11/27 10:15:39    170s] 
[11/27 10:15:39    170s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2048.4M, EPOCH TIME: 1732682739.209182
[11/27 10:15:39    170s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2048.4M, EPOCH TIME: 1732682739.212608
[11/27 10:15:39    170s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2048.4M, EPOCH TIME: 1732682739.212652
[11/27 10:15:39    170s] Starting Early Global Route congestion estimation: mem = 2048.4M
[11/27 10:15:39    170s] (I)      ==================== Layers =====================
[11/27 10:15:39    170s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:15:39    170s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 10:15:39    170s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:15:39    170s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/27 10:15:39    170s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/27 10:15:39    170s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:15:39    170s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/27 10:15:39    170s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/27 10:15:39    170s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/27 10:15:39    170s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/27 10:15:39    170s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/27 10:15:39    170s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/27 10:15:39    170s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/27 10:15:39    170s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/27 10:15:39    170s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/27 10:15:39    170s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:15:39    170s] (I)      Started Import and model ( Curr Mem: 2048.45 MB )
[11/27 10:15:39    170s] (I)      Default pattern map key = controller1_default.
[11/27 10:15:39    170s] (I)      == Non-default Options ==
[11/27 10:15:39    170s] (I)      Maximum routing layer                              : 9
[11/27 10:15:39    170s] (I)      Number of threads                                  : 1
[11/27 10:15:39    170s] (I)      Use non-blocking free Dbs wires                    : false
[11/27 10:15:39    170s] (I)      Method to set GCell size                           : row
[11/27 10:15:39    170s] (I)      Counted 327 PG shapes. We will not process PG shapes layer by layer.
[11/27 10:15:39    170s] (I)      Use row-based GCell size
[11/27 10:15:39    170s] (I)      Use row-based GCell align
[11/27 10:15:39    170s] (I)      layer 0 area = 280000
[11/27 10:15:39    170s] (I)      layer 1 area = 320000
[11/27 10:15:39    170s] (I)      layer 2 area = 320000
[11/27 10:15:39    170s] (I)      layer 3 area = 320000
[11/27 10:15:39    170s] (I)      layer 4 area = 320000
[11/27 10:15:39    170s] (I)      layer 5 area = 320000
[11/27 10:15:39    170s] (I)      layer 6 area = 320000
[11/27 10:15:39    170s] (I)      layer 7 area = 800000
[11/27 10:15:39    170s] (I)      layer 8 area = 800000
[11/27 10:15:39    170s] (I)      GCell unit size   : 5220
[11/27 10:15:39    170s] (I)      GCell multiplier  : 1
[11/27 10:15:39    170s] (I)      GCell row height  : 5220
[11/27 10:15:39    170s] (I)      Actual row height : 5220
[11/27 10:15:39    170s] (I)      GCell align ref   : 12180 12180
[11/27 10:15:39    170s] [NR-eGR] Track table information for default rule: 
[11/27 10:15:39    170s] [NR-eGR] Metal1 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal2 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal3 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal4 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal5 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal6 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal7 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal8 has single uniform track structure
[11/27 10:15:39    170s] [NR-eGR] Metal9 has single uniform track structure
[11/27 10:15:39    170s] (I)      =============== Default via ================
[11/27 10:15:39    170s] (I)      +---+------------------+-------------------+
[11/27 10:15:39    170s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/27 10:15:39    170s] (I)      +---+------------------+-------------------+
[11/27 10:15:39    170s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/27 10:15:39    170s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/27 10:15:39    170s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/27 10:15:39    170s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/27 10:15:39    170s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/27 10:15:39    170s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/27 10:15:39    170s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/27 10:15:39    170s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/27 10:15:39    170s] (I)      +---+------------------+-------------------+
[11/27 10:15:39    170s] [NR-eGR] Read 519 PG shapes
[11/27 10:15:39    170s] [NR-eGR] Read 0 clock shapes
[11/27 10:15:39    170s] [NR-eGR] Read 0 other shapes
[11/27 10:15:39    170s] [NR-eGR] #Routing Blockages  : 0
[11/27 10:15:39    170s] [NR-eGR] #Instance Blockages : 0
[11/27 10:15:39    170s] [NR-eGR] #PG Blockages       : 519
[11/27 10:15:39    170s] [NR-eGR] #Halo Blockages     : 0
[11/27 10:15:39    170s] [NR-eGR] #Boundary Blockages : 0
[11/27 10:15:39    170s] [NR-eGR] #Clock Blockages    : 0
[11/27 10:15:39    170s] [NR-eGR] #Other Blockages    : 0
[11/27 10:15:39    170s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 10:15:39    170s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 10:15:39    170s] [NR-eGR] Read 126 nets ( ignored 0 )
[11/27 10:15:39    170s] (I)      early_global_route_priority property id does not exist.
[11/27 10:15:39    170s] (I)      Read Num Blocks=519  Num Prerouted Wires=0  Num CS=0
[11/27 10:15:39    170s] (I)      Layer 1 (V) : #blockages 56 : #preroutes 0
[11/27 10:15:39    170s] (I)      Layer 2 (H) : #blockages 56 : #preroutes 0
[11/27 10:15:39    170s] (I)      Layer 3 (V) : #blockages 56 : #preroutes 0
[11/27 10:15:39    170s] (I)      Layer 4 (H) : #blockages 56 : #preroutes 0
[11/27 10:15:39    170s] (I)      Layer 5 (V) : #blockages 56 : #preroutes 0
[11/27 10:15:39    170s] (I)      Layer 6 (H) : #blockages 56 : #preroutes 0
[11/27 10:15:39    170s] (I)      Layer 7 (V) : #blockages 106 : #preroutes 0
[11/27 10:15:39    170s] (I)      Layer 8 (H) : #blockages 77 : #preroutes 0
[11/27 10:15:39    170s] (I)      Number of ignored nets                =      0
[11/27 10:15:39    170s] (I)      Number of connected nets              =      0
[11/27 10:15:39    170s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 10:15:39    170s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/27 10:15:39    170s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 10:15:39    170s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 10:15:39    170s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 10:15:39    170s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 10:15:39    170s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 10:15:39    170s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 10:15:39    170s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 10:15:39    170s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 10:15:39    170s] (I)      Ndr track 0 does not exist
[11/27 10:15:39    170s] (I)      ---------------------Grid Graph Info--------------------
[11/27 10:15:39    170s] (I)      Routing area        : (0, 0) - (100920, 92220)
[11/27 10:15:39    170s] (I)      Core area           : (12180, 12180) - (88740, 80040)
[11/27 10:15:39    170s] (I)      Site width          :   580  (dbu)
[11/27 10:15:39    170s] (I)      Row height          :  5220  (dbu)
[11/27 10:15:39    170s] (I)      GCell row height    :  5220  (dbu)
[11/27 10:15:39    170s] (I)      GCell width         :  5220  (dbu)
[11/27 10:15:39    170s] (I)      GCell height        :  5220  (dbu)
[11/27 10:15:39    170s] (I)      Grid                :    19    18     9
[11/27 10:15:39    170s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/27 10:15:39    170s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/27 10:15:39    170s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/27 10:15:39    170s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/27 10:15:39    170s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/27 10:15:39    170s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/27 10:15:39    170s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/27 10:15:39    170s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/27 10:15:39    170s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/27 10:15:39    170s] (I)      Total num of tracks :   159   174   159   174   159   174   159    57    52
[11/27 10:15:39    170s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/27 10:15:39    170s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/27 10:15:39    170s] (I)      --------------------------------------------------------
[11/27 10:15:39    170s] 
[11/27 10:15:39    170s] [NR-eGR] ============ Routing rule table ============
[11/27 10:15:39    170s] [NR-eGR] Rule id: 0  Nets: 126
[11/27 10:15:39    170s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 10:15:39    170s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/27 10:15:39    170s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/27 10:15:39    170s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/27 10:15:39    170s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/27 10:15:39    170s] [NR-eGR] ========================================
[11/27 10:15:39    170s] [NR-eGR] 
[11/27 10:15:39    170s] (I)      =============== Blocked Tracks ===============
[11/27 10:15:39    170s] (I)      +-------+---------+----------+---------------+
[11/27 10:15:39    170s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 10:15:39    170s] (I)      +-------+---------+----------+---------------+
[11/27 10:15:39    170s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 10:15:39    170s] (I)      |     2 |    3132 |      422 |        13.47% |
[11/27 10:15:39    170s] (I)      |     3 |    3021 |      196 |         6.49% |
[11/27 10:15:39    170s] (I)      |     4 |    3132 |      422 |        13.47% |
[11/27 10:15:39    170s] (I)      |     5 |    3021 |      196 |         6.49% |
[11/27 10:15:39    170s] (I)      |     6 |    3132 |      422 |        13.47% |
[11/27 10:15:39    170s] (I)      |     7 |    3021 |      196 |         6.49% |
[11/27 10:15:39    170s] (I)      |     8 |    1026 |      650 |        63.35% |
[11/27 10:15:39    170s] (I)      |     9 |     988 |      648 |        65.59% |
[11/27 10:15:39    170s] (I)      +-------+---------+----------+---------------+
[11/27 10:15:39    170s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2048.45 MB )
[11/27 10:15:39    170s] (I)      Reset routing kernel
[11/27 10:15:39    170s] (I)      Started Global Routing ( Curr Mem: 2048.45 MB )
[11/27 10:15:39    170s] (I)      totalPins=418  totalGlobalPin=383 (91.63%)
[11/27 10:15:39    170s] (I)      total 2D Cap : 18336 = (8990 H, 9346 V)
[11/27 10:15:39    170s] [NR-eGR] Layer group 1: route 126 net(s) in layer range [2, 9]
[11/27 10:15:39    170s] (I)      
[11/27 10:15:39    170s] (I)      ============  Phase 1a Route ============
[11/27 10:15:39    170s] (I)      Usage: 492 = (247 H, 245 V) = (2.75% H, 2.62% V) = (6.447e+02um H, 6.395e+02um V)
[11/27 10:15:39    170s] (I)      
[11/27 10:15:39    170s] (I)      ============  Phase 1b Route ============
[11/27 10:15:39    170s] (I)      Usage: 492 = (247 H, 245 V) = (2.75% H, 2.62% V) = (6.447e+02um H, 6.395e+02um V)
[11/27 10:15:39    170s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.284120e+03um
[11/27 10:15:39    170s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 10:15:39    170s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 10:15:39    170s] (I)      
[11/27 10:15:39    170s] (I)      ============  Phase 1c Route ============
[11/27 10:15:39    170s] (I)      Usage: 492 = (247 H, 245 V) = (2.75% H, 2.62% V) = (6.447e+02um H, 6.395e+02um V)
[11/27 10:15:39    170s] (I)      
[11/27 10:15:39    170s] (I)      ============  Phase 1d Route ============
[11/27 10:15:39    170s] (I)      Usage: 492 = (247 H, 245 V) = (2.75% H, 2.62% V) = (6.447e+02um H, 6.395e+02um V)
[11/27 10:15:39    170s] (I)      
[11/27 10:15:39    170s] (I)      ============  Phase 1e Route ============
[11/27 10:15:39    170s] (I)      Usage: 492 = (247 H, 245 V) = (2.75% H, 2.62% V) = (6.447e+02um H, 6.395e+02um V)
[11/27 10:15:39    170s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.284120e+03um
[11/27 10:15:39    170s] (I)      
[11/27 10:15:39    170s] (I)      ============  Phase 1l Route ============
[11/27 10:15:39    170s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 10:15:39    170s] (I)      Layer  2:       2815       397         0           0        2907    ( 0.00%) 
[11/27 10:15:39    170s] (I)      Layer  3:       2750       238         0           0        2916    ( 0.00%) 
[11/27 10:15:39    170s] (I)      Layer  4:       2815         7         0           0        2907    ( 0.00%) 
[11/27 10:15:39    170s] (I)      Layer  5:       2750         4         0           0        2916    ( 0.00%) 
[11/27 10:15:39    170s] (I)      Layer  6:       2815         0         0           0        2907    ( 0.00%) 
[11/27 10:15:39    170s] (I)      Layer  7:       2750         0         0           0        2916    ( 0.00%) 
[11/27 10:15:39    170s] (I)      Layer  8:        358         0         0         423         546    (43.65%) 
[11/27 10:15:39    170s] (I)      Layer  9:        315         0         0         420         552    (43.21%) 
[11/27 10:15:39    170s] (I)      Total:         17368       646         0         843       18567    ( 4.34%) 
[11/27 10:15:39    170s] (I)      
[11/27 10:15:39    170s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 10:15:39    170s] [NR-eGR]                        OverCon            
[11/27 10:15:39    170s] [NR-eGR]                         #Gcell     %Gcell
[11/27 10:15:39    170s] [NR-eGR]        Layer             (1-0)    OverCon
[11/27 10:15:39    170s] [NR-eGR] ----------------------------------------------
[11/27 10:15:39    170s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR] ----------------------------------------------
[11/27 10:15:39    170s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/27 10:15:39    170s] [NR-eGR] 
[11/27 10:15:39    170s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2056.45 MB )
[11/27 10:15:39    170s] (I)      total 2D Cap : 18377 = (8993 H, 9384 V)
[11/27 10:15:39    170s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 10:15:39    170s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2056.4M
[11/27 10:15:39    170s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.009, REAL:0.009, MEM:2056.4M, EPOCH TIME: 1732682739.221315
[11/27 10:15:39    170s] OPERPROF: Starting HotSpotCal at level 1, MEM:2056.4M, EPOCH TIME: 1732682739.221328
[11/27 10:15:39    170s] [hotspot] +------------+---------------+---------------+
[11/27 10:15:39    170s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 10:15:39    170s] [hotspot] +------------+---------------+---------------+
[11/27 10:15:39    170s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 10:15:39    170s] [hotspot] +------------+---------------+---------------+
[11/27 10:15:39    170s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 10:15:39    170s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 10:15:39    170s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2056.4M, EPOCH TIME: 1732682739.221431
[11/27 10:15:39    170s] Skipped repairing congestion.
[11/27 10:15:39    170s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2056.4M, EPOCH TIME: 1732682739.221453
[11/27 10:15:39    170s] Starting Early Global Route wiring: mem = 2056.4M
[11/27 10:15:39    170s] (I)      ============= Track Assignment ============
[11/27 10:15:39    170s] (I)      Started Track Assignment (1T) ( Curr Mem: 2056.45 MB )
[11/27 10:15:39    170s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/27 10:15:39    170s] (I)      Run Multi-thread track assignment
[11/27 10:15:39    170s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2056.45 MB )
[11/27 10:15:39    170s] (I)      Started Export ( Curr Mem: 2056.45 MB )
[11/27 10:15:39    170s] [NR-eGR]                 Length (um)  Vias 
[11/27 10:15:39    170s] [NR-eGR] ----------------------------------
[11/27 10:15:39    170s] [NR-eGR]  Metal1  (1H)             0   408 
[11/27 10:15:39    170s] [NR-eGR]  Metal2  (2V)           693   559 
[11/27 10:15:39    170s] [NR-eGR]  Metal3  (3H)           684    11 
[11/27 10:15:39    170s] [NR-eGR]  Metal4  (4V)            16     3 
[11/27 10:15:39    170s] [NR-eGR]  Metal5  (5H)            22     0 
[11/27 10:15:39    170s] [NR-eGR]  Metal6  (6V)             0     0 
[11/27 10:15:39    170s] [NR-eGR]  Metal7  (7H)             0     0 
[11/27 10:15:39    170s] [NR-eGR]  Metal8  (8V)             0     0 
[11/27 10:15:39    170s] [NR-eGR]  Metal9  (9H)             0     0 
[11/27 10:15:39    170s] [NR-eGR] ----------------------------------
[11/27 10:15:39    170s] [NR-eGR]          Total         1416   981 
[11/27 10:15:39    170s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:15:39    170s] [NR-eGR] Total half perimeter of net bounding box: 1205um
[11/27 10:15:39    170s] [NR-eGR] Total length: 1416um, number of vias: 981
[11/27 10:15:39    170s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:15:39    170s] [NR-eGR] Total eGR-routed clock nets wire length: 132um, number of vias: 65
[11/27 10:15:39    170s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:15:39    170s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2056.45 MB )
[11/27 10:15:39    170s] Early Global Route wiring runtime: 0.00 seconds, mem = 1994.4M
[11/27 10:15:39    170s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.003, REAL:0.003, MEM:1994.4M, EPOCH TIME: 1732682739.224656
[11/27 10:15:39    170s] Tdgp not successfully inited but do clear! skip clearing
[11/27 10:15:39    170s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:15:39    170s] *** Finishing placeDesign default flow ***
[11/27 10:15:39    170s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 45.45% flops. Placement and timing QoR can be severely impacted in this case!
[11/27 10:15:39    170s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/27 10:15:39    170s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1994.4M **
[11/27 10:15:39    170s] Tdgp not successfully inited but do clear! skip clearing
[11/27 10:15:39    170s] 
[11/27 10:15:39    170s] *** Summary of all messages that are not suppressed in this session:
[11/27 10:15:39    170s] Severity  ID               Count  Summary                                  
[11/27 10:15:39    170s] WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
[11/27 10:15:39    170s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/27 10:15:39    170s] WARNING   IMPDC-348           16  The output pin %s is connected to power/...
[11/27 10:15:39    170s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/27 10:15:39    170s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/27 10:15:39    170s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/27 10:15:39    170s] *** Message Summary: 60 warning(s), 2 error(s)
[11/27 10:15:39    170s] 
[11/27 10:15:39    170s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.0/0:00:03.2 (0.6), totSession cpu/real = 0:02:50.2/0:38:41.7 (0.1), mem = 1994.4M
[11/27 10:15:39    170s] 
[11/27 10:15:39    170s] =============================================================================================
[11/27 10:15:39    170s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[11/27 10:15:39    170s] =============================================================================================
[11/27 10:15:39    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:15:39    170s] ---------------------------------------------------------------------------------------------
[11/27 10:15:39    170s] [ TimingUpdate           ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/27 10:15:39    170s] [ FullDelayCalc          ]      3   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.7
[11/27 10:15:39    170s] [ MISC                   ]          0:00:03.0  (  95.3 % )     0:00:03.0 /  0:00:01.9    0.6
[11/27 10:15:39    170s] ---------------------------------------------------------------------------------------------
[11/27 10:15:39    170s]  placeDesign #1 TOTAL               0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:02.0    0.6
[11/27 10:15:39    170s] ---------------------------------------------------------------------------------------------
[11/27 10:15:39    170s] 
[11/27 10:15:52    171s] <CMD> zoomBox -15.25350 8.55300 38.37900 35.03000
[11/27 10:15:53    171s] <CMD> zoomBox -8.43900 14.37850 19.55750 28.19950
[11/27 10:15:53    171s] <CMD> zoomBox -4.88200 17.42700 9.73300 24.64200
[11/27 10:15:54    171s] <CMD> zoomBox -3.02550 19.01850 4.60400 22.78500
[11/27 10:15:55    171s] <CMD> zoomBox -3.38400 18.71150 5.59250 23.14300
[11/27 10:15:56    171s] <CMD> zoomBox -3.80500 18.35050 6.75550 23.56400
[11/27 10:15:56    171s] <CMD> zoomBox -4.88400 17.42650 9.73350 24.64250
[11/27 10:15:57    171s] <CMD> zoomBox -5.56950 16.83850 11.62750 25.32800
[11/27 10:15:58    171s] <CMD> pan 0.19200 27.67100
[11/27 10:16:01    172s] <CMD> zoomBox -7.87600 20.63050 15.92650 32.38100
[11/27 10:16:02    172s] <CMD> zoomBox -9.46500 19.69500 18.53800 33.51950
[11/27 10:16:03    172s] <CMD> fit
[11/27 10:16:18    173s] <CMD> setLayerPreference node_layer -isVisible 0
[11/27 10:16:35    174s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/27 10:16:35    174s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix controller1_preCTS -outDir timingReports
[11/27 10:16:35    174s] AAE DB initialization (MEM=1975.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 10:16:35    174s] #optDebug: fT-S <1 1 0 0 0>
[11/27 10:16:35    174s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:54.8/0:39:37.9 (0.1), mem = 1975.0M
[11/27 10:16:35    174s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/27 10:16:35    174s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/27 10:16:35    174s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1969.0M, EPOCH TIME: 1732682795.482452
[11/27 10:16:35    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] All LLGs are deleted
[11/27 10:16:35    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1969.0M, EPOCH TIME: 1732682795.482534
[11/27 10:16:35    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1732682795.482551
[11/27 10:16:35    174s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1732682795.482585
[11/27 10:16:35    174s] Start to check current routing status for nets...
[11/27 10:16:35    174s] All nets are already routed correctly.
[11/27 10:16:35    174s] End to check current routing status for nets (mem=1969.0M)
[11/27 10:16:35    174s] Extraction called for design 'controller1' of instances=188 and nets=160 using extraction engine 'preRoute' .
[11/27 10:16:35    174s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/27 10:16:35    174s] Type 'man IMPEXT-3530' for more detail.
[11/27 10:16:35    174s] PreRoute RC Extraction called for design controller1.
[11/27 10:16:35    174s] RC Extraction called in multi-corner(1) mode.
[11/27 10:16:35    174s] RCMode: PreRoute
[11/27 10:16:35    174s]       RC Corner Indexes            0   
[11/27 10:16:35    174s] Capacitance Scaling Factor   : 1.00000 
[11/27 10:16:35    174s] Resistance Scaling Factor    : 1.00000 
[11/27 10:16:35    174s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 10:16:35    174s] Clock Res. Scaling Factor    : 1.00000 
[11/27 10:16:35    174s] Shrink Factor                : 1.00000
[11/27 10:16:35    174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 10:16:35    174s] Using capacitance table file ...
[11/27 10:16:35    174s] 
[11/27 10:16:35    174s] Trim Metal Layers:
[11/27 10:16:35    174s] LayerId::1 widthSet size::4
[11/27 10:16:35    174s] LayerId::2 widthSet size::4
[11/27 10:16:35    174s] LayerId::3 widthSet size::4
[11/27 10:16:35    174s] LayerId::4 widthSet size::4
[11/27 10:16:35    174s] LayerId::5 widthSet size::4
[11/27 10:16:35    174s] LayerId::6 widthSet size::4
[11/27 10:16:35    174s] LayerId::7 widthSet size::4
[11/27 10:16:35    174s] LayerId::8 widthSet size::4
[11/27 10:16:35    174s] LayerId::9 widthSet size::3
[11/27 10:16:35    174s] Updating RC grid for preRoute extraction ...
[11/27 10:16:35    174s] eee: pegSigSF::1.070000
[11/27 10:16:35    174s] Initializing multi-corner capacitance tables ... 
[11/27 10:16:35    174s] Initializing multi-corner resistance tables ...
[11/27 10:16:35    174s] eee: l::1 avDens::0.068793 usedTrk::24.765517 availTrk::360.000000 sigTrk::24.765517
[11/27 10:16:35    174s] eee: l::2 avDens::0.073739 usedTrk::26.546169 availTrk::360.000000 sigTrk::26.546169
[11/27 10:16:35    174s] eee: l::3 avDens::0.072840 usedTrk::26.222222 availTrk::360.000000 sigTrk::26.222222
[11/27 10:16:35    174s] eee: l::4 avDens::0.002305 usedTrk::0.622222 availTrk::270.000000 sigTrk::0.622222
[11/27 10:16:35    174s] eee: l::5 avDens::0.004691 usedTrk::0.844444 availTrk::180.000000 sigTrk::0.844444
[11/27 10:16:35    174s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:16:35    174s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:16:35    174s] eee: l::8 avDens::0.172848 usedTrk::20.741762 availTrk::120.000000 sigTrk::20.741762
[11/27 10:16:35    174s] eee: l::9 avDens::0.175428 usedTrk::21.051341 availTrk::120.000000 sigTrk::21.051341
[11/27 10:16:35    174s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:16:35    174s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.212688 uaWl=1.000000 uaWlH=0.027043 aWlH=0.000000 lMod=0 pMax=0.806500 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/27 10:16:35    174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1969.035M)
[11/27 10:16:35    174s] Effort level <high> specified for reg2reg path_group
[11/27 10:16:35    174s] All LLGs are deleted
[11/27 10:16:35    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1983.8M, EPOCH TIME: 1732682795.522124
[11/27 10:16:35    174s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1983.8M, EPOCH TIME: 1732682795.522288
[11/27 10:16:35    174s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1983.8M, EPOCH TIME: 1732682795.522330
[11/27 10:16:35    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1983.8M, EPOCH TIME: 1732682795.522442
[11/27 10:16:35    174s] Max number of tech site patterns supported in site array is 256.
[11/27 10:16:35    174s] Core basic site is gsclib090site
[11/27 10:16:35    174s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1983.8M, EPOCH TIME: 1732682795.527692
[11/27 10:16:35    174s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:16:35    174s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:16:35    174s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1983.8M, EPOCH TIME: 1732682795.527769
[11/27 10:16:35    174s] Fast DP-INIT is on for default
[11/27 10:16:35    174s] Atter site array init, number of instance map data is 0.
[11/27 10:16:35    174s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1983.8M, EPOCH TIME: 1732682795.528383
[11/27 10:16:35    174s] 
[11/27 10:16:35    174s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:16:35    174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1983.8M, EPOCH TIME: 1732682795.528575
[11/27 10:16:35    174s] All LLGs are deleted
[11/27 10:16:35    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:16:35    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:35    174s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1983.8M, EPOCH TIME: 1732682795.528939
[11/27 10:16:35    174s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1983.8M, EPOCH TIME: 1732682795.529067
[11/27 10:16:35    174s] Starting delay calculation for Setup views
[11/27 10:16:35    174s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 10:16:35    174s] #################################################################################
[11/27 10:16:35    174s] # Design Stage: PreRoute
[11/27 10:16:35    174s] # Design Name: controller1
[11/27 10:16:35    174s] # Design Mode: 90nm
[11/27 10:16:35    174s] # Analysis Mode: MMMC Non-OCV 
[11/27 10:16:35    174s] # Parasitics Mode: No SPEF/RCDB 
[11/27 10:16:35    174s] # Signoff Settings: SI Off 
[11/27 10:16:35    174s] #################################################################################
[11/27 10:16:35    174s] Calculate delays in BcWc mode...
[11/27 10:16:35    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 1981.8M, InitMEM = 1981.8M)
[11/27 10:16:35    174s] Start delay calculation (fullDC) (1 T). (MEM=1981.85)
[11/27 10:16:35    174s] Start AAE Lib Loading. (MEM=1993.36)
[11/27 10:16:35    174s] End AAE Lib Loading. (MEM=2012.44 CPU=0:00:00.0 Real=0:00:00.0)
[11/27 10:16:35    174s] End AAE Lib Interpolated Model. (MEM=2012.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:16:35    174s] Total number of fetched objects 120
[11/27 10:16:35    174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:16:35    174s] End delay calculation. (MEM=2069.68 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:16:35    174s] End delay calculation (fullDC). (MEM=2069.68 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:16:35    174s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2069.7M) ***
[11/27 10:16:35    174s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:55 mem=2061.7M)
[11/27 10:16:36    175s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.131  |  8.832  |  7.131  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |   22    |   11    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 10:16:36    175s] All LLGs are deleted
[11/27 10:16:36    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1732682796.239781
[11/27 10:16:36    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1732682796.239943
[11/27 10:16:36    175s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2035.1M, EPOCH TIME: 1732682796.239985
[11/27 10:16:36    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2035.1M, EPOCH TIME: 1732682796.240089
[11/27 10:16:36    175s] Max number of tech site patterns supported in site array is 256.
[11/27 10:16:36    175s] Core basic site is gsclib090site
[11/27 10:16:36    175s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2035.1M, EPOCH TIME: 1732682796.245340
[11/27 10:16:36    175s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:16:36    175s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:16:36    175s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1732682796.245417
[11/27 10:16:36    175s] Fast DP-INIT is on for default
[11/27 10:16:36    175s] Atter site array init, number of instance map data is 0.
[11/27 10:16:36    175s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2035.1M, EPOCH TIME: 1732682796.246065
[11/27 10:16:36    175s] 
[11/27 10:16:36    175s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:16:36    175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2035.1M, EPOCH TIME: 1732682796.246278
[11/27 10:16:36    175s] All LLGs are deleted
[11/27 10:16:36    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:16:36    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1732682796.246646
[11/27 10:16:36    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1732682796.246772
[11/27 10:16:36    175s] Density: 90.716%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[11/27 10:16:36    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1732682796.248700
[11/27 10:16:36    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1732682796.248829
[11/27 10:16:36    175s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2035.1M, EPOCH TIME: 1732682796.248866
[11/27 10:16:36    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2035.1M, EPOCH TIME: 1732682796.248934
[11/27 10:16:36    175s] Max number of tech site patterns supported in site array is 256.
[11/27 10:16:36    175s] Core basic site is gsclib090site
[11/27 10:16:36    175s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2035.1M, EPOCH TIME: 1732682796.253892
[11/27 10:16:36    175s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:16:36    175s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:16:36    175s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1732682796.253962
[11/27 10:16:36    175s] Fast DP-INIT is on for default
[11/27 10:16:36    175s] Atter site array init, number of instance map data is 0.
[11/27 10:16:36    175s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2035.1M, EPOCH TIME: 1732682796.254575
[11/27 10:16:36    175s] 
[11/27 10:16:36    175s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:16:36    175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2035.1M, EPOCH TIME: 1732682796.254696
[11/27 10:16:36    175s] All LLGs are deleted
[11/27 10:16:36    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:16:36    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:16:36    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1732682796.255037
[11/27 10:16:36    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1732682796.255165
[11/27 10:16:36    175s] Reported timing to dir timingReports
[11/27 10:16:36    175s] Total CPU time: 0.24 sec
[11/27 10:16:36    175s] Total Real time: 1.0 sec
[11/27 10:16:36    175s] Total Memory Usage: 2035.09375 Mbytes
[11/27 10:16:36    175s] Info: pop threads available for lower-level modules during optimization.
[11/27 10:16:36    175s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.3), totSession cpu/real = 0:02:55.0/0:39:38.7 (0.1), mem = 2035.1M
[11/27 10:16:36    175s] 
[11/27 10:16:36    175s] =============================================================================================
[11/27 10:16:36    175s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[11/27 10:16:36    175s] =============================================================================================
[11/27 10:16:36    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:16:36    175s] ---------------------------------------------------------------------------------------------
[11/27 10:16:36    175s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:16:36    175s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.6 % )     0:00:00.7 /  0:00:00.1    0.2
[11/27 10:16:36    175s] [ DrvReport              ]      1   0:00:00.6  (  71.8 % )     0:00:00.6 /  0:00:00.0    0.0
[11/27 10:16:36    175s] [ ExtractRC              ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/27 10:16:36    175s] [ TimingUpdate           ]      1   0:00:00.0  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 10:16:36    175s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/27 10:16:36    175s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:16:36    175s] [ GenerateReports        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/27 10:16:36    175s] [ MISC                   ]          0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:16:36    175s] ---------------------------------------------------------------------------------------------
[11/27 10:16:36    175s]  timeDesign #1 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.3
[11/27 10:16:36    175s] ---------------------------------------------------------------------------------------------
[11/27 10:16:36    175s] 
[11/27 10:17:02    177s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/27 10:17:02    177s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix controller1_preCTS -outDir timingReports
[11/27 10:17:02    177s] *** timeDesign #2 [begin] : totSession cpu/real = 0:02:57.1/0:40:05.3 (0.1), mem = 2041.9M
[11/27 10:17:02    177s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2015.4M, EPOCH TIME: 1732682822.939245
[11/27 10:17:02    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] All LLGs are deleted
[11/27 10:17:02    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2015.4M, EPOCH TIME: 1732682822.939295
[11/27 10:17:02    177s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2015.4M, EPOCH TIME: 1732682822.939311
[11/27 10:17:02    177s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2015.4M, EPOCH TIME: 1732682822.939352
[11/27 10:17:02    177s] Start to check current routing status for nets...
[11/27 10:17:02    177s] All nets are already routed correctly.
[11/27 10:17:02    177s] End to check current routing status for nets (mem=2015.4M)
[11/27 10:17:02    177s] Effort level <high> specified for reg2reg path_group
[11/27 10:17:02    177s] All LLGs are deleted
[11/27 10:17:02    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2025.7M, EPOCH TIME: 1732682822.962235
[11/27 10:17:02    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2025.7M, EPOCH TIME: 1732682822.962389
[11/27 10:17:02    177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2025.7M, EPOCH TIME: 1732682822.962431
[11/27 10:17:02    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2025.7M, EPOCH TIME: 1732682822.962536
[11/27 10:17:02    177s] Max number of tech site patterns supported in site array is 256.
[11/27 10:17:02    177s] Core basic site is gsclib090site
[11/27 10:17:02    177s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2025.7M, EPOCH TIME: 1732682822.967750
[11/27 10:17:02    177s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:17:02    177s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:17:02    177s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2025.7M, EPOCH TIME: 1732682822.967829
[11/27 10:17:02    177s] Fast DP-INIT is on for default
[11/27 10:17:02    177s] Atter site array init, number of instance map data is 0.
[11/27 10:17:02    177s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2025.7M, EPOCH TIME: 1732682822.968453
[11/27 10:17:02    177s] 
[11/27 10:17:02    177s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:17:02    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2025.7M, EPOCH TIME: 1732682822.968599
[11/27 10:17:02    177s] All LLGs are deleted
[11/27 10:17:02    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:17:02    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:02    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2025.7M, EPOCH TIME: 1732682822.968951
[11/27 10:17:02    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2025.7M, EPOCH TIME: 1732682822.969081
[11/27 10:17:02    177s] Starting delay calculation for Hold views
[11/27 10:17:02    177s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 10:17:02    177s] #################################################################################
[11/27 10:17:02    177s] # Design Stage: PreRoute
[11/27 10:17:02    177s] # Design Name: controller1
[11/27 10:17:02    177s] # Design Mode: 90nm
[11/27 10:17:02    177s] # Analysis Mode: MMMC Non-OCV 
[11/27 10:17:02    177s] # Parasitics Mode: No SPEF/RCDB 
[11/27 10:17:02    177s] # Signoff Settings: SI Off 
[11/27 10:17:02    177s] #################################################################################
[11/27 10:17:02    177s] Calculate delays in BcWc mode...
[11/27 10:17:02    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 2023.7M, InitMEM = 2023.7M)
[11/27 10:17:02    177s] Start delay calculation (fullDC) (1 T). (MEM=2023.66)
[11/27 10:17:02    177s] *** Calculating scaling factor for Fast libraries using the default operating condition of each library.
[11/27 10:17:02    177s] End AAE Lib Interpolated Model. (MEM=2035.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:17:03    177s] Total number of fetched objects 120
[11/27 10:17:03    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:17:03    177s] End delay calculation. (MEM=2067.61 CPU=0:00:00.0 REAL=0:00:01.0)
[11/27 10:17:03    177s] End delay calculation (fullDC). (MEM=2067.61 CPU=0:00:00.0 REAL=0:00:01.0)
[11/27 10:17:03    177s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 2067.6M) ***
[11/27 10:17:03    177s] Turning on fast DC mode.
[11/27 10:17:03    177s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:02:57 mem=2067.6M)
[11/27 10:17:03    177s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.057  |  0.057  |  2.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |   22    |   11    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 10:17:03    177s] All LLGs are deleted
[11/27 10:17:03    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2023.6M, EPOCH TIME: 1732682823.348317
[11/27 10:17:03    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2023.6M, EPOCH TIME: 1732682823.348472
[11/27 10:17:03    177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2023.6M, EPOCH TIME: 1732682823.348520
[11/27 10:17:03    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2023.6M, EPOCH TIME: 1732682823.348627
[11/27 10:17:03    177s] Max number of tech site patterns supported in site array is 256.
[11/27 10:17:03    177s] Core basic site is gsclib090site
[11/27 10:17:03    177s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2023.6M, EPOCH TIME: 1732682823.353906
[11/27 10:17:03    177s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:17:03    177s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:17:03    177s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2023.6M, EPOCH TIME: 1732682823.353979
[11/27 10:17:03    177s] Fast DP-INIT is on for default
[11/27 10:17:03    177s] Atter site array init, number of instance map data is 0.
[11/27 10:17:03    177s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2023.6M, EPOCH TIME: 1732682823.354603
[11/27 10:17:03    177s] 
[11/27 10:17:03    177s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:17:03    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2023.6M, EPOCH TIME: 1732682823.354742
[11/27 10:17:03    177s] All LLGs are deleted
[11/27 10:17:03    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:17:03    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2023.6M, EPOCH TIME: 1732682823.355098
[11/27 10:17:03    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2023.6M, EPOCH TIME: 1732682823.355224
[11/27 10:17:03    177s] Density: 90.716%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[11/27 10:17:03    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2023.6M, EPOCH TIME: 1732682823.357036
[11/27 10:17:03    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2023.6M, EPOCH TIME: 1732682823.357162
[11/27 10:17:03    177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2023.6M, EPOCH TIME: 1732682823.357197
[11/27 10:17:03    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2023.6M, EPOCH TIME: 1732682823.357259
[11/27 10:17:03    177s] Max number of tech site patterns supported in site array is 256.
[11/27 10:17:03    177s] Core basic site is gsclib090site
[11/27 10:17:03    177s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2023.6M, EPOCH TIME: 1732682823.362151
[11/27 10:17:03    177s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:17:03    177s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:17:03    177s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2023.6M, EPOCH TIME: 1732682823.362223
[11/27 10:17:03    177s] Fast DP-INIT is on for default
[11/27 10:17:03    177s] Atter site array init, number of instance map data is 0.
[11/27 10:17:03    177s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2023.6M, EPOCH TIME: 1732682823.362831
[11/27 10:17:03    177s] 
[11/27 10:17:03    177s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:17:03    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2023.6M, EPOCH TIME: 1732682823.362953
[11/27 10:17:03    177s] All LLGs are deleted
[11/27 10:17:03    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:17:03    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:17:03    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2023.6M, EPOCH TIME: 1732682823.363283
[11/27 10:17:03    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2023.6M, EPOCH TIME: 1732682823.363401
[11/27 10:17:03    177s] Reported timing to dir timingReports
[11/27 10:17:03    177s] Total CPU time: 0.19 sec
[11/27 10:17:03    177s] Total Real time: 1.0 sec
[11/27 10:17:03    177s] Total Memory Usage: 2004.097656 Mbytes
[11/27 10:17:03    177s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.2/0:00:00.5 (0.4), totSession cpu/real = 0:02:57.3/0:40:05.8 (0.1), mem = 2004.1M
[11/27 10:17:03    177s] 
[11/27 10:17:03    177s] =============================================================================================
[11/27 10:17:03    177s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[11/27 10:17:03    177s] =============================================================================================
[11/27 10:17:03    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:17:03    177s] ---------------------------------------------------------------------------------------------
[11/27 10:17:03    177s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:17:03    177s] [ OptSummaryReport       ]      1   0:00:00.0  (   6.1 % )     0:00:00.4 /  0:00:00.1    0.3
[11/27 10:17:03    177s] [ TimingUpdate           ]      1   0:00:00.0  (   8.3 % )     0:00:00.4 /  0:00:00.1    0.2
[11/27 10:17:03    177s] [ FullDelayCalc          ]      1   0:00:00.3  (  66.8 % )     0:00:00.3 /  0:00:00.0    0.1
[11/27 10:17:03    177s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:17:03    177s] [ GenerateReports        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.7
[11/27 10:17:03    177s] [ MISC                   ]          0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 10:17:03    177s] ---------------------------------------------------------------------------------------------
[11/27 10:17:03    177s]  timeDesign #2 TOTAL                0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.2    0.4
[11/27 10:17:03    177s] ---------------------------------------------------------------------------------------------
[11/27 10:17:03    177s] 
[11/27 10:18:56    185s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/27 10:18:56    185s] <CMD> optDesign -preCTS
[11/27 10:18:56    185s] Executing: place_opt_design -opt
[11/27 10:18:56    185s] **INFO: User settings:
[11/27 10:18:56    185s] setExtractRCMode -engine                            preRoute
[11/27 10:18:56    185s] setUsefulSkewMode -maxAllowedDelay                  1
[11/27 10:18:56    185s] setUsefulSkewMode -noBoundary                       false
[11/27 10:18:56    185s] setDelayCalMode -enable_high_fanout                 true
[11/27 10:18:56    185s] setDelayCalMode -engine                             aae
[11/27 10:18:56    185s] setDelayCalMode -ignoreNetLoad                      false
[11/27 10:18:56    185s] setDelayCalMode -socv_accuracy_mode                 low
[11/27 10:18:56    185s] setOptMode -fixCap                                  true
[11/27 10:18:56    185s] setOptMode -fixFanoutLoad                           false
[11/27 10:18:56    185s] setOptMode -fixTran                                 true
[11/27 10:18:56    185s] setPlaceMode -place_design_floorplan_mode           false
[11/27 10:18:56    185s] setPlaceMode -place_detail_check_route              false
[11/27 10:18:56    185s] setPlaceMode -place_detail_preserve_routing         true
[11/27 10:18:56    185s] setPlaceMode -place_detail_remove_affected_routing  false
[11/27 10:18:56    185s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/27 10:18:56    185s] setPlaceMode -place_global_clock_gate_aware         true
[11/27 10:18:56    185s] setPlaceMode -place_global_cong_effort              auto
[11/27 10:18:56    185s] setPlaceMode -place_global_ignore_scan              true
[11/27 10:18:56    185s] setPlaceMode -place_global_ignore_spare             false
[11/27 10:18:56    185s] setPlaceMode -place_global_module_aware_spare       false
[11/27 10:18:56    185s] setPlaceMode -place_global_place_io_pins            true
[11/27 10:18:56    185s] setPlaceMode -place_global_reorder_scan             true
[11/27 10:18:56    185s] setPlaceMode -powerDriven                           false
[11/27 10:18:56    185s] setPlaceMode -timingDriven                          true
[11/27 10:18:56    185s] setAnalysisMode -checkType                          setup
[11/27 10:18:56    185s] setAnalysisMode -clkSrcPath                         true
[11/27 10:18:56    185s] setAnalysisMode -clockPropagation                   forcedIdeal
[11/27 10:18:56    185s] setAnalysisMode -virtualIPO                         false
[11/27 10:18:56    185s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/27 10:18:56    185s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/27 10:18:56    185s] 
[11/27 10:18:56    185s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:05.7/0:41:59.4 (0.1), mem = 2010.9M
[11/27 10:18:56    185s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/27 10:18:57    185s] *** Starting GigaPlace ***
[11/27 10:18:57    185s] #optDebug: fT-E <X 2 3 1 0>
[11/27 10:18:57    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:2010.9M, EPOCH TIME: 1732682937.040263
[11/27 10:18:57    185s] Processing tracks to init pin-track alignment.
[11/27 10:18:57    185s] z: 2, totalTracks: 1
[11/27 10:18:57    185s] z: 4, totalTracks: 1
[11/27 10:18:57    185s] z: 6, totalTracks: 1
[11/27 10:18:57    185s] z: 8, totalTracks: 1
[11/27 10:18:57    185s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:57    185s] All LLGs are deleted
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.9M, EPOCH TIME: 1732682937.042043
[11/27 10:18:57    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1732682937.042219
[11/27 10:18:57    185s] # Building controller1 llgBox search-tree.
[11/27 10:18:57    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2010.9M, EPOCH TIME: 1732682937.042271
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2010.9M, EPOCH TIME: 1732682937.042375
[11/27 10:18:57    185s] Max number of tech site patterns supported in site array is 256.
[11/27 10:18:57    185s] Core basic site is gsclib090site
[11/27 10:18:57    185s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2010.9M, EPOCH TIME: 1732682937.047609
[11/27 10:18:57    185s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:18:57    185s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/27 10:18:57    185s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1732682937.047686
[11/27 10:18:57    185s] SiteArray: non-trimmed site array dimensions = 13 x 132
[11/27 10:18:57    185s] SiteArray: use 20,480 bytes
[11/27 10:18:57    185s] SiteArray: current memory after site array memory allocation 2010.9M
[11/27 10:18:57    185s] SiteArray: FP blocked sites are writable
[11/27 10:18:57    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:18:57    185s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2010.9M, EPOCH TIME: 1732682937.047919
[11/27 10:18:57    185s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1732682937.047972
[11/27 10:18:57    185s] SiteArray: number of non floorplan blocked sites for llg default is 1716
[11/27 10:18:57    185s] Atter site array init, number of instance map data is 0.
[11/27 10:18:57    185s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2010.9M, EPOCH TIME: 1732682937.048432
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:57    185s] OPERPROF:     Starting CMU at level 3, MEM:2010.9M, EPOCH TIME: 1732682937.048558
[11/27 10:18:57    185s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1732682937.048760
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:18:57    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2010.9M, EPOCH TIME: 1732682937.048802
[11/27 10:18:57    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2010.9M, EPOCH TIME: 1732682937.048816
[11/27 10:18:57    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1732682937.048829
[11/27 10:18:57    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2010.9MB).
[11/27 10:18:57    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2010.9M, EPOCH TIME: 1732682937.048882
[11/27 10:18:57    185s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2010.9M, EPOCH TIME: 1732682937.048892
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] All LLGs are deleted
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.9M, EPOCH TIME: 1732682937.049345
[11/27 10:18:57    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1732682937.049483
[11/27 10:18:57    185s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2002.9M, EPOCH TIME: 1732682937.050263
[11/27 10:18:57    185s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.7/0:41:59.5 (0.1), mem = 2002.9M
[11/27 10:18:57    185s] VSMManager cleared!
[11/27 10:18:57    185s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:05.7/0:41:59.5 (0.1), mem = 2002.9M
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] =============================================================================================
[11/27 10:18:57    185s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[11/27 10:18:57    185s] =============================================================================================
[11/27 10:18:57    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:18:57    185s] ---------------------------------------------------------------------------------------------
[11/27 10:18:57    185s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:57    185s] ---------------------------------------------------------------------------------------------
[11/27 10:18:57    185s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:57    185s] ---------------------------------------------------------------------------------------------
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] Enable CTE adjustment.
[11/27 10:18:57    185s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1811.0M, totSessionCpu=0:03:06 **
[11/27 10:18:57    185s] Info: 1 threads available for lower-level modules during optimization.
[11/27 10:18:57    185s] GigaOpt running with 1 threads.
[11/27 10:18:57    185s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.7/0:41:59.5 (0.1), mem = 2002.9M
[11/27 10:18:57    185s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/27 10:18:57    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:2002.9M, EPOCH TIME: 1732682937.057935
[11/27 10:18:57    185s] Processing tracks to init pin-track alignment.
[11/27 10:18:57    185s] z: 2, totalTracks: 1
[11/27 10:18:57    185s] z: 4, totalTracks: 1
[11/27 10:18:57    185s] z: 6, totalTracks: 1
[11/27 10:18:57    185s] z: 8, totalTracks: 1
[11/27 10:18:57    185s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:57    185s] All LLGs are deleted
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2002.9M, EPOCH TIME: 1732682937.059435
[11/27 10:18:57    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2002.9M, EPOCH TIME: 1732682937.059587
[11/27 10:18:57    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2002.9M, EPOCH TIME: 1732682937.059628
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2002.9M, EPOCH TIME: 1732682937.059714
[11/27 10:18:57    185s] Max number of tech site patterns supported in site array is 256.
[11/27 10:18:57    185s] Core basic site is gsclib090site
[11/27 10:18:57    185s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2002.9M, EPOCH TIME: 1732682937.064943
[11/27 10:18:57    185s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:18:57    185s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:18:57    185s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2002.9M, EPOCH TIME: 1732682937.065032
[11/27 10:18:57    185s] Fast DP-INIT is on for default
[11/27 10:18:57    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:18:57    185s] Atter site array init, number of instance map data is 0.
[11/27 10:18:57    185s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2002.9M, EPOCH TIME: 1732682937.065677
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:57    185s] OPERPROF:     Starting CMU at level 3, MEM:2002.9M, EPOCH TIME: 1732682937.065831
[11/27 10:18:57    185s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2002.9M, EPOCH TIME: 1732682937.065974
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:18:57    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2002.9M, EPOCH TIME: 1732682937.066016
[11/27 10:18:57    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2002.9M, EPOCH TIME: 1732682937.066028
[11/27 10:18:57    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2002.9M, EPOCH TIME: 1732682937.066040
[11/27 10:18:57    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2002.9MB).
[11/27 10:18:57    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2002.9M, EPOCH TIME: 1732682937.066095
[11/27 10:18:57    185s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2002.9M, EPOCH TIME: 1732682937.066138
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    185s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2002.9M, EPOCH TIME: 1732682937.067041
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 10:18:57    185s] Summary for sequential cells identification: 
[11/27 10:18:57    185s]   Identified SBFF number: 112
[11/27 10:18:57    185s]   Identified MBFF number: 0
[11/27 10:18:57    185s]   Identified SB Latch number: 0
[11/27 10:18:57    185s]   Identified MB Latch number: 0
[11/27 10:18:57    185s]   Not identified SBFF number: 8
[11/27 10:18:57    185s]   Not identified MBFF number: 0
[11/27 10:18:57    185s]   Not identified SB Latch number: 0
[11/27 10:18:57    185s]   Not identified MB Latch number: 0
[11/27 10:18:57    185s]   Number of sequential cells which are not FFs: 32
[11/27 10:18:57    185s]  Visiting view : WC
[11/27 10:18:57    185s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/27 10:18:57    185s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/27 10:18:57    185s]  Visiting view : BC
[11/27 10:18:57    185s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/27 10:18:57    185s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/27 10:18:57    185s] TLC MultiMap info (StdDelay):
[11/27 10:18:57    185s]   : Min + Fast + 0 + no RcCorner := 11ps
[11/27 10:18:57    185s]   : Min + Fast + 0 + RC := 12.1ps
[11/27 10:18:57    185s]   : Max + slow + 0 + no RcCorner := 33ps
[11/27 10:18:57    185s]   : Max + slow + 0 + RC := 36ps
[11/27 10:18:57    185s]  Setting StdDelay to: 36ps
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] Creating Lib Analyzer ...
[11/27 10:18:57    185s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/27 10:18:57    185s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/27 10:18:57    185s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/27 10:18:57    185s] 
[11/27 10:18:57    185s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:18:57    186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:06 mem=2026.9M
[11/27 10:18:57    186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:06 mem=2026.9M
[11/27 10:18:57    186s] Creating Lib Analyzer, finished. 
[11/27 10:18:57    186s] #optDebug: fT-S <1 2 3 1 0>
[11/27 10:18:57    186s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1819.4M, totSessionCpu=0:03:06 **
[11/27 10:18:57    186s] *** optDesign -preCTS ***
[11/27 10:18:57    186s] DRC Margin: user margin 0.0; extra margin 0.2
[11/27 10:18:57    186s] Setup Target Slack: user slack 0; extra slack 0.0
[11/27 10:18:57    186s] Hold Target Slack: user slack 0
[11/27 10:18:57    186s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2026.9M, EPOCH TIME: 1732682937.504395
[11/27 10:18:57    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:57    186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2026.9M, EPOCH TIME: 1732682937.510031
[11/27 10:18:57    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:18:57    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Deleting Cell Server Begin ...
[11/27 10:18:57    186s] Deleting Lib Analyzer.
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Deleting Cell Server End ...
[11/27 10:18:57    186s] Multi-VT timing optimization disabled based on library information.
[11/27 10:18:57    186s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 10:18:57    186s] Summary for sequential cells identification: 
[11/27 10:18:57    186s]   Identified SBFF number: 112
[11/27 10:18:57    186s]   Identified MBFF number: 0
[11/27 10:18:57    186s]   Identified SB Latch number: 0
[11/27 10:18:57    186s]   Identified MB Latch number: 0
[11/27 10:18:57    186s]   Not identified SBFF number: 8
[11/27 10:18:57    186s]   Not identified MBFF number: 0
[11/27 10:18:57    186s]   Not identified SB Latch number: 0
[11/27 10:18:57    186s]   Not identified MB Latch number: 0
[11/27 10:18:57    186s]   Number of sequential cells which are not FFs: 32
[11/27 10:18:57    186s]  Visiting view : WC
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/27 10:18:57    186s]  Visiting view : BC
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/27 10:18:57    186s] TLC MultiMap info (StdDelay):
[11/27 10:18:57    186s]   : Min + Fast + 0 + no RcCorner := 11ps
[11/27 10:18:57    186s]   : Min + Fast + 0 + RC := 12.1ps
[11/27 10:18:57    186s]   : Max + slow + 0 + no RcCorner := 33ps
[11/27 10:18:57    186s]   : Max + slow + 0 + RC := 36ps
[11/27 10:18:57    186s]  Setting StdDelay to: 36ps
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Deleting Cell Server Begin ...
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Deleting Cell Server End ...
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] Creating Lib Analyzer ...
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 10:18:57    186s] Summary for sequential cells identification: 
[11/27 10:18:57    186s]   Identified SBFF number: 112
[11/27 10:18:57    186s]   Identified MBFF number: 0
[11/27 10:18:57    186s]   Identified SB Latch number: 0
[11/27 10:18:57    186s]   Identified MB Latch number: 0
[11/27 10:18:57    186s]   Not identified SBFF number: 8
[11/27 10:18:57    186s]   Not identified MBFF number: 0
[11/27 10:18:57    186s]   Not identified SB Latch number: 0
[11/27 10:18:57    186s]   Not identified MB Latch number: 0
[11/27 10:18:57    186s]   Number of sequential cells which are not FFs: 32
[11/27 10:18:57    186s]  Visiting view : WC
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/27 10:18:57    186s]  Visiting view : BC
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/27 10:18:57    186s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/27 10:18:57    186s] TLC MultiMap info (StdDelay):
[11/27 10:18:57    186s]   : Min + Fast + 0 + no RcCorner := 11ps
[11/27 10:18:57    186s]   : Min + Fast + 0 + RC := 12.1ps
[11/27 10:18:57    186s]   : Max + slow + 0 + no RcCorner := 33ps
[11/27 10:18:57    186s]   : Max + slow + 0 + RC := 36ps
[11/27 10:18:57    186s]  Setting StdDelay to: 36ps
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 10:18:57    186s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/27 10:18:57    186s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/27 10:18:57    186s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:18:57    186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=2026.9M
[11/27 10:18:57    186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=2026.9M
[11/27 10:18:57    186s] Creating Lib Analyzer, finished. 
[11/27 10:18:57    186s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2026.9M, EPOCH TIME: 1732682937.934104
[11/27 10:18:57    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] All LLGs are deleted
[11/27 10:18:57    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2026.9M, EPOCH TIME: 1732682937.934137
[11/27 10:18:57    186s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1732682937.934179
[11/27 10:18:57    186s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1732682937.934282
[11/27 10:18:57    186s] {MMLU 0 0 128}
[11/27 10:18:57    186s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=2026.9M
[11/27 10:18:57    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=2026.9M
[11/27 10:18:57    186s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] (I)      ==================== Layers =====================
[11/27 10:18:57    186s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:18:57    186s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 10:18:57    186s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:18:57    186s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/27 10:18:57    186s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/27 10:18:57    186s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:18:57    186s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/27 10:18:57    186s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/27 10:18:57    186s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/27 10:18:57    186s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/27 10:18:57    186s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/27 10:18:57    186s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/27 10:18:57    186s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/27 10:18:57    186s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/27 10:18:57    186s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/27 10:18:57    186s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:18:57    186s] (I)      Started Import and model ( Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] (I)      Default pattern map key = controller1_default.
[11/27 10:18:57    186s] (I)      Number of ignored instance 0
[11/27 10:18:57    186s] (I)      Number of inbound cells 0
[11/27 10:18:57    186s] (I)      Number of opened ILM blockages 0
[11/27 10:18:57    186s] (I)      Number of instances temporarily fixed by detailed placement 52
[11/27 10:18:57    186s] (I)      numMoveCells=136, numMacros=0  numPads=11  numMultiRowHeightInsts=0
[11/27 10:18:57    186s] (I)      cell height: 5220, count: 136
[11/27 10:18:57    186s] (I)      Number of nets = 126 ( 2 ignored )
[11/27 10:18:57    186s] (I)      Read rows... (mem=2026.9M)
[11/27 10:18:57    186s] (I)      Done Read rows (cpu=0.000s, mem=2026.9M)
[11/27 10:18:57    186s] (I)      Identified Clock instances: Flop 22, Clock buffer/inverter 0, Gate 0, Logic 0
[11/27 10:18:57    186s] (I)      Read module constraints... (mem=2026.9M)
[11/27 10:18:57    186s] (I)      Done Read module constraints (cpu=0.000s, mem=2026.9M)
[11/27 10:18:57    186s] (I)      == Non-default Options ==
[11/27 10:18:57    186s] (I)      Maximum routing layer                              : 9
[11/27 10:18:57    186s] (I)      Buffering-aware routing                            : true
[11/27 10:18:57    186s] (I)      Spread congestion away from blockages              : true
[11/27 10:18:57    186s] (I)      Number of threads                                  : 1
[11/27 10:18:57    186s] (I)      Overflow penalty cost                              : 10
[11/27 10:18:57    186s] (I)      Punch through distance                             : 962.178000
[11/27 10:18:57    186s] (I)      Source-to-sink ratio                               : 0.300000
[11/27 10:18:57    186s] (I)      Method to set GCell size                           : row
[11/27 10:18:57    186s] (I)      Counted 327 PG shapes. We will not process PG shapes layer by layer.
[11/27 10:18:57    186s] (I)      Use row-based GCell size
[11/27 10:18:57    186s] (I)      Use row-based GCell align
[11/27 10:18:57    186s] (I)      layer 0 area = 280000
[11/27 10:18:57    186s] (I)      layer 1 area = 320000
[11/27 10:18:57    186s] (I)      layer 2 area = 320000
[11/27 10:18:57    186s] (I)      layer 3 area = 320000
[11/27 10:18:57    186s] (I)      layer 4 area = 320000
[11/27 10:18:57    186s] (I)      layer 5 area = 320000
[11/27 10:18:57    186s] (I)      layer 6 area = 320000
[11/27 10:18:57    186s] (I)      layer 7 area = 800000
[11/27 10:18:57    186s] (I)      layer 8 area = 800000
[11/27 10:18:57    186s] (I)      GCell unit size   : 5220
[11/27 10:18:57    186s] (I)      GCell multiplier  : 1
[11/27 10:18:57    186s] (I)      GCell row height  : 5220
[11/27 10:18:57    186s] (I)      Actual row height : 5220
[11/27 10:18:57    186s] (I)      GCell align ref   : 12180 12180
[11/27 10:18:57    186s] [NR-eGR] Track table information for default rule: 
[11/27 10:18:57    186s] [NR-eGR] Metal1 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal2 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal3 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal4 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal5 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal6 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal7 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal8 has single uniform track structure
[11/27 10:18:57    186s] [NR-eGR] Metal9 has single uniform track structure
[11/27 10:18:57    186s] (I)      =============== Default via ================
[11/27 10:18:57    186s] (I)      +---+------------------+-------------------+
[11/27 10:18:57    186s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/27 10:18:57    186s] (I)      +---+------------------+-------------------+
[11/27 10:18:57    186s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/27 10:18:57    186s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/27 10:18:57    186s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/27 10:18:57    186s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/27 10:18:57    186s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/27 10:18:57    186s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/27 10:18:57    186s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/27 10:18:57    186s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/27 10:18:57    186s] (I)      +---+------------------+-------------------+
[11/27 10:18:57    186s] [NR-eGR] Read 519 PG shapes
[11/27 10:18:57    186s] [NR-eGR] Read 0 clock shapes
[11/27 10:18:57    186s] [NR-eGR] Read 0 other shapes
[11/27 10:18:57    186s] [NR-eGR] #Routing Blockages  : 0
[11/27 10:18:57    186s] [NR-eGR] #Instance Blockages : 0
[11/27 10:18:57    186s] [NR-eGR] #PG Blockages       : 519
[11/27 10:18:57    186s] [NR-eGR] #Halo Blockages     : 0
[11/27 10:18:57    186s] [NR-eGR] #Boundary Blockages : 0
[11/27 10:18:57    186s] [NR-eGR] #Clock Blockages    : 0
[11/27 10:18:57    186s] [NR-eGR] #Other Blockages    : 0
[11/27 10:18:57    186s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 10:18:57    186s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 10:18:57    186s] [NR-eGR] Read 126 nets ( ignored 0 )
[11/27 10:18:57    186s] (I)      early_global_route_priority property id does not exist.
[11/27 10:18:57    186s] (I)      Read Num Blocks=519  Num Prerouted Wires=0  Num CS=0
[11/27 10:18:57    186s] (I)      Layer 1 (V) : #blockages 56 : #preroutes 0
[11/27 10:18:57    186s] (I)      Layer 2 (H) : #blockages 56 : #preroutes 0
[11/27 10:18:57    186s] (I)      Layer 3 (V) : #blockages 56 : #preroutes 0
[11/27 10:18:57    186s] (I)      Layer 4 (H) : #blockages 56 : #preroutes 0
[11/27 10:18:57    186s] (I)      Layer 5 (V) : #blockages 56 : #preroutes 0
[11/27 10:18:57    186s] (I)      Layer 6 (H) : #blockages 56 : #preroutes 0
[11/27 10:18:57    186s] (I)      Layer 7 (V) : #blockages 106 : #preroutes 0
[11/27 10:18:57    186s] (I)      Layer 8 (H) : #blockages 77 : #preroutes 0
[11/27 10:18:57    186s] (I)      Number of ignored nets                =      0
[11/27 10:18:57    186s] (I)      Number of connected nets              =      0
[11/27 10:18:57    186s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 10:18:57    186s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/27 10:18:57    186s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 10:18:57    186s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 10:18:57    186s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 10:18:57    186s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 10:18:57    186s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 10:18:57    186s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 10:18:57    186s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 10:18:57    186s] (I)      Constructing bin map
[11/27 10:18:57    186s] (I)      Initialize bin information with width=10440 height=10440
[11/27 10:18:57    186s] (I)      Done constructing bin map
[11/27 10:18:57    186s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 10:18:57    186s] (I)      Ndr track 0 does not exist
[11/27 10:18:57    186s] (I)      ---------------------Grid Graph Info--------------------
[11/27 10:18:57    186s] (I)      Routing area        : (0, 0) - (100920, 92220)
[11/27 10:18:57    186s] (I)      Core area           : (12180, 12180) - (88740, 80040)
[11/27 10:18:57    186s] (I)      Site width          :   580  (dbu)
[11/27 10:18:57    186s] (I)      Row height          :  5220  (dbu)
[11/27 10:18:57    186s] (I)      GCell row height    :  5220  (dbu)
[11/27 10:18:57    186s] (I)      GCell width         :  5220  (dbu)
[11/27 10:18:57    186s] (I)      GCell height        :  5220  (dbu)
[11/27 10:18:57    186s] (I)      Grid                :    19    18     9
[11/27 10:18:57    186s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/27 10:18:57    186s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/27 10:18:57    186s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/27 10:18:57    186s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/27 10:18:57    186s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/27 10:18:57    186s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/27 10:18:57    186s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/27 10:18:57    186s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/27 10:18:57    186s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/27 10:18:57    186s] (I)      Total num of tracks :   159   174   159   174   159   174   159    57    52
[11/27 10:18:57    186s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/27 10:18:57    186s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/27 10:18:57    186s] (I)      --------------------------------------------------------
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] [NR-eGR] ============ Routing rule table ============
[11/27 10:18:57    186s] [NR-eGR] Rule id: 0  Nets: 126
[11/27 10:18:57    186s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 10:18:57    186s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/27 10:18:57    186s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/27 10:18:57    186s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/27 10:18:57    186s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/27 10:18:57    186s] [NR-eGR] ========================================
[11/27 10:18:57    186s] [NR-eGR] 
[11/27 10:18:57    186s] (I)      =============== Blocked Tracks ===============
[11/27 10:18:57    186s] (I)      +-------+---------+----------+---------------+
[11/27 10:18:57    186s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 10:18:57    186s] (I)      +-------+---------+----------+---------------+
[11/27 10:18:57    186s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 10:18:57    186s] (I)      |     2 |    3132 |      422 |        13.47% |
[11/27 10:18:57    186s] (I)      |     3 |    3021 |      196 |         6.49% |
[11/27 10:18:57    186s] (I)      |     4 |    3132 |      422 |        13.47% |
[11/27 10:18:57    186s] (I)      |     5 |    3021 |      196 |         6.49% |
[11/27 10:18:57    186s] (I)      |     6 |    3132 |      422 |        13.47% |
[11/27 10:18:57    186s] (I)      |     7 |    3021 |      196 |         6.49% |
[11/27 10:18:57    186s] (I)      |     8 |    1026 |      650 |        63.35% |
[11/27 10:18:57    186s] (I)      |     9 |     988 |      648 |        65.59% |
[11/27 10:18:57    186s] (I)      +-------+---------+----------+---------------+
[11/27 10:18:57    186s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] (I)      Reset routing kernel
[11/27 10:18:57    186s] (I)      Started Global Routing ( Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] (I)      totalPins=418  totalGlobalPin=383 (91.63%)
[11/27 10:18:57    186s] (I)      total 2D Cap : 18336 = (8990 H, 9346 V)
[11/27 10:18:57    186s] (I)      #blocked areas for congestion spreading : 0
[11/27 10:18:57    186s] [NR-eGR] Layer group 1: route 126 net(s) in layer range [2, 9]
[11/27 10:18:57    186s] (I)      
[11/27 10:18:57    186s] (I)      ============  Phase 1a Route ============
[11/27 10:18:57    186s] (I)      Usage: 492 = (257 H, 235 V) = (2.86% H, 2.51% V) = (6.708e+02um H, 6.134e+02um V)
[11/27 10:18:57    186s] (I)      
[11/27 10:18:57    186s] (I)      ============  Phase 1b Route ============
[11/27 10:18:57    186s] (I)      Usage: 492 = (257 H, 235 V) = (2.86% H, 2.51% V) = (6.708e+02um H, 6.134e+02um V)
[11/27 10:18:57    186s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.284120e+03um
[11/27 10:18:57    186s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 10:18:57    186s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 10:18:57    186s] (I)      
[11/27 10:18:57    186s] (I)      ============  Phase 1c Route ============
[11/27 10:18:57    186s] (I)      Usage: 492 = (257 H, 235 V) = (2.86% H, 2.51% V) = (6.708e+02um H, 6.134e+02um V)
[11/27 10:18:57    186s] (I)      
[11/27 10:18:57    186s] (I)      ============  Phase 1d Route ============
[11/27 10:18:57    186s] (I)      Usage: 492 = (257 H, 235 V) = (2.86% H, 2.51% V) = (6.708e+02um H, 6.134e+02um V)
[11/27 10:18:57    186s] (I)      
[11/27 10:18:57    186s] (I)      ============  Phase 1e Route ============
[11/27 10:18:57    186s] (I)      Usage: 492 = (257 H, 235 V) = (2.86% H, 2.51% V) = (6.708e+02um H, 6.134e+02um V)
[11/27 10:18:57    186s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.284120e+03um
[11/27 10:18:57    186s] (I)      
[11/27 10:18:57    186s] (I)      ============  Phase 1l Route ============
[11/27 10:18:57    186s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 10:18:57    186s] (I)      Layer  2:       2815       387         0           0        2907    ( 0.00%) 
[11/27 10:18:57    186s] (I)      Layer  3:       2750       249         0           0        2916    ( 0.00%) 
[11/27 10:18:57    186s] (I)      Layer  4:       2815        15         0           0        2907    ( 0.00%) 
[11/27 10:18:57    186s] (I)      Layer  5:       2750         4         0           0        2916    ( 0.00%) 
[11/27 10:18:57    186s] (I)      Layer  6:       2815         0         0           0        2907    ( 0.00%) 
[11/27 10:18:57    186s] (I)      Layer  7:       2750         0         0           0        2916    ( 0.00%) 
[11/27 10:18:57    186s] (I)      Layer  8:        358         0         0         423         546    (43.65%) 
[11/27 10:18:57    186s] (I)      Layer  9:        315         0         0         420         552    (43.21%) 
[11/27 10:18:57    186s] (I)      Total:         17368       655         0         843       18567    ( 4.34%) 
[11/27 10:18:57    186s] (I)      
[11/27 10:18:57    186s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 10:18:57    186s] [NR-eGR]                        OverCon            
[11/27 10:18:57    186s] [NR-eGR]                         #Gcell     %Gcell
[11/27 10:18:57    186s] [NR-eGR]        Layer             (1-0)    OverCon
[11/27 10:18:57    186s] [NR-eGR] ----------------------------------------------
[11/27 10:18:57    186s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR] ----------------------------------------------
[11/27 10:18:57    186s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/27 10:18:57    186s] [NR-eGR] 
[11/27 10:18:57    186s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] (I)      total 2D Cap : 18377 = (8993 H, 9384 V)
[11/27 10:18:57    186s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 10:18:57    186s] (I)      ============= Track Assignment ============
[11/27 10:18:57    186s] (I)      Started Track Assignment (1T) ( Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/27 10:18:57    186s] (I)      Run Multi-thread track assignment
[11/27 10:18:57    186s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] (I)      Started Export ( Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] [NR-eGR]                 Length (um)  Vias 
[11/27 10:18:57    186s] [NR-eGR] ----------------------------------
[11/27 10:18:57    186s] [NR-eGR]  Metal1  (1H)             0   408 
[11/27 10:18:57    186s] [NR-eGR]  Metal2  (2V)           649   559 
[11/27 10:18:57    186s] [NR-eGR]  Metal3  (3H)           706    17 
[11/27 10:18:57    186s] [NR-eGR]  Metal4  (4V)            38     3 
[11/27 10:18:57    186s] [NR-eGR]  Metal5  (5H)            22     0 
[11/27 10:18:57    186s] [NR-eGR]  Metal6  (6V)             0     0 
[11/27 10:18:57    186s] [NR-eGR]  Metal7  (7H)             0     0 
[11/27 10:18:57    186s] [NR-eGR]  Metal8  (8V)             0     0 
[11/27 10:18:57    186s] [NR-eGR]  Metal9  (9H)             0     0 
[11/27 10:18:57    186s] [NR-eGR] ----------------------------------
[11/27 10:18:57    186s] [NR-eGR]          Total         1416   987 
[11/27 10:18:57    186s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:18:57    186s] [NR-eGR] Total half perimeter of net bounding box: 1205um
[11/27 10:18:57    186s] [NR-eGR] Total length: 1416um, number of vias: 987
[11/27 10:18:57    186s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:18:57    186s] [NR-eGR] Total eGR-routed clock nets wire length: 131um, number of vias: 62
[11/27 10:18:57    186s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:18:57    186s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2026.90 MB )
[11/27 10:18:57    186s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2024.90 MB )
[11/27 10:18:57    186s] (I)      ======================================= Runtime Summary ========================================
[11/27 10:18:57    186s] (I)       Step                                             %       Start      Finish      Real       CPU 
[11/27 10:18:57    186s] (I)      ------------------------------------------------------------------------------------------------
[11/27 10:18:57    186s] (I)       Early Global Route kernel                  100.00%  198.72 sec  198.73 sec  0.01 sec  0.01 sec 
[11/27 10:18:57    186s] (I)       +-Import and model                          23.82%  198.72 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Create place DB                          2.67%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Import place data                      2.50%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Read instances and placement         0.94%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Read nets                            0.70%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Create route DB                         12.16%  198.72 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Import route data (1T)                11.02%  198.72 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Read blockages ( Layer 2-9 )         2.46%  198.72 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Read routing blockages             0.01%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Read instance blockages            0.22%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Read PG blockages                  0.32%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Read clock blockages               0.18%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Read other blockages               0.14%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Read halo blockages                0.01%  198.72 sec  198.72 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Read boundary cut boxes            0.01%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Read blackboxes                      0.04%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Read prerouted                       0.15%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Read unlegalized nets                0.04%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Read nets                            0.27%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Set up via pillars                   0.02%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Initialize 3D grid graph             0.04%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Model blockage capacity              1.23%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Initialize 3D capacity             0.97%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Read aux data                            0.20%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Others data preparation                  0.13%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Create route kernel                      7.75%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       +-Global Routing                            36.49%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Initialization                           0.20%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Net group 1                             32.10%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Generate topology                      0.71%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Phase 1a                               2.29%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Pattern routing (1T)                 1.74%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Add via demand to 2D                 0.14%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Phase 1b                               0.20%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Phase 1c                               0.05%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Phase 1d                               0.05%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Phase 1e                               0.56%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Route legalization                   0.18%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Phase 1l                              26.26%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | | +-Layer assignment (1T)               25.85%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Clean cong LA                            0.01%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       +-Export 3D cong map                         0.71%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Export 2D cong map                       0.24%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       +-Extract Global 3D Wires                    0.12%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       +-Track Assignment (1T)                      7.56%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Initialization                           0.16%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Track Assignment Kernel                  6.51%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Free Memory                              0.01%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       +-Export                                    11.41%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Export DB wires                          2.09%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Export all nets                        1.34%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | | +-Set wire vias                          0.31%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Report wirelength                        7.95%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Update net boxes                         0.68%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       | +-Update timing                            0.01%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)       +-Postprocess design                         3.39%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)      ====================== Summary by functions ======================
[11/27 10:18:57    186s] (I)       Lv  Step                                   %      Real       CPU 
[11/27 10:18:57    186s] (I)      ------------------------------------------------------------------
[11/27 10:18:57    186s] (I)        0  Early Global Route kernel        100.00%  0.01 sec  0.01 sec 
[11/27 10:18:57    186s] (I)        1  Global Routing                    36.49%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        1  Import and model                  23.82%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        1  Export                            11.41%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        1  Track Assignment (1T)              7.56%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        1  Postprocess design                 3.39%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        1  Export 3D cong map                 0.71%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        1  Extract Global 3D Wires            0.12%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Net group 1                       32.10%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Create route DB                   12.16%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Report wirelength                  7.95%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Create route kernel                7.75%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Track Assignment Kernel            6.51%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Create place DB                    2.67%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Export DB wires                    2.09%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Update net boxes                   0.68%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Initialization                     0.36%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Export 2D cong map                 0.24%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Read aux data                      0.20%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Others data preparation            0.13%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Phase 1l                          26.26%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Import route data (1T)            11.02%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Import place data                  2.50%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Phase 1a                           2.29%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Export all nets                    1.34%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Generate topology                  0.71%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Phase 1e                           0.56%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Set wire vias                      0.31%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Phase 1b                           0.20%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Phase 1c                           0.05%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        3  Phase 1d                           0.05%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Layer assignment (1T)             25.85%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Read blockages ( Layer 2-9 )       2.46%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Pattern routing (1T)               1.74%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Model blockage capacity            1.23%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Read nets                          0.97%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Read instances and placement       0.94%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Route legalization                 0.18%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Read prerouted                     0.15%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Add via demand to 2D               0.14%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Read blackboxes                    0.04%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Read unlegalized nets              0.04%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Initialize 3D capacity             0.97%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Read PG blockages                  0.32%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Read instance blockages            0.22%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Read clock blockages               0.18%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Read other blockages               0.14%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[11/27 10:18:57    186s] Extraction called for design 'controller1' of instances=188 and nets=160 using extraction engine 'preRoute' .
[11/27 10:18:57    186s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/27 10:18:57    186s] Type 'man IMPEXT-3530' for more detail.
[11/27 10:18:57    186s] PreRoute RC Extraction called for design controller1.
[11/27 10:18:57    186s] RC Extraction called in multi-corner(1) mode.
[11/27 10:18:57    186s] RCMode: PreRoute
[11/27 10:18:57    186s]       RC Corner Indexes            0   
[11/27 10:18:57    186s] Capacitance Scaling Factor   : 1.00000 
[11/27 10:18:57    186s] Resistance Scaling Factor    : 1.00000 
[11/27 10:18:57    186s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 10:18:57    186s] Clock Res. Scaling Factor    : 1.00000 
[11/27 10:18:57    186s] Shrink Factor                : 1.00000
[11/27 10:18:57    186s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 10:18:57    186s] Using capacitance table file ...
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s] Trim Metal Layers:
[11/27 10:18:57    186s] LayerId::1 widthSet size::4
[11/27 10:18:57    186s] LayerId::2 widthSet size::4
[11/27 10:18:57    186s] LayerId::3 widthSet size::4
[11/27 10:18:57    186s] LayerId::4 widthSet size::4
[11/27 10:18:57    186s] LayerId::5 widthSet size::4
[11/27 10:18:57    186s] LayerId::6 widthSet size::4
[11/27 10:18:57    186s] LayerId::7 widthSet size::4
[11/27 10:18:57    186s] LayerId::8 widthSet size::4
[11/27 10:18:57    186s] LayerId::9 widthSet size::3
[11/27 10:18:57    186s] Updating RC grid for preRoute extraction ...
[11/27 10:18:57    186s] eee: pegSigSF::1.070000
[11/27 10:18:57    186s] Initializing multi-corner capacitance tables ... 
[11/27 10:18:57    186s] Initializing multi-corner resistance tables ...
[11/27 10:18:57    186s] eee: l::1 avDens::0.068793 usedTrk::24.765517 availTrk::360.000000 sigTrk::24.765517
[11/27 10:18:57    186s] eee: l::2 avDens::0.069121 usedTrk::24.883524 availTrk::360.000000 sigTrk::24.883524
[11/27 10:18:57    186s] eee: l::3 avDens::0.075185 usedTrk::27.066666 availTrk::360.000000 sigTrk::27.066666
[11/27 10:18:57    186s] eee: l::4 avDens::0.004012 usedTrk::1.444444 availTrk::360.000000 sigTrk::1.444444
[11/27 10:18:57    186s] eee: l::5 avDens::0.004691 usedTrk::0.844444 availTrk::180.000000 sigTrk::0.844444
[11/27 10:18:57    186s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:18:57    186s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:18:57    186s] eee: l::8 avDens::0.172848 usedTrk::20.741762 availTrk::120.000000 sigTrk::20.741762
[11/27 10:18:57    186s] eee: l::9 avDens::0.175428 usedTrk::21.051341 availTrk::120.000000 sigTrk::21.051341
[11/27 10:18:57    186s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:18:57    186s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.212688 uaWl=1.000000 uaWlH=0.042200 aWlH=0.000000 lMod=0 pMax=0.807100 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/27 10:18:57    186s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2024.902M)
[11/27 10:18:57    186s] All LLGs are deleted
[11/27 10:18:57    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2024.9M, EPOCH TIME: 1732682937.972744
[11/27 10:18:57    186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2024.9M, EPOCH TIME: 1732682937.972896
[11/27 10:18:57    186s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2024.9M, EPOCH TIME: 1732682937.972935
[11/27 10:18:57    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2024.9M, EPOCH TIME: 1732682937.973035
[11/27 10:18:57    186s] Max number of tech site patterns supported in site array is 256.
[11/27 10:18:57    186s] Core basic site is gsclib090site
[11/27 10:18:57    186s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2024.9M, EPOCH TIME: 1732682937.978331
[11/27 10:18:57    186s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:18:57    186s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:18:57    186s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2024.9M, EPOCH TIME: 1732682937.978429
[11/27 10:18:57    186s] Fast DP-INIT is on for default
[11/27 10:18:57    186s] Atter site array init, number of instance map data is 0.
[11/27 10:18:57    186s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2024.9M, EPOCH TIME: 1732682937.979068
[11/27 10:18:57    186s] 
[11/27 10:18:57    186s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:57    186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2024.9M, EPOCH TIME: 1732682937.979283
[11/27 10:18:57    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:18:57    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:57    186s] Starting delay calculation for Setup views
[11/27 10:18:58    186s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 10:18:58    186s] #################################################################################
[11/27 10:18:58    186s] # Design Stage: PreRoute
[11/27 10:18:58    186s] # Design Name: controller1
[11/27 10:18:58    186s] # Design Mode: 90nm
[11/27 10:18:58    186s] # Analysis Mode: MMMC Non-OCV 
[11/27 10:18:58    186s] # Parasitics Mode: No SPEF/RCDB 
[11/27 10:18:58    186s] # Signoff Settings: SI Off 
[11/27 10:18:58    186s] #################################################################################
[11/27 10:18:58    186s] Calculate delays in BcWc mode...
[11/27 10:18:58    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 2030.2M, InitMEM = 2030.2M)
[11/27 10:18:58    186s] Start delay calculation (fullDC) (1 T). (MEM=2030.18)
[11/27 10:18:58    186s] *** Calculating scaling factor for slow libraries using the default operating condition of each library.
[11/27 10:18:58    186s] End AAE Lib Interpolated Model. (MEM=2041.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:18:58    186s] Total number of fetched objects 120
[11/27 10:18:58    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:18:58    186s] End delay calculation. (MEM=2074.4 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:18:58    186s] End delay calculation (fullDC). (MEM=2074.4 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:18:58    186s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2074.4M) ***
[11/27 10:18:58    186s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:07 mem=2074.4M)
[11/27 10:18:58    186s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WC 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.137  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2089.7M, EPOCH TIME: 1732682938.076904
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:58    186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2089.7M, EPOCH TIME: 1732682938.082794
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] Density: 90.716%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1854.2M, totSessionCpu=0:03:07 **
[11/27 10:18:58    186s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (0.9), totSession cpu/real = 0:03:06.7/0:42:00.5 (0.1), mem = 2046.7M
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] =============================================================================================
[11/27 10:18:58    186s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[11/27 10:18:58    186s] =============================================================================================
[11/27 10:18:58    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:18:58    186s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    186s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    186s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.8
[11/27 10:18:58    186s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    186s] [ CellServerInit         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    2.0
[11/27 10:18:58    186s] [ LibAnalyzerInit        ]      2   0:00:00.8  (  77.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/27 10:18:58    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    186s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    186s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/27 10:18:58    186s] [ ExtractRC              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[11/27 10:18:58    186s] [ TimingUpdate           ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.8
[11/27 10:18:58    186s] [ FullDelayCalc          ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/27 10:18:58    186s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    186s] [ MISC                   ]          0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    0.7
[11/27 10:18:58    186s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    186s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    0.9
[11/27 10:18:58    186s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/27 10:18:58    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:18:58    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2046.7M
[11/27 10:18:58    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2046.7M, EPOCH TIME: 1732682938.085901
[11/27 10:18:58    186s] Processing tracks to init pin-track alignment.
[11/27 10:18:58    186s] z: 2, totalTracks: 1
[11/27 10:18:58    186s] z: 4, totalTracks: 1
[11/27 10:18:58    186s] z: 6, totalTracks: 1
[11/27 10:18:58    186s] z: 8, totalTracks: 1
[11/27 10:18:58    186s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:58    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2046.7M, EPOCH TIME: 1732682938.087232
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:58    186s] OPERPROF:     Starting CMU at level 3, MEM:2046.7M, EPOCH TIME: 1732682938.092664
[11/27 10:18:58    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2046.7M, EPOCH TIME: 1732682938.092797
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:18:58    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2046.7M, EPOCH TIME: 1732682938.092837
[11/27 10:18:58    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2046.7M, EPOCH TIME: 1732682938.092849
[11/27 10:18:58    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2046.7M, EPOCH TIME: 1732682938.092861
[11/27 10:18:58    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2046.7MB).
[11/27 10:18:58    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2046.7M, EPOCH TIME: 1732682938.092893
[11/27 10:18:58    186s] TotalInstCnt at PhyDesignMc Initialization: 136
[11/27 10:18:58    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2046.7M
[11/27 10:18:58    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2046.7M, EPOCH TIME: 1732682938.093007
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2046.7M, EPOCH TIME: 1732682938.093847
[11/27 10:18:58    186s] TotalInstCnt at PhyDesignMc Destruction: 136
[11/27 10:18:58    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:18:58    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2046.7M
[11/27 10:18:58    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2046.7M, EPOCH TIME: 1732682938.094017
[11/27 10:18:58    186s] Processing tracks to init pin-track alignment.
[11/27 10:18:58    186s] z: 2, totalTracks: 1
[11/27 10:18:58    186s] z: 4, totalTracks: 1
[11/27 10:18:58    186s] z: 6, totalTracks: 1
[11/27 10:18:58    186s] z: 8, totalTracks: 1
[11/27 10:18:58    186s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:58    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2046.7M, EPOCH TIME: 1732682938.095389
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:58    186s] OPERPROF:     Starting CMU at level 3, MEM:2046.7M, EPOCH TIME: 1732682938.100794
[11/27 10:18:58    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2046.7M, EPOCH TIME: 1732682938.100932
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:18:58    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2046.7M, EPOCH TIME: 1732682938.100972
[11/27 10:18:58    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2046.7M, EPOCH TIME: 1732682938.100983
[11/27 10:18:58    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2046.7M, EPOCH TIME: 1732682938.100995
[11/27 10:18:58    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2046.7MB).
[11/27 10:18:58    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2046.7M, EPOCH TIME: 1732682938.101026
[11/27 10:18:58    186s] TotalInstCnt at PhyDesignMc Initialization: 136
[11/27 10:18:58    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2046.7M
[11/27 10:18:58    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2046.7M, EPOCH TIME: 1732682938.101134
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2046.7M, EPOCH TIME: 1732682938.101939
[11/27 10:18:58    186s] TotalInstCnt at PhyDesignMc Destruction: 136
[11/27 10:18:58    186s] *** Starting optimizing excluded clock nets MEM= 2046.7M) ***
[11/27 10:18:58    186s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2046.7M) ***
[11/27 10:18:58    186s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[11/27 10:18:58    186s] Begin: GigaOpt Route Type Constraints Refinement
[11/27 10:18:58    186s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:06.7/0:42:00.5 (0.1), mem = 2046.7M
[11/27 10:18:58    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7801.1
[11/27 10:18:58    186s] ### Creating RouteCongInterface, started
[11/27 10:18:58    186s] ### Creating TopoMgr, started
[11/27 10:18:58    186s] ### Creating TopoMgr, finished
[11/27 10:18:58    186s] #optDebug: Start CG creation (mem=2046.7M)
[11/27 10:18:58    186s]  ...initializing CG  maxDriveDist 495.685500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 49.568500 
[11/27 10:18:58    186s] (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s]  ...processing cgPrt (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s]  ...processing cgEgp (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s]  ...processing cgPbk (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s]  ...processing cgNrb(cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s]  ...processing cgObs (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s]  ...processing cgCon (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s]  ...processing cgPdm (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2209.2M)
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] #optDebug: {0, 1.000}
[11/27 10:18:58    186s] ### Creating RouteCongInterface, finished
[11/27 10:18:58    186s] Updated routing constraints on 0 nets.
[11/27 10:18:58    186s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7801.1
[11/27 10:18:58    186s] Bottom Preferred Layer:
[11/27 10:18:58    186s]     None
[11/27 10:18:58    186s] Via Pillar Rule:
[11/27 10:18:58    186s]     None
[11/27 10:18:58    186s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:03:06.8/0:42:00.6 (0.1), mem = 2209.2M
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] =============================================================================================
[11/27 10:18:58    186s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[11/27 10:18:58    186s] =============================================================================================
[11/27 10:18:58    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:18:58    186s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    186s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  99.1 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 10:18:58    186s] [ MISC                   ]          0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    186s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    186s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 10:18:58    186s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] End: GigaOpt Route Type Constraints Refinement
[11/27 10:18:58    186s] The useful skew maximum allowed delay set by user is: 1
[11/27 10:18:58    186s] Deleting Lib Analyzer.
[11/27 10:18:58    186s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:06.8/0:42:00.6 (0.1), mem = 2209.2M
[11/27 10:18:58    186s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/27 10:18:58    186s] Info: 1 clock net  excluded from IPO operation.
[11/27 10:18:58    186s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=2209.2M
[11/27 10:18:58    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=2209.2M
[11/27 10:18:58    186s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/27 10:18:58    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7801.2
[11/27 10:18:58    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:18:58    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2209.2M
[11/27 10:18:58    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2209.2M, EPOCH TIME: 1732682938.189235
[11/27 10:18:58    186s] Processing tracks to init pin-track alignment.
[11/27 10:18:58    186s] z: 2, totalTracks: 1
[11/27 10:18:58    186s] z: 4, totalTracks: 1
[11/27 10:18:58    186s] z: 6, totalTracks: 1
[11/27 10:18:58    186s] z: 8, totalTracks: 1
[11/27 10:18:58    186s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:58    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2209.2M, EPOCH TIME: 1732682938.190821
[11/27 10:18:58    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:58    186s] OPERPROF:     Starting CMU at level 3, MEM:2209.2M, EPOCH TIME: 1732682938.196552
[11/27 10:18:58    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2209.2M, EPOCH TIME: 1732682938.196693
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:18:58    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2209.2M, EPOCH TIME: 1732682938.196736
[11/27 10:18:58    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2209.2M, EPOCH TIME: 1732682938.196748
[11/27 10:18:58    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2209.2M, EPOCH TIME: 1732682938.196761
[11/27 10:18:58    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2209.2MB).
[11/27 10:18:58    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2209.2M, EPOCH TIME: 1732682938.196793
[11/27 10:18:58    186s] TotalInstCnt at PhyDesignMc Initialization: 136
[11/27 10:18:58    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2209.2M
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] Footprint cell information for calculating maxBufDist
[11/27 10:18:58    186s] *info: There are 16 candidate Buffer cells
[11/27 10:18:58    186s] *info: There are 19 candidate Inverter cells
[11/27 10:18:58    186s] 
[11/27 10:18:58    186s] #optDebug: Start CG creation (mem=2209.2M)
[11/27 10:18:58    186s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 18.270000 
[11/27 10:18:58    187s] (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s]  ...processing cgPrt (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s]  ...processing cgEgp (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s]  ...processing cgPbk (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s]  ...processing cgNrb(cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s]  ...processing cgObs (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s]  ...processing cgCon (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s]  ...processing cgPdm (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2209.2M)
[11/27 10:18:58    187s] ### Creating RouteCongInterface, started
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] Creating Lib Analyzer ...
[11/27 10:18:58    187s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/27 10:18:58    187s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/27 10:18:58    187s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:18:58    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=2225.2M
[11/27 10:18:58    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=2225.2M
[11/27 10:18:58    187s] Creating Lib Analyzer, finished. 
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] #optDebug: {0, 1.000}
[11/27 10:18:58    187s] ### Creating RouteCongInterface, finished
[11/27 10:18:58    187s] {MG  {8 0 28.7 0.798785} }
[11/27 10:18:58    187s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2244.2M, EPOCH TIME: 1732682938.860604
[11/27 10:18:58    187s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2244.2M, EPOCH TIME: 1732682938.860649
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] Netlist preparation processing... 
[11/27 10:18:58    187s] Removed 107 instances
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] =======================================================================
[11/27 10:18:58    187s]                 Simplify Netlist Deleted Flops Summary
[11/27 10:18:58    187s] =======================================================================
[11/27 10:18:58    187s] *summary: 19 instances (flops) removed.
[11/27 10:18:58    187s] *info: detailed reasons for deleted flops and flop pins are generated in files below
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[7] is an undriven net with 3 fanouts.
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[6] is an undriven net with 2 fanouts.
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[5] is an undriven net with 2 fanouts.
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[4] is an undriven net with 3 fanouts.
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[3] is an undriven net with 3 fanouts.
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[2] is an undriven net with 2 fanouts.
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[1] is an undriven net with 2 fanouts.
[11/27 10:18:58    187s] **WARN: (IMPOPT-7098):	WARNING: dataout[0] is an undriven net with 3 fanouts.
[11/27 10:18:58    187s] *info: Marking 0 isolation instances dont touch
[11/27 10:18:58    187s] *info: Marking 0 level shifter instances dont touch
[11/27 10:18:58    187s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2244.2M, EPOCH TIME: 1732682938.884906
[11/27 10:18:58    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:188).
[11/27 10:18:58    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    187s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2150.2M, EPOCH TIME: 1732682938.886277
[11/27 10:18:58    187s] TotalInstCnt at PhyDesignMc Destruction: 29
[11/27 10:18:58    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7801.2
[11/27 10:18:58    187s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:07.5/0:42:01.3 (0.1), mem = 2150.2M
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] =============================================================================================
[11/27 10:18:58    187s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[11/27 10:18:58    187s] =============================================================================================
[11/27 10:18:58    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:18:58    187s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    187s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  53.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 10:18:58    187s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    187s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    187s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    187s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 10:18:58    187s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  28.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 10:18:58    187s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/27 10:18:58    187s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    187s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:58    187s] [ MISC                   ]          0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:18:58    187s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    187s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/27 10:18:58    187s] ---------------------------------------------------------------------------------------------
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] Deleting Lib Analyzer.
[11/27 10:18:58    187s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[11/27 10:18:58    187s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/27 10:18:58    187s] Info: 1 clock net  excluded from IPO operation.
[11/27 10:18:58    187s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=2150.2M
[11/27 10:18:58    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=2150.2M
[11/27 10:18:58    187s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/27 10:18:58    187s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:18:58    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=2207.5M
[11/27 10:18:58    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:2207.5M, EPOCH TIME: 1732682938.891612
[11/27 10:18:58    187s] Processing tracks to init pin-track alignment.
[11/27 10:18:58    187s] z: 2, totalTracks: 1
[11/27 10:18:58    187s] z: 4, totalTracks: 1
[11/27 10:18:58    187s] z: 6, totalTracks: 1
[11/27 10:18:58    187s] z: 8, totalTracks: 1
[11/27 10:18:58    187s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:58    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2207.5M, EPOCH TIME: 1732682938.893212
[11/27 10:18:58    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:58    187s] OPERPROF:     Starting CMU at level 3, MEM:2207.5M, EPOCH TIME: 1732682938.898900
[11/27 10:18:58    187s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2207.5M, EPOCH TIME: 1732682938.899033
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:18:58    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2207.5M, EPOCH TIME: 1732682938.899072
[11/27 10:18:58    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2207.5M, EPOCH TIME: 1732682938.899084
[11/27 10:18:58    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2207.5M, EPOCH TIME: 1732682938.899096
[11/27 10:18:58    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2207.5MB).
[11/27 10:18:58    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.008, MEM:2207.5M, EPOCH TIME: 1732682938.899123
[11/27 10:18:58    187s] TotalInstCnt at PhyDesignMc Initialization: 29
[11/27 10:18:58    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=2207.5M
[11/27 10:18:58    187s] Begin: Area Reclaim Optimization
[11/27 10:18:58    187s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:07.5/0:42:01.3 (0.1), mem = 2207.5M
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] Creating Lib Analyzer ...
[11/27 10:18:58    187s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/27 10:18:58    187s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/27 10:18:58    187s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/27 10:18:58    187s] 
[11/27 10:18:58    187s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:18:59    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=2207.5M
[11/27 10:18:59    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=2207.5M
[11/27 10:18:59    187s] Creating Lib Analyzer, finished. 
[11/27 10:18:59    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7801.3
[11/27 10:18:59    187s] ### Creating RouteCongInterface, started
[11/27 10:18:59    187s] 
[11/27 10:18:59    187s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/27 10:18:59    187s] 
[11/27 10:18:59    187s] #optDebug: {0, 1.000}
[11/27 10:18:59    187s] ### Creating RouteCongInterface, finished
[11/27 10:18:59    187s] {MG  {8 0 28.7 0.798785} }
[11/27 10:18:59    187s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2207.5M, EPOCH TIME: 1732682939.359403
[11/27 10:18:59    187s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2207.5M, EPOCH TIME: 1732682939.359441
[11/27 10:18:59    187s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 18.24
[11/27 10:18:59    187s] +---------+---------+--------+--------+------------+--------+
[11/27 10:18:59    187s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/27 10:18:59    187s] +---------+---------+--------+--------+------------+--------+
[11/27 10:18:59    187s] |   18.24%|        -|   0.000|   0.000|   0:00:00.0| 2207.5M|
[11/27 10:18:59    188s] |   17.18%|        4|   0.000|   0.000|   0:00:00.0| 2239.6M|
[11/27 10:18:59    188s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/27 10:18:59    188s] |   16.58%|        2|   0.000|   0.000|   0:00:00.0| 2239.6M|
[11/27 10:18:59    188s] |   16.58%|        0|   0.000|   0.000|   0:00:00.0| 2239.6M|
[11/27 10:18:59    188s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/27 10:18:59    188s] +---------+---------+--------+--------+------------+--------+
[11/27 10:18:59    188s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.58
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] ** Summary: Restruct = 4 Buffer Deletion = 1 Declone = 1 Resize = 0 **
[11/27 10:18:59    188s] --------------------------------------------------------------
[11/27 10:18:59    188s] |                                   | Total     | Sequential |
[11/27 10:18:59    188s] --------------------------------------------------------------
[11/27 10:18:59    188s] | Num insts resized                 |       0  |       0    |
[11/27 10:18:59    188s] | Num insts undone                  |       0  |       0    |
[11/27 10:18:59    188s] | Num insts Downsized               |       0  |       0    |
[11/27 10:18:59    188s] | Num insts Samesized               |       0  |       0    |
[11/27 10:18:59    188s] | Num insts Upsized                 |       0  |       0    |
[11/27 10:18:59    188s] | Num multiple commits+uncommits    |       0  |       -    |
[11/27 10:18:59    188s] --------------------------------------------------------------
[11/27 10:18:59    188s] Bottom Preferred Layer:
[11/27 10:18:59    188s]     None
[11/27 10:18:59    188s] Via Pillar Rule:
[11/27 10:18:59    188s]     None
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/27 10:18:59    188s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[11/27 10:18:59    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7801.3
[11/27 10:18:59    188s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:08.0/0:42:01.8 (0.1), mem = 2239.6M
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] =============================================================================================
[11/27 10:18:59    188s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[11/27 10:18:59    188s] =============================================================================================
[11/27 10:18:59    188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:18:59    188s] ---------------------------------------------------------------------------------------------
[11/27 10:18:59    188s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  77.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 10:18:59    188s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/27 10:18:59    188s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/27 10:18:59    188s] [ OptGetWeight           ]     32   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ OptEval                ]     32   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ OptCommit              ]     32   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ PostCommitDelayUpdate  ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/27 10:18:59    188s] [ IncrDelayCalc          ]     14   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.4
[11/27 10:18:59    188s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ MISC                   ]          0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/27 10:18:59    188s] ---------------------------------------------------------------------------------------------
[11/27 10:18:59    188s]  AreaOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/27 10:18:59    188s] ---------------------------------------------------------------------------------------------
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] Executing incremental physical updates
[11/27 10:18:59    188s] Executing incremental physical updates
[11/27 10:18:59    188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2220.5M, EPOCH TIME: 1732682939.400019
[11/27 10:18:59    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:78).
[11/27 10:18:59    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2163.5M, EPOCH TIME: 1732682939.401194
[11/27 10:18:59    188s] TotalInstCnt at PhyDesignMc Destruction: 26
[11/27 10:18:59    188s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2163.48M, totSessionCpu=0:03:08).
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] Active setup views:
[11/27 10:18:59    188s]  WC
[11/27 10:18:59    188s]   Dominating endpoints: 0
[11/27 10:18:59    188s]   Dominating TNS: -0.000
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] Deleting Lib Analyzer.
[11/27 10:18:59    188s] Begin: GigaOpt Global Optimization
[11/27 10:18:59    188s] *info: use new DP (enabled)
[11/27 10:18:59    188s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/27 10:18:59    188s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/27 10:18:59    188s] Info: 1 clock net  excluded from IPO operation.
[11/27 10:18:59    188s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.1/0:42:01.8 (0.1), mem = 2201.6M
[11/27 10:18:59    188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7801.4
[11/27 10:18:59    188s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:18:59    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=2201.6M
[11/27 10:18:59    188s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 10:18:59    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:2201.6M, EPOCH TIME: 1732682939.426278
[11/27 10:18:59    188s] Processing tracks to init pin-track alignment.
[11/27 10:18:59    188s] z: 2, totalTracks: 1
[11/27 10:18:59    188s] z: 4, totalTracks: 1
[11/27 10:18:59    188s] z: 6, totalTracks: 1
[11/27 10:18:59    188s] z: 8, totalTracks: 1
[11/27 10:18:59    188s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:59    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2201.6M, EPOCH TIME: 1732682939.427772
[11/27 10:18:59    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:18:59    188s] OPERPROF:     Starting CMU at level 3, MEM:2201.6M, EPOCH TIME: 1732682939.433682
[11/27 10:18:59    188s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2201.6M, EPOCH TIME: 1732682939.433820
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:18:59    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2201.6M, EPOCH TIME: 1732682939.433861
[11/27 10:18:59    188s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2201.6M, EPOCH TIME: 1732682939.433873
[11/27 10:18:59    188s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2201.6M, EPOCH TIME: 1732682939.433886
[11/27 10:18:59    188s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2201.6MB).
[11/27 10:18:59    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2201.6M, EPOCH TIME: 1732682939.433914
[11/27 10:18:59    188s] TotalInstCnt at PhyDesignMc Initialization: 26
[11/27 10:18:59    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=2201.6M
[11/27 10:18:59    188s] ### Creating RouteCongInterface, started
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] Creating Lib Analyzer ...
[11/27 10:18:59    188s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/27 10:18:59    188s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/27 10:18:59    188s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:18:59    188s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=2201.6M
[11/27 10:18:59    188s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=2201.6M
[11/27 10:18:59    188s] Creating Lib Analyzer, finished. 
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] #optDebug: {0, 1.000}
[11/27 10:18:59    188s] ### Creating RouteCongInterface, finished
[11/27 10:18:59    188s] {MG  {8 0 28.7 0.798785} }
[11/27 10:18:59    188s] *info: 1 clock net excluded
[11/27 10:18:59    188s] *info: 123 no-driver nets excluded.
[11/27 10:18:59    188s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2220.7M, EPOCH TIME: 1732682939.927269
[11/27 10:18:59    188s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2220.7M, EPOCH TIME: 1732682939.927326
[11/27 10:18:59    188s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/27 10:18:59    188s] +--------+--------+---------+------------+--------+----------+---------+------------------+
[11/27 10:18:59    188s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[11/27 10:18:59    188s] +--------+--------+---------+------------+--------+----------+---------+------------------+
[11/27 10:18:59    188s] |   0.000|   0.000|   16.58%|   0:00:00.0| 2220.7M|        WC|       NA| NA               |
[11/27 10:18:59    188s] +--------+--------+---------+------------+--------+----------+---------+------------------+
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2220.7M) ***
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2220.7M) ***
[11/27 10:18:59    188s] Bottom Preferred Layer:
[11/27 10:18:59    188s]     None
[11/27 10:18:59    188s] Via Pillar Rule:
[11/27 10:18:59    188s]     None
[11/27 10:18:59    188s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/27 10:18:59    188s] Total-nets :: 31, Stn-nets :: 16, ratio :: 51.6129 %, Total-len 523.308, Stn-len 391.163
[11/27 10:18:59    188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2201.6M, EPOCH TIME: 1732682939.986184
[11/27 10:18:59    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:78).
[11/27 10:18:59    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2161.6M, EPOCH TIME: 1732682939.987393
[11/27 10:18:59    188s] TotalInstCnt at PhyDesignMc Destruction: 26
[11/27 10:18:59    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7801.4
[11/27 10:18:59    188s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:08.6/0:42:02.4 (0.1), mem = 2161.6M
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] =============================================================================================
[11/27 10:18:59    188s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[11/27 10:18:59    188s] =============================================================================================
[11/27 10:18:59    188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:18:59    188s] ---------------------------------------------------------------------------------------------
[11/27 10:18:59    188s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  69.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 10:18:59    188s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 10:18:59    188s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:18:59    188s] [ TransformInit          ]      1   0:00:00.1  (  17.8 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 10:18:59    188s] [ MISC                   ]          0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:18:59    188s] ---------------------------------------------------------------------------------------------
[11/27 10:18:59    188s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/27 10:18:59    188s] ---------------------------------------------------------------------------------------------
[11/27 10:18:59    188s] 
[11/27 10:18:59    188s] End: GigaOpt Global Optimization
[11/27 10:18:59    188s] *** Timing Is met
[11/27 10:18:59    188s] *** Check timing (0:00:00.0)
[11/27 10:18:59    188s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/27 10:18:59    188s] Deleting Lib Analyzer.
[11/27 10:18:59    188s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/27 10:18:59    188s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/27 10:18:59    188s] Info: 1 clock net  excluded from IPO operation.
[11/27 10:18:59    188s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=2161.6M
[11/27 10:18:59    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=2161.6M
[11/27 10:18:59    188s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/27 10:18:59    188s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:18:59    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=2218.9M
[11/27 10:18:59    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:2218.9M, EPOCH TIME: 1732682939.995487
[11/27 10:18:59    188s] Processing tracks to init pin-track alignment.
[11/27 10:18:59    188s] z: 2, totalTracks: 1
[11/27 10:18:59    188s] z: 4, totalTracks: 1
[11/27 10:18:59    188s] z: 6, totalTracks: 1
[11/27 10:18:59    188s] z: 8, totalTracks: 1
[11/27 10:18:59    188s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:18:59    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2218.9M, EPOCH TIME: 1732682939.996976
[11/27 10:18:59    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:18:59    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    188s] 
[11/27 10:19:00    188s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    188s] OPERPROF:     Starting CMU at level 3, MEM:2218.9M, EPOCH TIME: 1732682940.002520
[11/27 10:19:00    188s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2218.9M, EPOCH TIME: 1732682940.002655
[11/27 10:19:00    188s] 
[11/27 10:19:00    188s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:19:00    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2218.9M, EPOCH TIME: 1732682940.002693
[11/27 10:19:00    188s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2218.9M, EPOCH TIME: 1732682940.002704
[11/27 10:19:00    188s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2218.9M, EPOCH TIME: 1732682940.002724
[11/27 10:19:00    188s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2218.9MB).
[11/27 10:19:00    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2218.9M, EPOCH TIME: 1732682940.002751
[11/27 10:19:00    188s] TotalInstCnt at PhyDesignMc Initialization: 26
[11/27 10:19:00    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=2218.9M
[11/27 10:19:00    188s] Begin: Area Reclaim Optimization
[11/27 10:19:00    188s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.6/0:42:02.4 (0.1), mem = 2218.9M
[11/27 10:19:00    188s] 
[11/27 10:19:00    188s] Creating Lib Analyzer ...
[11/27 10:19:00    188s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/27 10:19:00    188s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/27 10:19:00    188s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/27 10:19:00    188s] 
[11/27 10:19:00    188s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:19:00    189s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:09 mem=2220.9M
[11/27 10:19:00    189s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:09 mem=2220.9M
[11/27 10:19:00    189s] Creating Lib Analyzer, finished. 
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7801.5
[11/27 10:19:00    189s] ### Creating RouteCongInterface, started
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] #optDebug: {0, 1.000}
[11/27 10:19:00    189s] ### Creating RouteCongInterface, finished
[11/27 10:19:00    189s] {MG  {8 0 28.7 0.798785} }
[11/27 10:19:00    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2220.9M, EPOCH TIME: 1732682940.471632
[11/27 10:19:00    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2220.9M, EPOCH TIME: 1732682940.471670
[11/27 10:19:00    189s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.58
[11/27 10:19:00    189s] +---------+---------+--------+--------+------------+--------+
[11/27 10:19:00    189s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/27 10:19:00    189s] +---------+---------+--------+--------+------------+--------+
[11/27 10:19:00    189s] |   16.58%|        -|   0.000|   0.000|   0:00:00.0| 2220.9M|
[11/27 10:19:00    189s] |   16.58%|        0|   0.000|   0.000|   0:00:00.0| 2221.9M|
[11/27 10:19:00    189s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/27 10:19:00    189s] |   16.58%|        0|   0.000|   0.000|   0:00:00.0| 2221.9M|
[11/27 10:19:00    189s] |   16.38%|        1|   0.000|   0.000|   0:00:00.0| 2241.0M|
[11/27 10:19:00    189s] |   16.38%|        0|   0.000|   0.000|   0:00:00.0| 2241.0M|
[11/27 10:19:00    189s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/27 10:19:00    189s] |   16.38%|        0|   0.000|   0.000|   0:00:00.0| 2241.0M|
[11/27 10:19:00    189s] +---------+---------+--------+--------+------------+--------+
[11/27 10:19:00    189s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.38
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 0 **
[11/27 10:19:00    189s] --------------------------------------------------------------
[11/27 10:19:00    189s] |                                   | Total     | Sequential |
[11/27 10:19:00    189s] --------------------------------------------------------------
[11/27 10:19:00    189s] | Num insts resized                 |       0  |       0    |
[11/27 10:19:00    189s] | Num insts undone                  |       0  |       0    |
[11/27 10:19:00    189s] | Num insts Downsized               |       0  |       0    |
[11/27 10:19:00    189s] | Num insts Samesized               |       0  |       0    |
[11/27 10:19:00    189s] | Num insts Upsized                 |       0  |       0    |
[11/27 10:19:00    189s] | Num multiple commits+uncommits    |       0  |       -    |
[11/27 10:19:00    189s] --------------------------------------------------------------
[11/27 10:19:00    189s] Bottom Preferred Layer:
[11/27 10:19:00    189s]     None
[11/27 10:19:00    189s] Via Pillar Rule:
[11/27 10:19:00    189s]     None
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/27 10:19:00    189s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7801.5
[11/27 10:19:00    189s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:09.1/0:42:02.9 (0.1), mem = 2241.0M
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] =============================================================================================
[11/27 10:19:00    189s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[11/27 10:19:00    189s] =============================================================================================
[11/27 10:19:00    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  81.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 10:19:00    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptGetWeight           ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptEval                ]     30   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptCommit              ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ MISC                   ]          0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Executing incremental physical updates
[11/27 10:19:00    189s] Executing incremental physical updates
[11/27 10:19:00    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2221.9M, EPOCH TIME: 1732682940.484678
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2164.9M, EPOCH TIME: 1732682940.485770
[11/27 10:19:00    189s] TotalInstCnt at PhyDesignMc Destruction: 25
[11/27 10:19:00    189s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2164.88M, totSessionCpu=0:03:09).
[11/27 10:19:00    189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2164.9M, EPOCH TIME: 1732682940.490357
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2164.9M, EPOCH TIME: 1732682940.496080
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] **INFO: Flow update: Design is easy to close.
[11/27 10:19:00    189s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:09.1/0:42:02.9 (0.1), mem = 2164.9M
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] *** Start incrementalPlace ***
[11/27 10:19:00    189s] User Input Parameters:
[11/27 10:19:00    189s] - Congestion Driven    : On
[11/27 10:19:00    189s] - Timing Driven        : On
[11/27 10:19:00    189s] - Area-Violation Based : On
[11/27 10:19:00    189s] - Start Rollback Level : -5
[11/27 10:19:00    189s] - Legalized            : On
[11/27 10:19:00    189s] - Window Based         : Off
[11/27 10:19:00    189s] - eDen incr mode       : Off
[11/27 10:19:00    189s] - Small incr mode      : Off
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] Effort level <high> specified for reg2reg path_group
[11/27 10:19:00    189s] No Views given, use default active views for adaptive view pruning
[11/27 10:19:00    189s] SKP will enable view:
[11/27 10:19:00    189s]   WC
[11/27 10:19:00    189s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2166.9M, EPOCH TIME: 1732682940.532777
[11/27 10:19:00    189s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:2166.9M, EPOCH TIME: 1732682940.534259
[11/27 10:19:00    189s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2166.9M, EPOCH TIME: 1732682940.534296
[11/27 10:19:00    189s] Starting Early Global Route congestion estimation: mem = 2166.9M
[11/27 10:19:00    189s] (I)      ==================== Layers =====================
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/27 10:19:00    189s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/27 10:19:00    189s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/27 10:19:00    189s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/27 10:19:00    189s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      Started Import and model ( Curr Mem: 2166.88 MB )
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] (I)      == Non-default Options ==
[11/27 10:19:00    189s] (I)      Maximum routing layer                              : 9
[11/27 10:19:00    189s] (I)      Number of threads                                  : 1
[11/27 10:19:00    189s] (I)      Use non-blocking free Dbs wires                    : false
[11/27 10:19:00    189s] (I)      Method to set GCell size                           : row
[11/27 10:19:00    189s] (I)      Counted 327 PG shapes. We will not process PG shapes layer by layer.
[11/27 10:19:00    189s] (I)      Use row-based GCell size
[11/27 10:19:00    189s] (I)      Use row-based GCell align
[11/27 10:19:00    189s] (I)      layer 0 area = 280000
[11/27 10:19:00    189s] (I)      layer 1 area = 320000
[11/27 10:19:00    189s] (I)      layer 2 area = 320000
[11/27 10:19:00    189s] (I)      layer 3 area = 320000
[11/27 10:19:00    189s] (I)      layer 4 area = 320000
[11/27 10:19:00    189s] (I)      layer 5 area = 320000
[11/27 10:19:00    189s] (I)      layer 6 area = 320000
[11/27 10:19:00    189s] (I)      layer 7 area = 800000
[11/27 10:19:00    189s] (I)      layer 8 area = 800000
[11/27 10:19:00    189s] (I)      GCell unit size   : 5220
[11/27 10:19:00    189s] (I)      GCell multiplier  : 1
[11/27 10:19:00    189s] (I)      GCell row height  : 5220
[11/27 10:19:00    189s] (I)      Actual row height : 5220
[11/27 10:19:00    189s] (I)      GCell align ref   : 12180 12180
[11/27 10:19:00    189s] [NR-eGR] Track table information for default rule: 
[11/27 10:19:00    189s] [NR-eGR] Metal1 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal2 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal3 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal4 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal5 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal6 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal7 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal8 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal9 has single uniform track structure
[11/27 10:19:00    189s] (I)      =============== Default via ================
[11/27 10:19:00    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:00    189s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/27 10:19:00    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:00    189s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/27 10:19:00    189s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/27 10:19:00    189s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/27 10:19:00    189s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/27 10:19:00    189s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/27 10:19:00    189s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/27 10:19:00    189s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/27 10:19:00    189s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/27 10:19:00    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:00    189s] [NR-eGR] Read 519 PG shapes
[11/27 10:19:00    189s] [NR-eGR] Read 0 clock shapes
[11/27 10:19:00    189s] [NR-eGR] Read 0 other shapes
[11/27 10:19:00    189s] [NR-eGR] #Routing Blockages  : 0
[11/27 10:19:00    189s] [NR-eGR] #Instance Blockages : 0
[11/27 10:19:00    189s] [NR-eGR] #PG Blockages       : 519
[11/27 10:19:00    189s] [NR-eGR] #Halo Blockages     : 0
[11/27 10:19:00    189s] [NR-eGR] #Boundary Blockages : 0
[11/27 10:19:00    189s] [NR-eGR] #Clock Blockages    : 0
[11/27 10:19:00    189s] [NR-eGR] #Other Blockages    : 0
[11/27 10:19:00    189s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 10:19:00    189s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 10:19:00    189s] [NR-eGR] Read 30 nets ( ignored 0 )
[11/27 10:19:00    189s] (I)      early_global_route_priority property id does not exist.
[11/27 10:19:00    189s] (I)      Read Num Blocks=519  Num Prerouted Wires=0  Num CS=0
[11/27 10:19:00    189s] (I)      Layer 1 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 2 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 3 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 4 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 5 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 6 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 7 (V) : #blockages 106 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 8 (H) : #blockages 77 : #preroutes 0
[11/27 10:19:00    189s] (I)      Number of ignored nets                =      0
[11/27 10:19:00    189s] (I)      Number of connected nets              =      0
[11/27 10:19:00    189s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/27 10:19:00    189s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 10:19:00    189s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 10:19:00    189s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 10:19:00    189s] (I)      Ndr track 0 does not exist
[11/27 10:19:00    189s] (I)      ---------------------Grid Graph Info--------------------
[11/27 10:19:00    189s] (I)      Routing area        : (0, 0) - (100920, 92220)
[11/27 10:19:00    189s] (I)      Core area           : (12180, 12180) - (88740, 80040)
[11/27 10:19:00    189s] (I)      Site width          :   580  (dbu)
[11/27 10:19:00    189s] (I)      Row height          :  5220  (dbu)
[11/27 10:19:00    189s] (I)      GCell row height    :  5220  (dbu)
[11/27 10:19:00    189s] (I)      GCell width         :  5220  (dbu)
[11/27 10:19:00    189s] (I)      GCell height        :  5220  (dbu)
[11/27 10:19:00    189s] (I)      Grid                :    19    18     9
[11/27 10:19:00    189s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/27 10:19:00    189s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/27 10:19:00    189s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/27 10:19:00    189s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/27 10:19:00    189s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/27 10:19:00    189s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/27 10:19:00    189s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/27 10:19:00    189s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/27 10:19:00    189s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/27 10:19:00    189s] (I)      Total num of tracks :   159   174   159   174   159   174   159    57    52
[11/27 10:19:00    189s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/27 10:19:00    189s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/27 10:19:00    189s] (I)      --------------------------------------------------------
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] [NR-eGR] ============ Routing rule table ============
[11/27 10:19:00    189s] [NR-eGR] Rule id: 0  Nets: 30
[11/27 10:19:00    189s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 10:19:00    189s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/27 10:19:00    189s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/27 10:19:00    189s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/27 10:19:00    189s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/27 10:19:00    189s] [NR-eGR] ========================================
[11/27 10:19:00    189s] [NR-eGR] 
[11/27 10:19:00    189s] (I)      =============== Blocked Tracks ===============
[11/27 10:19:00    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:00    189s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 10:19:00    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:00    189s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 10:19:00    189s] (I)      |     2 |    3132 |      422 |        13.47% |
[11/27 10:19:00    189s] (I)      |     3 |    3021 |      196 |         6.49% |
[11/27 10:19:00    189s] (I)      |     4 |    3132 |      422 |        13.47% |
[11/27 10:19:00    189s] (I)      |     5 |    3021 |      196 |         6.49% |
[11/27 10:19:00    189s] (I)      |     6 |    3132 |      422 |        13.47% |
[11/27 10:19:00    189s] (I)      |     7 |    3021 |      196 |         6.49% |
[11/27 10:19:00    189s] (I)      |     8 |    1026 |      650 |        63.35% |
[11/27 10:19:00    189s] (I)      |     9 |     988 |      648 |        65.59% |
[11/27 10:19:00    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:00    189s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.88 MB )
[11/27 10:19:00    189s] (I)      Reset routing kernel
[11/27 10:19:00    189s] (I)      Started Global Routing ( Curr Mem: 2166.88 MB )
[11/27 10:19:00    189s] (I)      totalPins=80  totalGlobalPin=80 (100.00%)
[11/27 10:19:00    189s] (I)      total 2D Cap : 18336 = (8990 H, 9346 V)
[11/27 10:19:00    189s] [NR-eGR] Layer group 1: route 30 net(s) in layer range [2, 9]
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1a Route ============
[11/27 10:19:00    189s] (I)      Usage: 120 = (63 H, 57 V) = (0.70% H, 0.61% V) = (1.644e+02um H, 1.488e+02um V)
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1b Route ============
[11/27 10:19:00    189s] (I)      Usage: 120 = (63 H, 57 V) = (0.70% H, 0.61% V) = (1.644e+02um H, 1.488e+02um V)
[11/27 10:19:00    189s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.132000e+02um
[11/27 10:19:00    189s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 10:19:00    189s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1c Route ============
[11/27 10:19:00    189s] (I)      Usage: 120 = (63 H, 57 V) = (0.70% H, 0.61% V) = (1.644e+02um H, 1.488e+02um V)
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1d Route ============
[11/27 10:19:00    189s] (I)      Usage: 120 = (63 H, 57 V) = (0.70% H, 0.61% V) = (1.644e+02um H, 1.488e+02um V)
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1e Route ============
[11/27 10:19:00    189s] (I)      Usage: 120 = (63 H, 57 V) = (0.70% H, 0.61% V) = (1.644e+02um H, 1.488e+02um V)
[11/27 10:19:00    189s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.132000e+02um
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1l Route ============
[11/27 10:19:00    189s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 10:19:00    189s] (I)      Layer  2:       2815        79         0           0        2907    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  3:       2750        53         0           0        2916    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  4:       2815         5         0           0        2907    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  5:       2750         4         0           0        2916    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  6:       2815         0         0           0        2907    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  7:       2750         0         0           0        2916    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  8:        358         0         0         423         546    (43.65%) 
[11/27 10:19:00    189s] (I)      Layer  9:        315         0         0         420         552    (43.21%) 
[11/27 10:19:00    189s] (I)      Total:         17368       141         0         843       18567    ( 4.34%) 
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 10:19:00    189s] [NR-eGR]                        OverCon            
[11/27 10:19:00    189s] [NR-eGR]                         #Gcell     %Gcell
[11/27 10:19:00    189s] [NR-eGR]        Layer             (1-0)    OverCon
[11/27 10:19:00    189s] [NR-eGR] ----------------------------------------------
[11/27 10:19:00    189s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR] ----------------------------------------------
[11/27 10:19:00    189s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR] 
[11/27 10:19:00    189s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.88 MB )
[11/27 10:19:00    189s] (I)      total 2D Cap : 18377 = (8993 H, 9384 V)
[11/27 10:19:00    189s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 10:19:00    189s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2166.9M
[11/27 10:19:00    189s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.008, REAL:0.008, MEM:2166.9M, EPOCH TIME: 1732682940.542623
[11/27 10:19:00    189s] OPERPROF: Starting HotSpotCal at level 1, MEM:2166.9M, EPOCH TIME: 1732682940.542636
[11/27 10:19:00    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:00    189s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 10:19:00    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:00    189s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 10:19:00    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:00    189s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 10:19:00    189s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 10:19:00    189s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1732682940.542730
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] === incrementalPlace Internal Loop 1 ===
[11/27 10:19:00    189s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 10:19:00    189s] OPERPROF: Starting IPInitSPData at level 1, MEM:2166.9M, EPOCH TIME: 1732682940.542888
[11/27 10:19:00    189s] Processing tracks to init pin-track alignment.
[11/27 10:19:00    189s] z: 2, totalTracks: 1
[11/27 10:19:00    189s] z: 4, totalTracks: 1
[11/27 10:19:00    189s] z: 6, totalTracks: 1
[11/27 10:19:00    189s] z: 8, totalTracks: 1
[11/27 10:19:00    189s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:19:00    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2166.9M, EPOCH TIME: 1732682940.544337
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2166.9M, EPOCH TIME: 1732682940.550131
[11/27 10:19:00    189s] OPERPROF:   Starting post-place ADS at level 2, MEM:2166.9M, EPOCH TIME: 1732682940.550159
[11/27 10:19:00    189s] ADSU 0.164 -> 0.164. site 1508.000 -> 1508.000. GS 20.880
[11/27 10:19:00    189s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1732682940.550267
[11/27 10:19:00    189s] OPERPROF:   Starting spMPad at level 2, MEM:2166.9M, EPOCH TIME: 1732682940.550316
[11/27 10:19:00    189s] OPERPROF:     Starting spContextMPad at level 3, MEM:2166.9M, EPOCH TIME: 1732682940.550329
[11/27 10:19:00    189s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1732682940.550338
[11/27 10:19:00    189s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1732682940.550368
[11/27 10:19:00    189s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2166.9M, EPOCH TIME: 1732682940.550400
[11/27 10:19:00    189s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1732682940.550417
[11/27 10:19:00    189s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2166.9M, EPOCH TIME: 1732682940.550431
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] [spp] 0
[11/27 10:19:00    189s] [adp] 0:1:1:3
[11/27 10:19:00    189s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1732682940.550461
[11/27 10:19:00    189s] SP #FI/SF FL/PI 0/0 25/0
[11/27 10:19:00    189s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.008, REAL:0.008, MEM:2166.9M, EPOCH TIME: 1732682940.550482
[11/27 10:19:00    189s] PP off. flexM 0
[11/27 10:19:00    189s] OPERPROF: Starting CDPad at level 1, MEM:2166.9M, EPOCH TIME: 1732682940.550537
[11/27 10:19:00    189s] 3DP is on.
[11/27 10:19:00    189s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[11/27 10:19:00    189s] design sh 0.315. rd 0.200
[11/27 10:19:00    189s] design sh 0.315. rd 0.200
[11/27 10:19:00    189s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/27 10:19:00    189s] design sh 0.315. rd 0.200
[11/27 10:19:00    189s] CDPadU 0.491 -> 0.177. R=0.161, N=25, GS=2.610
[11/27 10:19:00    189s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:2166.9M, EPOCH TIME: 1732682940.551068
[11/27 10:19:00    189s] OPERPROF: Starting InitSKP at level 1, MEM:2166.9M, EPOCH TIME: 1732682940.551081
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[11/27 10:19:00    189s] OPERPROF: Finished InitSKP at level 1, CPU:0.012, REAL:0.012, MEM:2166.9M, EPOCH TIME: 1732682940.563128
[11/27 10:19:00    189s] NP #FI/FS/SF FL/PI: 52/0/0 25/0
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] OPERPROF: Starting npPlace at level 1, MEM:2166.9M, EPOCH TIME: 1732682940.563601
[11/27 10:19:00    189s] Iteration  4: Total net bbox = 1.572e+02 (8.87e+01 6.86e+01)
[11/27 10:19:00    189s]               Est.  stn bbox = 1.619e+02 (9.06e+01 7.12e+01)
[11/27 10:19:00    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2149.4M
[11/27 10:19:00    189s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.020, MEM:2149.4M, EPOCH TIME: 1732682940.583551
[11/27 10:19:00    189s] Legalizing MH Cells... 0 / 0 (level 2)
[11/27 10:19:00    189s] No instances found in the vector
[11/27 10:19:00    189s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4M, DRC: 0)
[11/27 10:19:00    189s] 0 (out of 0) MH cells were successfully legalized.
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] NP #FI/FS/SF FL/PI: 52/0/0 25/0
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] OPERPROF: Starting npPlace at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.584168
[11/27 10:19:00    189s] Iteration  5: Total net bbox = 1.919e+02 (1.15e+02 7.68e+01)
[11/27 10:19:00    189s]               Est.  stn bbox = 1.971e+02 (1.18e+02 7.88e+01)
[11/27 10:19:00    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2149.4M
[11/27 10:19:00    189s] OPERPROF: Finished npPlace at level 1, CPU:0.011, REAL:0.011, MEM:2149.4M, EPOCH TIME: 1732682940.595186
[11/27 10:19:00    189s] Legalizing MH Cells... 0 / 0 (level 3)
[11/27 10:19:00    189s] No instances found in the vector
[11/27 10:19:00    189s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4M, DRC: 0)
[11/27 10:19:00    189s] 0 (out of 0) MH cells were successfully legalized.
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] NP #FI/FS/SF FL/PI: 52/0/0 25/0
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] OPERPROF: Starting npPlace at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.595851
[11/27 10:19:00    189s] Iteration  6: Total net bbox = 2.259e+02 (1.35e+02 9.13e+01)
[11/27 10:19:00    189s]               Est.  stn bbox = 2.317e+02 (1.37e+02 9.47e+01)
[11/27 10:19:00    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2149.4M
[11/27 10:19:00    189s] OPERPROF: Finished npPlace at level 1, CPU:0.017, REAL:0.016, MEM:2149.4M, EPOCH TIME: 1732682940.612052
[11/27 10:19:00    189s] Legalizing MH Cells... 0 / 0 (level 4)
[11/27 10:19:00    189s] No instances found in the vector
[11/27 10:19:00    189s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4M, DRC: 0)
[11/27 10:19:00    189s] 0 (out of 0) MH cells were successfully legalized.
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] NP #FI/FS/SF FL/PI: 52/0/0 25/0
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] OPERPROF: Starting npPlace at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.612552
[11/27 10:19:00    189s] GP RA stats: MHOnly 0 nrInst 25 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/27 10:19:00    189s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.625101
[11/27 10:19:00    189s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.625124
[11/27 10:19:00    189s] Iteration  7: Total net bbox = 2.053e+02 (1.19e+02 8.65e+01)
[11/27 10:19:00    189s]               Est.  stn bbox = 2.105e+02 (1.21e+02 8.97e+01)
[11/27 10:19:00    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2149.4M
[11/27 10:19:00    189s] OPERPROF: Finished npPlace at level 1, CPU:0.013, REAL:0.013, MEM:2149.4M, EPOCH TIME: 1732682940.625207
[11/27 10:19:00    189s] Legalizing MH Cells... 0 / 0 (level 5)
[11/27 10:19:00    189s] No instances found in the vector
[11/27 10:19:00    189s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4M, DRC: 0)
[11/27 10:19:00    189s] 0 (out of 0) MH cells were successfully legalized.
[11/27 10:19:00    189s] Move report: Timing Driven Placement moves 25 insts, mean move: 11.07 um, max move: 28.30 um 
[11/27 10:19:00    189s] 	Max move on inst (g153__2346): (24.94, 34.80) --> (17.53, 13.92)
[11/27 10:19:00    189s] no activity file in design. spp won't run.
[11/27 10:19:00    189s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.625555
[11/27 10:19:00    189s] Saved padding area to DB
[11/27 10:19:00    189s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.625581
[11/27 10:19:00    189s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.625602
[11/27 10:19:00    189s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.625621
[11/27 10:19:00    189s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 10:19:00    189s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.625651
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.626067
[11/27 10:19:00    189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.626207
[11/27 10:19:00    189s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.001, REAL:0.001, MEM:2149.4M, EPOCH TIME: 1732682940.626730
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2149.4M)
[11/27 10:19:00    189s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/27 10:19:00    189s] Type 'man IMPSP-9025' for more detail.
[11/27 10:19:00    189s] CongRepair sets shifter mode to gplace
[11/27 10:19:00    189s] TDRefine: refinePlace mode is spiral
[11/27 10:19:00    189s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.627252
[11/27 10:19:00    189s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.627274
[11/27 10:19:00    189s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2149.4M, EPOCH TIME: 1732682940.627292
[11/27 10:19:00    189s] Processing tracks to init pin-track alignment.
[11/27 10:19:00    189s] z: 2, totalTracks: 1
[11/27 10:19:00    189s] z: 4, totalTracks: 1
[11/27 10:19:00    189s] z: 6, totalTracks: 1
[11/27 10:19:00    189s] z: 8, totalTracks: 1
[11/27 10:19:00    189s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:19:00    189s] All LLGs are deleted
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2149.4M, EPOCH TIME: 1732682940.628878
[11/27 10:19:00    189s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.629036
[11/27 10:19:00    189s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2149.4M, EPOCH TIME: 1732682940.629070
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2149.4M, EPOCH TIME: 1732682940.629203
[11/27 10:19:00    189s] Max number of tech site patterns supported in site array is 256.
[11/27 10:19:00    189s] Core basic site is gsclib090site
[11/27 10:19:00    189s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2149.4M, EPOCH TIME: 1732682940.634223
[11/27 10:19:00    189s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:19:00    189s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:19:00    189s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.634292
[11/27 10:19:00    189s] Fast DP-INIT is on for default
[11/27 10:19:00    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:19:00    189s] Atter site array init, number of instance map data is 0.
[11/27 10:19:00    189s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.006, REAL:0.006, MEM:2149.4M, EPOCH TIME: 1732682940.634882
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] OPERPROF:         Starting CMU at level 5, MEM:2149.4M, EPOCH TIME: 1732682940.634998
[11/27 10:19:00    189s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.635127
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:19:00    189s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2149.4M, EPOCH TIME: 1732682940.635165
[11/27 10:19:00    189s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2149.4M, EPOCH TIME: 1732682940.635175
[11/27 10:19:00    189s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.635188
[11/27 10:19:00    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4MB).
[11/27 10:19:00    189s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2149.4M, EPOCH TIME: 1732682940.635213
[11/27 10:19:00    189s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:2149.4M, EPOCH TIME: 1732682940.635223
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7801.2
[11/27 10:19:00    189s] OPERPROF:   Starting RefinePlace at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.635241
[11/27 10:19:00    189s] *** Starting refinePlace (0:03:09 mem=2149.4M) ***
[11/27 10:19:00    189s] Total net bbox length = 2.224e+02 (1.354e+02 8.703e+01) (ext = 9.348e+01)
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 10:19:00    189s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/27 10:19:00    189s] Type 'man IMPSP-5140' for more detail.
[11/27 10:19:00    189s] **WARN: (IMPSP-315):	Found 77 instances insts with no PG Term connections.
[11/27 10:19:00    189s] Type 'man IMPSP-315' for more detail.
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2149.4M, EPOCH TIME: 1732682940.636441
[11/27 10:19:00    189s] Starting refinePlace ...
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2149.4M, EPOCH TIME: 1732682940.637388
[11/27 10:19:00    189s] DDP initSite1 nrRow 13 nrJob 13
[11/27 10:19:00    189s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2149.4M, EPOCH TIME: 1732682940.637410
[11/27 10:19:00    189s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.637423
[11/27 10:19:00    189s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2149.4M, EPOCH TIME: 1732682940.637433
[11/27 10:19:00    189s] DDP markSite nrRow 13 nrJob 13
[11/27 10:19:00    189s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.637448
[11/27 10:19:00    189s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.637457
[11/27 10:19:00    189s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 10:19:00    189s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2149.4M, EPOCH TIME: 1732682940.637808
[11/27 10:19:00    189s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2149.4M, EPOCH TIME: 1732682940.637819
[11/27 10:19:00    189s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.637841
[11/27 10:19:00    189s] ** Cut row section cpu time 0:00:00.0.
[11/27 10:19:00    189s]  ** Cut row section real time 0:00:00.0.
[11/27 10:19:00    189s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.637857
[11/27 10:19:00    189s]   Spread Effort: high, pre-route mode, useDDP on.
[11/27 10:19:00    189s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4MB) @(0:03:09 - 0:03:09).
[11/27 10:19:00    189s] Move report: preRPlace moves 25 insts, mean move: 0.83 um, max move: 4.24 um 
[11/27 10:19:00    189s] 	Max move on inst (g3728): (6.80, 24.38) --> (8.41, 21.75)
[11/27 10:19:00    189s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: CLKINVX1
[11/27 10:19:00    189s] 	Violation at original loc: Placement Blockage Violation
[11/27 10:19:00    189s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 10:19:00    189s] Placement tweakage begins.
[11/27 10:19:00    189s] wire length = 2.627e+02
[11/27 10:19:00    189s] wire length = 2.438e+02
[11/27 10:19:00    189s] Placement tweakage ends.
[11/27 10:19:00    189s] Move report: tweak moves 7 insts, mean move: 1.82 um, max move: 4.06 um 
[11/27 10:19:00    189s] 	Max move on inst (g3728): (8.41, 21.75) --> (12.47, 21.75)
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/27 10:19:00    189s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/27 10:19:00    189s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:19:00    189s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:19:00    189s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4MB) @(0:03:09 - 0:03:09).
[11/27 10:19:00    189s] Move report: Detail placement moves 25 insts, mean move: 0.93 um, max move: 8.30 um 
[11/27 10:19:00    189s] 	Max move on inst (g3728): (6.80, 24.38) --> (12.47, 21.75)
[11/27 10:19:00    189s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2149.4MB
[11/27 10:19:00    189s] Statistics of distance of Instance movement in refine placement:
[11/27 10:19:00    189s]   maximum (X+Y) =         8.30 um
[11/27 10:19:00    189s]   inst (g3728) with max move: (6.798, 24.3795) -> (12.47, 21.75)
[11/27 10:19:00    189s]   mean    (X+Y) =         0.93 um
[11/27 10:19:00    189s] Summary Report:
[11/27 10:19:00    189s] Instances move: 25 (out of 25 movable)
[11/27 10:19:00    189s] Instances flipped: 0
[11/27 10:19:00    189s] Mean displacement: 0.93 um
[11/27 10:19:00    189s] Max displacement: 8.30 um (Instance: g3728) (6.798, 24.3795) -> (12.47, 21.75)
[11/27 10:19:00    189s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: CLKINVX1
[11/27 10:19:00    189s] 	Violation at original loc: Placement Blockage Violation
[11/27 10:19:00    189s] Total instances moved : 25
[11/27 10:19:00    189s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.004, REAL:0.004, MEM:2149.4M, EPOCH TIME: 1732682940.640533
[11/27 10:19:00    189s] Total net bbox length = 2.284e+02 (1.377e+02 9.070e+01) (ext = 1.053e+02)
[11/27 10:19:00    189s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2149.4MB
[11/27 10:19:00    189s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4MB) @(0:03:09 - 0:03:09).
[11/27 10:19:00    189s] *** Finished refinePlace (0:03:09 mem=2149.4M) ***
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7801.2
[11/27 10:19:00    189s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.005, REAL:0.005, MEM:2149.4M, EPOCH TIME: 1732682940.640620
[11/27 10:19:00    189s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.640633
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2149.4M, EPOCH TIME: 1732682940.641594
[11/27 10:19:00    189s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.014, REAL:0.014, MEM:2149.4M, EPOCH TIME: 1732682940.641619
[11/27 10:19:00    189s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.641830
[11/27 10:19:00    189s] Starting Early Global Route congestion estimation: mem = 2149.4M
[11/27 10:19:00    189s] (I)      ==================== Layers =====================
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/27 10:19:00    189s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/27 10:19:00    189s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/27 10:19:00    189s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/27 10:19:00    189s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/27 10:19:00    189s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/27 10:19:00    189s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/27 10:19:00    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:00    189s] (I)      Started Import and model ( Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] (I)      == Non-default Options ==
[11/27 10:19:00    189s] (I)      Maximum routing layer                              : 9
[11/27 10:19:00    189s] (I)      Number of threads                                  : 1
[11/27 10:19:00    189s] (I)      Use non-blocking free Dbs wires                    : false
[11/27 10:19:00    189s] (I)      Method to set GCell size                           : row
[11/27 10:19:00    189s] (I)      Counted 327 PG shapes. We will not process PG shapes layer by layer.
[11/27 10:19:00    189s] (I)      Use row-based GCell size
[11/27 10:19:00    189s] (I)      Use row-based GCell align
[11/27 10:19:00    189s] (I)      layer 0 area = 280000
[11/27 10:19:00    189s] (I)      layer 1 area = 320000
[11/27 10:19:00    189s] (I)      layer 2 area = 320000
[11/27 10:19:00    189s] (I)      layer 3 area = 320000
[11/27 10:19:00    189s] (I)      layer 4 area = 320000
[11/27 10:19:00    189s] (I)      layer 5 area = 320000
[11/27 10:19:00    189s] (I)      layer 6 area = 320000
[11/27 10:19:00    189s] (I)      layer 7 area = 800000
[11/27 10:19:00    189s] (I)      layer 8 area = 800000
[11/27 10:19:00    189s] (I)      GCell unit size   : 5220
[11/27 10:19:00    189s] (I)      GCell multiplier  : 1
[11/27 10:19:00    189s] (I)      GCell row height  : 5220
[11/27 10:19:00    189s] (I)      Actual row height : 5220
[11/27 10:19:00    189s] (I)      GCell align ref   : 12180 12180
[11/27 10:19:00    189s] [NR-eGR] Track table information for default rule: 
[11/27 10:19:00    189s] [NR-eGR] Metal1 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal2 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal3 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal4 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal5 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal6 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal7 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal8 has single uniform track structure
[11/27 10:19:00    189s] [NR-eGR] Metal9 has single uniform track structure
[11/27 10:19:00    189s] (I)      =============== Default via ================
[11/27 10:19:00    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:00    189s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/27 10:19:00    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:00    189s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/27 10:19:00    189s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/27 10:19:00    189s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/27 10:19:00    189s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/27 10:19:00    189s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/27 10:19:00    189s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/27 10:19:00    189s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/27 10:19:00    189s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/27 10:19:00    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:00    189s] [NR-eGR] Read 519 PG shapes
[11/27 10:19:00    189s] [NR-eGR] Read 0 clock shapes
[11/27 10:19:00    189s] [NR-eGR] Read 0 other shapes
[11/27 10:19:00    189s] [NR-eGR] #Routing Blockages  : 0
[11/27 10:19:00    189s] [NR-eGR] #Instance Blockages : 0
[11/27 10:19:00    189s] [NR-eGR] #PG Blockages       : 519
[11/27 10:19:00    189s] [NR-eGR] #Halo Blockages     : 0
[11/27 10:19:00    189s] [NR-eGR] #Boundary Blockages : 0
[11/27 10:19:00    189s] [NR-eGR] #Clock Blockages    : 0
[11/27 10:19:00    189s] [NR-eGR] #Other Blockages    : 0
[11/27 10:19:00    189s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 10:19:00    189s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 10:19:00    189s] [NR-eGR] Read 30 nets ( ignored 0 )
[11/27 10:19:00    189s] (I)      early_global_route_priority property id does not exist.
[11/27 10:19:00    189s] (I)      Read Num Blocks=519  Num Prerouted Wires=0  Num CS=0
[11/27 10:19:00    189s] (I)      Layer 1 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 2 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 3 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 4 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 5 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 6 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 7 (V) : #blockages 106 : #preroutes 0
[11/27 10:19:00    189s] (I)      Layer 8 (H) : #blockages 77 : #preroutes 0
[11/27 10:19:00    189s] (I)      Number of ignored nets                =      0
[11/27 10:19:00    189s] (I)      Number of connected nets              =      0
[11/27 10:19:00    189s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/27 10:19:00    189s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 10:19:00    189s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 10:19:00    189s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 10:19:00    189s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 10:19:00    189s] (I)      Ndr track 0 does not exist
[11/27 10:19:00    189s] (I)      ---------------------Grid Graph Info--------------------
[11/27 10:19:00    189s] (I)      Routing area        : (0, 0) - (100920, 92220)
[11/27 10:19:00    189s] (I)      Core area           : (12180, 12180) - (88740, 80040)
[11/27 10:19:00    189s] (I)      Site width          :   580  (dbu)
[11/27 10:19:00    189s] (I)      Row height          :  5220  (dbu)
[11/27 10:19:00    189s] (I)      GCell row height    :  5220  (dbu)
[11/27 10:19:00    189s] (I)      GCell width         :  5220  (dbu)
[11/27 10:19:00    189s] (I)      GCell height        :  5220  (dbu)
[11/27 10:19:00    189s] (I)      Grid                :    19    18     9
[11/27 10:19:00    189s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/27 10:19:00    189s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/27 10:19:00    189s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/27 10:19:00    189s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/27 10:19:00    189s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/27 10:19:00    189s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/27 10:19:00    189s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/27 10:19:00    189s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/27 10:19:00    189s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/27 10:19:00    189s] (I)      Total num of tracks :   159   174   159   174   159   174   159    57    52
[11/27 10:19:00    189s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/27 10:19:00    189s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/27 10:19:00    189s] (I)      --------------------------------------------------------
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] [NR-eGR] ============ Routing rule table ============
[11/27 10:19:00    189s] [NR-eGR] Rule id: 0  Nets: 30
[11/27 10:19:00    189s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 10:19:00    189s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/27 10:19:00    189s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/27 10:19:00    189s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/27 10:19:00    189s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/27 10:19:00    189s] [NR-eGR] ========================================
[11/27 10:19:00    189s] [NR-eGR] 
[11/27 10:19:00    189s] (I)      =============== Blocked Tracks ===============
[11/27 10:19:00    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:00    189s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 10:19:00    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:00    189s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 10:19:00    189s] (I)      |     2 |    3132 |      422 |        13.47% |
[11/27 10:19:00    189s] (I)      |     3 |    3021 |      196 |         6.49% |
[11/27 10:19:00    189s] (I)      |     4 |    3132 |      422 |        13.47% |
[11/27 10:19:00    189s] (I)      |     5 |    3021 |      196 |         6.49% |
[11/27 10:19:00    189s] (I)      |     6 |    3132 |      422 |        13.47% |
[11/27 10:19:00    189s] (I)      |     7 |    3021 |      196 |         6.49% |
[11/27 10:19:00    189s] (I)      |     8 |    1026 |      650 |        63.35% |
[11/27 10:19:00    189s] (I)      |     9 |     988 |      648 |        65.59% |
[11/27 10:19:00    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:00    189s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] (I)      Reset routing kernel
[11/27 10:19:00    189s] (I)      Started Global Routing ( Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] (I)      totalPins=80  totalGlobalPin=67 (83.75%)
[11/27 10:19:00    189s] (I)      total 2D Cap : 18336 = (8990 H, 9346 V)
[11/27 10:19:00    189s] [NR-eGR] Layer group 1: route 30 net(s) in layer range [2, 9]
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1a Route ============
[11/27 10:19:00    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1b Route ============
[11/27 10:19:00    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:00    189s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.088000e+02um
[11/27 10:19:00    189s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 10:19:00    189s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1c Route ============
[11/27 10:19:00    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1d Route ============
[11/27 10:19:00    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1e Route ============
[11/27 10:19:00    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:00    189s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.088000e+02um
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] (I)      ============  Phase 1l Route ============
[11/27 10:19:00    189s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 10:19:00    189s] (I)      Layer  2:       2815        62         0           0        2907    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  3:       2750        36         0           0        2916    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  4:       2815         4         0           0        2907    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  5:       2750         2         0           0        2916    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  6:       2815         0         0           0        2907    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  7:       2750         0         0           0        2916    ( 0.00%) 
[11/27 10:19:00    189s] (I)      Layer  8:        358         0         0         423         546    (43.65%) 
[11/27 10:19:00    189s] (I)      Layer  9:        315         0         0         420         552    (43.21%) 
[11/27 10:19:00    189s] (I)      Total:         17368       104         0         843       18567    ( 4.34%) 
[11/27 10:19:00    189s] (I)      
[11/27 10:19:00    189s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 10:19:00    189s] [NR-eGR]                        OverCon            
[11/27 10:19:00    189s] [NR-eGR]                         #Gcell     %Gcell
[11/27 10:19:00    189s] [NR-eGR]        Layer             (1-0)    OverCon
[11/27 10:19:00    189s] [NR-eGR] ----------------------------------------------
[11/27 10:19:00    189s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR] ----------------------------------------------
[11/27 10:19:00    189s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/27 10:19:00    189s] [NR-eGR] 
[11/27 10:19:00    189s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] (I)      total 2D Cap : 18377 = (8993 H, 9384 V)
[11/27 10:19:00    189s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 10:19:00    189s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2149.4M
[11/27 10:19:00    189s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.008, REAL:0.008, MEM:2149.4M, EPOCH TIME: 1732682940.649918
[11/27 10:19:00    189s] OPERPROF: Starting HotSpotCal at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.649930
[11/27 10:19:00    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:00    189s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 10:19:00    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:00    189s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 10:19:00    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:00    189s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 10:19:00    189s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 10:19:00    189s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.650021
[11/27 10:19:00    189s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.650038
[11/27 10:19:00    189s] Starting Early Global Route wiring: mem = 2149.4M
[11/27 10:19:00    189s] (I)      ============= Track Assignment ============
[11/27 10:19:00    189s] (I)      Started Track Assignment (1T) ( Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/27 10:19:00    189s] (I)      Run Multi-thread track assignment
[11/27 10:19:00    189s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] (I)      Started Export ( Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] [NR-eGR]                 Length (um)  Vias 
[11/27 10:19:00    189s] [NR-eGR] ----------------------------------
[11/27 10:19:00    189s] [NR-eGR]  Metal1  (1H)             0    72 
[11/27 10:19:00    189s] [NR-eGR]  Metal2  (2V)            99    92 
[11/27 10:19:00    189s] [NR-eGR]  Metal3  (3H)           133     6 
[11/27 10:19:00    189s] [NR-eGR]  Metal4  (4V)             5     2 
[11/27 10:19:00    189s] [NR-eGR]  Metal5  (5H)            12     0 
[11/27 10:19:00    189s] [NR-eGR]  Metal6  (6V)             0     0 
[11/27 10:19:00    189s] [NR-eGR]  Metal7  (7H)             0     0 
[11/27 10:19:00    189s] [NR-eGR]  Metal8  (8V)             0     0 
[11/27 10:19:00    189s] [NR-eGR]  Metal9  (9H)             0     0 
[11/27 10:19:00    189s] [NR-eGR] ----------------------------------
[11/27 10:19:00    189s] [NR-eGR]          Total          249   172 
[11/27 10:19:00    189s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:19:00    189s] [NR-eGR] Total half perimeter of net bounding box: 228um
[11/27 10:19:00    189s] [NR-eGR] Total length: 249um, number of vias: 172
[11/27 10:19:00    189s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:19:00    189s] [NR-eGR] Total eGR-routed clock nets wire length: 23um, number of vias: 11
[11/27 10:19:00    189s] [NR-eGR] --------------------------------------------------------------------------
[11/27 10:19:00    189s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2149.36 MB )
[11/27 10:19:00    189s] Early Global Route wiring runtime: 0.00 seconds, mem = 2149.4M
[11/27 10:19:00    189s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.002, REAL:0.002, MEM:2149.4M, EPOCH TIME: 1732682940.651927
[11/27 10:19:00    189s] 0 delay mode for cte disabled.
[11/27 10:19:00    189s] SKP cleared!
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[11/27 10:19:00    189s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.659156
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] All LLGs are deleted
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.659209
[11/27 10:19:00    189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.659226
[11/27 10:19:00    189s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.659303
[11/27 10:19:00    189s] Start to check current routing status for nets...
[11/27 10:19:00    189s] All nets are already routed correctly.
[11/27 10:19:00    189s] End to check current routing status for nets (mem=2149.4M)
[11/27 10:19:00    189s] Extraction called for design 'controller1' of instances=77 and nets=154 using extraction engine 'preRoute' .
[11/27 10:19:00    189s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/27 10:19:00    189s] Type 'man IMPEXT-3530' for more detail.
[11/27 10:19:00    189s] PreRoute RC Extraction called for design controller1.
[11/27 10:19:00    189s] RC Extraction called in multi-corner(1) mode.
[11/27 10:19:00    189s] RCMode: PreRoute
[11/27 10:19:00    189s]       RC Corner Indexes            0   
[11/27 10:19:00    189s] Capacitance Scaling Factor   : 1.00000 
[11/27 10:19:00    189s] Resistance Scaling Factor    : 1.00000 
[11/27 10:19:00    189s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 10:19:00    189s] Clock Res. Scaling Factor    : 1.00000 
[11/27 10:19:00    189s] Shrink Factor                : 1.00000
[11/27 10:19:00    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 10:19:00    189s] Using capacitance table file ...
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Trim Metal Layers:
[11/27 10:19:00    189s] LayerId::1 widthSet size::4
[11/27 10:19:00    189s] LayerId::2 widthSet size::4
[11/27 10:19:00    189s] LayerId::3 widthSet size::4
[11/27 10:19:00    189s] LayerId::4 widthSet size::4
[11/27 10:19:00    189s] LayerId::5 widthSet size::4
[11/27 10:19:00    189s] LayerId::6 widthSet size::4
[11/27 10:19:00    189s] LayerId::7 widthSet size::4
[11/27 10:19:00    189s] LayerId::8 widthSet size::4
[11/27 10:19:00    189s] LayerId::9 widthSet size::3
[11/27 10:19:00    189s] Updating RC grid for preRoute extraction ...
[11/27 10:19:00    189s] eee: pegSigSF::1.070000
[11/27 10:19:00    189s] Initializing multi-corner capacitance tables ... 
[11/27 10:19:00    189s] Initializing multi-corner resistance tables ...
[11/27 10:19:00    189s] eee: l::1 avDens::0.068793 usedTrk::24.765517 availTrk::360.000000 sigTrk::24.765517
[11/27 10:19:00    189s] eee: l::2 avDens::0.014112 usedTrk::3.810345 availTrk::270.000000 sigTrk::3.810345
[11/27 10:19:00    189s] eee: l::3 avDens::0.018807 usedTrk::5.077778 availTrk::270.000000 sigTrk::5.077778
[11/27 10:19:00    189s] eee: l::4 avDens::0.001049 usedTrk::0.188889 availTrk::180.000000 sigTrk::0.188889
[11/27 10:19:00    189s] eee: l::5 avDens::0.002593 usedTrk::0.466667 availTrk::180.000000 sigTrk::0.466667
[11/27 10:19:00    189s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:19:00    189s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:19:00    189s] eee: l::8 avDens::0.172848 usedTrk::20.741762 availTrk::120.000000 sigTrk::20.741762
[11/27 10:19:00    189s] eee: l::9 avDens::0.175428 usedTrk::21.051341 availTrk::120.000000 sigTrk::21.051341
[11/27 10:19:00    189s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:19:00    189s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.212688 uaWl=1.000000 uaWlH=0.068690 aWlH=0.000000 lMod=0 pMax=0.808500 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/27 10:19:00    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2149.359M)
[11/27 10:19:00    189s] Compute RC Scale Done ...
[11/27 10:19:00    189s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1918.2M, totSessionCpu=0:03:09 **
[11/27 10:19:00    189s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 10:19:00    189s] #################################################################################
[11/27 10:19:00    189s] # Design Stage: PreRoute
[11/27 10:19:00    189s] # Design Name: controller1
[11/27 10:19:00    189s] # Design Mode: 90nm
[11/27 10:19:00    189s] # Analysis Mode: MMMC Non-OCV 
[11/27 10:19:00    189s] # Parasitics Mode: No SPEF/RCDB 
[11/27 10:19:00    189s] # Signoff Settings: SI Off 
[11/27 10:19:00    189s] #################################################################################
[11/27 10:19:00    189s] Calculate delays in BcWc mode...
[11/27 10:19:00    189s] Topological Sorting (REAL = 0:00:00.0, MEM = 2145.5M, InitMEM = 2145.5M)
[11/27 10:19:00    189s] Start delay calculation (fullDC) (1 T). (MEM=2145.46)
[11/27 10:19:00    189s] End AAE Lib Interpolated Model. (MEM=2156.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:19:00    189s] Total number of fetched objects 24
[11/27 10:19:00    189s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:19:00    189s] End delay calculation. (MEM=2165.41 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:19:00    189s] End delay calculation (fullDC). (MEM=2165.41 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:19:00    189s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2165.4M) ***
[11/27 10:19:00    189s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:09.4/0:42:03.2 (0.1), mem = 2165.4M
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] =============================================================================================
[11/27 10:19:00    189s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[11/27 10:19:00    189s] =============================================================================================
[11/27 10:19:00    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ ExtractRC              ]      1   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.6
[11/27 10:19:00    189s] [ TimingUpdate           ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ FullDelayCalc          ]      1   0:00:00.0  (   9.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/27 10:19:00    189s] [ MISC                   ]          0:00:00.3  (  83.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] *** Timing Is met
[11/27 10:19:00    189s] *** Check timing (0:00:00.0)
[11/27 10:19:00    189s] *** Timing Is met
[11/27 10:19:00    189s] *** Check timing (0:00:00.0)
[11/27 10:19:00    189s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/27 10:19:00    189s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/27 10:19:00    189s] Info: 1 clock net  excluded from IPO operation.
[11/27 10:19:00    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=2181.4M
[11/27 10:19:00    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=2181.4M
[11/27 10:19:00    189s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:19:00    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=2200.5M
[11/27 10:19:00    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2200.5M, EPOCH TIME: 1732682940.815229
[11/27 10:19:00    189s] Processing tracks to init pin-track alignment.
[11/27 10:19:00    189s] z: 2, totalTracks: 1
[11/27 10:19:00    189s] z: 4, totalTracks: 1
[11/27 10:19:00    189s] z: 6, totalTracks: 1
[11/27 10:19:00    189s] z: 8, totalTracks: 1
[11/27 10:19:00    189s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:19:00    189s] All LLGs are deleted
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2200.5M, EPOCH TIME: 1732682940.816796
[11/27 10:19:00    189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2200.5M, EPOCH TIME: 1732682940.816943
[11/27 10:19:00    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2200.5M, EPOCH TIME: 1732682940.816974
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2200.5M, EPOCH TIME: 1732682940.817071
[11/27 10:19:00    189s] Max number of tech site patterns supported in site array is 256.
[11/27 10:19:00    189s] Core basic site is gsclib090site
[11/27 10:19:00    189s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2200.5M, EPOCH TIME: 1732682940.822218
[11/27 10:19:00    189s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 10:19:00    189s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 10:19:00    189s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2200.5M, EPOCH TIME: 1732682940.822286
[11/27 10:19:00    189s] Fast DP-INIT is on for default
[11/27 10:19:00    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 10:19:00    189s] Atter site array init, number of instance map data is 0.
[11/27 10:19:00    189s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2200.5M, EPOCH TIME: 1732682940.822885
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] OPERPROF:     Starting CMU at level 3, MEM:2200.5M, EPOCH TIME: 1732682940.823047
[11/27 10:19:00    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2200.5M, EPOCH TIME: 1732682940.823179
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:19:00    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2200.5M, EPOCH TIME: 1732682940.823214
[11/27 10:19:00    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2200.5M, EPOCH TIME: 1732682940.823225
[11/27 10:19:00    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2200.5M, EPOCH TIME: 1732682940.823237
[11/27 10:19:00    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2200.5MB).
[11/27 10:19:00    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2200.5M, EPOCH TIME: 1732682940.823264
[11/27 10:19:00    189s] TotalInstCnt at PhyDesignMc Initialization: 25
[11/27 10:19:00    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=2200.5M
[11/27 10:19:00    189s] Begin: Area Reclaim Optimization
[11/27 10:19:00    189s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:09.4/0:42:03.2 (0.1), mem = 2200.5M
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7801.6
[11/27 10:19:00    189s] ### Creating RouteCongInterface, started
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] #optDebug: {0, 1.000}
[11/27 10:19:00    189s] ### Creating RouteCongInterface, finished
[11/27 10:19:00    189s] {MG  {8 0 28.7 0.798785} }
[11/27 10:19:00    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=2200.5M
[11/27 10:19:00    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=2200.5M
[11/27 10:19:00    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2200.5M, EPOCH TIME: 1732682940.901802
[11/27 10:19:00    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2200.5M, EPOCH TIME: 1732682940.901847
[11/27 10:19:00    189s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.38
[11/27 10:19:00    189s] +---------+---------+--------+--------+------------+--------+
[11/27 10:19:00    189s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/27 10:19:00    189s] +---------+---------+--------+--------+------------+--------+
[11/27 10:19:00    189s] |   16.38%|        -|   0.000|   0.000|   0:00:00.0| 2216.5M|
[11/27 10:19:00    189s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/27 10:19:00    189s] |   16.38%|        0|   0.000|   0.000|   0:00:00.0| 2216.5M|
[11/27 10:19:00    189s] |   16.38%|        0|   0.000|   0.000|   0:00:00.0| 2216.5M|
[11/27 10:19:00    189s] |   16.38%|        0|   0.000|   0.000|   0:00:00.0| 2216.5M|
[11/27 10:19:00    189s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/27 10:19:00    189s] #optDebug: RTR_SNLTF <10.0000 2.6100> <26.1000> 
[11/27 10:19:00    189s] |   16.38%|        0|   0.000|   0.000|   0:00:00.0| 2216.5M|
[11/27 10:19:00    189s] +---------+---------+--------+--------+------------+--------+
[11/27 10:19:00    189s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.38
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/27 10:19:00    189s] --------------------------------------------------------------
[11/27 10:19:00    189s] |                                   | Total     | Sequential |
[11/27 10:19:00    189s] --------------------------------------------------------------
[11/27 10:19:00    189s] | Num insts resized                 |       0  |       0    |
[11/27 10:19:00    189s] | Num insts undone                  |       0  |       0    |
[11/27 10:19:00    189s] | Num insts Downsized               |       0  |       0    |
[11/27 10:19:00    189s] | Num insts Samesized               |       0  |       0    |
[11/27 10:19:00    189s] | Num insts Upsized                 |       0  |       0    |
[11/27 10:19:00    189s] | Num multiple commits+uncommits    |       0  |       -    |
[11/27 10:19:00    189s] --------------------------------------------------------------
[11/27 10:19:00    189s] Bottom Preferred Layer:
[11/27 10:19:00    189s]     None
[11/27 10:19:00    189s] Via Pillar Rule:
[11/27 10:19:00    189s]     None
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/27 10:19:00    189s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/27 10:19:00    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2216.5M, EPOCH TIME: 1732682940.907018
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2206.5M, EPOCH TIME: 1732682940.908077
[11/27 10:19:00    189s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2206.5M, EPOCH TIME: 1732682940.908431
[11/27 10:19:00    189s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2206.5M, EPOCH TIME: 1732682940.908463
[11/27 10:19:00    189s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2206.5M, EPOCH TIME: 1732682940.909744
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] OPERPROF:       Starting CMU at level 4, MEM:2206.5M, EPOCH TIME: 1732682940.915496
[11/27 10:19:00    189s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2206.5M, EPOCH TIME: 1732682940.915631
[11/27 10:19:00    189s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2206.5M, EPOCH TIME: 1732682940.915668
[11/27 10:19:00    189s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2206.5M, EPOCH TIME: 1732682940.915680
[11/27 10:19:00    189s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2206.5M, EPOCH TIME: 1732682940.915693
[11/27 10:19:00    189s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2206.5M, EPOCH TIME: 1732682940.915708
[11/27 10:19:00    189s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2206.5M, EPOCH TIME: 1732682940.915735
[11/27 10:19:00    189s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:2206.5M, EPOCH TIME: 1732682940.915754
[11/27 10:19:00    189s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:2206.5M, EPOCH TIME: 1732682940.915764
[11/27 10:19:00    189s] TDRefine: refinePlace mode is spiral
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7801.3
[11/27 10:19:00    189s] OPERPROF: Starting RefinePlace at level 1, MEM:2206.5M, EPOCH TIME: 1732682940.915783
[11/27 10:19:00    189s] *** Starting refinePlace (0:03:10 mem=2206.5M) ***
[11/27 10:19:00    189s] Total net bbox length = 2.284e+02 (1.377e+02 9.070e+01) (ext = 1.053e+02)
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 10:19:00    189s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/27 10:19:00    189s] Type 'man IMPSP-5140' for more detail.
[11/27 10:19:00    189s] **WARN: (IMPSP-315):	Found 77 instances insts with no PG Term connections.
[11/27 10:19:00    189s] Type 'man IMPSP-315' for more detail.
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2206.5M, EPOCH TIME: 1732682940.917026
[11/27 10:19:00    189s] Starting refinePlace ...
[11/27 10:19:00    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:00    189s] One DDP V2 for no tweak run.
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/27 10:19:00    189s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/27 10:19:00    189s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:19:00    189s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:19:00    189s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2206.5MB) @(0:03:10 - 0:03:10).
[11/27 10:19:00    189s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 10:19:00    189s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2206.5MB
[11/27 10:19:00    189s] Statistics of distance of Instance movement in refine placement:
[11/27 10:19:00    189s]   maximum (X+Y) =         0.00 um
[11/27 10:19:00    189s]   mean    (X+Y) =         0.00 um
[11/27 10:19:00    189s] Summary Report:
[11/27 10:19:00    189s] Instances move: 0 (out of 25 movable)
[11/27 10:19:00    189s] Instances flipped: 0
[11/27 10:19:00    189s] Mean displacement: 0.00 um
[11/27 10:19:00    189s] Max displacement: 0.00 um 
[11/27 10:19:00    189s] Total instances moved : 0
[11/27 10:19:00    189s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.001, MEM:2206.5M, EPOCH TIME: 1732682940.918416
[11/27 10:19:00    189s] Total net bbox length = 2.284e+02 (1.377e+02 9.070e+01) (ext = 1.053e+02)
[11/27 10:19:00    189s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2206.5MB
[11/27 10:19:00    189s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2206.5MB) @(0:03:10 - 0:03:10).
[11/27 10:19:00    189s] *** Finished refinePlace (0:03:10 mem=2206.5M) ***
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7801.3
[11/27 10:19:00    189s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.003, MEM:2206.5M, EPOCH TIME: 1732682940.918513
[11/27 10:19:00    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2206.5M, EPOCH TIME: 1732682940.918650
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2206.5M, EPOCH TIME: 1732682940.919507
[11/27 10:19:00    189s] *** maximum move = 0.00 um ***
[11/27 10:19:00    189s] *** Finished re-routing un-routed nets (2206.5M) ***
[11/27 10:19:00    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2206.5M, EPOCH TIME: 1732682940.919934
[11/27 10:19:00    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2206.5M, EPOCH TIME: 1732682940.921050
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] OPERPROF:     Starting CMU at level 3, MEM:2206.5M, EPOCH TIME: 1732682940.926550
[11/27 10:19:00    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2206.5M, EPOCH TIME: 1732682940.926692
[11/27 10:19:00    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2206.5M, EPOCH TIME: 1732682940.926726
[11/27 10:19:00    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2206.5M, EPOCH TIME: 1732682940.926738
[11/27 10:19:00    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2206.5M, EPOCH TIME: 1732682940.926750
[11/27 10:19:00    189s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2206.5M, EPOCH TIME: 1732682940.926765
[11/27 10:19:00    189s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2206.5M, EPOCH TIME: 1732682940.926789
[11/27 10:19:00    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2206.5M, EPOCH TIME: 1732682940.926808
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2206.5M) ***
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7801.6
[11/27 10:19:00    189s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:03:09.6/0:42:03.3 (0.1), mem = 2206.5M
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] =============================================================================================
[11/27 10:19:00    189s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.15-s110_1
[11/27 10:19:00    189s] =============================================================================================
[11/27 10:19:00    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptimizationStep       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptGetWeight           ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptEval                ]     20   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ OptCommit              ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ RefinePlace            ]      1   0:00:00.0  (  20.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/27 10:19:00    189s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:00    189s] [ MISC                   ]          0:00:00.1  (  75.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s]  AreaOpt #3 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 10:19:00    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2187.4M, EPOCH TIME: 1732682940.927722
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2149.4M, EPOCH TIME: 1732682940.928622
[11/27 10:19:00    189s] TotalInstCnt at PhyDesignMc Destruction: 25
[11/27 10:19:00    189s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2149.41M, totSessionCpu=0:03:10).
[11/27 10:19:00    189s] **INFO: Flow update: Design timing is met.
[11/27 10:19:00    189s] Begin: GigaOpt postEco DRV Optimization
[11/27 10:19:00    189s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[11/27 10:19:00    189s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:09.6/0:42:03.3 (0.1), mem = 2149.4M
[11/27 10:19:00    189s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/27 10:19:00    189s] Info: 1 clock net  excluded from IPO operation.
[11/27 10:19:00    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7801.7
[11/27 10:19:00    189s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 10:19:00    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=2149.4M
[11/27 10:19:00    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2149.4M, EPOCH TIME: 1732682940.938354
[11/27 10:19:00    189s] Processing tracks to init pin-track alignment.
[11/27 10:19:00    189s] z: 2, totalTracks: 1
[11/27 10:19:00    189s] z: 4, totalTracks: 1
[11/27 10:19:00    189s] z: 6, totalTracks: 1
[11/27 10:19:00    189s] z: 8, totalTracks: 1
[11/27 10:19:00    189s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:19:00    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.939613
[11/27 10:19:00    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:00    189s] OPERPROF:     Starting CMU at level 3, MEM:2149.4M, EPOCH TIME: 1732682940.945310
[11/27 10:19:00    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.945496
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:19:00    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2149.4M, EPOCH TIME: 1732682940.945537
[11/27 10:19:00    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2149.4M, EPOCH TIME: 1732682940.945549
[11/27 10:19:00    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1732682940.945562
[11/27 10:19:00    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2149.4MB).
[11/27 10:19:00    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2149.4M, EPOCH TIME: 1732682940.945589
[11/27 10:19:00    189s] TotalInstCnt at PhyDesignMc Initialization: 25
[11/27 10:19:00    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=2149.4M
[11/27 10:19:00    189s] ### Creating RouteCongInterface, started
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/27 10:19:00    189s] 
[11/27 10:19:00    189s] #optDebug: {0, 1.000}
[11/27 10:19:00    189s] ### Creating RouteCongInterface, finished
[11/27 10:19:00    189s] {MG  {8 0 28.7 0.798785} }
[11/27 10:19:00    189s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=2149.4M
[11/27 10:19:00    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=2149.4M
[11/27 10:19:01    189s] [GPS-DRV] Optimizer parameters ============================= 
[11/27 10:19:01    189s] [GPS-DRV] maxDensity (design): 0.95
[11/27 10:19:01    189s] [GPS-DRV] maxLocalDensity: 0.98
[11/27 10:19:01    189s] [GPS-DRV] All active and enabled setup views
[11/27 10:19:01    189s] [GPS-DRV]     WC
[11/27 10:19:01    189s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/27 10:19:01    189s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/27 10:19:01    189s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/27 10:19:01    189s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/27 10:19:01    189s] [GPS-DRV] timing-driven DRV settings
[11/27 10:19:01    189s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/27 10:19:01    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2206.6M, EPOCH TIME: 1732682941.023399
[11/27 10:19:01    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2206.6M, EPOCH TIME: 1732682941.023437
[11/27 10:19:01    189s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 10:19:01    189s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/27 10:19:01    189s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 10:19:01    189s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/27 10:19:01    189s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 10:19:01    189s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 10:19:01    189s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.57|     0.00|       0|       0|       0| 16.38%|          |         |
[11/27 10:19:01    189s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 10:19:01    189s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.57|     0.00|       0|       0|       0| 16.38%| 0:00:00.0|  2206.6M|
[11/27 10:19:01    189s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 10:19:01    189s] Bottom Preferred Layer:
[11/27 10:19:01    189s]     None
[11/27 10:19:01    189s] Via Pillar Rule:
[11/27 10:19:01    189s]     None
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2206.6M) ***
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] Total-nets :: 30, Stn-nets :: 0, ratio :: 0 %, Total-len 243.58, Stn-len 0
[11/27 10:19:01    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2187.6M, EPOCH TIME: 1732682941.024630
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2149.6M, EPOCH TIME: 1732682941.025680
[11/27 10:19:01    189s] TotalInstCnt at PhyDesignMc Destruction: 25
[11/27 10:19:01    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7801.7
[11/27 10:19:01    189s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:09.7/0:42:03.4 (0.1), mem = 2149.6M
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] =============================================================================================
[11/27 10:19:01    189s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[11/27 10:19:01    189s] =============================================================================================
[11/27 10:19:01    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:19:01    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:01    189s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ MISC                   ]          0:00:00.1  (  89.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:19:01    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:01    189s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:19:01    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] End: GigaOpt postEco DRV Optimization
[11/27 10:19:01    189s] **INFO: Flow update: Design timing is met.
[11/27 10:19:01    189s] Running refinePlace -preserveRouting true -hardFence false
[11/27 10:19:01    189s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2149.6M, EPOCH TIME: 1732682941.027437
[11/27 10:19:01    189s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2149.6M, EPOCH TIME: 1732682941.027466
[11/27 10:19:01    189s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2149.6M, EPOCH TIME: 1732682941.027489
[11/27 10:19:01    189s] Processing tracks to init pin-track alignment.
[11/27 10:19:01    189s] z: 2, totalTracks: 1
[11/27 10:19:01    189s] z: 4, totalTracks: 1
[11/27 10:19:01    189s] z: 6, totalTracks: 1
[11/27 10:19:01    189s] z: 8, totalTracks: 1
[11/27 10:19:01    189s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 10:19:01    189s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2149.6M, EPOCH TIME: 1732682941.028819
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:01    189s] OPERPROF:         Starting CMU at level 5, MEM:2149.6M, EPOCH TIME: 1732682941.034602
[11/27 10:19:01    189s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.034747
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 10:19:01    189s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2149.6M, EPOCH TIME: 1732682941.034785
[11/27 10:19:01    189s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2149.6M, EPOCH TIME: 1732682941.034797
[11/27 10:19:01    189s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.034809
[11/27 10:19:01    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2149.6MB).
[11/27 10:19:01    189s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:2149.6M, EPOCH TIME: 1732682941.034836
[11/27 10:19:01    189s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:2149.6M, EPOCH TIME: 1732682941.034847
[11/27 10:19:01    189s] TDRefine: refinePlace mode is spiral
[11/27 10:19:01    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7801.4
[11/27 10:19:01    189s] OPERPROF:   Starting RefinePlace at level 2, MEM:2149.6M, EPOCH TIME: 1732682941.034865
[11/27 10:19:01    189s] *** Starting refinePlace (0:03:10 mem=2149.6M) ***
[11/27 10:19:01    189s] Total net bbox length = 2.284e+02 (1.377e+02 9.070e+01) (ext = 1.053e+02)
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:01    189s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/27 10:19:01    189s] Type 'man IMPSP-5140' for more detail.
[11/27 10:19:01    189s] **WARN: (IMPSP-315):	Found 77 instances insts with no PG Term connections.
[11/27 10:19:01    189s] Type 'man IMPSP-315' for more detail.
[11/27 10:19:01    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:01    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] Starting Small incrNP...
[11/27 10:19:01    189s] User Input Parameters:
[11/27 10:19:01    189s] - Congestion Driven    : Off
[11/27 10:19:01    189s] - Timing Driven        : Off
[11/27 10:19:01    189s] - Area-Violation Based : Off
[11/27 10:19:01    189s] - Start Rollback Level : -5
[11/27 10:19:01    189s] - Legalized            : On
[11/27 10:19:01    189s] - Window Based         : Off
[11/27 10:19:01    189s] - eDen incr mode       : Off
[11/27 10:19:01    189s] - Small incr mode      : On
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2149.6M, EPOCH TIME: 1732682941.036148
[11/27 10:19:01    189s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2149.6M, EPOCH TIME: 1732682941.036186
[11/27 10:19:01    189s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.036206
[11/27 10:19:01    189s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/27 10:19:01    189s] Density distribution unevenness ratio = 42.384%
[11/27 10:19:01    189s] Density distribution unevenness ratio (U70) = 0.000%
[11/27 10:19:01    189s] Density distribution unevenness ratio (U80) = 0.000%
[11/27 10:19:01    189s] Density distribution unevenness ratio (U90) = 0.000%
[11/27 10:19:01    189s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.036231
[11/27 10:19:01    189s] cost 0.291463, thresh 1.000000
[11/27 10:19:01    189s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2149.6M)
[11/27 10:19:01    189s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:19:01    189s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2149.6M, EPOCH TIME: 1732682941.036274
[11/27 10:19:01    189s] Starting refinePlace ...
[11/27 10:19:01    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:01    189s] One DDP V2 for no tweak run.
[11/27 10:19:01    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:01    189s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2149.6M, EPOCH TIME: 1732682941.037319
[11/27 10:19:01    189s] DDP initSite1 nrRow 13 nrJob 13
[11/27 10:19:01    189s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2149.6M, EPOCH TIME: 1732682941.037339
[11/27 10:19:01    189s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.037351
[11/27 10:19:01    189s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2149.6M, EPOCH TIME: 1732682941.037362
[11/27 10:19:01    189s] DDP markSite nrRow 13 nrJob 13
[11/27 10:19:01    189s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.037376
[11/27 10:19:01    189s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.037386
[11/27 10:19:01    189s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 10:19:01    189s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2149.6M, EPOCH TIME: 1732682941.037759
[11/27 10:19:01    189s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2149.6M, EPOCH TIME: 1732682941.037770
[11/27 10:19:01    189s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.037793
[11/27 10:19:01    189s] ** Cut row section cpu time 0:00:00.0.
[11/27 10:19:01    189s]  ** Cut row section real time 0:00:00.0.
[11/27 10:19:01    189s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1732682941.037810
[11/27 10:19:01    189s]   Spread Effort: high, pre-route mode, useDDP on.
[11/27 10:19:01    189s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2149.6MB) @(0:03:10 - 0:03:10).
[11/27 10:19:01    189s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 10:19:01    189s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/27 10:19:01    189s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/27 10:19:01    189s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:19:01    189s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/27 10:19:01    189s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2149.6MB) @(0:03:10 - 0:03:10).
[11/27 10:19:01    189s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 10:19:01    189s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2149.6MB
[11/27 10:19:01    189s] Statistics of distance of Instance movement in refine placement:
[11/27 10:19:01    189s]   maximum (X+Y) =         0.00 um
[11/27 10:19:01    189s]   mean    (X+Y) =         0.00 um
[11/27 10:19:01    189s] Summary Report:
[11/27 10:19:01    189s] Instances move: 0 (out of 25 movable)
[11/27 10:19:01    189s] Instances flipped: 0
[11/27 10:19:01    189s] Mean displacement: 0.00 um
[11/27 10:19:01    189s] Max displacement: 0.00 um 
[11/27 10:19:01    189s] Total instances moved : 0
[11/27 10:19:01    189s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.002, REAL:0.002, MEM:2149.6M, EPOCH TIME: 1732682941.038679
[11/27 10:19:01    189s] Total net bbox length = 2.284e+02 (1.377e+02 9.070e+01) (ext = 1.053e+02)
[11/27 10:19:01    189s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2149.6MB
[11/27 10:19:01    189s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2149.6MB) @(0:03:10 - 0:03:10).
[11/27 10:19:01    189s] *** Finished refinePlace (0:03:10 mem=2149.6M) ***
[11/27 10:19:01    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7801.4
[11/27 10:19:01    189s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.004, REAL:0.004, MEM:2149.6M, EPOCH TIME: 1732682941.038764
[11/27 10:19:01    189s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2149.6M, EPOCH TIME: 1732682941.038775
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:77).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2149.6M, EPOCH TIME: 1732682941.039697
[11/27 10:19:01    189s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.012, REAL:0.012, MEM:2149.6M, EPOCH TIME: 1732682941.039722
[11/27 10:19:01    189s] **INFO: Flow update: Design timing is met.
[11/27 10:19:01    189s] **INFO: Flow update: Design timing is met.
[11/27 10:19:01    189s] **INFO: Flow update: Design timing is met.
[11/27 10:19:01    189s] Register exp ratio and priority group on 0 nets on 32 nets : 
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] Active setup views:
[11/27 10:19:01    189s]  WC
[11/27 10:19:01    189s]   Dominating endpoints: 0
[11/27 10:19:01    189s]   Dominating TNS: -0.000
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] Extraction called for design 'controller1' of instances=77 and nets=154 using extraction engine 'preRoute' .
[11/27 10:19:01    189s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/27 10:19:01    189s] Type 'man IMPEXT-3530' for more detail.
[11/27 10:19:01    189s] PreRoute RC Extraction called for design controller1.
[11/27 10:19:01    189s] RC Extraction called in multi-corner(1) mode.
[11/27 10:19:01    189s] RCMode: PreRoute
[11/27 10:19:01    189s]       RC Corner Indexes            0   
[11/27 10:19:01    189s] Capacitance Scaling Factor   : 1.00000 
[11/27 10:19:01    189s] Resistance Scaling Factor    : 1.00000 
[11/27 10:19:01    189s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 10:19:01    189s] Clock Res. Scaling Factor    : 1.00000 
[11/27 10:19:01    189s] Shrink Factor                : 1.00000
[11/27 10:19:01    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 10:19:01    189s] Using capacitance table file ...
[11/27 10:19:01    189s] RC Grid backup saved.
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] Trim Metal Layers:
[11/27 10:19:01    189s] LayerId::1 widthSet size::4
[11/27 10:19:01    189s] LayerId::2 widthSet size::4
[11/27 10:19:01    189s] LayerId::3 widthSet size::4
[11/27 10:19:01    189s] LayerId::4 widthSet size::4
[11/27 10:19:01    189s] LayerId::5 widthSet size::4
[11/27 10:19:01    189s] LayerId::6 widthSet size::4
[11/27 10:19:01    189s] LayerId::7 widthSet size::4
[11/27 10:19:01    189s] LayerId::8 widthSet size::4
[11/27 10:19:01    189s] LayerId::9 widthSet size::3
[11/27 10:19:01    189s] Skipped RC grid update for preRoute extraction.
[11/27 10:19:01    189s] eee: pegSigSF::1.070000
[11/27 10:19:01    189s] Initializing multi-corner capacitance tables ... 
[11/27 10:19:01    189s] Initializing multi-corner resistance tables ...
[11/27 10:19:01    189s] eee: l::1 avDens::0.068793 usedTrk::24.765517 availTrk::360.000000 sigTrk::24.765517
[11/27 10:19:01    189s] eee: l::2 avDens::0.014112 usedTrk::3.810345 availTrk::270.000000 sigTrk::3.810345
[11/27 10:19:01    189s] eee: l::3 avDens::0.018807 usedTrk::5.077778 availTrk::270.000000 sigTrk::5.077778
[11/27 10:19:01    189s] eee: l::4 avDens::0.001049 usedTrk::0.188889 availTrk::180.000000 sigTrk::0.188889
[11/27 10:19:01    189s] eee: l::5 avDens::0.002593 usedTrk::0.466667 availTrk::180.000000 sigTrk::0.466667
[11/27 10:19:01    189s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:19:01    189s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 10:19:01    189s] eee: l::8 avDens::0.172848 usedTrk::20.741762 availTrk::120.000000 sigTrk::20.741762
[11/27 10:19:01    189s] eee: l::9 avDens::0.175428 usedTrk::21.051341 availTrk::120.000000 sigTrk::21.051341
[11/27 10:19:01    189s] {RT RC 0 9 9 {8 0} 1}
[11/27 10:19:01    189s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.212688 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808500 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/27 10:19:01    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2132.207M)
[11/27 10:19:01    189s] Skewing Data Summary (End_of_FINAL)
[11/27 10:19:01    189s] --------------------------------------------------
[11/27 10:19:01    189s]  Total skewed count:0
[11/27 10:19:01    189s] --------------------------------------------------
[11/27 10:19:01    189s] Starting delay calculation for Setup views
[11/27 10:19:01    189s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 10:19:01    189s] #################################################################################
[11/27 10:19:01    189s] # Design Stage: PreRoute
[11/27 10:19:01    189s] # Design Name: controller1
[11/27 10:19:01    189s] # Design Mode: 90nm
[11/27 10:19:01    189s] # Analysis Mode: MMMC Non-OCV 
[11/27 10:19:01    189s] # Parasitics Mode: No SPEF/RCDB 
[11/27 10:19:01    189s] # Signoff Settings: SI Off 
[11/27 10:19:01    189s] #################################################################################
[11/27 10:19:01    189s] Calculate delays in BcWc mode...
[11/27 10:19:01    189s] Topological Sorting (REAL = 0:00:00.0, MEM = 2138.0M, InitMEM = 2138.0M)
[11/27 10:19:01    189s] Start delay calculation (fullDC) (1 T). (MEM=2137.99)
[11/27 10:19:01    189s] End AAE Lib Interpolated Model. (MEM=2149.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:19:01    189s] Total number of fetched objects 24
[11/27 10:19:01    189s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 10:19:01    189s] End delay calculation. (MEM=2165.2 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:19:01    189s] End delay calculation (fullDC). (MEM=2165.2 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 10:19:01    189s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2165.2M) ***
[11/27 10:19:01    189s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:10 mem=2165.2M)
[11/27 10:19:01    189s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2165.20 MB )
[11/27 10:19:01    189s] (I)      ==================== Layers =====================
[11/27 10:19:01    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:01    189s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 10:19:01    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:01    189s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/27 10:19:01    189s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/27 10:19:01    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:01    189s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/27 10:19:01    189s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/27 10:19:01    189s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/27 10:19:01    189s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/27 10:19:01    189s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/27 10:19:01    189s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/27 10:19:01    189s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/27 10:19:01    189s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/27 10:19:01    189s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/27 10:19:01    189s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 10:19:01    189s] (I)      Started Import and model ( Curr Mem: 2165.20 MB )
[11/27 10:19:01    189s] (I)      Default pattern map key = controller1_default.
[11/27 10:19:01    189s] (I)      == Non-default Options ==
[11/27 10:19:01    189s] (I)      Build term to term wires                           : false
[11/27 10:19:01    189s] (I)      Maximum routing layer                              : 9
[11/27 10:19:01    189s] (I)      Number of threads                                  : 1
[11/27 10:19:01    189s] (I)      Method to set GCell size                           : row
[11/27 10:19:01    189s] (I)      Counted 327 PG shapes. We will not process PG shapes layer by layer.
[11/27 10:19:01    189s] (I)      Use row-based GCell size
[11/27 10:19:01    189s] (I)      Use row-based GCell align
[11/27 10:19:01    189s] (I)      layer 0 area = 280000
[11/27 10:19:01    189s] (I)      layer 1 area = 320000
[11/27 10:19:01    189s] (I)      layer 2 area = 320000
[11/27 10:19:01    189s] (I)      layer 3 area = 320000
[11/27 10:19:01    189s] (I)      layer 4 area = 320000
[11/27 10:19:01    189s] (I)      layer 5 area = 320000
[11/27 10:19:01    189s] (I)      layer 6 area = 320000
[11/27 10:19:01    189s] (I)      layer 7 area = 800000
[11/27 10:19:01    189s] (I)      layer 8 area = 800000
[11/27 10:19:01    189s] (I)      GCell unit size   : 5220
[11/27 10:19:01    189s] (I)      GCell multiplier  : 1
[11/27 10:19:01    189s] (I)      GCell row height  : 5220
[11/27 10:19:01    189s] (I)      Actual row height : 5220
[11/27 10:19:01    189s] (I)      GCell align ref   : 12180 12180
[11/27 10:19:01    189s] [NR-eGR] Track table information for default rule: 
[11/27 10:19:01    189s] [NR-eGR] Metal1 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal2 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal3 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal4 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal5 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal6 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal7 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal8 has single uniform track structure
[11/27 10:19:01    189s] [NR-eGR] Metal9 has single uniform track structure
[11/27 10:19:01    189s] (I)      =============== Default via ================
[11/27 10:19:01    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:01    189s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/27 10:19:01    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:01    189s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/27 10:19:01    189s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/27 10:19:01    189s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/27 10:19:01    189s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/27 10:19:01    189s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/27 10:19:01    189s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/27 10:19:01    189s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/27 10:19:01    189s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/27 10:19:01    189s] (I)      +---+------------------+-------------------+
[11/27 10:19:01    189s] [NR-eGR] Read 519 PG shapes
[11/27 10:19:01    189s] [NR-eGR] Read 0 clock shapes
[11/27 10:19:01    189s] [NR-eGR] Read 0 other shapes
[11/27 10:19:01    189s] [NR-eGR] #Routing Blockages  : 0
[11/27 10:19:01    189s] [NR-eGR] #Instance Blockages : 0
[11/27 10:19:01    189s] [NR-eGR] #PG Blockages       : 519
[11/27 10:19:01    189s] [NR-eGR] #Halo Blockages     : 0
[11/27 10:19:01    189s] [NR-eGR] #Boundary Blockages : 0
[11/27 10:19:01    189s] [NR-eGR] #Clock Blockages    : 0
[11/27 10:19:01    189s] [NR-eGR] #Other Blockages    : 0
[11/27 10:19:01    189s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 10:19:01    189s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 10:19:01    189s] [NR-eGR] Read 30 nets ( ignored 0 )
[11/27 10:19:01    189s] (I)      early_global_route_priority property id does not exist.
[11/27 10:19:01    189s] (I)      Read Num Blocks=519  Num Prerouted Wires=0  Num CS=0
[11/27 10:19:01    189s] (I)      Layer 1 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:01    189s] (I)      Layer 2 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:01    189s] (I)      Layer 3 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:01    189s] (I)      Layer 4 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:01    189s] (I)      Layer 5 (V) : #blockages 56 : #preroutes 0
[11/27 10:19:01    189s] (I)      Layer 6 (H) : #blockages 56 : #preroutes 0
[11/27 10:19:01    189s] (I)      Layer 7 (V) : #blockages 106 : #preroutes 0
[11/27 10:19:01    189s] (I)      Layer 8 (H) : #blockages 77 : #preroutes 0
[11/27 10:19:01    189s] (I)      Number of ignored nets                =      0
[11/27 10:19:01    189s] (I)      Number of connected nets              =      0
[11/27 10:19:01    189s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 10:19:01    189s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/27 10:19:01    189s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 10:19:01    189s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 10:19:01    189s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 10:19:01    189s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 10:19:01    189s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 10:19:01    189s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 10:19:01    189s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 10:19:01    189s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 10:19:01    189s] (I)      Ndr track 0 does not exist
[11/27 10:19:01    189s] (I)      ---------------------Grid Graph Info--------------------
[11/27 10:19:01    189s] (I)      Routing area        : (0, 0) - (100920, 92220)
[11/27 10:19:01    189s] (I)      Core area           : (12180, 12180) - (88740, 80040)
[11/27 10:19:01    189s] (I)      Site width          :   580  (dbu)
[11/27 10:19:01    189s] (I)      Row height          :  5220  (dbu)
[11/27 10:19:01    189s] (I)      GCell row height    :  5220  (dbu)
[11/27 10:19:01    189s] (I)      GCell width         :  5220  (dbu)
[11/27 10:19:01    189s] (I)      GCell height        :  5220  (dbu)
[11/27 10:19:01    189s] (I)      Grid                :    19    18     9
[11/27 10:19:01    189s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/27 10:19:01    189s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/27 10:19:01    189s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/27 10:19:01    189s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/27 10:19:01    189s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/27 10:19:01    189s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/27 10:19:01    189s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/27 10:19:01    189s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/27 10:19:01    189s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/27 10:19:01    189s] (I)      Total num of tracks :   159   174   159   174   159   174   159    57    52
[11/27 10:19:01    189s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/27 10:19:01    189s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/27 10:19:01    189s] (I)      --------------------------------------------------------
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] [NR-eGR] ============ Routing rule table ============
[11/27 10:19:01    189s] [NR-eGR] Rule id: 0  Nets: 30
[11/27 10:19:01    189s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 10:19:01    189s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/27 10:19:01    189s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/27 10:19:01    189s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/27 10:19:01    189s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/27 10:19:01    189s] [NR-eGR] ========================================
[11/27 10:19:01    189s] [NR-eGR] 
[11/27 10:19:01    189s] (I)      =============== Blocked Tracks ===============
[11/27 10:19:01    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:01    189s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 10:19:01    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:01    189s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 10:19:01    189s] (I)      |     2 |    3132 |      422 |        13.47% |
[11/27 10:19:01    189s] (I)      |     3 |    3021 |      196 |         6.49% |
[11/27 10:19:01    189s] (I)      |     4 |    3132 |      422 |        13.47% |
[11/27 10:19:01    189s] (I)      |     5 |    3021 |      196 |         6.49% |
[11/27 10:19:01    189s] (I)      |     6 |    3132 |      422 |        13.47% |
[11/27 10:19:01    189s] (I)      |     7 |    3021 |      196 |         6.49% |
[11/27 10:19:01    189s] (I)      |     8 |    1026 |      650 |        63.35% |
[11/27 10:19:01    189s] (I)      |     9 |     988 |      648 |        65.59% |
[11/27 10:19:01    189s] (I)      +-------+---------+----------+---------------+
[11/27 10:19:01    189s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2165.20 MB )
[11/27 10:19:01    189s] (I)      Reset routing kernel
[11/27 10:19:01    189s] (I)      Started Global Routing ( Curr Mem: 2165.20 MB )
[11/27 10:19:01    189s] (I)      totalPins=80  totalGlobalPin=67 (83.75%)
[11/27 10:19:01    189s] (I)      total 2D Cap : 18336 = (8990 H, 9346 V)
[11/27 10:19:01    189s] [NR-eGR] Layer group 1: route 30 net(s) in layer range [2, 9]
[11/27 10:19:01    189s] (I)      
[11/27 10:19:01    189s] (I)      ============  Phase 1a Route ============
[11/27 10:19:01    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:01    189s] (I)      
[11/27 10:19:01    189s] (I)      ============  Phase 1b Route ============
[11/27 10:19:01    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:01    189s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.088000e+02um
[11/27 10:19:01    189s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 10:19:01    189s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 10:19:01    189s] (I)      
[11/27 10:19:01    189s] (I)      ============  Phase 1c Route ============
[11/27 10:19:01    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:01    189s] (I)      
[11/27 10:19:01    189s] (I)      ============  Phase 1d Route ============
[11/27 10:19:01    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:01    189s] (I)      
[11/27 10:19:01    189s] (I)      ============  Phase 1e Route ============
[11/27 10:19:01    189s] (I)      Usage: 80 = (43 H, 37 V) = (0.48% H, 0.40% V) = (1.122e+02um H, 9.657e+01um V)
[11/27 10:19:01    189s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.088000e+02um
[11/27 10:19:01    189s] (I)      
[11/27 10:19:01    189s] (I)      ============  Phase 1l Route ============
[11/27 10:19:01    189s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 10:19:01    189s] (I)      Layer  2:       2815        62         0           0        2907    ( 0.00%) 
[11/27 10:19:01    189s] (I)      Layer  3:       2750        36         0           0        2916    ( 0.00%) 
[11/27 10:19:01    189s] (I)      Layer  4:       2815         4         0           0        2907    ( 0.00%) 
[11/27 10:19:01    189s] (I)      Layer  5:       2750         2         0           0        2916    ( 0.00%) 
[11/27 10:19:01    189s] (I)      Layer  6:       2815         0         0           0        2907    ( 0.00%) 
[11/27 10:19:01    189s] (I)      Layer  7:       2750         0         0           0        2916    ( 0.00%) 
[11/27 10:19:01    189s] (I)      Layer  8:        358         0         0         423         546    (43.65%) 
[11/27 10:19:01    189s] (I)      Layer  9:        315         0         0         420         552    (43.21%) 
[11/27 10:19:01    189s] (I)      Total:         17368       104         0         843       18567    ( 4.34%) 
[11/27 10:19:01    189s] (I)      
[11/27 10:19:01    189s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 10:19:01    189s] [NR-eGR]                        OverCon            
[11/27 10:19:01    189s] [NR-eGR]                         #Gcell     %Gcell
[11/27 10:19:01    189s] [NR-eGR]        Layer             (1-0)    OverCon
[11/27 10:19:01    189s] [NR-eGR] ----------------------------------------------
[11/27 10:19:01    189s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR] ----------------------------------------------
[11/27 10:19:01    189s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/27 10:19:01    189s] [NR-eGR] 
[11/27 10:19:01    189s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.20 MB )
[11/27 10:19:01    189s] (I)      total 2D Cap : 18377 = (8993 H, 9384 V)
[11/27 10:19:01    189s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 10:19:01    189s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.20 MB )
[11/27 10:19:01    189s] (I)      ===================================== Runtime Summary =====================================
[11/27 10:19:01    189s] (I)       Step                                        %       Start      Finish      Real       CPU 
[11/27 10:19:01    189s] (I)      -------------------------------------------------------------------------------------------
[11/27 10:19:01    189s] (I)       Early Global Route kernel             100.00%  201.97 sec  201.97 sec  0.01 sec  0.01 sec 
[11/27 10:19:01    189s] (I)       +-Import and model                     30.62%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Create place DB                     1.56%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Import place data                 1.31%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Read instances and placement    0.60%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Read nets                       0.27%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Create route DB                    16.42%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Import route data (1T)           14.91%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Read blockages ( Layer 2-9 )    3.28%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Read routing blockages        0.01%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Read instance blockages       0.15%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Read PG blockages             0.49%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Read clock blockages          0.22%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Read other blockages          0.14%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Read halo blockages           0.02%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Read boundary cut boxes       0.01%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Read blackboxes                 0.06%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Read prerouted                  0.25%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Read unlegalized nets           0.02%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Read nets                       0.34%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Set up via pillars              0.02%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Initialize 3D grid graph        0.06%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Model blockage capacity         1.73%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | | +-Initialize 3D capacity        1.38%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Read aux data                       0.01%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Others data preparation             0.25%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Create route kernel                11.01%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       +-Global Routing                       47.73%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Initialization                      0.15%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Net group 1                        41.85%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Generate topology                 0.19%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Phase 1a                          2.57%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Pattern routing (1T)            1.93%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Add via demand to 2D            0.09%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Phase 1b                          0.26%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Phase 1c                          0.07%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Phase 1d                          0.07%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Phase 1e                          0.53%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Route legalization              0.02%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | +-Phase 1l                         35.46%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | | | +-Layer assignment (1T)          34.90%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Clean cong LA                       0.01%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       +-Export 3D cong map                    0.87%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)       | +-Export 2D cong map                  0.27%  201.97 sec  201.97 sec  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)      ==================== Summary by functions =====================
[11/27 10:19:01    189s] (I)       Lv  Step                                %      Real       CPU 
[11/27 10:19:01    189s] (I)      ---------------------------------------------------------------
[11/27 10:19:01    189s] (I)        0  Early Global Route kernel     100.00%  0.01 sec  0.01 sec 
[11/27 10:19:01    189s] (I)        1  Global Routing                 47.73%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        1  Import and model               30.62%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        1  Export 3D cong map              0.87%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Net group 1                    41.85%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Create route DB                16.42%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Create route kernel            11.01%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Create place DB                 1.56%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Export 2D cong map              0.27%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Others data preparation         0.25%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Phase 1l                       35.46%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Import route data (1T)         14.91%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Phase 1a                        2.57%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Import place data               1.31%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Phase 1e                        0.53%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Phase 1b                        0.26%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Generate topology               0.19%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Layer assignment (1T)          34.90%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Read blockages ( Layer 2-9 )    3.28%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Pattern routing (1T)            1.93%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Model blockage capacity         1.73%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Read nets                       0.61%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Read instances and placement    0.60%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Read prerouted                  0.25%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Initialize 3D grid graph        0.06%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Read blackboxes                 0.06%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        4  Route legalization              0.02%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Initialize 3D capacity          1.38%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Read PG blockages               0.49%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Read clock blockages            0.22%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Read instance blockages         0.15%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Read other blockages            0.14%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[11/27 10:19:01    189s] OPERPROF: Starting HotSpotCal at level 1, MEM:2173.2M, EPOCH TIME: 1732682941.191415
[11/27 10:19:01    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:01    189s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 10:19:01    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:01    189s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 10:19:01    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:01    189s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 10:19:01    189s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 10:19:01    189s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2173.2M, EPOCH TIME: 1732682941.191573
[11/27 10:19:01    189s] [hotspot] Hotspot report including placement blocked areas
[11/27 10:19:01    189s] OPERPROF: Starting HotSpotCal at level 1, MEM:2173.2M, EPOCH TIME: 1732682941.191636
[11/27 10:19:01    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:01    189s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 10:19:01    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:01    189s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 10:19:01    189s] [hotspot] +------------+---------------+---------------+
[11/27 10:19:01    189s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 10:19:01    189s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 10:19:01    189s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2173.2M, EPOCH TIME: 1732682941.191728
[11/27 10:19:01    189s] Reported timing to dir ./timingReports
[11/27 10:19:01    189s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1952.9M, totSessionCpu=0:03:10 **
[11/27 10:19:01    189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.2M, EPOCH TIME: 1732682941.194328
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:01    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2128.2M, EPOCH TIME: 1732682941.200236
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.574  |  9.251  |  7.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    5    |    4    |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2143.6M, EPOCH TIME: 1732682941.769627
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:01    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2143.6M, EPOCH TIME: 1732682941.775624
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] Density: 16.379%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2143.6M, EPOCH TIME: 1732682941.778079
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/27 10:19:01    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2143.6M, EPOCH TIME: 1732682941.783676
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:52).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1954.3M, totSessionCpu=0:03:10 **
[11/27 10:19:01    189s] *** Finished optDesign ***
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.8 real=0:00:05.4)
[11/27 10:19:01    189s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/27 10:19:01    189s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.1 real=0:00:01.1)
[11/27 10:19:01    189s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/27 10:19:01    189s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/27 10:19:01    189s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/27 10:19:01    189s] Deleting Lib Analyzer.
[11/27 10:19:01    189s] clean pInstBBox. size 0
[11/27 10:19:01    189s] All LLGs are deleted
[11/27 10:19:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 10:19:01    189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2143.6M, EPOCH TIME: 1732682941.807689
[11/27 10:19:01    189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2143.6M, EPOCH TIME: 1732682941.807734
[11/27 10:19:01    189s] Info: pop threads available for lower-level modules during optimization.
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] TimeStamp Deleting Cell Server Begin ...
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] TimeStamp Deleting Cell Server End ...
[11/27 10:19:01    189s] Disable CTE adjustment.
[11/27 10:19:01    189s] #optDebug: fT-D <X 1 0 0 0>
[11/27 10:19:01    189s] VSMManager cleared!
[11/27 10:19:01    189s] **place_opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 2063.6M **
[11/27 10:19:01    189s] *** Finished GigaPlace ***
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] *** Summary of all messages that are not suppressed in this session:
[11/27 10:19:01    189s] Severity  ID               Count  Summary                                  
[11/27 10:19:01    189s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/27 10:19:01    189s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[11/27 10:19:01    189s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[11/27 10:19:01    189s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/27 10:19:01    189s] WARNING   IMPOPT-7098          8  WARNING: %s is an undriven net with %d f...
[11/27 10:19:01    189s] *** Message Summary: 18 warning(s), 0 error(s)
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] *** place_opt_design #1 [finish] : cpu/real = 0:00:04.2/0:00:04.8 (0.9), totSession cpu/real = 0:03:09.9/0:42:04.2 (0.1), mem = 2063.6M
[11/27 10:19:01    189s] 
[11/27 10:19:01    189s] =============================================================================================
[11/27 10:19:01    189s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[11/27 10:19:01    189s] =============================================================================================
[11/27 10:19:01    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 10:19:01    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:01    189s] [ InitOpt                ]      1   0:00:00.9  (  18.3 % )     0:00:01.0 /  0:00:01.0    0.9
[11/27 10:19:01    189s] [ GlobalOpt              ]      1   0:00:00.6  (  11.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/27 10:19:01    189s] [ DrvOpt                 ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:19:01    189s] [ SimplifyNetlist        ]      1   0:00:00.7  (  14.8 % )     0:00:00.7 /  0:00:00.7    1.0
[11/27 10:19:01    189s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/27 10:19:01    189s] [ AreaOpt                ]      3   0:00:01.1  (  22.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 10:19:01    189s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.0 % )     0:00:00.7 /  0:00:00.1    0.2
[11/27 10:19:01    189s] [ DrvReport              ]      2   0:00:00.6  (  11.5 % )     0:00:00.6 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 10:19:01    189s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.4
[11/27 10:19:01    189s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ IncrReplace            ]      1   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/27 10:19:01    189s] [ RefinePlace            ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/27 10:19:01    189s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/27 10:19:01    189s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.9
[11/27 10:19:01    189s] [ TimingUpdate           ]     28   0:00:00.1  (   2.2 % )     0:00:00.2 /  0:00:00.1    0.8
[11/27 10:19:01    189s] [ FullDelayCalc          ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 10:19:01    189s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 10:19:01    189s] [ MISC                   ]          0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    0.9
[11/27 10:19:01    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:01    189s]  place_opt_design #1 TOTAL          0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.2    0.9
[11/27 10:19:01    189s] ---------------------------------------------------------------------------------------------
[11/27 10:19:01    189s] 
