Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 29 14:23:43 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             230 |          100 |
| No           | No                    | Yes                    |              66 |           26 |
| No           | Yes                   | No                     |              93 |           24 |
| Yes          | No                    | No                     |              36 |           11 |
| Yes          | No                    | Yes                    |             117 |           32 |
| Yes          | Yes                   | No                     |              38 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                 |                                         Enable Signal                                         |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next__0    |                                                                                               |                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_VGA                                           |                                                                                               |                                                                                    |                1 |              1 |         1.00 |
| ~design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0   |                                                                                               |                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/clk_divider_0/U0/clk_out_BUFG                                    |                                                                                               | design_1_i/Reset_score_OR_gate/Res[0]                                              |                1 |              2 |         2.00 |
|  design_1_i/beeld_generator_0/pxlCLK                                         |                                                                                               | design_1_i/score_tekenen_0/U0/pixel_value_o_i_1_n_0                                |                1 |              3 |         3.00 |
|  design_1_i/clk_divider_0/U0/clk_out_BUFG                                    | design_1_i/positie_balletje_0/U0/angle_0                                                      | design_1_i/Reset_score_OR_gate/Res[0]                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_divider_0/U0/clk_out_BUFG                                    | design_1_i/score_counter_0/U0/score_left_u                                                    | design_1_i/score_counter_0/U0/score_right_u                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_divider_0/U0/clk_out_BUFG                                    | design_1_i/score_counter_0/U0/score_right_u[3]_i_1_n_0                                        | design_1_i/score_counter_0/U0/score_right_u                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_divider_0/U0/clk_out_BUFG                                    |                                                                                               |                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/beeld_generator_0/pxlCLK                                         | design_1_i/Coor_PixelR_0/U0/CR_velue0                                                         |                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/beeld_generator_0/pxlCLK                                         | design_1_i/Coor_PixelL_0/U0/CL_velue0                                                         |                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        |                                                                                               |                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_1 |                                                                                               |                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out                   | design_1_i/ontvangen_controllers/controller_draadloos_0/U0/current_value                      | reset_IBUF                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_divider_0/U0/clk_out_BUFG                                    | design_1_i/positie_balletje_0/U0/y_pos                                                        | design_1_i/Reset_score_OR_gate/Res[0]                                              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        |                                                                                               | design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        | design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0 |                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        | design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected               | design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count0      |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        | design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count_final[10]_i_1_n_0 |                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        | design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected                | design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_count0       |                3 |             11 |         3.67 |
|  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0   |                                                                                               |                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        |                                                                                               | design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count[0]_i_1_n_0  |                4 |             16 |         4.00 |
|  design_1_i/clk_divider_0/U0/clk_out_BUFG                                    | design_1_i/Running_AND_gate/Res[0]                                                            | design_1_i/Reset_score_OR_gate/Res[0]                                              |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        | design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0    | design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0            |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        |                                                                                               | design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0            |                9 |             28 |         3.11 |
|  design_1_i/beeld_generator_0/pxlCLK                                         | design_1_i/beeld_generator_0/U0/vPos                                                          | reset_IBUF                                                                         |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        |                                                                                               | design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        |                                                                                               | design_1_i/clk_divider_0/U0/count[0]_i_1_n_0                                       |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_system                                        | design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_enable                     | design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0                |                8 |             32 |         4.00 |
|  design_1_i/beeld_generator_0/pxlCLK                                         |                                                                                               | reset_IBUF                                                                         |               16 |             36 |         2.25 |
|  design_1_i/beeld_generator_0/pxlCLK                                         |                                                                                               |                                                                                    |               75 |            187 |         2.49 |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+


