;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	MOV -17, <-26
	SUB @126, @106
	SUB @21, 63
	SUB @121, 103
	SLT @621, 13
	SUB @21, 103
	SUB @111, -109
	SUB @126, @106
	SUB @126, @106
	DJN -1, @-20
	CMP @126, @106
	ADD -210, 630
	JMP <126, #105
	JMP <21, 63
	SUB <0, @102
	CMP -207, <-120
	CMP -207, <-120
	SPL 2, #102
	JMP <21, 63
	MOV -17, <-26
	SPL 2, #102
	CMP -207, <-120
	SPL <121, 103
	JMZ @12, #201
	ADD #-16, <0
	JMZ -16, @-20
	SLT #162, 0
	SLT #162, 0
	SPL 0, #102
	DJN -1, @20
	SUB 3, -91
	SUB 3, -91
	SUB @21, 103
	SPL 11, #10
	SLT -212, 630
	SUB @111, 106
	SLT -212, 630
	JMZ @12, #201
	SUB 2, -91
	SLT #162, 0
	CMP -207, <-120
	SUB 26, @910
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @126, @106
