1:"$Sreact.fragment"
2:I[353266,["/_next/static/chunks/1ea0e7af0284a549.js","/_next/static/chunks/f5de885e7080ce2b.js","/_next/static/chunks/c202c522e369a127.js","/_next/static/chunks/eb6a2d93d44c899c.js","/_next/static/chunks/f66931cabee9a16c.js","/_next/static/chunks/c88296a08f03bb3b.js","/_next/static/chunks/c3ac3308e2d9b9dd.js","/_next/static/chunks/8c50bf36adaba743.js","/_next/static/chunks/c6d23a8c631d1625.js"],"DocsPage"]
3:I[353266,["/_next/static/chunks/1ea0e7af0284a549.js","/_next/static/chunks/f5de885e7080ce2b.js","/_next/static/chunks/c202c522e369a127.js","/_next/static/chunks/eb6a2d93d44c899c.js","/_next/static/chunks/f66931cabee9a16c.js","/_next/static/chunks/c88296a08f03bb3b.js","/_next/static/chunks/c3ac3308e2d9b9dd.js","/_next/static/chunks/8c50bf36adaba743.js","/_next/static/chunks/c6d23a8c631d1625.js"],"DocsTitle"]
4:I[353266,["/_next/static/chunks/1ea0e7af0284a549.js","/_next/static/chunks/f5de885e7080ce2b.js","/_next/static/chunks/c202c522e369a127.js","/_next/static/chunks/eb6a2d93d44c899c.js","/_next/static/chunks/f66931cabee9a16c.js","/_next/static/chunks/c88296a08f03bb3b.js","/_next/static/chunks/c3ac3308e2d9b9dd.js","/_next/static/chunks/8c50bf36adaba743.js","/_next/static/chunks/c6d23a8c631d1625.js"],"DocsDescription"]
5:I[353266,["/_next/static/chunks/1ea0e7af0284a549.js","/_next/static/chunks/f5de885e7080ce2b.js","/_next/static/chunks/c202c522e369a127.js","/_next/static/chunks/eb6a2d93d44c899c.js","/_next/static/chunks/f66931cabee9a16c.js","/_next/static/chunks/c88296a08f03bb3b.js","/_next/static/chunks/c3ac3308e2d9b9dd.js","/_next/static/chunks/8c50bf36adaba743.js","/_next/static/chunks/c6d23a8c631d1625.js"],"DocsBody"]
21:I[7549,["/_next/static/chunks/1ea0e7af0284a549.js","/_next/static/chunks/f5de885e7080ce2b.js","/_next/static/chunks/c202c522e369a127.js","/_next/static/chunks/eb6a2d93d44c899c.js","/_next/static/chunks/f66931cabee9a16c.js","/_next/static/chunks/c88296a08f03bb3b.js","/_next/static/chunks/c3ac3308e2d9b9dd.js","/_next/static/chunks/8c50bf36adaba743.js","/_next/static/chunks/c6d23a8c631d1625.js"],"PageLastUpdate"]
22:I[897367,["/_next/static/chunks/d96012bcfc98706a.js","/_next/static/chunks/d80b3790a119a285.js"],"OutletBoundary"]
23:"$Sreact.suspense"
:HL["/images/Chip_Level.png","image"]
:HL["/images/Macro.png","image"]
0:{"buildId":"SI3fRJ1iTF05ap-bZwJ7Z","rsc":["$","$1","c",{"children":[["$","$L2",null,{"toc":[{"depth":2,"url":"#chip-level","title":"Chip Level"},{"depth":3,"url":"#network-on-chip-noc","title":"Network-on-Chip (NoC)"},{"depth":3,"url":"#global-memory","title":"Global Memory"},{"depth":2,"url":"#core-level","title":"Core Level"},{"depth":3,"url":"#components","title":"Components"},{"depth":3,"url":"#memory","title":"Memory"},{"depth":3,"url":"#registers","title":"Registers"},{"depth":2,"url":"#unit-level","title":"Unit Level"},{"depth":3,"url":"#cim-compute-unit","title":"CIM Compute Unit"},{"depth":3,"url":"#vector-compute-unit","title":"Vector Compute Unit"},{"depth":3,"url":"#scalar-compute-unit","title":"Scalar Compute Unit"}],"tableOfContent":{"style":"clerk","single":false},"children":[["$","$L3",null,{"children":"Hardware Abstractions"}],["$","$L4",null,{"children":"CIMFlow's three-level hardware abstraction hierarchy for SRAM-based Compute-in-Memory architectures"}],["$","$L5",null,{"children":[["$","p",null,{"children":["CIMFlow organizes CIM accelerator hardware into three abstraction levels: ",["$","strong",null,{"children":"Chip"}],", ",["$","strong",null,{"children":"Core"}],", and ",["$","strong",null,{"children":"Unit"}],". Each level corresponds to stages in the compilation and simulation pipeline."]}],"\n",["$","hr",null,{}],"\n",["$","h2",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"chip-level","children":[["$","a",null,{"data-card":"","href":"#chip-level","className":"peer","children":"Chip Level"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}],"\n",["$","p",null,{"children":"The chip level describes the top-level organization of a multi-core CIM accelerator, including how cores communicate and share resources."}],"\n",["$","div",null,{"className":"not-prose my-6","children":["$","figure",null,{"children":[["$","img",null,{"src":"/images/Chip_Level.png","alt":"CIMFlow Chip-Level Architecture","className":"w-full h-auto dark:invert"}],["$","figcaption",null,{"className":"mt-2 text-sm text-fd-muted-foreground text-center","children":"Chip-level topology showing NoC interconnect and core grid."}]]}]}],"\n",["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"network-on-chip-noc","children":[["$","a",null,{"data-card":"","href":"#network-on-chip-noc","className":"peer","children":"Network-on-Chip (NoC)"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}],"\n",["$","p",null,{"children":"Cores and shared resources connect through an on-chip network, such as a 2D mesh. The NoC handles data exchange between cores and provides access to global shared memory."}],"\n",["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"global-memory","children":[["$","a",null,{"data-card":"","href":"#global-memory","className":"peer","children":"Global Memory"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":["$L6","$L7","$undefined"]}]]}],"\n","$L8","\n","$L9","\n","$La","\n","$Lb","\n","$Lc","\n","$Ld","\n","$Le","\n","$Lf","\n","$L10","\n","$L11","\n","$L12","\n","$L13","\n","$L14","\n","$L15","\n","$L16","\n","$L17","\n","$L18","\n","$L19","\n","$L1a","\n","$L1b","\n","$L1c","\n","$L1d"]}],"$L1e"]}],["$L1f"],"$L20"]}],"loading":null,"isPartial":false}
6:["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}]
7:["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}]
8:["$","p",null,{"children":"A shared memory stores neural network weights, feature maps, activations, and intermediate results accessible by all cores."}]
9:["$","div",null,{"className":"flex gap-2 my-4 rounded-xl border bg-fd-card p-3 ps-1 text-sm text-fd-card-foreground shadow-md","style":{"--callout-color":"var(--color-fd-info, var(--color-fd-muted))"},"children":[["$","div",null,{"role":"none","className":"w-0.5 bg-(--callout-color)/50 rounded-sm"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-info size-5 -me-0.5 fill-(--callout-color) text-fd-card","aria-hidden":"true","children":[["$","circle","1mglay",{"cx":"12","cy":"12","r":"10"}],["$","path","1dtifu",{"d":"M12 16v-4"}],["$","path","e9boi3",{"d":"M12 8h.01"}],"$undefined"]}],["$","div",null,{"className":"flex flex-col gap-2 min-w-0 flex-1","children":["$undefined",["$","div",null,{"className":"text-fd-muted-foreground prose-no-margin empty:hidden","children":["$","p",null,{"children":[["$","strong",null,{"children":"Synchronous Inter-Core Communication"}],": Transfers between cores are blocking. A core waits until the transfer completes before continuing execution."]}]}]]}]]}]
a:["$","hr",null,{}]
b:["$","h2",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"core-level","children":[["$","a",null,{"data-card":"","href":"#core-level","className":"peer","children":"Core Level"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
c:["$","p",null,{"children":"Each core has its own compute units, local memory, and register files."}]
d:["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"components","children":[["$","a",null,{"data-card":"","href":"#components","className":"peer","children":"Components"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
e:["$","div",null,{"className":"not-prose grid gap-3 sm:grid-cols-2 my-6","children":[["$","div",null,{"className":"rounded-lg border border-fd-border p-4 bg-fd-card shadow-sm","children":[["$","div",null,{"className":"flex items-baseline gap-2 mb-2","children":["$","span",null,{"className":"font-semibold text-fd-primary","children":"Instruction Memory"}]}],["$","div",null,{"className":"text-sm text-fd-muted-foreground","children":"Stores the program executed by this core"}]]}],["$","div",null,{"className":"rounded-lg border border-fd-border p-4 bg-fd-card shadow-sm","children":[["$","div",null,{"className":"flex items-baseline gap-2 mb-2","children":["$","span",null,{"className":"font-semibold text-fd-primary","children":"Compute Units"}]}],["$","div",null,{"className":"text-sm text-fd-muted-foreground","children":"CIM, Vector, and Scalar processing elements"}]]}],["$","div",null,{"className":"rounded-lg border border-fd-border p-4 bg-fd-card shadow-sm","children":[["$","div",null,{"className":"flex items-baseline gap-2 mb-2","children":["$","span",null,{"className":"font-semibold text-fd-primary","children":"Register Files"}]}],["$","div",null,{"className":"text-sm text-fd-muted-foreground","children":"32 general-purpose and 32 special-purpose registers"}]]}],["$","div",null,{"className":"rounded-lg border border-fd-border p-4 bg-fd-card shadow-sm","children":[["$","div",null,{"className":"flex items-baseline gap-2 mb-2","children":["$","span",null,{"className":"font-semibold text-fd-primary","children":"Local Memory"}]}],["$","div",null,{"className":"text-sm text-fd-muted-foreground","children":"Segmented storage for layer inputs and outputs"}]]}]]}]
f:["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"memory","children":[["$","a",null,{"data-card":"","href":"#memory","className":"peer","children":"Memory"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
10:["$","p",null,{"children":"Global and local memories share a unified address space. Local memory uses a segmented layout with dedicated regions for input and output data."}]
11:["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"registers","children":[["$","a",null,{"data-card":"","href":"#registers","className":"peer","children":"Registers"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
12:["$","div",null,{"className":"not-prose grid gap-3 sm:grid-cols-2 my-6","children":[["$","div",null,{"className":"rounded-lg border border-fd-border p-4 bg-fd-card shadow-sm","children":[["$","div",null,{"className":"flex items-baseline gap-2 mb-2","children":[["$","code",null,{"className":"font-mono font-semibold text-fd-primary","children":"GRF"}],["$","span",null,{"className":"text-xs text-fd-muted-foreground","children":"General"}]]}],["$","div",null,{"className":"text-sm text-fd-muted-foreground","children":"32 registers (r0-r31) for address calculation, loop counters, and arithmetic"}]]}],["$","div",null,{"className":"rounded-lg border border-fd-border p-4 bg-fd-card shadow-sm","children":[["$","div",null,{"className":"flex items-baseline gap-2 mb-2","children":[["$","code",null,{"className":"font-mono font-semibold text-fd-primary","children":"SRF"}],["$","span",null,{"className":"text-xs text-fd-muted-foreground","children":"Special"}]]}],["$","div",null,{"className":"text-sm text-fd-muted-foreground","children":"32 registers for CIM configuration, vector parameters, and sync state"}]]}]]}]
13:["$","hr",null,{}]
14:["$","h2",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"unit-level","children":[["$","a",null,{"data-card":"","href":"#unit-level","className":"peer","children":"Unit Level"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
15:["$","p",null,{"children":"Each core contains three types of compute units:"}]
16:["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"cim-compute-unit","children":[["$","a",null,{"data-card":"","href":"#cim-compute-unit","className":"peer","children":"CIM Compute Unit"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
17:["$","p",null,{"children":["The CIM unit performs matrix-vector multiplication (MVM) in SRAM arrays. It contains ",["$","strong",null,{"children":"K"}]," macro groups, each with ",["$","strong",null,{"children":"T"}]," macros (both are architecture parameters)."]}]
18:["$","div",null,{"className":"not-prose my-6 max-w-lg mx-auto","children":["$","figure",null,{"children":[["$","img",null,{"src":"/images/Macro.png","alt":"CIM Macro Group Structure","className":"w-full h-auto dark:invert"}],["$","figcaption",null,{"className":"mt-2 text-sm text-fd-muted-foreground text-center","children":"Macro group structure with T macros sharing input data."}]]}]}]
19:["$","p",null,{"children":"Each macro group operates independently for data parallelism. Macros within a group share input data but store different weights, organized along the output channel dimension."}]
1a:["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"vector-compute-unit","children":[["$","a",null,{"data-card":"","href":"#vector-compute-unit","className":"peer","children":"Vector Compute Unit"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
1b:["$","p",null,{"children":"The vector unit handles element-wise operations after MVM: quantization, activation functions (ReLU, Sigmoid, Tanh), partial sum accumulation, residual addition, and pooling."}]
1c:["$","h3",null,{"className":"flex scroll-m-28 flex-row items-center gap-2","id":"scalar-compute-unit","children":[["$","a",null,{"data-card":"","href":"#scalar-compute-unit","className":"peer","children":"Scalar Compute Unit"}],["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-link size-3.5 shrink-0 text-fd-muted-foreground opacity-0 transition-opacity peer-hover:opacity-100","aria-hidden":true,"children":[["$","path","1cjeqo",{"d":"M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"}],["$","path","19qd67",{"d":"M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"}],"$undefined"]}]]}]
1d:["$","p",null,{"children":"The scalar unit handles control flow and address generation: computing load/store addresses, conditional and unconditional branches, loop counters, and barrier-based synchronization for multi-core coordination."}]
1e:["$","div",null,{"className":"mt-12 pt-3 border-t border-fd-border","children":["$","$L21",null,{"date":"$D2026-01-16T12:58:49.000Z"}]}]
1f:["$","script","script-0",{"src":"/_next/static/chunks/c6d23a8c631d1625.js","async":true}]
20:["$","$L22",null,{"children":["$","$23",null,{"name":"Next.MetadataOutlet","children":"$@24"}]}]
24:null
