<profile>

<section name = "Vivado HLS Report for 'mq_process_requests'" level="0">
<item name = "Date">Mon Mar  1 13:04:24 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 3.206, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 66, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 690, -</column>
<column name="Register">-, -, 443, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_327">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_353">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_444">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_478">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_482">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_600">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_637">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_638">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op105_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op107_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op115_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op21_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op56_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op95_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op96_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op9_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_172_p5">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op102">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op104">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op110">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op58">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op9">and, 0, 0, 2, 1, 1</column>
<column name="tmp_50_nbreadreq_fu_204_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_51_nbreadreq_fu_212_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op110_write_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_read_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_entry_valid_1_fu_601_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18">15, 3, 1, 3</column>
<column name="ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18">15, 3, 16, 48</column>
<column name="ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18">15, 3, 1, 3</column>
<column name="ap_phi_mux_ptrMeta_tail_V_new_3_phi_fu_483_p18">9, 2, 16, 32</column>
<column name="ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18">15, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge45_i_phi_fu_333_p4">15, 3, 2, 6</column>
<column name="ap_phi_mux_storemerge_i_phi_fu_322_p4">15, 3, 3, 9</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371">15, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479">15, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_s_reg_357">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509">15, 3, 1, 3</column>
<column name="mq_freeListFifo_V_V_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_app_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_app_din">15, 3, 1, 3</column>
<column name="mq_metaReqFifo_V_ent_1_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_1_din">15, 3, 1, 3</column>
<column name="mq_metaReqFifo_V_ent_3_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_3_din">15, 3, 16, 48</column>
<column name="mq_metaReqFifo_V_ent_4_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_4_din">15, 3, 1, 3</column>
<column name="mq_metaReqFifo_V_ent_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_din">15, 3, 64, 192</column>
<column name="mq_metaReqFifo_V_idx_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_idx_din">21, 4, 16, 64</column>
<column name="mq_metaReqFifo_V_wri_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_wri_din">15, 3, 1, 3</column>
<column name="mq_metaRspFifo_V_isT_blk_n">9, 2, 1, 2</column>
<column name="mq_metaRspFifo_V_nex_blk_n">9, 2, 1, 2</column>
<column name="mq_metaRspFifo_V_val_1_blk_n">9, 2, 1, 2</column>
<column name="mq_metaRspFifo_V_val_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerReqFifo_V_1_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerReqFifo_V_1_din">15, 3, 16, 48</column>
<column name="mq_pointerReqFifo_V_s_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerReqFifo_V_s_din">15, 3, 1, 3</column>
<column name="mq_pointerRspFifo_V_1_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerRspFifo_V_2_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerRspFifo_V_s_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerUpdFifo_V_1_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerUpdFifo_V_1_din">21, 4, 16, 64</column>
<column name="mq_pointerUpdFifo_V_3_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerUpdFifo_V_3_din">15, 3, 16, 48</column>
<column name="mq_pointerUpdFifo_V_4_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerUpdFifo_V_4_din">21, 4, 1, 4</column>
<column name="mq_pointerUpdFifo_V_s_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerUpdFifo_V_s_din">15, 3, 16, 48</column>
<column name="mq_releaseFifo_V_V_blk_n">9, 2, 1, 2</column>
<column name="rt_state">27, 5, 3, 15</column>
<column name="rx_readReqAddr_pop_r_1_blk_n">9, 2, 1, 2</column>
<column name="rx_readReqAddr_pop_r_4_blk_n">9, 2, 1, 2</column>
<column name="tx_readReqAddr_push_1_1_blk_n">9, 2, 1, 2</column>
<column name="tx_readReqAddr_push_s_2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_s_reg_357">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509">1, 0, 1, 0</column>
<column name="insert_key_V">16, 0, 16, 0</column>
<column name="insert_value_V">64, 0, 64, 0</column>
<column name="newMetaIdx_V">16, 0, 16, 0</column>
<column name="popRequest_key_V">16, 0, 16, 0</column>
<column name="popRequest_op">1, 0, 1, 0</column>
<column name="popRequest_op_load_reg_749">1, 0, 1, 0</column>
<column name="ptrMeta_head_V">16, 0, 16, 0</column>
<column name="ptrMeta_tail_V">16, 0, 16, 0</column>
<column name="ptrMeta_valid">1, 0, 1, 0</column>
<column name="reg_560">16, 0, 16, 0</column>
<column name="reg_567">16, 0, 16, 0</column>
<column name="rt_state">3, 0, 3, 0</column>
<column name="rt_state_load_reg_734">3, 0, 3, 0</column>
<column name="tmp_47_reg_787">1, 0, 1, 0</column>
<column name="tmp_48_reg_778">1, 0, 1, 0</column>
<column name="tmp_49_reg_753">1, 0, 1, 0</column>
<column name="tmp_50_reg_799">1, 0, 1, 0</column>
<column name="tmp_51_reg_803">1, 0, 1, 0</column>
<column name="tmp_entry_valid_1_reg_772">1, 0, 1, 0</column>
<column name="tmp_idx_V_2_reg_738">16, 0, 16, 0</column>
<column name="tmp_key_V_1_reg_812">16, 0, 16, 0</column>
<column name="tmp_key_V_2_reg_807">16, 0, 16, 0</column>
<column name="tmp_next_V_reg_762">16, 0, 16, 0</column>
<column name="tmp_reg_795">1, 0, 1, 0</column>
<column name="tmp_valid_1_reg_782">1, 0, 1, 0</column>
<column name="tmp_valid_2_reg_768">1, 0, 1, 0</column>
<column name="tmp_valid_reg_791">1, 0, 1, 0</column>
<column name="tmp_value_V_1_reg_818">64, 0, 64, 0</column>
<column name="tmp_value_V_reg_757">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mq_process_requests, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mq_process_requests, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mq_process_requests, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mq_process_requests, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mq_process_requests, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mq_process_requests, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mq_process_requests, return value</column>
<column name="mq_metaRspFifo_V_val_dout">in, 64, ap_fifo, mq_metaRspFifo_V_val, pointer</column>
<column name="mq_metaRspFifo_V_val_empty_n">in, 1, ap_fifo, mq_metaRspFifo_V_val, pointer</column>
<column name="mq_metaRspFifo_V_val_read">out, 1, ap_fifo, mq_metaRspFifo_V_val, pointer</column>
<column name="mq_metaRspFifo_V_nex_dout">in, 16, ap_fifo, mq_metaRspFifo_V_nex, pointer</column>
<column name="mq_metaRspFifo_V_nex_empty_n">in, 1, ap_fifo, mq_metaRspFifo_V_nex, pointer</column>
<column name="mq_metaRspFifo_V_nex_read">out, 1, ap_fifo, mq_metaRspFifo_V_nex, pointer</column>
<column name="mq_metaRspFifo_V_val_1_dout">in, 1, ap_fifo, mq_metaRspFifo_V_val_1, pointer</column>
<column name="mq_metaRspFifo_V_val_1_empty_n">in, 1, ap_fifo, mq_metaRspFifo_V_val_1, pointer</column>
<column name="mq_metaRspFifo_V_val_1_read">out, 1, ap_fifo, mq_metaRspFifo_V_val_1, pointer</column>
<column name="mq_metaRspFifo_V_isT_dout">in, 1, ap_fifo, mq_metaRspFifo_V_isT, pointer</column>
<column name="mq_metaRspFifo_V_isT_empty_n">in, 1, ap_fifo, mq_metaRspFifo_V_isT, pointer</column>
<column name="mq_metaRspFifo_V_isT_read">out, 1, ap_fifo, mq_metaRspFifo_V_isT, pointer</column>
<column name="mq_pointerRspFifo_V_1_dout">in, 16, ap_fifo, mq_pointerRspFifo_V_1, pointer</column>
<column name="mq_pointerRspFifo_V_1_empty_n">in, 1, ap_fifo, mq_pointerRspFifo_V_1, pointer</column>
<column name="mq_pointerRspFifo_V_1_read">out, 1, ap_fifo, mq_pointerRspFifo_V_1, pointer</column>
<column name="mq_pointerRspFifo_V_2_dout">in, 16, ap_fifo, mq_pointerRspFifo_V_2, pointer</column>
<column name="mq_pointerRspFifo_V_2_empty_n">in, 1, ap_fifo, mq_pointerRspFifo_V_2, pointer</column>
<column name="mq_pointerRspFifo_V_2_read">out, 1, ap_fifo, mq_pointerRspFifo_V_2, pointer</column>
<column name="mq_pointerRspFifo_V_s_dout">in, 1, ap_fifo, mq_pointerRspFifo_V_s, pointer</column>
<column name="mq_pointerRspFifo_V_s_empty_n">in, 1, ap_fifo, mq_pointerRspFifo_V_s, pointer</column>
<column name="mq_pointerRspFifo_V_s_read">out, 1, ap_fifo, mq_pointerRspFifo_V_s, pointer</column>
<column name="rx_readReqAddr_pop_r_4_dout">in, 17, ap_fifo, rx_readReqAddr_pop_r_4, pointer</column>
<column name="rx_readReqAddr_pop_r_4_empty_n">in, 1, ap_fifo, rx_readReqAddr_pop_r_4, pointer</column>
<column name="rx_readReqAddr_pop_r_4_read">out, 1, ap_fifo, rx_readReqAddr_pop_r_4, pointer</column>
<column name="mq_freeListFifo_V_V_dout">in, 16, ap_fifo, mq_freeListFifo_V_V, pointer</column>
<column name="mq_freeListFifo_V_V_empty_n">in, 1, ap_fifo, mq_freeListFifo_V_V, pointer</column>
<column name="mq_freeListFifo_V_V_read">out, 1, ap_fifo, mq_freeListFifo_V_V, pointer</column>
<column name="tx_readReqAddr_push_1_1_dout">in, 16, ap_fifo, tx_readReqAddr_push_1_1, pointer</column>
<column name="tx_readReqAddr_push_1_1_empty_n">in, 1, ap_fifo, tx_readReqAddr_push_1_1, pointer</column>
<column name="tx_readReqAddr_push_1_1_read">out, 1, ap_fifo, tx_readReqAddr_push_1_1, pointer</column>
<column name="tx_readReqAddr_push_s_2_dout">in, 64, ap_fifo, tx_readReqAddr_push_s_2, pointer</column>
<column name="tx_readReqAddr_push_s_2_empty_n">in, 1, ap_fifo, tx_readReqAddr_push_s_2, pointer</column>
<column name="tx_readReqAddr_push_s_2_read">out, 1, ap_fifo, tx_readReqAddr_push_s_2, pointer</column>
<column name="rx_readReqAddr_pop_r_1_din">out, 64, ap_fifo, rx_readReqAddr_pop_r_1, pointer</column>
<column name="rx_readReqAddr_pop_r_1_full_n">in, 1, ap_fifo, rx_readReqAddr_pop_r_1, pointer</column>
<column name="rx_readReqAddr_pop_r_1_write">out, 1, ap_fifo, rx_readReqAddr_pop_r_1, pointer</column>
<column name="mq_releaseFifo_V_V_din">out, 16, ap_fifo, mq_releaseFifo_V_V, pointer</column>
<column name="mq_releaseFifo_V_V_full_n">in, 1, ap_fifo, mq_releaseFifo_V_V, pointer</column>
<column name="mq_releaseFifo_V_V_write">out, 1, ap_fifo, mq_releaseFifo_V_V, pointer</column>
<column name="mq_pointerUpdFifo_V_s_din">out, 16, ap_fifo, mq_pointerUpdFifo_V_s, pointer</column>
<column name="mq_pointerUpdFifo_V_s_full_n">in, 1, ap_fifo, mq_pointerUpdFifo_V_s, pointer</column>
<column name="mq_pointerUpdFifo_V_s_write">out, 1, ap_fifo, mq_pointerUpdFifo_V_s, pointer</column>
<column name="mq_pointerUpdFifo_V_1_din">out, 16, ap_fifo, mq_pointerUpdFifo_V_1, pointer</column>
<column name="mq_pointerUpdFifo_V_1_full_n">in, 1, ap_fifo, mq_pointerUpdFifo_V_1, pointer</column>
<column name="mq_pointerUpdFifo_V_1_write">out, 1, ap_fifo, mq_pointerUpdFifo_V_1, pointer</column>
<column name="mq_pointerUpdFifo_V_3_din">out, 16, ap_fifo, mq_pointerUpdFifo_V_3, pointer</column>
<column name="mq_pointerUpdFifo_V_3_full_n">in, 1, ap_fifo, mq_pointerUpdFifo_V_3, pointer</column>
<column name="mq_pointerUpdFifo_V_3_write">out, 1, ap_fifo, mq_pointerUpdFifo_V_3, pointer</column>
<column name="mq_pointerUpdFifo_V_4_din">out, 1, ap_fifo, mq_pointerUpdFifo_V_4, pointer</column>
<column name="mq_pointerUpdFifo_V_4_full_n">in, 1, ap_fifo, mq_pointerUpdFifo_V_4, pointer</column>
<column name="mq_pointerUpdFifo_V_4_write">out, 1, ap_fifo, mq_pointerUpdFifo_V_4, pointer</column>
<column name="mq_metaReqFifo_V_idx_din">out, 16, ap_fifo, mq_metaReqFifo_V_idx, pointer</column>
<column name="mq_metaReqFifo_V_idx_full_n">in, 1, ap_fifo, mq_metaReqFifo_V_idx, pointer</column>
<column name="mq_metaReqFifo_V_idx_write">out, 1, ap_fifo, mq_metaReqFifo_V_idx, pointer</column>
<column name="mq_metaReqFifo_V_ent_din">out, 64, ap_fifo, mq_metaReqFifo_V_ent, pointer</column>
<column name="mq_metaReqFifo_V_ent_full_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent, pointer</column>
<column name="mq_metaReqFifo_V_ent_write">out, 1, ap_fifo, mq_metaReqFifo_V_ent, pointer</column>
<column name="mq_metaReqFifo_V_ent_3_din">out, 16, ap_fifo, mq_metaReqFifo_V_ent_3, pointer</column>
<column name="mq_metaReqFifo_V_ent_3_full_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent_3, pointer</column>
<column name="mq_metaReqFifo_V_ent_3_write">out, 1, ap_fifo, mq_metaReqFifo_V_ent_3, pointer</column>
<column name="mq_metaReqFifo_V_ent_4_din">out, 1, ap_fifo, mq_metaReqFifo_V_ent_4, pointer</column>
<column name="mq_metaReqFifo_V_ent_4_full_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent_4, pointer</column>
<column name="mq_metaReqFifo_V_ent_4_write">out, 1, ap_fifo, mq_metaReqFifo_V_ent_4, pointer</column>
<column name="mq_metaReqFifo_V_ent_1_din">out, 1, ap_fifo, mq_metaReqFifo_V_ent_1, pointer</column>
<column name="mq_metaReqFifo_V_ent_1_full_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent_1, pointer</column>
<column name="mq_metaReqFifo_V_ent_1_write">out, 1, ap_fifo, mq_metaReqFifo_V_ent_1, pointer</column>
<column name="mq_metaReqFifo_V_wri_din">out, 1, ap_fifo, mq_metaReqFifo_V_wri, pointer</column>
<column name="mq_metaReqFifo_V_wri_full_n">in, 1, ap_fifo, mq_metaReqFifo_V_wri, pointer</column>
<column name="mq_metaReqFifo_V_wri_write">out, 1, ap_fifo, mq_metaReqFifo_V_wri, pointer</column>
<column name="mq_metaReqFifo_V_app_din">out, 1, ap_fifo, mq_metaReqFifo_V_app, pointer</column>
<column name="mq_metaReqFifo_V_app_full_n">in, 1, ap_fifo, mq_metaReqFifo_V_app, pointer</column>
<column name="mq_metaReqFifo_V_app_write">out, 1, ap_fifo, mq_metaReqFifo_V_app, pointer</column>
<column name="mq_pointerReqFifo_V_1_din">out, 16, ap_fifo, mq_pointerReqFifo_V_1, pointer</column>
<column name="mq_pointerReqFifo_V_1_full_n">in, 1, ap_fifo, mq_pointerReqFifo_V_1, pointer</column>
<column name="mq_pointerReqFifo_V_1_write">out, 1, ap_fifo, mq_pointerReqFifo_V_1, pointer</column>
<column name="mq_pointerReqFifo_V_s_din">out, 1, ap_fifo, mq_pointerReqFifo_V_s, pointer</column>
<column name="mq_pointerReqFifo_V_s_full_n">in, 1, ap_fifo, mq_pointerReqFifo_V_s, pointer</column>
<column name="mq_pointerReqFifo_V_s_write">out, 1, ap_fifo, mq_pointerReqFifo_V_s, pointer</column>
</table>
</item>
</section>
</profile>
