<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p212" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_212{left:96px;bottom:1124px;letter-spacing:0.18px;}
#t2_212{left:596px;bottom:1124px;letter-spacing:0.15px;word-spacing:0.02px;}
#t3_212{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_212{left:263px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_212{left:138px;bottom:941px;letter-spacing:0.13px;}
#t6_212{left:206px;bottom:942px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t7_212{left:726px;bottom:942px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t8_212{left:206px;bottom:925px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t9_212{left:726px;bottom:925px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#ta_212{left:138px;bottom:889px;letter-spacing:0.12px;}
#tb_212{left:204px;bottom:889px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tc_212{left:138px;bottom:864px;letter-spacing:0.09px;word-spacing:0.02px;}
#td_212{left:138px;bottom:830px;letter-spacing:0.11px;}
#te_212{left:226px;bottom:831px;letter-spacing:-0.15px;}
#tf_212{left:292px;bottom:831px;}
#tg_212{left:313px;bottom:831px;letter-spacing:-0.16px;word-spacing:0.01px;}
#th_212{left:444px;bottom:831px;}
#ti_212{left:465px;bottom:831px;letter-spacing:-0.17px;}
#tj_212{left:138px;bottom:804px;letter-spacing:0.12px;word-spacing:1.06px;}
#tk_212{left:371px;bottom:804px;letter-spacing:0.11px;}
#tl_212{left:381px;bottom:804px;letter-spacing:0.11px;word-spacing:1.06px;}
#tm_212{left:138px;bottom:786px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tn_212{left:138px;bottom:760px;letter-spacing:0.1px;}
#to_212{left:138px;bottom:734px;}
#tp_212{left:165px;bottom:734px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tq_212{left:434px;bottom:734px;letter-spacing:0.12px;}
#tr_212{left:446px;bottom:734px;letter-spacing:0.11px;}
#ts_212{left:538px;bottom:734px;letter-spacing:0.03px;}
#tt_212{left:553px;bottom:734px;letter-spacing:0.19px;word-spacing:-0.12px;}
#tu_212{left:165px;bottom:715px;letter-spacing:0.1px;word-spacing:-0.23px;}
#tv_212{left:165px;bottom:697px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tw_212{left:137px;bottom:671px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tx_212{left:137px;bottom:645px;}
#ty_212{left:165px;bottom:645px;letter-spacing:0.09px;word-spacing:-0.15px;}
#tz_212{left:433px;bottom:645px;letter-spacing:0.12px;}
#t10_212{left:445px;bottom:645px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t11_212{left:709px;bottom:645px;letter-spacing:0.12px;}
#t12_212{left:725px;bottom:645px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t13_212{left:165px;bottom:627px;letter-spacing:0.09px;word-spacing:0.02px;}
#t14_212{left:165px;bottom:608px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t15_212{left:138px;bottom:582px;letter-spacing:0.11px;}
#t16_212{left:138px;bottom:549px;letter-spacing:0.11px;}
#t17_212{left:138px;bottom:523px;letter-spacing:0.11px;word-spacing:0.52px;}
#t18_212{left:444px;bottom:523px;letter-spacing:0.11px;word-spacing:0.54px;}
#t19_212{left:138px;bottom:504px;letter-spacing:0.11px;}
#t1a_212{left:138px;bottom:478px;letter-spacing:0.11px;word-spacing:1.79px;}
#t1b_212{left:138px;bottom:460px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t1c_212{left:138px;bottom:442px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1d_212{left:648px;bottom:442px;letter-spacing:0.09px;}
#t1e_212{left:138px;bottom:416px;letter-spacing:0.12px;word-spacing:1.94px;}
#t1f_212{left:778px;bottom:416px;letter-spacing:0.09px;}
#t1g_212{left:796px;bottom:416px;letter-spacing:0.11px;word-spacing:1.95px;}
#t1h_212{left:138px;bottom:397px;letter-spacing:0.11px;word-spacing:0.76px;}
#t1i_212{left:138px;bottom:379px;letter-spacing:0.1px;}
#t1j_212{left:138px;bottom:353px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t1k_212{left:770px;bottom:353px;letter-spacing:0.12px;}
#t1l_212{left:786px;bottom:353px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t1m_212{left:138px;bottom:335px;letter-spacing:0.11px;}
#t1n_212{left:138px;bottom:309px;letter-spacing:0.11px;word-spacing:-0.12px;}
#t1o_212{left:138px;bottom:290px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1p_212{left:138px;bottom:257px;letter-spacing:0.08px;word-spacing:-0.03px;}
#t1q_212{left:138px;bottom:231px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1r_212{left:526px;bottom:231px;letter-spacing:0.11px;}
#t1s_212{left:540px;bottom:231px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1t_212{left:138px;bottom:205px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1u_212{left:138px;bottom:187px;letter-spacing:0.11px;}
#t1v_212{left:138px;bottom:153px;letter-spacing:0.13px;}
#t1w_212{left:165px;bottom:129px;letter-spacing:-0.15px;}
#t1x_212{left:206px;bottom:129px;}
#t1y_212{left:227px;bottom:129px;letter-spacing:-0.17px;}
#t1z_212{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t20_212{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t21_212{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t22_212{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t23_212{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t24_212{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t25_212{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t26_212{left:674px;bottom:1055px;}
#t27_212{left:696px;bottom:1055px;}
#t28_212{left:806px;bottom:1055px;}
#t29_212{left:152px;bottom:1027px;letter-spacing:-0.16px;}
#t2a_212{left:161px;bottom:1010px;letter-spacing:-0.13px;}
#t2b_212{left:298px;bottom:1018px;letter-spacing:-0.07px;}
#t2c_212{left:408px;bottom:1018px;letter-spacing:-0.09px;}
#t2d_212{left:557px;bottom:1027px;letter-spacing:-0.16px;}
#t2e_212{left:544px;bottom:1010px;letter-spacing:-0.31px;}
#t2f_212{left:717px;bottom:1027px;letter-spacing:-0.17px;}
#t2g_212{left:734px;bottom:1010px;letter-spacing:-0.43px;}
#t2h_212{left:178px;bottom:990px;}
#t2i_212{left:300px;bottom:990px;}
#t2j_212{left:410px;bottom:990px;}
#t2k_212{left:572px;bottom:989px;letter-spacing:-0.16px;}
#t2l_212{left:751px;bottom:990px;}

.s1_212{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_212{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_212{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s4_212{font-size:14px;font-family:Courier_ws;color:#000;}
.s5_212{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_212{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s7_212{font-size:14px;font-family:Wingdings3_x6;color:#000;}
.s8_212{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_212{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sa_212{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts212" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: Courier_ws;
	src: url("fonts/Courier_ws.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_x6;
	src: url("fonts/Wingdings3_x6.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg212Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg212" style="-webkit-user-select: none;"><object width="935" height="1210" data="212/212.svg" type="image/svg+xml" id="pdf212" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_212" class="t s1_212">JALRC </span><span id="t2_212" class="t s1_212">Jump and Link Register Compact </span>
<span id="t3_212" class="t s2_212">212 </span><span id="t4_212" class="t s2_212">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span>
<span id="t5_212" class="t s3_212">Format: </span><span id="t6_212" class="t s4_212">JALRC rs (rt = 31 implied) </span><span id="t7_212" class="t s5_212">microMIPS Release 6 </span>
<span id="t8_212" class="t s4_212">JALRC rt, rs </span><span id="t9_212" class="t s5_212">microMIPS Release 6 </span>
<span id="ta_212" class="t s3_212">Purpose: </span><span id="tb_212" class="t s6_212">Jump and Link Register Compact </span>
<span id="tc_212" class="t s6_212">To execute a procedure call to an instruction address in a register </span>
<span id="td_212" class="t s3_212">Description: </span><span id="te_212" class="t s4_212">GPR[rt] </span><span id="tf_212" class="t s7_212"> </span><span id="tg_212" class="t s4_212">return_addr, PC </span><span id="th_212" class="t s7_212"> </span><span id="ti_212" class="t s4_212">GPR[rs] </span>
<span id="tj_212" class="t s6_212">Place the return address link in GPR </span><span id="tk_212" class="t s8_212">rt</span><span id="tl_212" class="t s6_212">. The return link is the address of the first instruction following the branch, </span>
<span id="tm_212" class="t s6_212">where execution continues after a procedure call. </span>
<span id="tn_212" class="t s8_212">For processors that do not implement the MIPS32 ISA: </span>
<span id="to_212" class="t s6_212">• </span><span id="tp_212" class="t s6_212">Jump to the effective target address in GPR </span><span id="tq_212" class="t s8_212">rs</span><span id="tr_212" class="t s6_212">. Bit 0 of GPR </span><span id="ts_212" class="t s8_212">rs </span><span id="tt_212" class="t s6_212">is interpreted as the target ISA Mode: if this bit </span>
<span id="tu_212" class="t s6_212">is 0, signal an Address Error exception when the target instruction is fetched because this target ISA Mode is not </span>
<span id="tv_212" class="t s6_212">supported. Otherwise, set bit 0 of the target address to zero, and fetch the instruction. </span>
<span id="tw_212" class="t s8_212">For processors that do implement the MIPS32 ISA: </span>
<span id="tx_212" class="t s6_212">• </span><span id="ty_212" class="t s6_212">Jump to the effective target address in GPR </span><span id="tz_212" class="t s8_212">rs</span><span id="t10_212" class="t s6_212">. Set the ISA Mode bit to the value in GPR </span><span id="t11_212" class="t s8_212">rs </span><span id="t12_212" class="t s6_212">bit 0. Set bit 0 of the </span>
<span id="t13_212" class="t s6_212">target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address </span>
<span id="t14_212" class="t s6_212">Error exception will occur when the target instruction is fetched. </span>
<span id="t15_212" class="t s6_212">Compact jumps do not have delay slots. The instruction after the jump is NOT executed when the jump is executed. </span>
<span id="t16_212" class="t s3_212">Restrictions: </span>
<span id="t17_212" class="t s8_212">Restrictions Related to Multiple Instruction Sets: </span><span id="t18_212" class="t s6_212">This instruction can change the active instruction set, if more than </span>
<span id="t19_212" class="t s6_212">one instruction set is implemented. </span>
<span id="t1a_212" class="t s6_212">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="t1b_212" class="t s6_212">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="t1c_212" class="t s6_212">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="t1d_212" class="t s8_212">rs. </span>
<span id="t1e_212" class="t s6_212">For processors which implement MIPS and if the ISAMode bit of the target is MIPS (bit 0 of GPR </span><span id="t1f_212" class="t s8_212">rs </span><span id="t1g_212" class="t s6_212">is 0) and </span>
<span id="t1h_212" class="t s6_212">address bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruc- </span>
<span id="t1i_212" class="t s6_212">tion. </span>
<span id="t1j_212" class="t s6_212">For processors that do not implement MIPS ISA, if the intended target ISAMode is MIPS (bit 0 of GPR </span><span id="t1k_212" class="t s8_212">rs </span><span id="t1l_212" class="t s6_212">is zero), an </span>
<span id="t1m_212" class="t s6_212">Address Error exception occurs when the jump target is fetched as an instruction. </span>
<span id="t1n_212" class="t s6_212">Any instruction, including a branch or jump, may immediately follow a branch or jump; that is, delay slot restrictions </span>
<span id="t1o_212" class="t s6_212">do not apply in Release 6. </span>
<span id="t1p_212" class="t s3_212">Availability and Compatibility: </span>
<span id="t1q_212" class="t s6_212">Release 6 maps JR and JR.HB to JALRC and JALRC.HB with </span><span id="t1r_212" class="t s8_212">rt </span><span id="t1s_212" class="t s6_212">= 0: </span>
<span id="t1t_212" class="t s6_212">Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encod- </span>
<span id="t1u_212" class="t s6_212">ings. </span>
<span id="t1v_212" class="t s3_212">Operation: </span>
<span id="t1w_212" class="t s4_212">temp </span><span id="t1x_212" class="t s7_212"> </span><span id="t1y_212" class="t s4_212">GPR[rs] </span>
<span id="t1z_212" class="t s9_212">31 </span><span id="t20_212" class="t s9_212">26 </span><span id="t21_212" class="t s9_212">25 </span><span id="t22_212" class="t s9_212">21 </span><span id="t23_212" class="t s9_212">20 </span><span id="t24_212" class="t s9_212">16 </span><span id="t25_212" class="t s9_212">15 </span><span id="t26_212" class="t s9_212">6 </span><span id="t27_212" class="t s9_212">5 </span><span id="t28_212" class="t s9_212">0 </span>
<span id="t29_212" class="t sa_212">POOL32A </span>
<span id="t2a_212" class="t sa_212">000000 </span>
<span id="t2b_212" class="t sa_212">rt </span><span id="t2c_212" class="t sa_212">rs </span>
<span id="t2d_212" class="t sa_212">JALRC </span>
<span id="t2e_212" class="t sa_212">0000111100 </span>
<span id="t2f_212" class="t sa_212">POOL32AXf </span>
<span id="t2g_212" class="t sa_212">111100 </span>
<span id="t2h_212" class="t s9_212">6 </span><span id="t2i_212" class="t s9_212">5 </span><span id="t2j_212" class="t s9_212">5 </span>
<span id="t2k_212" class="t s9_212">10 </span>
<span id="t2l_212" class="t s9_212">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
