# Generated by Yosys 0.7+554 (git sha1 617c60ce, gcc 7.3.1 -march=x86-64 -mtune=generic -O2 -fstack-protector-strong -fno-plt -fPIC -Os)

.model counter
.inputs clk_int clk_ext
.outputs clks[0] clks[1] LEDs[0] LEDs[1] LEDs[2] LEDs[3] LEDs[4]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=divider[1] I1=$false I2=$false I3=$false O=$0\divider[27:0][1]
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$false I1=$true I2=divider[0] I3=$false O=$0\divider[27:0][0]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=divider[10] I3=$auto$alumacc.cc:474:replace_alu$4.C[10] O=$0\divider[27:0][10]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[10] CO=$auto$alumacc.cc:474:replace_alu$4.C[11] I0=$false I1=divider[10]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[11] I3=$auto$alumacc.cc:474:replace_alu$4.C[11] O=$0\divider[27:0][11]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[11] CO=$auto$alumacc.cc:474:replace_alu$4.C[12] I0=$false I1=divider[11]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[12] I3=$auto$alumacc.cc:474:replace_alu$4.C[12] O=$0\divider[27:0][12]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[12] CO=$auto$alumacc.cc:474:replace_alu$4.C[13] I0=$false I1=divider[12]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[13] I3=$auto$alumacc.cc:474:replace_alu$4.C[13] O=$0\divider[27:0][13]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[13] CO=$auto$alumacc.cc:474:replace_alu$4.C[14] I0=$false I1=divider[13]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[14] I3=$auto$alumacc.cc:474:replace_alu$4.C[14] O=$0\divider[27:0][14]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[14] CO=$auto$alumacc.cc:474:replace_alu$4.C[15] I0=$false I1=divider[14]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[15] I3=$auto$alumacc.cc:474:replace_alu$4.C[15] O=$0\divider[27:0][15]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[15] CO=$auto$alumacc.cc:474:replace_alu$4.C[16] I0=$false I1=divider[15]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[16] I3=$auto$alumacc.cc:474:replace_alu$4.C[16] O=$0\divider[27:0][16]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[16] CO=$auto$alumacc.cc:474:replace_alu$4.C[17] I0=$false I1=divider[16]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[17] I3=$auto$alumacc.cc:474:replace_alu$4.C[17] O=$0\divider[27:0][17]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[17] CO=$auto$alumacc.cc:474:replace_alu$4.C[18] I0=$false I1=divider[17]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[18] I3=$auto$alumacc.cc:474:replace_alu$4.C[18] O=$0\divider[27:0][18]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[18] CO=$auto$alumacc.cc:474:replace_alu$4.C[19] I0=$false I1=divider[18]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[19] I3=$auto$alumacc.cc:474:replace_alu$4.C[19] O=$0\divider[27:0][19]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[19] CO=$auto$alumacc.cc:474:replace_alu$4.C[20] I0=$false I1=divider[19]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=divider[0] CO=$auto$alumacc.cc:474:replace_alu$4.C[2] I0=$false I1=divider[1]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[20] I3=$auto$alumacc.cc:474:replace_alu$4.C[20] O=$0\divider[27:0][20]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[20] CO=$auto$alumacc.cc:474:replace_alu$4.C[21] I0=$false I1=divider[20]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[21] I3=$auto$alumacc.cc:474:replace_alu$4.C[21] O=$0\divider[27:0][21]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[21] CO=$auto$alumacc.cc:474:replace_alu$4.C[22] I0=$false I1=divider[21]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[22] I3=$auto$alumacc.cc:474:replace_alu$4.C[22] O=$0\divider[27:0][22]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[22] CO=$auto$alumacc.cc:474:replace_alu$4.C[23] I0=$false I1=divider[22]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[23] I3=$auto$alumacc.cc:474:replace_alu$4.C[23] O=$0\divider[27:0][23]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[23] CO=$auto$alumacc.cc:474:replace_alu$4.C[24] I0=$false I1=divider[23]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[24] I3=$auto$alumacc.cc:474:replace_alu$4.C[24] O=$0\divider[27:0][24]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[24] CO=$auto$alumacc.cc:474:replace_alu$4.C[25] I0=$false I1=divider[24]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[25] I3=$auto$alumacc.cc:474:replace_alu$4.C[25] O=$0\divider[27:0][25]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[25] CO=$auto$alumacc.cc:474:replace_alu$4.C[26] I0=$false I1=divider[25]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[26] I3=$auto$alumacc.cc:474:replace_alu$4.C[26] O=$0\divider[27:0][26]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[26] CO=$auto$alumacc.cc:474:replace_alu$4.C[27] I0=$false I1=divider[26]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[27] I3=$auto$alumacc.cc:474:replace_alu$4.C[27] O=$0\divider[27:0][27]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=divider[2] I3=$auto$alumacc.cc:474:replace_alu$4.C[2] O=$0\divider[27:0][2]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[2] CO=$auto$alumacc.cc:474:replace_alu$4.C[3] I0=$false I1=divider[2]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[3] I3=$auto$alumacc.cc:474:replace_alu$4.C[3] O=$0\divider[27:0][3]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[3] CO=$auto$alumacc.cc:474:replace_alu$4.C[4] I0=$false I1=divider[3]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[4] I3=$auto$alumacc.cc:474:replace_alu$4.C[4] O=$0\divider[27:0][4]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[4] CO=$auto$alumacc.cc:474:replace_alu$4.C[5] I0=$false I1=divider[4]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[5] I3=$auto$alumacc.cc:474:replace_alu$4.C[5] O=$0\divider[27:0][5]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[5] CO=$auto$alumacc.cc:474:replace_alu$4.C[6] I0=$false I1=divider[5]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[6] I3=$auto$alumacc.cc:474:replace_alu$4.C[6] O=$0\divider[27:0][6]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[6] CO=$auto$alumacc.cc:474:replace_alu$4.C[7] I0=$false I1=divider[6]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[7] I3=$auto$alumacc.cc:474:replace_alu$4.C[7] O=$0\divider[27:0][7]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[7] CO=$auto$alumacc.cc:474:replace_alu$4.C[8] I0=$false I1=divider[7]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[8] I3=$auto$alumacc.cc:474:replace_alu$4.C[8] O=$0\divider[27:0][8]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[8] CO=$auto$alumacc.cc:474:replace_alu$4.C[9] I0=$false I1=divider[8]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divider[9] I3=$auto$alumacc.cc:474:replace_alu$4.C[9] O=$0\divider[27:0][9]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4.C[9] CO=$auto$alumacc.cc:474:replace_alu$4.C[10] I0=$false I1=divider[9]
.attr src "clock.v:16|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][0] Q=divider[0]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_ext D=$0\divider[27:0][1] E=divider[0] Q=divider[1]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][2] Q=divider[2]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][3] Q=divider[3]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][4] Q=divider[4]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][5] Q=divider[5]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][6] Q=divider[6]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][7] Q=divider[7]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][8] Q=divider[8]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][9] Q=divider[9]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][10] Q=divider[10]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][11] Q=divider[11]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][12] Q=divider[12]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][13] Q=divider[13]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][14] Q=divider[14]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][15] Q=divider[15]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][16] Q=divider[16]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][17] Q=divider[17]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][18] Q=divider[18]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][19] Q=divider[19]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][20] Q=divider[20]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][21] Q=divider[21]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][22] Q=divider[22]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][23] Q=divider[23]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][24] Q=divider[24]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][25] Q=divider[25]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][26] Q=divider[26]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_ext D=$0\divider[27:0][27] Q=divider[27]
.attr src "clock.v:15|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names divider[23] LEDs[0]
1 1
.names divider[24] LEDs[1]
1 1
.names divider[25] LEDs[2]
1 1
.names divider[26] LEDs[3]
1 1
.names divider[27] LEDs[4]
1 1
.names clk_int clks[0]
1 1
.names clk_ext clks[1]
1 1
.end
