// Seed: 1303948320
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri0 id_2
    , id_7,
    output wand id_3,
    output wire id_4,
    input  wor  id_5
);
  tri0 id_8;
  assign id_7 = id_5;
  wire id_9;
  assign module_1.type_0 = 0;
  id_10(
      .id_0((1'b0)),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_0),
      .id_4(1),
      .id_5(1 - 1),
      .id_6(id_5),
      .id_7(id_1),
      .id_8(1),
      .id_9(1'b0),
      .id_10(1),
      .id_11(1),
      .id_12(id_0 < id_4),
      .id_13(id_3),
      .id_14(id_9),
      .id_15(id_3),
      .id_16(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_7,
      id_7,
      id_1
  );
  wire id_12;
  wire id_13;
  wire id_14;
  supply1 id_15;
  wire id_16;
  assign id_15 = id_3;
endmodule
