
STM32F746Z_SAKHY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016018  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000d1d0  080161e8  080161e8  000171e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080233b8  080233b8  000250bc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080233b8  080233b8  000243b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080233c0  080233c0  000250bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080233c0  080233c0  000243c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080233c4  080233c4  000243c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000bc  20000000  080233c8  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00018b2c  200000c0  08023484  000250c0  2**5
                  ALLOC
 10 ._user_heap_stack 00006004  20018bec  08023484  00025bec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000250bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003220e  00000000  00000000  000250ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000078cf  00000000  00000000  000572fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b68  00000000  00000000  0005ebd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000213e  00000000  00000000  00061738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031d97  00000000  00000000  00063876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000390cf  00000000  00000000  0009560d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114a8b  00000000  00000000  000ce6dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e3167  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ba30  00000000  00000000  001e31ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001eebdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c0 	.word	0x200000c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080161d0 	.word	0x080161d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000c4 	.word	0x200000c4
 800020c:	080161d0 	.word	0x080161d0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <mix_pcm_samples>:
 * @param a First PCM sample (signed 16-bit)
 * @param b Second PCM sample (signed 16-bit)
 * @return Mixed PCM sample (signed 16-bit)
 */
int16_t mix_pcm_samples(int16_t a, int16_t b)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	460a      	mov	r2, r1
 80005e6:	80fb      	strh	r3, [r7, #6]
 80005e8:	4613      	mov	r3, r2
 80005ea:	80bb      	strh	r3, [r7, #4]
  int16_t res;

  /* Shift samples into unsigned range */
  a += PCM_OFFSET;
 80005ec:	88fb      	ldrh	r3, [r7, #6]
 80005ee:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	80fb      	strh	r3, [r7, #6]
  b += PCM_OFFSET;
 80005f6:	88bb      	ldrh	r3, [r7, #4]
 80005f8:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	80bb      	strh	r3, [r7, #4]

  if ((a < PCM_OFFSET) || (b < PCM_OFFSET))
 8000600:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000604:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000608:	4293      	cmp	r3, r2
 800060a:	dd05      	ble.n	8000618 <mix_pcm_samples+0x3c>
 800060c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000610:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000614:	4293      	cmp	r3, r2
 8000616:	dc0e      	bgt.n	8000636 <mix_pcm_samples+0x5a>
  {
    /* Case: both samples below midpoint */
    res = (int16_t)((a * b) / PCM_OFFSET);
 8000618:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800061c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000620:	fb02 f303 	mul.w	r3, r2, r3
 8000624:	4a1b      	ldr	r2, [pc, #108]	@ (8000694 <mix_pcm_samples+0xb8>)
 8000626:	fb82 1203 	smull	r1, r2, r2, r3
 800062a:	441a      	add	r2, r3
 800062c:	12d2      	asrs	r2, r2, #11
 800062e:	17db      	asrs	r3, r3, #31
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	81fb      	strh	r3, [r7, #14]
 8000634:	e01b      	b.n	800066e <mix_pcm_samples+0x92>
  }
  else
  {
    /* Case: both samples above midpoint */
    res = (int16_t)(2 * (a + b) - (a * b) / PCM_OFFSET - PCM_MAX_VALUE);
 8000636:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800063a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800063e:	4413      	add	r3, r2
 8000640:	b29b      	uxth	r3, r3
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	b29a      	uxth	r2, r3
 8000646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800064a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800064e:	fb01 f303 	mul.w	r3, r1, r3
 8000652:	4910      	ldr	r1, [pc, #64]	@ (8000694 <mix_pcm_samples+0xb8>)
 8000654:	fb81 0103 	smull	r0, r1, r1, r3
 8000658:	4419      	add	r1, r3
 800065a:	12c9      	asrs	r1, r1, #11
 800065c:	17db      	asrs	r3, r3, #31
 800065e:	1acb      	subs	r3, r1, r3
 8000660:	b29b      	uxth	r3, r3
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	b29a      	uxth	r2, r3
 8000666:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <mix_pcm_samples+0xbc>)
 8000668:	4413      	add	r3, r2
 800066a:	b29b      	uxth	r3, r3
 800066c:	81fb      	strh	r3, [r7, #14]
  }

  /* Prevent overflow beyond PCM_MAX_VALUE */
  if (res > PCM_MAX_VALUE)
 800066e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000672:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000676:	db02      	blt.n	800067e <mix_pcm_samples+0xa2>
  {
    res = PCM_MAX_VALUE;
 8000678:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800067c:	81fb      	strh	r3, [r7, #14]
  }

  /* Convert back to signed range */
  return (int16_t)(res - PCM_OFFSET);
 800067e:	89fb      	ldrh	r3, [r7, #14]
 8000680:	f6a3 73ff 	subw	r3, r3, #4095	@ 0xfff
 8000684:	b29b      	uxth	r3, r3
 8000686:	b21b      	sxth	r3, r3
}
 8000688:	4618      	mov	r0, r3
 800068a:	3714      	adds	r7, #20
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	80080081 	.word	0x80080081
 8000698:	ffffe001 	.word	0xffffe001

0800069c <multisamples_mixing>:
 *
 * @note All buffers must contain at least @p sample_length samples.
 * @note The output buffer may overlap with one of the inputs.
 */
void multisamples_mixing(const int16_t *buf_in_a, const int16_t *buf_in_b, int16_t *buf_out, int16_t sample_length)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b087      	sub	sp, #28
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	807b      	strh	r3, [r7, #2]
  for (uint16_t i = 0; i < sample_length; i++)
 80006aa:	2300      	movs	r3, #0
 80006ac:	82fb      	strh	r3, [r7, #22]
 80006ae:	e016      	b.n	80006de <multisamples_mixing+0x42>
  {
    buf_out[i] = mix_pcm_samples(buf_in_a[i], buf_in_b[i]);
 80006b0:	8afb      	ldrh	r3, [r7, #22]
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	68fa      	ldr	r2, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	f9b3 0000 	ldrsh.w	r0, [r3]
 80006bc:	8afb      	ldrh	r3, [r7, #22]
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	68ba      	ldr	r2, [r7, #8]
 80006c2:	4413      	add	r3, r2
 80006c4:	f9b3 1000 	ldrsh.w	r1, [r3]
 80006c8:	8afb      	ldrh	r3, [r7, #22]
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	18d4      	adds	r4, r2, r3
 80006d0:	f7ff ff84 	bl	80005dc <mix_pcm_samples>
 80006d4:	4603      	mov	r3, r0
 80006d6:	8023      	strh	r3, [r4, #0]
  for (uint16_t i = 0; i < sample_length; i++)
 80006d8:	8afb      	ldrh	r3, [r7, #22]
 80006da:	3301      	adds	r3, #1
 80006dc:	82fb      	strh	r3, [r7, #22]
 80006de:	8afa      	ldrh	r2, [r7, #22]
 80006e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	dbe3      	blt.n	80006b0 <multisamples_mixing+0x14>
  }
}
 80006e8:	bf00      	nop
 80006ea:	bf00      	nop
 80006ec:	371c      	adds	r7, #28
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd90      	pop	{r4, r7, pc}
	...

080006f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_DMA_Init+0x68>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a17      	ldr	r2, [pc, #92]	@ (800075c <MX_DMA_Init+0x68>)
 8000700:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <MX_DMA_Init+0x68>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000712:	2200      	movs	r2, #0
 8000714:	2105      	movs	r1, #5
 8000716:	2039      	movs	r0, #57	@ 0x39
 8000718:	f003 fb36 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800071c:	2039      	movs	r0, #57	@ 0x39
 800071e:	f003 fb4f 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2105      	movs	r1, #5
 8000726:	203b      	movs	r0, #59	@ 0x3b
 8000728:	f003 fb2e 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800072c:	203b      	movs	r0, #59	@ 0x3b
 800072e:	f003 fb47 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2105      	movs	r1, #5
 8000736:	203c      	movs	r0, #60	@ 0x3c
 8000738:	f003 fb26 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800073c:	203c      	movs	r0, #60	@ 0x3c
 800073e:	f003 fb3f 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000742:	2200      	movs	r2, #0
 8000744:	2105      	movs	r1, #5
 8000746:	2045      	movs	r0, #69	@ 0x45
 8000748:	f003 fb1e 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800074c:	2045      	movs	r0, #69	@ 0x45
 800074e:	f003 fb37 	bl	8003dc0 <HAL_NVIC_EnableIRQ>

}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40023800 	.word	0x40023800

08000760 <fs_check_fat32>:
 * @retval FR_DISK_ERR      Disk I/O error.
 * @retval FR_NOT_READY     SD card not ready.
 * @retval Other FatFs error codes.
 */
FRESULT fs_check_fat32(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b086      	sub	sp, #24
 8000764:	af02      	add	r7, sp, #8
  FRESULT res;
  FATFS *pfs;
  DWORD free_clusters;

  // 1) Try to mount the filesystem
  res = f_mount(&fs, "", 1);
 8000766:	2201      	movs	r2, #1
 8000768:	491e      	ldr	r1, [pc, #120]	@ (80007e4 <fs_check_fat32+0x84>)
 800076a:	481f      	ldr	r0, [pc, #124]	@ (80007e8 <fs_check_fat32+0x88>)
 800076c:	f00e fc82 	bl	800f074 <f_mount>
 8000770:	4603      	mov	r3, r0
 8000772:	73fb      	strb	r3, [r7, #15]
  if (res == FR_OK)
 8000774:	7bfb      	ldrb	r3, [r7, #15]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d113      	bne.n	80007a2 <fs_check_fat32+0x42>
  {
    // Query filesystem info
    res = f_getfree("", &free_clusters, &pfs);
 800077a:	f107 0208 	add.w	r2, r7, #8
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	4619      	mov	r1, r3
 8000782:	4818      	ldr	r0, [pc, #96]	@ (80007e4 <fs_check_fat32+0x84>)
 8000784:	f00f fd60 	bl	8010248 <f_getfree>
 8000788:	4603      	mov	r3, r0
 800078a:	73fb      	strb	r3, [r7, #15]
    if (res != FR_OK) return res;
 800078c:	7bfb      	ldrb	r3, [r7, #15]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <fs_check_fat32+0x36>
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	e022      	b.n	80007dc <fs_check_fat32+0x7c>

    // If already FAT32 -> OK
    if (pfs->fs_type == FS_FAT32) return FR_OK;
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b03      	cmp	r3, #3
 800079c:	d106      	bne.n	80007ac <fs_check_fat32+0x4c>
 800079e:	2300      	movs	r3, #0
 80007a0:	e01c      	b.n	80007dc <fs_check_fat32+0x7c>

    // Otherwise: format to FAT32
  }
  else if (res != FR_NO_FILESYSTEM)
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	2b0d      	cmp	r3, #13
 80007a6:	d001      	beq.n	80007ac <fs_check_fat32+0x4c>
  {
    // Other error (disk not ready, etc.)
    return res;
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	e017      	b.n	80007dc <fs_check_fat32+0x7c>
  }

  // 2) Format the card as FAT32
  res = f_mkfs("", FM_FAT32, 0, workbuf, sizeof(workbuf));
 80007ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <fs_check_fat32+0x8c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	2102      	movs	r1, #2
 80007b8:	480a      	ldr	r0, [pc, #40]	@ (80007e4 <fs_check_fat32+0x84>)
 80007ba:	f00f fe01 	bl	80103c0 <f_mkfs>
 80007be:	4603      	mov	r3, r0
 80007c0:	73fb      	strb	r3, [r7, #15]
  if (res != FR_OK) return res;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <fs_check_fat32+0x6c>
 80007c8:	7bfb      	ldrb	r3, [r7, #15]
 80007ca:	e007      	b.n	80007dc <fs_check_fat32+0x7c>

  // 3) Remount after formatting
  res = f_mount(&fs, "", 1);
 80007cc:	2201      	movs	r2, #1
 80007ce:	4905      	ldr	r1, [pc, #20]	@ (80007e4 <fs_check_fat32+0x84>)
 80007d0:	4805      	ldr	r0, [pc, #20]	@ (80007e8 <fs_check_fat32+0x88>)
 80007d2:	f00e fc4f 	bl	800f074 <f_mount>
 80007d6:	4603      	mov	r3, r0
 80007d8:	73fb      	strb	r3, [r7, #15]
  return res;
 80007da:	7bfb      	ldrb	r3, [r7, #15]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	080161e8 	.word	0x080161e8
 80007e8:	200000dc 	.word	0x200000dc
 80007ec:	20001114 	.word	0x20001114

080007f0 <wav_write_header>:

FRESULT wav_write_header(FIL *file, uint32_t data_size)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b090      	sub	sp, #64	@ 0x40
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]
  wav_header_t header;
  const uint32_t sample_rate = 8000;
 80007fa:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80007fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const uint16_t num_channels = 1;
 8000800:	2301      	movs	r3, #1
 8000802:	877b      	strh	r3, [r7, #58]	@ 0x3a
  const uint16_t bits_per_sample = 16;
 8000804:	2310      	movs	r3, #16
 8000806:	873b      	strh	r3, [r7, #56]	@ 0x38

  memcpy(header.RIFF, "RIFF", 4);
 8000808:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <wav_write_header+0x88>)
 800080a:	60fb      	str	r3, [r7, #12]
  header.ChunkSize = 36 + data_size;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	3324      	adds	r3, #36	@ 0x24
 8000810:	613b      	str	r3, [r7, #16]
  memcpy(header.WAVE, "WAVE", 4);
 8000812:	4b1a      	ldr	r3, [pc, #104]	@ (800087c <wav_write_header+0x8c>)
 8000814:	617b      	str	r3, [r7, #20]
  memcpy(header.fmt, "fmt ", 4);
 8000816:	4b1a      	ldr	r3, [pc, #104]	@ (8000880 <wav_write_header+0x90>)
 8000818:	61bb      	str	r3, [r7, #24]
  header.Subchunk1Size = 16;
 800081a:	2310      	movs	r3, #16
 800081c:	61fb      	str	r3, [r7, #28]
  header.AudioFormat = 1;
 800081e:	2301      	movs	r3, #1
 8000820:	843b      	strh	r3, [r7, #32]
  header.NumChannels = num_channels;
 8000822:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000824:	847b      	strh	r3, [r7, #34]	@ 0x22
  header.SampleRate = sample_rate;
 8000826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000828:	627b      	str	r3, [r7, #36]	@ 0x24
  header.BitsPerSample = bits_per_sample;
 800082a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800082c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  header.ByteRate = sample_rate * num_channels * bits_per_sample / 8;
 800082e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000830:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000832:	fb02 f303 	mul.w	r3, r2, r3
 8000836:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000838:	fb02 f303 	mul.w	r3, r2, r3
 800083c:	08db      	lsrs	r3, r3, #3
 800083e:	62bb      	str	r3, [r7, #40]	@ 0x28
  header.BlockAlign = num_channels * bits_per_sample / 8;
 8000840:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000842:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000844:	fb02 f303 	mul.w	r3, r2, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	da00      	bge.n	800084e <wav_write_header+0x5e>
 800084c:	3307      	adds	r3, #7
 800084e:	10db      	asrs	r3, r3, #3
 8000850:	b29b      	uxth	r3, r3
 8000852:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  memcpy(header.Subchunk2ID, "data", 4);
 8000854:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <wav_write_header+0x94>)
 8000856:	633b      	str	r3, [r7, #48]	@ 0x30
  header.Subchunk2Size = data_size;
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	637b      	str	r3, [r7, #52]	@ 0x34

  UINT bw;

  return f_write(file, &header, sizeof(wav_header_t), &bw);
 800085c:	f107 0308 	add.w	r3, r7, #8
 8000860:	f107 010c 	add.w	r1, r7, #12
 8000864:	222c      	movs	r2, #44	@ 0x2c
 8000866:	6878      	ldr	r0, [r7, #4]
 8000868:	f00e ffc5 	bl	800f7f6 <f_write>
 800086c:	4603      	mov	r3, r0
}
 800086e:	4618      	mov	r0, r3
 8000870:	3740      	adds	r7, #64	@ 0x40
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	46464952 	.word	0x46464952
 800087c:	45564157 	.word	0x45564157
 8000880:	20746d66 	.word	0x20746d66
 8000884:	61746164 	.word	0x61746164

08000888 <wav_update_header>:

FRESULT wav_update_header(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08e      	sub	sp, #56	@ 0x38
 800088c:	af00      	add	r7, sp, #0
  FRESULT res;
  wav_header_t header;
  UINT bw;

  if (!wav_file_is_open)
 800088e:	4b2e      	ldr	r3, [pc, #184]	@ (8000948 <wav_update_header+0xc0>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d101      	bne.n	800089a <wav_update_header+0x12>
  {
    return FR_INVALID_OBJECT; // файл не открыт
 8000896:	2309      	movs	r3, #9
 8000898:	e052      	b.n	8000940 <wav_update_header+0xb8>
  }

  /* Вычисляем размер данных */
  uint32_t data_size = f_size(&file_wav) - sizeof(wav_header_t);
 800089a:	4b2c      	ldr	r3, [pc, #176]	@ (800094c <wav_update_header+0xc4>)
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	3b2c      	subs	r3, #44	@ 0x2c
 80008a0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Заполняем заголовок */
  memcpy(header.RIFF, "RIFF", 4);
 80008a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000950 <wav_update_header+0xc8>)
 80008a4:	607b      	str	r3, [r7, #4]
  header.ChunkSize = 36 + data_size;
 80008a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008a8:	3324      	adds	r3, #36	@ 0x24
 80008aa:	60bb      	str	r3, [r7, #8]

  memcpy(header.WAVE, "WAVE", 4);
 80008ac:	4b29      	ldr	r3, [pc, #164]	@ (8000954 <wav_update_header+0xcc>)
 80008ae:	60fb      	str	r3, [r7, #12]

  memcpy(header.fmt, "fmt ", 4);
 80008b0:	4b29      	ldr	r3, [pc, #164]	@ (8000958 <wav_update_header+0xd0>)
 80008b2:	613b      	str	r3, [r7, #16]
  header.Subchunk1Size = 16;
 80008b4:	2310      	movs	r3, #16
 80008b6:	617b      	str	r3, [r7, #20]
  header.AudioFormat = 1; /* PCM */
 80008b8:	2301      	movs	r3, #1
 80008ba:	833b      	strh	r3, [r7, #24]
  header.NumChannels = 1;
 80008bc:	2301      	movs	r3, #1
 80008be:	837b      	strh	r3, [r7, #26]
  header.SampleRate = 8000;
 80008c0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80008c4:	61fb      	str	r3, [r7, #28]
  header.BitsPerSample = 16;
 80008c6:	2310      	movs	r3, #16
 80008c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

  header.ByteRate = header.SampleRate * header.NumChannels * header.BitsPerSample / 8;
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	8b7a      	ldrh	r2, [r7, #26]
 80008ce:	fb02 f303 	mul.w	r3, r2, r3
 80008d2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80008d4:	fb02 f303 	mul.w	r3, r2, r3
 80008d8:	08db      	lsrs	r3, r3, #3
 80008da:	623b      	str	r3, [r7, #32]

  header.BlockAlign = header.NumChannels * header.BitsPerSample / 8;
 80008dc:	8b7b      	ldrh	r3, [r7, #26]
 80008de:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80008e0:	fb02 f303 	mul.w	r3, r2, r3
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	da00      	bge.n	80008ea <wav_update_header+0x62>
 80008e8:	3307      	adds	r3, #7
 80008ea:	10db      	asrs	r3, r3, #3
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	84bb      	strh	r3, [r7, #36]	@ 0x24

  memcpy(header.Subchunk2ID, "data", 4);
 80008f0:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <wav_update_header+0xd4>)
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  header.Subchunk2Size = data_size;
 80008f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Переходим в начало файла */
  res = f_lseek(&file_wav, 0);
 80008f8:	2100      	movs	r1, #0
 80008fa:	4814      	ldr	r0, [pc, #80]	@ (800094c <wav_update_header+0xc4>)
 80008fc:	f00f f9f6 	bl	800fcec <f_lseek>
 8000900:	4603      	mov	r3, r0
 8000902:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (res != FR_OK) return res;
 8000906:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800090a:	2b00      	cmp	r3, #0
 800090c:	d002      	beq.n	8000914 <wav_update_header+0x8c>
 800090e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000912:	e015      	b.n	8000940 <wav_update_header+0xb8>

  /* Записываем заголовок */
  res = f_write(&file_wav, &header, sizeof(wav_header_t), &bw);
 8000914:	463b      	mov	r3, r7
 8000916:	1d39      	adds	r1, r7, #4
 8000918:	222c      	movs	r2, #44	@ 0x2c
 800091a:	480c      	ldr	r0, [pc, #48]	@ (800094c <wav_update_header+0xc4>)
 800091c:	f00e ff6b 	bl	800f7f6 <f_write>
 8000920:	4603      	mov	r3, r0
 8000922:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (res != FR_OK) return res;
 8000926:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800092a:	2b00      	cmp	r3, #0
 800092c:	d002      	beq.n	8000934 <wav_update_header+0xac>
 800092e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000932:	e005      	b.n	8000940 <wav_update_header+0xb8>

  if (bw != sizeof(wav_header_t)) return FR_INT_ERR;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	2b2c      	cmp	r3, #44	@ 0x2c
 8000938:	d001      	beq.n	800093e <wav_update_header+0xb6>
 800093a:	2302      	movs	r3, #2
 800093c:	e000      	b.n	8000940 <wav_update_header+0xb8>

  return FR_OK;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	3738      	adds	r7, #56	@ 0x38
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20003148 	.word	0x20003148
 800094c:	20002114 	.word	0x20002114
 8000950:	46464952 	.word	0x46464952
 8000954:	45564157 	.word	0x45564157
 8000958:	20746d66 	.word	0x20746d66
 800095c:	61746164 	.word	0x61746164

08000960 <wav_file_create>:

FRESULT wav_file_create(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08c      	sub	sp, #48	@ 0x30
 8000964:	af00      	add	r7, sp, #0
  //  FIL file;
  FRESULT res;
  char filename[40];

  if (wav_file_is_open)
 8000966:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <wav_file_create+0x5c>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <wav_file_create+0x12>
  {
    return FR_OK; // файл уже создан и открыт
 800096e:	2300      	movs	r3, #0
 8000970:	e01f      	b.n	80009b2 <wav_file_create+0x52>
  }

  create_wav_filename(filename);
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f85b 	bl	8000a30 <create_wav_filename>

  // Open file
  res = f_open(&file_wav, filename, FA_CREATE_ALWAYS | FA_WRITE);
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	220a      	movs	r2, #10
 800097e:	4619      	mov	r1, r3
 8000980:	480f      	ldr	r0, [pc, #60]	@ (80009c0 <wav_file_create+0x60>)
 8000982:	f00e fbdb 	bl	800f13c <f_open>
 8000986:	4603      	mov	r3, r0
 8000988:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (res != FR_OK)
 800098c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <wav_file_create+0x3a>
  {
    return res;
 8000994:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000998:	e00b      	b.n	80009b2 <wav_file_create+0x52>
  }
  else
  {
    wav_file_is_open = 1;
 800099a:	4b08      	ldr	r3, [pc, #32]	@ (80009bc <wav_file_create+0x5c>)
 800099c:	2201      	movs	r2, #1
 800099e:	701a      	strb	r2, [r3, #0]
  }

  // Write placeholder header
  res = wav_write_header(&file_wav, 0);
 80009a0:	2100      	movs	r1, #0
 80009a2:	4807      	ldr	r0, [pc, #28]	@ (80009c0 <wav_file_create+0x60>)
 80009a4:	f7ff ff24 	bl	80007f0 <wav_write_header>
 80009a8:	4603      	mov	r3, r0
 80009aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  return res;
 80009ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3730      	adds	r7, #48	@ 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20003148 	.word	0x20003148
 80009c0:	20002114 	.word	0x20002114

080009c4 <wav_file_write_data>:

FRESULT wav_file_write_data(const char *filename, int16_t *pcm_data, uint32_t num_samples)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
  UINT bw;
  FRESULT res;

  if (!wav_file_is_open)
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <wav_file_write_data+0x38>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d101      	bne.n	80009dc <wav_file_write_data+0x18>
  {
    return FR_INVALID_OBJECT; // файл не открыт
 80009d8:	2309      	movs	r3, #9
 80009da:	e00a      	b.n	80009f2 <wav_file_write_data+0x2e>
  }

  // Write PCM data
  res = f_write(&file_wav, pcm_data, num_samples * sizeof(int16_t), &bw);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	005a      	lsls	r2, r3, #1
 80009e0:	f107 0310 	add.w	r3, r7, #16
 80009e4:	68b9      	ldr	r1, [r7, #8]
 80009e6:	4806      	ldr	r0, [pc, #24]	@ (8000a00 <wav_file_write_data+0x3c>)
 80009e8:	f00e ff05 	bl	800f7f6 <f_write>
 80009ec:	4603      	mov	r3, r0
 80009ee:	75fb      	strb	r3, [r7, #23]

  return res;
 80009f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3718      	adds	r7, #24
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20003148 	.word	0x20003148
 8000a00:	20002114 	.word	0x20002114

08000a04 <wav_file_close>:

FRESULT wav_file_close(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  if (!wav_file_is_open)
 8000a08:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <wav_file_close+0x24>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d101      	bne.n	8000a14 <wav_file_close+0x10>
  {
    return FR_INVALID_OBJECT; // файл не открыт
 8000a10:	2309      	movs	r3, #9
 8000a12:	e006      	b.n	8000a22 <wav_file_close+0x1e>
  }
  wav_file_is_open = 0;
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <wav_file_close+0x24>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
  return f_close(&file_wav);
 8000a1a:	4804      	ldr	r0, [pc, #16]	@ (8000a2c <wav_file_close+0x28>)
 8000a1c:	f00f f937 	bl	800fc8e <f_close>
 8000a20:	4603      	mov	r3, r0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20003148 	.word	0x20003148
 8000a2c:	20002114 	.word	0x20002114

08000a30 <create_wav_filename>:
 * @param  buffer     Pointer to string buffer (must be >= 34 bytes)
 * @param  file_index Six-digit sequential file number
 * @retval None
 */
static void create_wav_filename(char *buffer)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  if (buffer == NULL) return;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d013      	beq.n	8000a66 <create_wav_filename+0x36>

  // Получаем следующий индекс файла
  if (get_next_file_index() != FR_OK)
 8000a3e:	f000 f81d 	bl	8000a7c <get_next_file_index>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d006      	beq.n	8000a56 <create_wav_filename+0x26>
  {
    snprintf(buffer, 40, "%06d.wav", 0); // на случай ошибки
 8000a48:	2300      	movs	r3, #0
 8000a4a:	4a09      	ldr	r2, [pc, #36]	@ (8000a70 <create_wav_filename+0x40>)
 8000a4c:	2128      	movs	r1, #40	@ 0x28
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f014 fbcc 	bl	80151ec <sniprintf>
    return;
 8000a54:	e008      	b.n	8000a68 <create_wav_filename+0x38>
  }

  // Формируем имя файла в формате "xxxxxx.wav"
  snprintf(buffer, 40, "%06lu.wav", file_index);
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <create_wav_filename+0x44>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a07      	ldr	r2, [pc, #28]	@ (8000a78 <create_wav_filename+0x48>)
 8000a5c:	2128      	movs	r1, #40	@ 0x28
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f014 fbc4 	bl	80151ec <sniprintf>
 8000a64:	e000      	b.n	8000a68 <create_wav_filename+0x38>
  if (buffer == NULL) return;
 8000a66:	bf00      	nop
}
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	08016210 	.word	0x08016210
 8000a74:	20003144 	.word	0x20003144
 8000a78:	0801621c 	.word	0x0801621c

08000a7c <get_next_file_index>:

FRESULT get_next_file_index(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 8000a82:	af00      	add	r7, sp, #0
  FRESULT res;
  FIL file;
  UINT br, bw;
  uint32_t index = 0;
 8000a84:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a88:	461a      	mov	r2, r3
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f842 3c40 	str.w	r3, [r2, #-64]

  /* Пытаемся открыть существующий файл индекса */
  res = f_open(&file, INDEX_FILE, FA_READ | FA_WRITE);
 8000a90:	4b66      	ldr	r3, [pc, #408]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000a92:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000a96:	443b      	add	r3, r7
 8000a98:	2203      	movs	r2, #3
 8000a9a:	4965      	ldr	r1, [pc, #404]	@ (8000c30 <get_next_file_index+0x1b4>)
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f00e fb4d 	bl	800f13c <f_open>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000aa8:	443a      	add	r2, r7
 8000aaa:	7013      	strb	r3, [r2, #0]
  if (res == FR_OK)
 8000aac:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000ab0:	443b      	add	r3, r7
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d151      	bne.n	8000b5c <get_next_file_index+0xe0>
  {
    /* Читаем текущий индекс */
    res = f_read(&file, &index, sizeof(index), &br);
 8000ab8:	4b5e      	ldr	r3, [pc, #376]	@ (8000c34 <get_next_file_index+0x1b8>)
 8000aba:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000abe:	443b      	add	r3, r7
 8000ac0:	4639      	mov	r1, r7
 8000ac2:	485a      	ldr	r0, [pc, #360]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000ac4:	f500 5282 	add.w	r2, r0, #4160	@ 0x1040
 8000ac8:	19d0      	adds	r0, r2, r7
 8000aca:	2204      	movs	r2, #4
 8000acc:	f00e fd05 	bl	800f4da <f_read>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000ad6:	443a      	add	r2, r7
 8000ad8:	7013      	strb	r3, [r2, #0]
    if (res != FR_OK || br != sizeof(index))
 8000ada:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000ade:	443b      	add	r3, r7
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d105      	bne.n	8000af2 <get_next_file_index+0x76>
 8000ae6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000aea:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000aee:	2b04      	cmp	r3, #4
 8000af0:	d013      	beq.n	8000b1a <get_next_file_index+0x9e>
    {
      f_close(&file);
 8000af2:	4b4e      	ldr	r3, [pc, #312]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000af4:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000af8:	443b      	add	r3, r7
 8000afa:	4618      	mov	r0, r3
 8000afc:	f00f f8c7 	bl	800fc8e <f_close>
      return res != FR_OK ? res : FR_INT_ERR;
 8000b00:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b04:	443b      	add	r3, r7
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d004      	beq.n	8000b16 <get_next_file_index+0x9a>
 8000b0c:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b10:	443b      	add	r3, r7
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	e084      	b.n	8000c20 <get_next_file_index+0x1a4>
 8000b16:	2302      	movs	r3, #2
 8000b18:	e082      	b.n	8000c20 <get_next_file_index+0x1a4>
    }

    /* Увеличиваем индекс по кольцу */
    index++;
 8000b1a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b1e:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000b22:	3301      	adds	r3, #1
 8000b24:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000b28:	f842 3c40 	str.w	r3, [r2, #-64]
    if (index > wav_file_count_get()) index = 0;
 8000b2c:	f000 f9f6 	bl	8000f1c <wav_file_count_get>
 8000b30:	4602      	mov	r2, r0
 8000b32:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b36:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d205      	bcs.n	8000b4a <get_next_file_index+0xce>
 8000b3e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b42:	461a      	mov	r2, r3
 8000b44:	2300      	movs	r3, #0
 8000b46:	f842 3c40 	str.w	r3, [r2, #-64]

    /* Перезаписываем файл с новым индексом */
    f_lseek(&file, 0);
 8000b4a:	4b38      	ldr	r3, [pc, #224]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000b4c:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000b50:	443b      	add	r3, r7
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f00f f8c9 	bl	800fcec <f_lseek>
 8000b5a:	e029      	b.n	8000bb0 <get_next_file_index+0x134>
  }
  else if (res == FR_NO_FILE)
 8000b5c:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b60:	443b      	add	r3, r7
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d11e      	bne.n	8000ba6 <get_next_file_index+0x12a>
  {
    /* Файл индекса не существует — создаём новый */
    index = 0;
 8000b68:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f842 3c40 	str.w	r3, [r2, #-64]
    res = f_open(&file, INDEX_FILE, FA_WRITE | FA_CREATE_ALWAYS);
 8000b74:	4b2d      	ldr	r3, [pc, #180]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000b76:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000b7a:	443b      	add	r3, r7
 8000b7c:	220a      	movs	r2, #10
 8000b7e:	492c      	ldr	r1, [pc, #176]	@ (8000c30 <get_next_file_index+0x1b4>)
 8000b80:	4618      	mov	r0, r3
 8000b82:	f00e fadb 	bl	800f13c <f_open>
 8000b86:	4603      	mov	r3, r0
 8000b88:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000b8c:	443a      	add	r2, r7
 8000b8e:	7013      	strb	r3, [r2, #0]
    if (res != FR_OK) return res;
 8000b90:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b94:	443b      	add	r3, r7
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d009      	beq.n	8000bb0 <get_next_file_index+0x134>
 8000b9c:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000ba0:	443b      	add	r3, r7
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	e03c      	b.n	8000c20 <get_next_file_index+0x1a4>
  }
  else
  {
    /* Другая ошибка FatFs */
    return res;
 8000ba6:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000baa:	443b      	add	r3, r7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	e037      	b.n	8000c20 <get_next_file_index+0x1a4>
  }

  /* Записываем обновлённый индекс */
  res = f_write(&file, &index, sizeof(index), &bw);
 8000bb0:	4b21      	ldr	r3, [pc, #132]	@ (8000c38 <get_next_file_index+0x1bc>)
 8000bb2:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000bb6:	443b      	add	r3, r7
 8000bb8:	4639      	mov	r1, r7
 8000bba:	481c      	ldr	r0, [pc, #112]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000bbc:	f500 5282 	add.w	r2, r0, #4160	@ 0x1040
 8000bc0:	19d0      	adds	r0, r2, r7
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	f00e fe17 	bl	800f7f6 <f_write>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000bce:	443a      	add	r2, r7
 8000bd0:	7013      	strb	r3, [r2, #0]
  f_close(&file);
 8000bd2:	4b16      	ldr	r3, [pc, #88]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000bd4:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000bd8:	443b      	add	r3, r7
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f00f f857 	bl	800fc8e <f_close>
  if (res != FR_OK || bw != sizeof(index)) return res != FR_OK ? res : FR_INT_ERR;
 8000be0:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000be4:	443b      	add	r3, r7
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d105      	bne.n	8000bf8 <get_next_file_index+0x17c>
 8000bec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000bf0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8000bf4:	2b04      	cmp	r3, #4
 8000bf6:	d00c      	beq.n	8000c12 <get_next_file_index+0x196>
 8000bf8:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000bfc:	443b      	add	r3, r7
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d004      	beq.n	8000c0e <get_next_file_index+0x192>
 8000c04:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000c08:	443b      	add	r3, r7
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	e008      	b.n	8000c20 <get_next_file_index+0x1a4>
 8000c0e:	2302      	movs	r3, #2
 8000c10:	e006      	b.n	8000c20 <get_next_file_index+0x1a4>

  /* Сохраняем индекс для использования */
  file_index = index;
 8000c12:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c16:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000c1a:	4a08      	ldr	r2, [pc, #32]	@ (8000c3c <get_next_file_index+0x1c0>)
 8000c1c:	6013      	str	r3, [r2, #0]

  return FR_OK;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	ffffefcc 	.word	0xffffefcc
 8000c30:	08016228 	.word	0x08016228
 8000c34:	ffffefc8 	.word	0xffffefc8
 8000c38:	ffffefc4 	.word	0xffffefc4
 8000c3c:	20003144 	.word	0x20003144

08000c40 <read_datetime_from_index_dat>:

FRESULT read_datetime_from_index_dat(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08e      	sub	sp, #56	@ 0x38
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  FILINFO fno;
  FRESULT res;

  if (time == NULL || date == NULL) return FR_INVALID_PARAMETER;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d002      	beq.n	8000c56 <read_datetime_from_index_dat+0x16>
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <read_datetime_from_index_dat+0x1a>
 8000c56:	2313      	movs	r3, #19
 8000c58:	e0d8      	b.n	8000e0c <read_datetime_from_index_dat+0x1cc>

  res = f_stat(INDEX_FILE, &fno);
 8000c5a:	f107 0318 	add.w	r3, r7, #24
 8000c5e:	4619      	mov	r1, r3
 8000c60:	486c      	ldr	r0, [pc, #432]	@ (8000e14 <read_datetime_from_index_dat+0x1d4>)
 8000c62:	f00f fab1 	bl	80101c8 <f_stat>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (res != FR_OK) return res;
 8000c6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d002      	beq.n	8000c7a <read_datetime_from_index_dat+0x3a>
 8000c74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c78:	e0c8      	b.n	8000e0c <read_datetime_from_index_dat+0x1cc>

  /* Декодирование FAT времени */
  uint16_t ftime = fno.ftime;
 8000c7a:	8bfb      	ldrh	r3, [r7, #30]
 8000c7c:	86bb      	strh	r3, [r7, #52]	@ 0x34
  uint16_t fdate = fno.fdate;
 8000c7e:	8bbb      	ldrh	r3, [r7, #28]
 8000c80:	867b      	strh	r3, [r7, #50]	@ 0x32

  time->Hours = (ftime >> 11) & 0x1F;
 8000c82:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000c84:	0adb      	lsrs	r3, r3, #11
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	f003 031f 	and.w	r3, r3, #31
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	701a      	strb	r2, [r3, #0]
  time->Minutes = (ftime >> 5) & 0x3F;
 8000c94:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000c96:	095b      	lsrs	r3, r3, #5
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	705a      	strb	r2, [r3, #1]
  time->Seconds = (ftime & 0x1F) * 2;
 8000ca6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	f003 031f 	and.w	r3, r3, #31
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	709a      	strb	r2, [r3, #2]

  date->Year = (uint8_t)(((fdate >> 9) & 0x7F) + 1980 - 2000);
 8000cb8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cba:	0a5b      	lsrs	r3, r3, #9
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	3b14      	subs	r3, #20
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	70da      	strb	r2, [r3, #3]
  date->Month = (fdate >> 5) & 0x0F;
 8000cce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cd0:	095b      	lsrs	r3, r3, #5
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	705a      	strb	r2, [r3, #1]
  date->Date = fdate & 0x1F;
 8000ce0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	f003 031f 	and.w	r3, r3, #31
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	709a      	strb	r2, [r3, #2]

  /* Добавление 5 минут */
  time->Minutes += 5;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	785b      	ldrb	r3, [r3, #1]
 8000cf2:	3305      	adds	r3, #5
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	705a      	strb	r2, [r3, #1]

  /* Перенос минут в часы */
  if (time->Minutes >= 60)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	785b      	ldrb	r3, [r3, #1]
 8000cfe:	2b3b      	cmp	r3, #59	@ 0x3b
 8000d00:	d91a      	bls.n	8000d38 <read_datetime_from_index_dat+0xf8>
  {
    time->Hours += time->Minutes / 60;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	781a      	ldrb	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	785b      	ldrb	r3, [r3, #1]
 8000d0a:	4943      	ldr	r1, [pc, #268]	@ (8000e18 <read_datetime_from_index_dat+0x1d8>)
 8000d0c:	fba1 1303 	umull	r1, r3, r1, r3
 8000d10:	095b      	lsrs	r3, r3, #5
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	4413      	add	r3, r2
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	701a      	strb	r2, [r3, #0]
    time->Minutes %= 60;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	785a      	ldrb	r2, [r3, #1]
 8000d20:	4b3d      	ldr	r3, [pc, #244]	@ (8000e18 <read_datetime_from_index_dat+0x1d8>)
 8000d22:	fba3 1302 	umull	r1, r3, r3, r2
 8000d26:	0959      	lsrs	r1, r3, #5
 8000d28:	460b      	mov	r3, r1
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	705a      	strb	r2, [r3, #1]
  }

  /* Перенос часов в дни */
  if (time->Hours >= 24)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b17      	cmp	r3, #23
 8000d3e:	d964      	bls.n	8000e0a <read_datetime_from_index_dat+0x1ca>
  {
    time->Hours %= 24;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	781a      	ldrb	r2, [r3, #0]
 8000d44:	4b35      	ldr	r3, [pc, #212]	@ (8000e1c <read_datetime_from_index_dat+0x1dc>)
 8000d46:	fba3 1302 	umull	r1, r3, r3, r2
 8000d4a:	0919      	lsrs	r1, r3, #4
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	440b      	add	r3, r1
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	b2da      	uxtb	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	701a      	strb	r2, [r3, #0]
    date->Date += 1;
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	789b      	ldrb	r3, [r3, #2]
 8000d60:	3301      	adds	r3, #1
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	709a      	strb	r2, [r3, #2]

    /* Количество дней в каждом месяце */
    uint8_t days_in_month[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8000d68:	4a2d      	ldr	r2, [pc, #180]	@ (8000e20 <read_datetime_from_index_dat+0x1e0>)
 8000d6a:	f107 030c 	add.w	r3, r7, #12
 8000d6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d70:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    /* Учёт високосного года для февраля */
    uint16_t full_year = date->Year + 2000;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	78db      	ldrb	r3, [r3, #3]
 8000d78:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000d7c:	863b      	strh	r3, [r7, #48]	@ 0x30
    if ((date->Month == 2) && ((full_year % 4 == 0 && full_year % 100 != 0) || (full_year % 400 == 0)))
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	785b      	ldrb	r3, [r3, #1]
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d120      	bne.n	8000dc8 <read_datetime_from_index_dat+0x188>
 8000d86:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000d88:	f003 0303 	and.w	r3, r3, #3
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10b      	bne.n	8000daa <read_datetime_from_index_dat+0x16a>
 8000d92:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000d94:	4a23      	ldr	r2, [pc, #140]	@ (8000e24 <read_datetime_from_index_dat+0x1e4>)
 8000d96:	fba2 1203 	umull	r1, r2, r2, r3
 8000d9a:	0952      	lsrs	r2, r2, #5
 8000d9c:	2164      	movs	r1, #100	@ 0x64
 8000d9e:	fb01 f202 	mul.w	r2, r1, r2
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10c      	bne.n	8000dc4 <read_datetime_from_index_dat+0x184>
 8000daa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000dac:	4a1d      	ldr	r2, [pc, #116]	@ (8000e24 <read_datetime_from_index_dat+0x1e4>)
 8000dae:	fba2 1203 	umull	r1, r2, r2, r3
 8000db2:	09d2      	lsrs	r2, r2, #7
 8000db4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000db8:	fb01 f202 	mul.w	r2, r1, r2
 8000dbc:	1a9b      	subs	r3, r3, r2
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d101      	bne.n	8000dc8 <read_datetime_from_index_dat+0x188>
    {
      days_in_month[1] = 29;
 8000dc4:	231d      	movs	r3, #29
 8000dc6:	737b      	strb	r3, [r7, #13]
    }

    /* Перенос на следующий месяц, если нужно */
    if (date->Date > days_in_month[date->Month - 1])
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	789a      	ldrb	r2, [r3, #2]
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	785b      	ldrb	r3, [r3, #1]
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	3338      	adds	r3, #56	@ 0x38
 8000dd4:	443b      	add	r3, r7
 8000dd6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d915      	bls.n	8000e0a <read_datetime_from_index_dat+0x1ca>
    {
      date->Date = 1;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	2201      	movs	r2, #1
 8000de2:	709a      	strb	r2, [r3, #2]
      date->Month += 1;
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	785b      	ldrb	r3, [r3, #1]
 8000de8:	3301      	adds	r3, #1
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	705a      	strb	r2, [r3, #1]

      /* Перенос на следующий год, если месяц > 12 */
      if (date->Month > 12)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	785b      	ldrb	r3, [r3, #1]
 8000df4:	2b0c      	cmp	r3, #12
 8000df6:	d908      	bls.n	8000e0a <read_datetime_from_index_dat+0x1ca>
      {
        date->Month = 1;
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	705a      	strb	r2, [r3, #1]
        date->Year += 1;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	78db      	ldrb	r3, [r3, #3]
 8000e02:	3301      	adds	r3, #1
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	70da      	strb	r2, [r3, #3]
      }
    }
  }

  return FR_OK;
 8000e0a:	2300      	movs	r3, #0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3738      	adds	r7, #56	@ 0x38
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	08016228 	.word	0x08016228
 8000e18:	88888889 	.word	0x88888889
 8000e1c:	aaaaaaab 	.word	0xaaaaaaab
 8000e20:	08016234 	.word	0x08016234
 8000e24:	51eb851f 	.word	0x51eb851f

08000e28 <file_index_get>:

uint32_t file_index_get(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return file_index;
 8000e2c:	4b03      	ldr	r3, [pc, #12]	@ (8000e3c <file_index_get+0x14>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20003144 	.word	0x20003144

08000e40 <fatfs32_count_wav_files>:
{
  file_index = index;
}

uint32_t fatfs32_count_wav_files(void)
{
 8000e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000e44:	b08c      	sub	sp, #48	@ 0x30
 8000e46:	af00      	add	r7, sp, #0
  FATFS *fs;
  DWORD free_clusters;
  FRESULT res;

  /* Получение информации о свободном месте */
  res = f_getfree("", &free_clusters, &fs);
 8000e48:	f107 020c 	add.w	r2, r7, #12
 8000e4c:	f107 0308 	add.w	r3, r7, #8
 8000e50:	4619      	mov	r1, r3
 8000e52:	4828      	ldr	r0, [pc, #160]	@ (8000ef4 <fatfs32_count_wav_files+0xb4>)
 8000e54:	f00f f9f8 	bl	8010248 <f_getfree>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (res != FR_OK) return 0;
 8000e5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <fatfs32_count_wav_files+0x2a>
 8000e66:	2300      	movs	r3, #0
 8000e68:	e03f      	b.n	8000eea <fatfs32_count_wav_files+0xaa>

  /* Размер кластера в байтах */
  uint32_t cluster_size = fs->csize * 512;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	895b      	ldrh	r3, [r3, #10]
 8000e6e:	025b      	lsls	r3, r3, #9
 8000e70:	623b      	str	r3, [r7, #32]

  /* Округление размера файла до кластера */
  uint32_t file_size_rounded = ((RAW_FILE_SIZE + cluster_size - 1) / cluster_size) * cluster_size;
 8000e72:	6a3a      	ldr	r2, [r7, #32]
 8000e74:	4b20      	ldr	r3, [pc, #128]	@ (8000ef8 <fatfs32_count_wav_files+0xb8>)
 8000e76:	4413      	add	r3, r2
 8000e78:	6a3a      	ldr	r2, [r7, #32]
 8000e7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8000e7e:	6a3b      	ldr	r3, [r7, #32]
 8000e80:	fb02 f303 	mul.w	r3, r2, r3
 8000e84:	61fb      	str	r3, [r7, #28]

  /* Свободное место */
  uint64_t free_bytes = (uint64_t)free_clusters * cluster_size;
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	469a      	mov	sl, r3
 8000e8c:	4693      	mov	fp, r2
 8000e8e:	6a3b      	ldr	r3, [r7, #32]
 8000e90:	2200      	movs	r2, #0
 8000e92:	4698      	mov	r8, r3
 8000e94:	4691      	mov	r9, r2
 8000e96:	fb08 f20b 	mul.w	r2, r8, fp
 8000e9a:	fb0a f309 	mul.w	r3, sl, r9
 8000e9e:	4413      	add	r3, r2
 8000ea0:	fbaa 4508 	umull	r4, r5, sl, r8
 8000ea4:	442b      	add	r3, r5
 8000ea6:	461d      	mov	r5, r3
 8000ea8:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8000eac:	e9c7 4504 	strd	r4, r5, [r7, #16]

  /* Расчёт по свободному месту */
  uint64_t count = free_bytes / file_size_rounded;
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	603b      	str	r3, [r7, #0]
 8000eb6:	607a      	str	r2, [r7, #4]
 8000eb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ebc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000ec0:	f7ff f9f6 	bl	80002b0 <__aeabi_uldivmod>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  /* Ограничение FAT32 каталога */
  if (count > MAX_FILES_FAT32) count = MAX_FILES_FAT32;
 8000ecc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000ed0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ed4:	428a      	cmp	r2, r1
 8000ed6:	f173 0300 	sbcs.w	r3, r3, #0
 8000eda:	d305      	bcc.n	8000ee8 <fatfs32_count_wav_files+0xa8>
 8000edc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  return (uint32_t)count;
 8000ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3730      	adds	r7, #48	@ 0x30
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000ef4:	080161e8 	.word	0x080161e8
 8000ef8:	002bf22b 	.word	0x002bf22b

08000efc <wav_file_count_set>:

void wav_file_count_set(uint32_t count)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    g_wav_file_count = count;
 8000f04:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <wav_file_count_set+0x1c>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6013      	str	r3, [r2, #0]
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	2000314c 	.word	0x2000314c

08000f1c <wav_file_count_get>:

uint32_t wav_file_count_get(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
    return g_wav_file_count;
 8000f20:	4b03      	ldr	r3, [pc, #12]	@ (8000f30 <wav_file_count_get+0x14>)
 8000f22:	681b      	ldr	r3, [r3, #0]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	2000314c 	.word	0x2000314c

08000f34 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
  heap_pool_init(&heap_pool_audio_eth_to_vocoder, heap_pool_audio_eth_to_vocoder_memory, heap_pool_audio_eth_to_vocoder_bitmap,
 8000f3a:	2314      	movs	r3, #20
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000f42:	4a54      	ldr	r2, [pc, #336]	@ (8001094 <MX_FREERTOS_Init+0x160>)
 8000f44:	4954      	ldr	r1, [pc, #336]	@ (8001098 <MX_FREERTOS_Init+0x164>)
 8000f46:	4855      	ldr	r0, [pc, #340]	@ (800109c <MX_FREERTOS_Init+0x168>)
 8000f48:	f00b ff1c 	bl	800cd84 <heap_pool_init>
                 HEAP_POOL_AUDIO_ETH_TO_VOCODER_BLOCK_SIZE, HEAP_POOL_AUDIO_ETH_TO_VOCODER_BLOCK_COUNT);
  heap_pool_init(&heap_pool_audio_wr_sd, heap_pool_audio_wr_sd_memory, heap_pool_audio_wr_sd_bitmap, HEAP_POOL_AUDIO_WR_SD_BLOCK_SIZE,
 8000f4c:	2314      	movs	r3, #20
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000f54:	4a52      	ldr	r2, [pc, #328]	@ (80010a0 <MX_FREERTOS_Init+0x16c>)
 8000f56:	4953      	ldr	r1, [pc, #332]	@ (80010a4 <MX_FREERTOS_Init+0x170>)
 8000f58:	4853      	ldr	r0, [pc, #332]	@ (80010a8 <MX_FREERTOS_Init+0x174>)
 8000f5a:	f00b ff13 	bl	800cd84 <heap_pool_init>
                 HEAP_POOL_AUDIO_WR_SD_BLOCK_COUNT);

  //  hp_off();
  //  sp_off();
  mic_ar_set(AR_MED);
 8000f5e:	2001      	movs	r0, #1
 8000f60:	f00c f944 	bl	800d1ec <mic_ar_set>
  mic_gain_set(GAIN_50DB);
 8000f64:	2000      	movs	r0, #0
 8000f66:	f00c f993 	bl	800d290 <mic_gain_set>
  vocoder_enable(); // vocoder disable
 8000f6a:	f00b ffb9 	bl	800cee0 <vocoder_enable>
  BCLKR_Set_Low();
 8000f6e:	f00b ffcf 	bl	800cf10 <BCLKR_Set_Low>
  HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)sai_a_buf, AUDIO_BUF_SIZE * 2);
 8000f72:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f76:	494d      	ldr	r1, [pc, #308]	@ (80010ac <MX_FREERTOS_Init+0x178>)
 8000f78:	484d      	ldr	r0, [pc, #308]	@ (80010b0 <MX_FREERTOS_Init+0x17c>)
 8000f7a:	f005 fef1 	bl	8006d60 <HAL_SAI_Transmit_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t *)sai_b_buf, AUDIO_BUF_SIZE * 2);
 8000f7e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f82:	494c      	ldr	r1, [pc, #304]	@ (80010b4 <MX_FREERTOS_Init+0x180>)
 8000f84:	484c      	ldr	r0, [pc, #304]	@ (80010b8 <MX_FREERTOS_Init+0x184>)
 8000f86:	f005 ff9b 	bl	8006ec0 <HAL_SAI_Receive_DMA>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of AudioWrSdBinarySem */
  AudioWrSdBinarySemHandle = osSemaphoreNew(1, 1, &AudioWrSdBinarySem_attributes);
 8000f8a:	4a4c      	ldr	r2, [pc, #304]	@ (80010bc <MX_FREERTOS_Init+0x188>)
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f010 f9f4 	bl	801137c <osSemaphoreNew>
 8000f94:	4603      	mov	r3, r0
 8000f96:	4a4a      	ldr	r2, [pc, #296]	@ (80010c0 <MX_FREERTOS_Init+0x18c>)
 8000f98:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of CallLedTimer */
  CallLedTimerHandle = osTimerNew(CallLedCallback, osTimerPeriodic, NULL, &CallLedTimer_attributes);
 8000f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80010c4 <MX_FREERTOS_Init+0x190>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	4849      	ldr	r0, [pc, #292]	@ (80010c8 <MX_FREERTOS_Init+0x194>)
 8000fa2:	f010 f8dd 	bl	8011160 <osTimerNew>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a48      	ldr	r2, [pc, #288]	@ (80010cc <MX_FREERTOS_Init+0x198>)
 8000faa:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of W5500Queue */
  W5500QueueHandle = osMessageQueueNew (16, sizeof(w5500_msg_t), &W5500Queue_attributes);
 8000fac:	4a48      	ldr	r2, [pc, #288]	@ (80010d0 <MX_FREERTOS_Init+0x19c>)
 8000fae:	210c      	movs	r1, #12
 8000fb0:	2010      	movs	r0, #16
 8000fb2:	f010 fb73 	bl	801169c <osMessageQueueNew>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	4a46      	ldr	r2, [pc, #280]	@ (80010d4 <MX_FREERTOS_Init+0x1a0>)
 8000fba:	6013      	str	r3, [r2, #0]

  /* creation of RxVocoderToAudioMixQueue */
  RxVocoderToAudioMixQueueHandle = osMessageQueueNew (16, sizeof(audio_msg_t), &RxVocoderToAudioMixQueue_attributes);
 8000fbc:	4a46      	ldr	r2, [pc, #280]	@ (80010d8 <MX_FREERTOS_Init+0x1a4>)
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	2010      	movs	r0, #16
 8000fc2:	f010 fb6b 	bl	801169c <osMessageQueueNew>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4a44      	ldr	r2, [pc, #272]	@ (80010dc <MX_FREERTOS_Init+0x1a8>)
 8000fca:	6013      	str	r3, [r2, #0]

  /* creation of TxVocoderToAudioMixQueue */
  TxVocoderToAudioMixQueueHandle = osMessageQueueNew (16, sizeof(audio_msg_t), &TxVocoderToAudioMixQueue_attributes);
 8000fcc:	4a44      	ldr	r2, [pc, #272]	@ (80010e0 <MX_FREERTOS_Init+0x1ac>)
 8000fce:	2104      	movs	r1, #4
 8000fd0:	2010      	movs	r0, #16
 8000fd2:	f010 fb63 	bl	801169c <osMessageQueueNew>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	4a42      	ldr	r2, [pc, #264]	@ (80010e4 <MX_FREERTOS_Init+0x1b0>)
 8000fda:	6013      	str	r3, [r2, #0]

  /* creation of EthToAudioMixQueue */
  EthToAudioMixQueueHandle = osMessageQueueNew (16, sizeof(audio_msg_t), &EthToAudioMixQueue_attributes);
 8000fdc:	4a42      	ldr	r2, [pc, #264]	@ (80010e8 <MX_FREERTOS_Init+0x1b4>)
 8000fde:	2104      	movs	r1, #4
 8000fe0:	2010      	movs	r0, #16
 8000fe2:	f010 fb5b 	bl	801169c <osMessageQueueNew>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	4a40      	ldr	r2, [pc, #256]	@ (80010ec <MX_FREERTOS_Init+0x1b8>)
 8000fea:	6013      	str	r3, [r2, #0]

  /* creation of AudioVocoderToProcessAudioQueue */
  AudioVocoderToProcessAudioQueueHandle = osMessageQueueNew (16, sizeof(audio_msg_t), &AudioVocoderToProcessAudioQueue_attributes);
 8000fec:	4a40      	ldr	r2, [pc, #256]	@ (80010f0 <MX_FREERTOS_Init+0x1bc>)
 8000fee:	2104      	movs	r1, #4
 8000ff0:	2010      	movs	r0, #16
 8000ff2:	f010 fb53 	bl	801169c <osMessageQueueNew>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a3e      	ldr	r2, [pc, #248]	@ (80010f4 <MX_FREERTOS_Init+0x1c0>)
 8000ffa:	6013      	str	r3, [r2, #0]

  /* creation of AudioWriteSdQueue */
  AudioWriteSdQueueHandle = osMessageQueueNew (16, sizeof(sd_msg_t), &AudioWriteSdQueue_attributes);
 8000ffc:	4a3e      	ldr	r2, [pc, #248]	@ (80010f8 <MX_FREERTOS_Init+0x1c4>)
 8000ffe:	2108      	movs	r1, #8
 8001000:	2010      	movs	r0, #16
 8001002:	f010 fb4b 	bl	801169c <osMessageQueueNew>
 8001006:	4603      	mov	r3, r0
 8001008:	4a3c      	ldr	r2, [pc, #240]	@ (80010fc <MX_FREERTOS_Init+0x1c8>)
 800100a:	6013      	str	r3, [r2, #0]

  /* creation of AudioEthToVocoderQueue */
  AudioEthToVocoderQueueHandle = osMessageQueueNew (16, sizeof(audio_msg_t), &AudioEthToVocoderQueue_attributes);
 800100c:	4a3c      	ldr	r2, [pc, #240]	@ (8001100 <MX_FREERTOS_Init+0x1cc>)
 800100e:	2104      	movs	r1, #4
 8001010:	2010      	movs	r0, #16
 8001012:	f010 fb43 	bl	801169c <osMessageQueueNew>
 8001016:	4603      	mov	r3, r0
 8001018:	4a3a      	ldr	r2, [pc, #232]	@ (8001104 <MX_FREERTOS_Init+0x1d0>)
 800101a:	6013      	str	r3, [r2, #0]

  /* creation of IOQueue */
  IOQueueHandle = osMessageQueueNew (16, sizeof(io_msg_t), &IOQueue_attributes);
 800101c:	4a3a      	ldr	r2, [pc, #232]	@ (8001108 <MX_FREERTOS_Init+0x1d4>)
 800101e:	2102      	movs	r1, #2
 8001020:	2010      	movs	r0, #16
 8001022:	f010 fb3b 	bl	801169c <osMessageQueueNew>
 8001026:	4603      	mov	r3, r0
 8001028:	4a38      	ldr	r2, [pc, #224]	@ (800110c <MX_FREERTOS_Init+0x1d8>)
 800102a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(Default_Task, NULL, &defaultTask_attributes);
 800102c:	4a38      	ldr	r2, [pc, #224]	@ (8001110 <MX_FREERTOS_Init+0x1dc>)
 800102e:	2100      	movs	r1, #0
 8001030:	4838      	ldr	r0, [pc, #224]	@ (8001114 <MX_FREERTOS_Init+0x1e0>)
 8001032:	f00f ffab 	bl	8010f8c <osThreadNew>
 8001036:	4603      	mov	r3, r0
 8001038:	4a37      	ldr	r2, [pc, #220]	@ (8001118 <MX_FREERTOS_Init+0x1e4>)
 800103a:	6013      	str	r3, [r2, #0]

  /* creation of W5500Task */
  W5500TaskHandle = osThreadNew(W5500_Task, NULL, &W5500Task_attributes);
 800103c:	4a37      	ldr	r2, [pc, #220]	@ (800111c <MX_FREERTOS_Init+0x1e8>)
 800103e:	2100      	movs	r1, #0
 8001040:	4837      	ldr	r0, [pc, #220]	@ (8001120 <MX_FREERTOS_Init+0x1ec>)
 8001042:	f00f ffa3 	bl	8010f8c <osThreadNew>
 8001046:	4603      	mov	r3, r0
 8001048:	4a36      	ldr	r2, [pc, #216]	@ (8001124 <MX_FREERTOS_Init+0x1f0>)
 800104a:	6013      	str	r3, [r2, #0]

  /* creation of SdCardTask */
  SdCardTaskHandle = osThreadNew(SdCard_Task, NULL, &SdCardTask_attributes);
 800104c:	4a36      	ldr	r2, [pc, #216]	@ (8001128 <MX_FREERTOS_Init+0x1f4>)
 800104e:	2100      	movs	r1, #0
 8001050:	4836      	ldr	r0, [pc, #216]	@ (800112c <MX_FREERTOS_Init+0x1f8>)
 8001052:	f00f ff9b 	bl	8010f8c <osThreadNew>
 8001056:	4603      	mov	r3, r0
 8001058:	4a35      	ldr	r2, [pc, #212]	@ (8001130 <MX_FREERTOS_Init+0x1fc>)
 800105a:	6013      	str	r3, [r2, #0]

  /* creation of AudioMixingTask */
  AudioMixingTaskHandle = osThreadNew(AudioMixing_Task, NULL, &AudioMixingTask_attributes);
 800105c:	4a35      	ldr	r2, [pc, #212]	@ (8001134 <MX_FREERTOS_Init+0x200>)
 800105e:	2100      	movs	r1, #0
 8001060:	4835      	ldr	r0, [pc, #212]	@ (8001138 <MX_FREERTOS_Init+0x204>)
 8001062:	f00f ff93 	bl	8010f8c <osThreadNew>
 8001066:	4603      	mov	r3, r0
 8001068:	4a34      	ldr	r2, [pc, #208]	@ (800113c <MX_FREERTOS_Init+0x208>)
 800106a:	6013      	str	r3, [r2, #0]

  /* creation of ProcessIOTask */
  ProcessIOTaskHandle = osThreadNew(ProcessIO_Task, NULL, &ProcessIOTask_attributes);
 800106c:	4a34      	ldr	r2, [pc, #208]	@ (8001140 <MX_FREERTOS_Init+0x20c>)
 800106e:	2100      	movs	r1, #0
 8001070:	4834      	ldr	r0, [pc, #208]	@ (8001144 <MX_FREERTOS_Init+0x210>)
 8001072:	f00f ff8b 	bl	8010f8c <osThreadNew>
 8001076:	4603      	mov	r3, r0
 8001078:	4a33      	ldr	r2, [pc, #204]	@ (8001148 <MX_FREERTOS_Init+0x214>)
 800107a:	6013      	str	r3, [r2, #0]

  /* creation of WatchdogTask */
  WatchdogTaskHandle = osThreadNew(Watchdog_Task, NULL, &WatchdogTask_attributes);
 800107c:	4a33      	ldr	r2, [pc, #204]	@ (800114c <MX_FREERTOS_Init+0x218>)
 800107e:	2100      	movs	r1, #0
 8001080:	4833      	ldr	r0, [pc, #204]	@ (8001150 <MX_FREERTOS_Init+0x21c>)
 8001082:	f00f ff83 	bl	8010f8c <osThreadNew>
 8001086:	4603      	mov	r3, r0
 8001088:	4a32      	ldr	r2, [pc, #200]	@ (8001154 <MX_FREERTOS_Init+0x220>)
 800108a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20009068 	.word	0x20009068
 8001098:	20007768 	.word	0x20007768
 800109c:	2000906c 	.word	0x2000906c
 80010a0:	2000a978 	.word	0x2000a978
 80010a4:	20009078 	.word	0x20009078
 80010a8:	2000a97c 	.word	0x2000a97c
 80010ac:	200033d4 	.word	0x200033d4
 80010b0:	2000a9fc 	.word	0x2000a9fc
 80010b4:	20003654 	.word	0x20003654
 80010b8:	2000aa80 	.word	0x2000aa80
 80010bc:	08016664 	.word	0x08016664
 80010c0:	2000a9c8 	.word	0x2000a9c8
 80010c4:	08016654 	.word	0x08016654
 80010c8:	08001a71 	.word	0x08001a71
 80010cc:	2000a9c4 	.word	0x2000a9c4
 80010d0:	08016594 	.word	0x08016594
 80010d4:	2000a9a4 	.word	0x2000a9a4
 80010d8:	080165ac 	.word	0x080165ac
 80010dc:	2000a9a8 	.word	0x2000a9a8
 80010e0:	080165c4 	.word	0x080165c4
 80010e4:	2000a9ac 	.word	0x2000a9ac
 80010e8:	080165dc 	.word	0x080165dc
 80010ec:	2000a9b0 	.word	0x2000a9b0
 80010f0:	080165f4 	.word	0x080165f4
 80010f4:	2000a9b4 	.word	0x2000a9b4
 80010f8:	0801660c 	.word	0x0801660c
 80010fc:	2000a9b8 	.word	0x2000a9b8
 8001100:	08016624 	.word	0x08016624
 8001104:	2000a9bc 	.word	0x2000a9bc
 8001108:	0801663c 	.word	0x0801663c
 800110c:	2000a9c0 	.word	0x2000a9c0
 8001110:	080164bc 	.word	0x080164bc
 8001114:	08001159 	.word	0x08001159
 8001118:	2000a98c 	.word	0x2000a98c
 800111c:	080164e0 	.word	0x080164e0
 8001120:	08001169 	.word	0x08001169
 8001124:	2000a990 	.word	0x2000a990
 8001128:	08016504 	.word	0x08016504
 800112c:	080012dd 	.word	0x080012dd
 8001130:	2000a994 	.word	0x2000a994
 8001134:	08016528 	.word	0x08016528
 8001138:	080015ed 	.word	0x080015ed
 800113c:	2000a998 	.word	0x2000a998
 8001140:	0801654c 	.word	0x0801654c
 8001144:	080017b9 	.word	0x080017b9
 8001148:	2000a99c 	.word	0x2000a99c
 800114c:	08016570 	.word	0x08016570
 8001150:	08001a35 	.word	0x08001a35
 8001154:	2000a9a0 	.word	0x2000a9a0

08001158 <Default_Task>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Default_Task */
void Default_Task(void *argument)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Default_Task */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001160:	2001      	movs	r0, #1
 8001162:	f00f ffb9 	bl	80110d8 <osDelay>
 8001166:	e7fb      	b.n	8001160 <Default_Task+0x8>

08001168 <W5500_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_W5500_Task */
void W5500_Task(void *argument)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08e      	sub	sp, #56	@ 0x38
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  io_msg_t io_msg;
  uint8_t *u8_ptr;
  audio_msg_t audio_msg;
  uint16_t len;
  uint8_t sn;
  uint8_t from_pool = 1;
 8001170:	2301      	movs	r3, #1
 8001172:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  ethernet_init();
 8001176:	f00a f9cd 	bl	800b514 <ethernet_init>
  udp_socket_open();
 800117a:	f00a fa1f 	bl	800b5bc <udp_socket_open>
  /* Infinite loop */
  for (;;)
  {
    status = osMessageQueueGet(W5500QueueHandle, &w5500_msg, NULL, 100);
 800117e:	4b50      	ldr	r3, [pc, #320]	@ (80012c0 <W5500_Task+0x158>)
 8001180:	6818      	ldr	r0, [r3, #0]
 8001182:	f107 011c 	add.w	r1, r7, #28
 8001186:	2364      	movs	r3, #100	@ 0x64
 8001188:	2200      	movs	r2, #0
 800118a:	f010 fb81 	bl	8011890 <osMessageQueueGet>
 800118e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (status == osOK)
 8001190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001192:	2b00      	cmp	r3, #0
 8001194:	d171      	bne.n	800127a <W5500_Task+0x112>
    {
      switch (w5500_msg.w5500_cmd)
 8001196:	7f3b      	ldrb	r3, [r7, #28]
 8001198:	2b02      	cmp	r3, #2
 800119a:	d063      	beq.n	8001264 <W5500_Task+0xfc>
 800119c:	2b02      	cmp	r3, #2
 800119e:	f300 8087 	bgt.w	80012b0 <W5500_Task+0x148>
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d002      	beq.n	80011ac <W5500_Task+0x44>
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d055      	beq.n	8001256 <W5500_Task+0xee>
      case W5500_CMD_TRANSMIT_FIELD:
        w5500_buf_tx[FIELD_CMD] = w5500_msg.io_cmd;
        w5500_buf_tx[FIELD_DATA] = w5500_msg.field;
        udp_socket_send(w5500_buf_tx, FIELD_SIZE);
        break;
      default: break;
 80011aa:	e081      	b.n	80012b0 <W5500_Task+0x148>
        u8_ptr = heap_pool_alloc(&heap_pool_audio_eth_to_vocoder);
 80011ac:	4845      	ldr	r0, [pc, #276]	@ (80012c4 <W5500_Task+0x15c>)
 80011ae:	f00b fe0e 	bl	800cdce <heap_pool_alloc>
 80011b2:	6378      	str	r0, [r7, #52]	@ 0x34
        if (u8_ptr == NULL)
 80011b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d105      	bne.n	80011c6 <W5500_Task+0x5e>
          u8_ptr = w5500_buf_rx;
 80011ba:	4b43      	ldr	r3, [pc, #268]	@ (80012c8 <W5500_Task+0x160>)
 80011bc:	637b      	str	r3, [r7, #52]	@ 0x34
          from_pool = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80011c4:	e002      	b.n	80011cc <W5500_Task+0x64>
          from_pool = 1;
 80011c6:	2301      	movs	r3, #1
 80011c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        len = udp_socket_receive(u8_ptr);
 80011cc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80011ce:	f00a fa39 	bl	800b644 <udp_socket_receive>
 80011d2:	4603      	mov	r3, r0
 80011d4:	853b      	strh	r3, [r7, #40]	@ 0x28
        if (len == AUDIO_SAMPLE_SIZE * 2)
 80011d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011d8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80011dc:	d118      	bne.n	8001210 <W5500_Task+0xa8>
          if (ptt_state_get() == PTT_ACTIVE)
 80011de:	f00b fecf 	bl	800cf80 <ptt_state_get>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d10a      	bne.n	80011fe <W5500_Task+0x96>
            audio_msg.ptr = (int16_t *)u8_ptr;
 80011e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011ea:	617b      	str	r3, [r7, #20]
            osMessageQueuePut(EthToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 80011ec:	4b37      	ldr	r3, [pc, #220]	@ (80012cc <W5500_Task+0x164>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f107 0114 	add.w	r1, r7, #20
 80011f4:	2300      	movs	r3, #0
 80011f6:	2200      	movs	r2, #0
 80011f8:	f010 fad6 	bl	80117a8 <osMessageQueuePut>
        break;
 80011fc:	e05a      	b.n	80012b4 <W5500_Task+0x14c>
            if (from_pool)
 80011fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001202:	2b00      	cmp	r3, #0
 8001204:	d056      	beq.n	80012b4 <W5500_Task+0x14c>
              heap_pool_free(&heap_pool_audio_eth_to_vocoder, u8_ptr);
 8001206:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001208:	482e      	ldr	r0, [pc, #184]	@ (80012c4 <W5500_Task+0x15c>)
 800120a:	f00b fe29 	bl	800ce60 <heap_pool_free>
        break;
 800120e:	e051      	b.n	80012b4 <W5500_Task+0x14c>
        else if (len == FIELD_SIZE)
 8001210:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001212:	2b02      	cmp	r3, #2
 8001214:	d116      	bne.n	8001244 <W5500_Task+0xdc>
          io_msg.cmd = u8_ptr[FIELD_CMD];
 8001216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	763b      	strb	r3, [r7, #24]
          io_msg.field = u8_ptr[FIELD_DATA];
 800121c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800121e:	785b      	ldrb	r3, [r3, #1]
 8001220:	767b      	strb	r3, [r7, #25]
          osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001222:	4b2b      	ldr	r3, [pc, #172]	@ (80012d0 <W5500_Task+0x168>)
 8001224:	6818      	ldr	r0, [r3, #0]
 8001226:	f107 0118 	add.w	r1, r7, #24
 800122a:	2300      	movs	r3, #0
 800122c:	2200      	movs	r2, #0
 800122e:	f010 fabb 	bl	80117a8 <osMessageQueuePut>
          if (from_pool)
 8001232:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001236:	2b00      	cmp	r3, #0
 8001238:	d03c      	beq.n	80012b4 <W5500_Task+0x14c>
            heap_pool_free(&heap_pool_audio_eth_to_vocoder, u8_ptr);
 800123a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800123c:	4821      	ldr	r0, [pc, #132]	@ (80012c4 <W5500_Task+0x15c>)
 800123e:	f00b fe0f 	bl	800ce60 <heap_pool_free>
        break;
 8001242:	e037      	b.n	80012b4 <W5500_Task+0x14c>
          if (from_pool)
 8001244:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001248:	2b00      	cmp	r3, #0
 800124a:	d033      	beq.n	80012b4 <W5500_Task+0x14c>
            heap_pool_free(&heap_pool_audio_eth_to_vocoder, u8_ptr);
 800124c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800124e:	481d      	ldr	r0, [pc, #116]	@ (80012c4 <W5500_Task+0x15c>)
 8001250:	f00b fe06 	bl	800ce60 <heap_pool_free>
        break;
 8001254:	e02e      	b.n	80012b4 <W5500_Task+0x14c>
      case W5500_CMD_TRANSMIT_SAMPLE: udp_socket_send((uint8_t *)w5500_msg.data_ptr, AUDIO_SAMPLE_SIZE * 2); break;
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800125c:	4618      	mov	r0, r3
 800125e:	f00a f9d1 	bl	800b604 <udp_socket_send>
 8001262:	e028      	b.n	80012b6 <W5500_Task+0x14e>
        w5500_buf_tx[FIELD_CMD] = w5500_msg.io_cmd;
 8001264:	7f7a      	ldrb	r2, [r7, #29]
 8001266:	4b1b      	ldr	r3, [pc, #108]	@ (80012d4 <W5500_Task+0x16c>)
 8001268:	701a      	strb	r2, [r3, #0]
        w5500_buf_tx[FIELD_DATA] = w5500_msg.field;
 800126a:	7fba      	ldrb	r2, [r7, #30]
 800126c:	4b19      	ldr	r3, [pc, #100]	@ (80012d4 <W5500_Task+0x16c>)
 800126e:	705a      	strb	r2, [r3, #1]
        udp_socket_send(w5500_buf_tx, FIELD_SIZE);
 8001270:	2102      	movs	r1, #2
 8001272:	4818      	ldr	r0, [pc, #96]	@ (80012d4 <W5500_Task+0x16c>)
 8001274:	f00a f9c6 	bl	800b604 <udp_socket_send>
        break;
 8001278:	e01d      	b.n	80012b6 <W5500_Task+0x14e>
      }
    }
    else
    {
      sn = w5500_get_sn_ir(UDP_SOCKET);
 800127a:	2000      	movs	r0, #0
 800127c:	f00b f8a6 	bl	800c3cc <w5500_get_sn_ir>
 8001280:	4603      	mov	r3, r0
 8001282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      if (sn & SOCKET_INT_RECV)
 8001286:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	2b00      	cmp	r3, #0
 8001290:	d011      	beq.n	80012b6 <W5500_Task+0x14e>
      {
        w5500_msg_t w5500_msg = {.w5500_cmd = W5500_CMD_RECEIVE};
 8001292:	f107 0308 	add.w	r3, r7, #8
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
        osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <W5500_Task+0x158>)
 80012a0:	6818      	ldr	r0, [r3, #0]
 80012a2:	f107 0108 	add.w	r1, r7, #8
 80012a6:	2300      	movs	r3, #0
 80012a8:	2200      	movs	r2, #0
 80012aa:	f010 fa7d 	bl	80117a8 <osMessageQueuePut>
 80012ae:	e002      	b.n	80012b6 <W5500_Task+0x14e>
      default: break;
 80012b0:	bf00      	nop
 80012b2:	e000      	b.n	80012b6 <W5500_Task+0x14e>
        break;
 80012b4:	bf00      	nop
      }
    }
    task_alive[TASK_ID_0] = 1;
 80012b6:	4b08      	ldr	r3, [pc, #32]	@ (80012d8 <W5500_Task+0x170>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
    status = osMessageQueueGet(W5500QueueHandle, &w5500_msg, NULL, 100);
 80012bc:	e75f      	b.n	800117e <W5500_Task+0x16>
 80012be:	bf00      	nop
 80012c0:	2000a9a4 	.word	0x2000a9a4
 80012c4:	2000906c 	.word	0x2000906c
 80012c8:	20003294 	.word	0x20003294
 80012cc:	2000a9b0 	.word	0x2000a9b0
 80012d0:	2000a9c0 	.word	0x2000a9c0
 80012d4:	20003154 	.word	0x20003154
 80012d8:	20003150 	.word	0x20003150

080012dc <SdCard_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SdCard_Task */
void SdCard_Task(void *argument)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08e      	sub	sp, #56	@ 0x38
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SdCard_Task */
  osStatus_t status = osError;
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
 80012e8:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t sd_card_init_flag = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint8_t rtc_time_set_flag = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sd_msg_t sd_msg;
  RTC_TimeTypeDef time = {0};
 80012f6:	f107 0310 	add.w	r3, r7, #16
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
 8001304:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef date = {0};
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  sd_card_led_off();
 800130a:	f00b ff1b 	bl	800d144 <sd_card_led_off>
  if (sd_cd_state_get() == SD_CD_LOW)
 800130e:	f00b fe21 	bl	800cf54 <sd_cd_state_get>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d10a      	bne.n	800132e <SdCard_Task+0x52>
  {
    sd_msg.cmd = SD_INIT;
 8001318:	2300      	movs	r3, #0
 800131a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 800131e:	4ba1      	ldr	r3, [pc, #644]	@ (80015a4 <SdCard_Task+0x2c8>)
 8001320:	6818      	ldr	r0, [r3, #0]
 8001322:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001326:	2300      	movs	r3, #0
 8001328:	2200      	movs	r2, #0
 800132a:	f010 fa3d 	bl	80117a8 <osMessageQueuePut>
  }

  for (;;)
  {
    status = osMessageQueueGet(AudioWriteSdQueueHandle, &sd_msg, NULL, 100);
 800132e:	4b9d      	ldr	r3, [pc, #628]	@ (80015a4 <SdCard_Task+0x2c8>)
 8001330:	6818      	ldr	r0, [r3, #0]
 8001332:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001336:	2364      	movs	r3, #100	@ 0x64
 8001338:	2200      	movs	r2, #0
 800133a:	f010 faa9 	bl	8011890 <osMessageQueueGet>
 800133e:	6338      	str	r0, [r7, #48]	@ 0x30
    if (status == osOK)
 8001340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001342:	2b00      	cmp	r3, #0
 8001344:	f040 8129 	bne.w	800159a <SdCard_Task+0x2be>
    {
      switch (sd_msg.cmd)
 8001348:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800134c:	2b04      	cmp	r3, #4
 800134e:	f200 811b 	bhi.w	8001588 <SdCard_Task+0x2ac>
 8001352:	a201      	add	r2, pc, #4	@ (adr r2, 8001358 <SdCard_Task+0x7c>)
 8001354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001358:	0800136d 	.word	0x0800136d
 800135c:	0800144f 	.word	0x0800144f
 8001360:	08001589 	.word	0x08001589
 8001364:	08001485 	.word	0x08001485
 8001368:	0800151d 	.word	0x0800151d
      {
      case SD_INIT:
        if (!sd_card_init_flag)
 800136c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001370:	2b00      	cmp	r3, #0
 8001372:	f040 810b 	bne.w	800158c <SdCard_Task+0x2b0>
        {
          MX_FATFS_Init();
 8001376:	f00b fa69 	bl	800c84c <MX_FATFS_Init>
          __HAL_RCC_SDMMC1_FORCE_RESET();
 800137a:	4b8b      	ldr	r3, [pc, #556]	@ (80015a8 <SdCard_Task+0x2cc>)
 800137c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800137e:	4a8a      	ldr	r2, [pc, #552]	@ (80015a8 <SdCard_Task+0x2cc>)
 8001380:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001384:	6253      	str	r3, [r2, #36]	@ 0x24
          __HAL_RCC_SDMMC1_RELEASE_RESET();
 8001386:	4b88      	ldr	r3, [pc, #544]	@ (80015a8 <SdCard_Task+0x2cc>)
 8001388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800138a:	4a87      	ldr	r2, [pc, #540]	@ (80015a8 <SdCard_Task+0x2cc>)
 800138c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001390:	6253      	str	r3, [r2, #36]	@ 0x24
          if (HAL_SD_Init(&hsd1) != HAL_OK)
 8001392:	4886      	ldr	r0, [pc, #536]	@ (80015ac <SdCard_Task+0x2d0>)
 8001394:	f006 f924 	bl	80075e0 <HAL_SD_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d002      	beq.n	80013a4 <SdCard_Task+0xc8>
          {
            MX_FATFS_DeInit();
 800139e:	f00b fa8f 	bl	800c8c0 <MX_FATFS_DeInit>
            break;
 80013a2:	e0fa      	b.n	800159a <SdCard_Task+0x2be>
          }
          if (fs_check_fat32() == FR_OK)
 80013a4:	f7ff f9dc 	bl	8000760 <fs_check_fat32>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d141      	bne.n	8001432 <SdCard_Task+0x156>
          {
            printf("fs_check_fat32 OK\r\n");
 80013ae:	4880      	ldr	r0, [pc, #512]	@ (80015b0 <SdCard_Task+0x2d4>)
 80013b0:	f013 ff14 	bl	80151dc <puts>
            sd_card_led_on();
 80013b4:	f00b feba 	bl	800d12c <sd_card_led_on>
            sd_card_init_flag = 1;
 80013b8:	2301      	movs	r3, #1
 80013ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            printf("sd_card_init_flag = %d\r\n", sd_card_init_flag);
 80013be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80013c2:	4619      	mov	r1, r3
 80013c4:	487b      	ldr	r0, [pc, #492]	@ (80015b4 <SdCard_Task+0x2d8>)
 80013c6:	f013 fea1 	bl	801510c <iprintf>
            wav_file_count_set(fatfs32_count_wav_files());
 80013ca:	f7ff fd39 	bl	8000e40 <fatfs32_count_wav_files>
 80013ce:	4603      	mov	r3, r0
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fd93 	bl	8000efc <wav_file_count_set>
            printf("count_wav_files: %d\r\n", (int)wav_file_count_get());
 80013d6:	f7ff fda1 	bl	8000f1c <wav_file_count_get>
 80013da:	4603      	mov	r3, r0
 80013dc:	4619      	mov	r1, r3
 80013de:	4876      	ldr	r0, [pc, #472]	@ (80015b8 <SdCard_Task+0x2dc>)
 80013e0:	f013 fe94 	bl	801510c <iprintf>
            if (!rtc_time_set_flag)
 80013e4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	f040 80cf 	bne.w	800158c <SdCard_Task+0x2b0>
            {
              FRESULT res = read_datetime_from_index_dat(&time, &date);
 80013ee:	f107 020c 	add.w	r2, r7, #12
 80013f2:	f107 0310 	add.w	r3, r7, #16
 80013f6:	4611      	mov	r1, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fc21 	bl	8000c40 <read_datetime_from_index_dat>
 80013fe:	4603      	mov	r3, r0
 8001400:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
              if (res == FR_OK)
 8001404:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001408:	2b00      	cmp	r3, #0
 800140a:	f040 80bf 	bne.w	800158c <SdCard_Task+0x2b0>
              {
                HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 800140e:	f107 0310 	add.w	r3, r7, #16
 8001412:	2200      	movs	r2, #0
 8001414:	4619      	mov	r1, r3
 8001416:	4869      	ldr	r0, [pc, #420]	@ (80015bc <SdCard_Task+0x2e0>)
 8001418:	f005 f816 	bl	8006448 <HAL_RTC_SetTime>
                HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN);
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	2200      	movs	r2, #0
 8001422:	4619      	mov	r1, r3
 8001424:	4865      	ldr	r0, [pc, #404]	@ (80015bc <SdCard_Task+0x2e0>)
 8001426:	f005 f907 	bl	8006638 <HAL_RTC_SetDate>
                rtc_time_set_flag = 1;
 800142a:	2301      	movs	r3, #1
 800142c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            f_mount(NULL, "", 0);
            HAL_SD_DeInit(&hsd1);
            MX_FATFS_DeInit();
          }
        }
        break;
 8001430:	e0ac      	b.n	800158c <SdCard_Task+0x2b0>
            printf("fs_check_fat32 ERROR\r\n");
 8001432:	4863      	ldr	r0, [pc, #396]	@ (80015c0 <SdCard_Task+0x2e4>)
 8001434:	f013 fed2 	bl	80151dc <puts>
            f_mount(NULL, "", 0);
 8001438:	2200      	movs	r2, #0
 800143a:	4962      	ldr	r1, [pc, #392]	@ (80015c4 <SdCard_Task+0x2e8>)
 800143c:	2000      	movs	r0, #0
 800143e:	f00d fe19 	bl	800f074 <f_mount>
            HAL_SD_DeInit(&hsd1);
 8001442:	485a      	ldr	r0, [pc, #360]	@ (80015ac <SdCard_Task+0x2d0>)
 8001444:	f006 f97c 	bl	8007740 <HAL_SD_DeInit>
            MX_FATFS_DeInit();
 8001448:	f00b fa3a 	bl	800c8c0 <MX_FATFS_DeInit>
        break;
 800144c:	e09e      	b.n	800158c <SdCard_Task+0x2b0>
      case SD_DEINIT:
        if (sd_card_init_flag)
 800144e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001452:	2b00      	cmp	r3, #0
 8001454:	f000 809c 	beq.w	8001590 <SdCard_Task+0x2b4>
        {
          f_mount(NULL, "", 0);
 8001458:	2200      	movs	r2, #0
 800145a:	495a      	ldr	r1, [pc, #360]	@ (80015c4 <SdCard_Task+0x2e8>)
 800145c:	2000      	movs	r0, #0
 800145e:	f00d fe09 	bl	800f074 <f_mount>
          HAL_SD_DeInit(&hsd1);
 8001462:	4852      	ldr	r0, [pc, #328]	@ (80015ac <SdCard_Task+0x2d0>)
 8001464:	f006 f96c 	bl	8007740 <HAL_SD_DeInit>
          MX_FATFS_DeInit();
 8001468:	f00b fa2a 	bl	800c8c0 <MX_FATFS_DeInit>
          sd_card_init_flag = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          sd_card_led_off();
 8001472:	f00b fe67 	bl	800d144 <sd_card_led_off>
          printf("sd_card_init_flag = %d\r\n", sd_card_init_flag);
 8001476:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800147a:	4619      	mov	r1, r3
 800147c:	484d      	ldr	r0, [pc, #308]	@ (80015b4 <SdCard_Task+0x2d8>)
 800147e:	f013 fe45 	bl	801510c <iprintf>
        }
        break;
 8001482:	e085      	b.n	8001590 <SdCard_Task+0x2b4>
      case SD_CREATE_WAV_FILE: break;
      case SD_WRITE_WAV_DATA:
        if (sd_card_init_flag)
 8001484:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001488:	2b00      	cmp	r3, #0
 800148a:	f000 8083 	beq.w	8001594 <SdCard_Task+0x2b8>
        {
          wav_file_create();
 800148e:	f7ff fa67 	bl	8000960 <wav_file_create>
          if (wav_file_write_data("Music.wav", sd_msg.ptr, SD_WRITE_BUF_SIZE / 2) != FR_OK)
 8001492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001494:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001498:	4619      	mov	r1, r3
 800149a:	484b      	ldr	r0, [pc, #300]	@ (80015c8 <SdCard_Task+0x2ec>)
 800149c:	f7ff fa92 	bl	80009c4 <wav_file_write_data>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <SdCard_Task+0x1d2>
          {
            printf("wav_file_write_data error\r\n");
 80014a6:	4849      	ldr	r0, [pc, #292]	@ (80015cc <SdCard_Task+0x2f0>)
 80014a8:	f013 fe98 	bl	80151dc <puts>
              }
              record.cnt = 0;
            }
          }
        }
        break;
 80014ac:	e072      	b.n	8001594 <SdCard_Task+0x2b8>
            record.cnt++;
 80014ae:	4b48      	ldr	r3, [pc, #288]	@ (80015d0 <SdCard_Task+0x2f4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	3301      	adds	r3, #1
 80014b4:	4a46      	ldr	r2, [pc, #280]	@ (80015d0 <SdCard_Task+0x2f4>)
 80014b6:	6013      	str	r3, [r2, #0]
            if (record.cnt == RECORD_BLOCK_COUNT)
 80014b8:	4b45      	ldr	r3, [pc, #276]	@ (80015d0 <SdCard_Task+0x2f4>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f241 7270 	movw	r2, #6000	@ 0x1770
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d167      	bne.n	8001594 <SdCard_Task+0x2b8>
              if (wav_update_header() != FR_OK)
 80014c4:	f7ff f9e0 	bl	8000888 <wav_update_header>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d007      	beq.n	80014de <SdCard_Task+0x202>
                printf("wav_update_header error: %d\r\n", (int)file_index_get());
 80014ce:	f7ff fcab 	bl	8000e28 <file_index_get>
 80014d2:	4603      	mov	r3, r0
 80014d4:	4619      	mov	r1, r3
 80014d6:	483f      	ldr	r0, [pc, #252]	@ (80015d4 <SdCard_Task+0x2f8>)
 80014d8:	f013 fe18 	bl	801510c <iprintf>
 80014dc:	e006      	b.n	80014ec <SdCard_Task+0x210>
                printf("wav_update_header ok: %d\r\n", (int)file_index_get());
 80014de:	f7ff fca3 	bl	8000e28 <file_index_get>
 80014e2:	4603      	mov	r3, r0
 80014e4:	4619      	mov	r1, r3
 80014e6:	483c      	ldr	r0, [pc, #240]	@ (80015d8 <SdCard_Task+0x2fc>)
 80014e8:	f013 fe10 	bl	801510c <iprintf>
              if (wav_file_close() != FR_OK)
 80014ec:	f7ff fa8a 	bl	8000a04 <wav_file_close>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d007      	beq.n	8001506 <SdCard_Task+0x22a>
                printf("wav_file_close error %d\r\n", (int)file_index_get());
 80014f6:	f7ff fc97 	bl	8000e28 <file_index_get>
 80014fa:	4603      	mov	r3, r0
 80014fc:	4619      	mov	r1, r3
 80014fe:	4837      	ldr	r0, [pc, #220]	@ (80015dc <SdCard_Task+0x300>)
 8001500:	f013 fe04 	bl	801510c <iprintf>
 8001504:	e006      	b.n	8001514 <SdCard_Task+0x238>
                printf("wav_file_close ok %d\r\n", (int)file_index_get());
 8001506:	f7ff fc8f 	bl	8000e28 <file_index_get>
 800150a:	4603      	mov	r3, r0
 800150c:	4619      	mov	r1, r3
 800150e:	4834      	ldr	r0, [pc, #208]	@ (80015e0 <SdCard_Task+0x304>)
 8001510:	f013 fdfc 	bl	801510c <iprintf>
              record.cnt = 0;
 8001514:	4b2e      	ldr	r3, [pc, #184]	@ (80015d0 <SdCard_Task+0x2f4>)
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
        break;
 800151a:	e03b      	b.n	8001594 <SdCard_Task+0x2b8>
      case SD_FILE_WAV_CLOSE:
        if (sd_card_init_flag)
 800151c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001520:	2b00      	cmp	r3, #0
 8001522:	d039      	beq.n	8001598 <SdCard_Task+0x2bc>
        {
          if (wav_update_header() != FR_OK)
 8001524:	f7ff f9b0 	bl	8000888 <wav_update_header>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d007      	beq.n	800153e <SdCard_Task+0x262>
          {
            printf("wav_update_header error: %d\r\n", (int)file_index_get());
 800152e:	f7ff fc7b 	bl	8000e28 <file_index_get>
 8001532:	4603      	mov	r3, r0
 8001534:	4619      	mov	r1, r3
 8001536:	4827      	ldr	r0, [pc, #156]	@ (80015d4 <SdCard_Task+0x2f8>)
 8001538:	f013 fde8 	bl	801510c <iprintf>
 800153c:	e006      	b.n	800154c <SdCard_Task+0x270>
          }
          else
          {
            printf("wav_update_header ok: %d\r\n", (int)file_index_get());
 800153e:	f7ff fc73 	bl	8000e28 <file_index_get>
 8001542:	4603      	mov	r3, r0
 8001544:	4619      	mov	r1, r3
 8001546:	4824      	ldr	r0, [pc, #144]	@ (80015d8 <SdCard_Task+0x2fc>)
 8001548:	f013 fde0 	bl	801510c <iprintf>
          }
          if (wav_file_close() != FR_OK)
 800154c:	f7ff fa5a 	bl	8000a04 <wav_file_close>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d007      	beq.n	8001566 <SdCard_Task+0x28a>
          {
            printf("wav_file_close error %d\r\n", (int)file_index_get());
 8001556:	f7ff fc67 	bl	8000e28 <file_index_get>
 800155a:	4603      	mov	r3, r0
 800155c:	4619      	mov	r1, r3
 800155e:	481f      	ldr	r0, [pc, #124]	@ (80015dc <SdCard_Task+0x300>)
 8001560:	f013 fdd4 	bl	801510c <iprintf>
 8001564:	e006      	b.n	8001574 <SdCard_Task+0x298>
          }
          else
          {
            printf("wav_file_close ok %d\r\n", (int)file_index_get());
 8001566:	f7ff fc5f 	bl	8000e28 <file_index_get>
 800156a:	4603      	mov	r3, r0
 800156c:	4619      	mov	r1, r3
 800156e:	481c      	ldr	r0, [pc, #112]	@ (80015e0 <SdCard_Task+0x304>)
 8001570:	f013 fdcc 	bl	801510c <iprintf>
          }
          sd_state.active_buf = 0;
 8001574:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <SdCard_Task+0x308>)
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
          sd_state.write_offset = 0;
 800157a:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <SdCard_Task+0x308>)
 800157c:	2200      	movs	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
          record.cnt = 0;
 8001580:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <SdCard_Task+0x2f4>)
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
        }
        break;
 8001586:	e007      	b.n	8001598 <SdCard_Task+0x2bc>
      default: break;
 8001588:	bf00      	nop
 800158a:	e006      	b.n	800159a <SdCard_Task+0x2be>
        break;
 800158c:	bf00      	nop
 800158e:	e004      	b.n	800159a <SdCard_Task+0x2be>
        break;
 8001590:	bf00      	nop
 8001592:	e002      	b.n	800159a <SdCard_Task+0x2be>
        break;
 8001594:	bf00      	nop
 8001596:	e000      	b.n	800159a <SdCard_Task+0x2be>
        break;
 8001598:	bf00      	nop
      }
    }
    task_alive[TASK_ID_1] = 1;
 800159a:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <SdCard_Task+0x30c>)
 800159c:	2201      	movs	r2, #1
 800159e:	705a      	strb	r2, [r3, #1]
    status = osMessageQueueGet(AudioWriteSdQueueHandle, &sd_msg, NULL, 100);
 80015a0:	e6c5      	b.n	800132e <SdCard_Task+0x52>
 80015a2:	bf00      	nop
 80015a4:	2000a9b8 	.word	0x2000a9b8
 80015a8:	40023800 	.word	0x40023800
 80015ac:	2000abc8 	.word	0x2000abc8
 80015b0:	08016364 	.word	0x08016364
 80015b4:	08016378 	.word	0x08016378
 80015b8:	08016394 	.word	0x08016394
 80015bc:	2000a9dc 	.word	0x2000a9dc
 80015c0:	080163ac 	.word	0x080163ac
 80015c4:	080163c4 	.word	0x080163c4
 80015c8:	080163c8 	.word	0x080163c8
 80015cc:	080163d4 	.word	0x080163d4
 80015d0:	2000a988 	.word	0x2000a988
 80015d4:	080163f0 	.word	0x080163f0
 80015d8:	08016410 	.word	0x08016410
 80015dc:	0801642c 	.word	0x0801642c
 80015e0:	08016448 	.word	0x08016448
 80015e4:	20007760 	.word	0x20007760
 80015e8:	20003150 	.word	0x20003150

080015ec <AudioMixing_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_AudioMixing_Task */
void AudioMixing_Task(void *argument)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b08b      	sub	sp, #44	@ 0x2c
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  //  int16_t *i16_ptr;
  /* Infinite loop */

  for (;;)
  {
    statusTxVocoder = osMessageQueueGet(TxVocoderToAudioMixQueueHandle, &vocoder_tx_msg, NULL, 100);
 80015f4:	4b66      	ldr	r3, [pc, #408]	@ (8001790 <AudioMixing_Task+0x1a4>)
 80015f6:	6818      	ldr	r0, [r3, #0]
 80015f8:	f107 0118 	add.w	r1, r7, #24
 80015fc:	2364      	movs	r3, #100	@ 0x64
 80015fe:	2200      	movs	r2, #0
 8001600:	f010 f946 	bl	8011890 <osMessageQueueGet>
 8001604:	6278      	str	r0, [r7, #36]	@ 0x24
    if (statusTxVocoder == osOK)
 8001606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001608:	2b00      	cmp	r3, #0
 800160a:	f040 80bd 	bne.w	8001788 <AudioMixing_Task+0x19c>
    {
      statusEth = osMessageQueueGet(EthToAudioMixQueueHandle, &eth_to_audio_mix_msg, NULL, 0);
 800160e:	4b61      	ldr	r3, [pc, #388]	@ (8001794 <AudioMixing_Task+0x1a8>)
 8001610:	6818      	ldr	r0, [r3, #0]
 8001612:	f107 0110 	add.w	r1, r7, #16
 8001616:	2300      	movs	r3, #0
 8001618:	2200      	movs	r2, #0
 800161a:	f010 f939 	bl	8011890 <osMessageQueueGet>
 800161e:	6238      	str	r0, [r7, #32]

      // Write sd card
      if (dev_addr_get() == DEV_ADDR_A)
 8001620:	f001 ff26 	bl	8003470 <dev_addr_get>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d15b      	bne.n	80016e2 <AudioMixing_Task+0xf6>
      {
        statusRxVocoder = osMessageQueueGet(RxVocoderToAudioMixQueueHandle, &vocoder_rx_msg, NULL, 0);
 800162a:	4b5b      	ldr	r3, [pc, #364]	@ (8001798 <AudioMixing_Task+0x1ac>)
 800162c:	6818      	ldr	r0, [r3, #0]
 800162e:	f107 0114 	add.w	r1, r7, #20
 8001632:	2300      	movs	r3, #0
 8001634:	2200      	movs	r2, #0
 8001636:	f010 f92b 	bl	8011890 <osMessageQueueGet>
 800163a:	61f8      	str	r0, [r7, #28]
        if (statusRxVocoder == osOK)
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d14f      	bne.n	80016e2 <AudioMixing_Task+0xf6>
        {
          // mixing of receive and transmit traffic if there is reception and write buffer sd_buf
          if (statusEth == osOK)
 8001642:	6a3b      	ldr	r3, [r7, #32]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d111      	bne.n	800166c <AudioMixing_Task+0x80>
          {
            multisamples_mixing(vocoder_tx_msg.ptr, vocoder_rx_msg.ptr, (int16_t *)(&sd_buf[sd_state.active_buf][sd_state.write_offset]),
 8001648:	69b8      	ldr	r0, [r7, #24]
 800164a:	6979      	ldr	r1, [r7, #20]
 800164c:	4b53      	ldr	r3, [pc, #332]	@ (800179c <AudioMixing_Task+0x1b0>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	461c      	mov	r4, r3
 8001652:	4b52      	ldr	r3, [pc, #328]	@ (800179c <AudioMixing_Task+0x1b0>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800165a:	fb04 f202 	mul.w	r2, r4, r2
 800165e:	4413      	add	r3, r2
 8001660:	4a4f      	ldr	r2, [pc, #316]	@ (80017a0 <AudioMixing_Task+0x1b4>)
 8001662:	441a      	add	r2, r3
 8001664:	23a0      	movs	r3, #160	@ 0xa0
 8001666:	f7ff f819 	bl	800069c <multisamples_mixing>
 800166a:	e011      	b.n	8001690 <AudioMixing_Task+0xa4>
                                AUDIO_SAMPLE_SIZE);
          }
          // SD buffer write buffer transfer only
          else
          {
            memcpy(&sd_buf[sd_state.active_buf][sd_state.write_offset], vocoder_rx_msg.ptr, AUDIO_SAMPLE_SIZE * sizeof(int16_t));
 800166c:	4b4b      	ldr	r3, [pc, #300]	@ (800179c <AudioMixing_Task+0x1b0>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	4619      	mov	r1, r3
 8001672:	4b4a      	ldr	r3, [pc, #296]	@ (800179c <AudioMixing_Task+0x1b0>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800167a:	fb01 f202 	mul.w	r2, r1, r2
 800167e:	4413      	add	r3, r2
 8001680:	4a47      	ldr	r2, [pc, #284]	@ (80017a0 <AudioMixing_Task+0x1b4>)
 8001682:	4413      	add	r3, r2
 8001684:	6979      	ldr	r1, [r7, #20]
 8001686:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800168a:	4618      	mov	r0, r3
 800168c:	f013 ffa2 	bl	80155d4 <memcpy>
          }

          sd_state.write_offset += AUDIO_SAMPLE_SIZE * sizeof(int16_t);
 8001690:	4b42      	ldr	r3, [pc, #264]	@ (800179c <AudioMixing_Task+0x1b0>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001698:	4a40      	ldr	r2, [pc, #256]	@ (800179c <AudioMixing_Task+0x1b0>)
 800169a:	6053      	str	r3, [r2, #4]
          if (sd_state.write_offset >= SD_WRITE_BUF_SIZE)
 800169c:	4b3f      	ldr	r3, [pc, #252]	@ (800179c <AudioMixing_Task+0x1b0>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80016a4:	d31d      	bcc.n	80016e2 <AudioMixing_Task+0xf6>
          {
            sd_msg.cmd = SD_WRITE_WAV_DATA;
 80016a6:	2303      	movs	r3, #3
 80016a8:	723b      	strb	r3, [r7, #8]
            sd_msg.ptr = (int16_t *)sd_buf[sd_state.active_buf];
 80016aa:	4b3c      	ldr	r3, [pc, #240]	@ (800179c <AudioMixing_Task+0x1b0>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80016b4:	fb02 f303 	mul.w	r3, r2, r3
 80016b8:	4a39      	ldr	r2, [pc, #228]	@ (80017a0 <AudioMixing_Task+0x1b4>)
 80016ba:	4413      	add	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]
            osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 80016be:	4b39      	ldr	r3, [pc, #228]	@ (80017a4 <AudioMixing_Task+0x1b8>)
 80016c0:	6818      	ldr	r0, [r3, #0]
 80016c2:	f107 0108 	add.w	r1, r7, #8
 80016c6:	2300      	movs	r3, #0
 80016c8:	2200      	movs	r2, #0
 80016ca:	f010 f86d 	bl	80117a8 <osMessageQueuePut>
            sd_state.active_buf ^= 1; /* переключение буфера */
 80016ce:	4b33      	ldr	r3, [pc, #204]	@ (800179c <AudioMixing_Task+0x1b0>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	f083 0301 	eor.w	r3, r3, #1
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	4b30      	ldr	r3, [pc, #192]	@ (800179c <AudioMixing_Task+0x1b0>)
 80016da:	701a      	strb	r2, [r3, #0]
            sd_state.write_offset = 0;
 80016dc:	4b2f      	ldr	r3, [pc, #188]	@ (800179c <AudioMixing_Task+0x1b0>)
 80016de:	2200      	movs	r2, #0
 80016e0:	605a      	str	r2, [r3, #4]
          }
        }
      }

      // if there is Ethernet traffic
      if (statusEth == osOK)
 80016e2:	6a3b      	ldr	r3, [r7, #32]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d130      	bne.n	800174a <AudioMixing_Task+0x15e>
      {
        // check alarm
        if (flag_alarm_button_get() == ALARM_FLAG_STATE_ON)
 80016e8:	f001 ff4e 	bl	8003588 <flag_alarm_button_get>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d10c      	bne.n	800170c <AudioMixing_Task+0x120>
        {
          copy_int16_array_circular(&pcm_buf_alarm, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	22a0      	movs	r2, #160	@ 0xa0
 80016f6:	4619      	mov	r1, r3
 80016f8:	482b      	ldr	r0, [pc, #172]	@ (80017a8 <AudioMixing_Task+0x1bc>)
 80016fa:	f001 fec9 	bl	8003490 <copy_int16_array_circular>
          multisamples_mixing(vocoder_tx_msg.ptr, eth_to_audio_mix_msg.ptr, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 80016fe:	69b8      	ldr	r0, [r7, #24]
 8001700:	6939      	ldr	r1, [r7, #16]
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	23a0      	movs	r3, #160	@ 0xa0
 8001706:	f7fe ffc9 	bl	800069c <multisamples_mixing>
 800170a:	e018      	b.n	800173e <AudioMixing_Task+0x152>
        }
        // check call
        else if (flag_call_get() == CALL_FLAG_STATE_ON)
 800170c:	f001 ff8a 	bl	8003624 <flag_call_get>
 8001710:	4603      	mov	r3, r0
 8001712:	2b01      	cmp	r3, #1
 8001714:	d10c      	bne.n	8001730 <AudioMixing_Task+0x144>
        {
          copy_int16_array_circular(&pcm_buf_call, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	22a0      	movs	r2, #160	@ 0xa0
 800171a:	4619      	mov	r1, r3
 800171c:	4823      	ldr	r0, [pc, #140]	@ (80017ac <AudioMixing_Task+0x1c0>)
 800171e:	f001 feb7 	bl	8003490 <copy_int16_array_circular>
          multisamples_mixing(vocoder_tx_msg.ptr, eth_to_audio_mix_msg.ptr, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 8001722:	69b8      	ldr	r0, [r7, #24]
 8001724:	6939      	ldr	r1, [r7, #16]
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	23a0      	movs	r3, #160	@ 0xa0
 800172a:	f7fe ffb7 	bl	800069c <multisamples_mixing>
 800172e:	e006      	b.n	800173e <AudioMixing_Task+0x152>
        }
        // voice
        else
        {
          memcpy(vocoder_tx_msg.ptr, eth_to_audio_mix_msg.ptr, AUDIO_SAMPLE_SIZE * sizeof(int16_t));
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	6939      	ldr	r1, [r7, #16]
 8001734:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001738:	4618      	mov	r0, r3
 800173a:	f013 ff4b 	bl	80155d4 <memcpy>
        }
        heap_pool_free(&heap_pool_audio_eth_to_vocoder, (uint8_t *)eth_to_audio_mix_msg.ptr);
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	4619      	mov	r1, r3
 8001742:	481b      	ldr	r0, [pc, #108]	@ (80017b0 <AudioMixing_Task+0x1c4>)
 8001744:	f00b fb8c 	bl	800ce60 <heap_pool_free>
 8001748:	e01e      	b.n	8001788 <AudioMixing_Task+0x19c>
      }
      else
      {
        // check alarm
        if (flag_alarm_button_get() == ALARM_FLAG_STATE_ON)
 800174a:	f001 ff1d 	bl	8003588 <flag_alarm_button_get>
 800174e:	4603      	mov	r3, r0
 8001750:	2b01      	cmp	r3, #1
 8001752:	d106      	bne.n	8001762 <AudioMixing_Task+0x176>
        {
          copy_int16_array_circular(&pcm_buf_alarm, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	22a0      	movs	r2, #160	@ 0xa0
 8001758:	4619      	mov	r1, r3
 800175a:	4813      	ldr	r0, [pc, #76]	@ (80017a8 <AudioMixing_Task+0x1bc>)
 800175c:	f001 fe98 	bl	8003490 <copy_int16_array_circular>
 8001760:	e012      	b.n	8001788 <AudioMixing_Task+0x19c>
        }
        // check call
        else if (flag_call_get() == CALL_FLAG_STATE_ON)
 8001762:	f001 ff5f 	bl	8003624 <flag_call_get>
 8001766:	4603      	mov	r3, r0
 8001768:	2b01      	cmp	r3, #1
 800176a:	d106      	bne.n	800177a <AudioMixing_Task+0x18e>
        {
          copy_int16_array_circular(&pcm_buf_call, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	22a0      	movs	r2, #160	@ 0xa0
 8001770:	4619      	mov	r1, r3
 8001772:	480e      	ldr	r0, [pc, #56]	@ (80017ac <AudioMixing_Task+0x1c0>)
 8001774:	f001 fe8c 	bl	8003490 <copy_int16_array_circular>
 8001778:	e006      	b.n	8001788 <AudioMixing_Task+0x19c>
        }
        // noise
        else
        {
          memset(vocoder_tx_msg.ptr, 0, AUDIO_SAMPLE_SIZE * sizeof(int16_t));
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001780:	2100      	movs	r1, #0
 8001782:	4618      	mov	r0, r3
 8001784:	f013 fe40 	bl	8015408 <memset>
        }
      }
    }
    task_alive[TASK_ID_2] = 1;
 8001788:	4b0a      	ldr	r3, [pc, #40]	@ (80017b4 <AudioMixing_Task+0x1c8>)
 800178a:	2201      	movs	r2, #1
 800178c:	709a      	strb	r2, [r3, #2]
    statusTxVocoder = osMessageQueueGet(TxVocoderToAudioMixQueueHandle, &vocoder_tx_msg, NULL, 100);
 800178e:	e731      	b.n	80015f4 <AudioMixing_Task+0x8>
 8001790:	2000a9ac 	.word	0x2000a9ac
 8001794:	2000a9b0 	.word	0x2000a9b0
 8001798:	2000a9a8 	.word	0x2000a9a8
 800179c:	20007760 	.word	0x20007760
 80017a0:	200038e0 	.word	0x200038e0
 80017a4:	2000a9b8 	.word	0x2000a9b8
 80017a8:	2000000c 	.word	0x2000000c
 80017ac:	20000018 	.word	0x20000018
 80017b0:	2000906c 	.word	0x2000906c
 80017b4:	20003150 	.word	0x20003150

080017b8 <ProcessIO_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ProcessIO_Task */
void ProcessIO_Task(void *argument)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  osStatus_t status;
  w5500_msg_t w5500_msg;
  io_msg_t io_msg;
  sd_msg_t sd_msg;

  sensor_1_led_off();
 80017c0:	f00b fc18 	bl	800cff4 <sensor_1_led_off>
  sensor_2_led_off();
 80017c4:	f00b fc2e 	bl	800d024 <sensor_2_led_off>
  sensor_3_led_off();
 80017c8:	f00b fc44 	bl	800d054 <sensor_3_led_off>
  sensor_4_led_off();
 80017cc:	f00b fc5a 	bl	800d084 <sensor_4_led_off>
  sensor_5_led_off();
 80017d0:	f00b fc70 	bl	800d0b4 <sensor_5_led_off>
  group_led_off();
 80017d4:	f00b fbf6 	bl	800cfc4 <group_led_off>
  read_state_sensors(&field_local);
 80017d8:	488f      	ldr	r0, [pc, #572]	@ (8001a18 <ProcessIO_Task+0x260>)
 80017da:	f001 fff9 	bl	80037d0 <read_state_sensors>
  process_field_sensor(&field_local, &field_dest);
 80017de:	498f      	ldr	r1, [pc, #572]	@ (8001a1c <ProcessIO_Task+0x264>)
 80017e0:	488d      	ldr	r0, [pc, #564]	@ (8001a18 <ProcessIO_Task+0x260>)
 80017e2:	f002 f855 	bl	8003890 <process_field_sensor>

  if (ptt_state_get() == PTT_ACTIVE)
 80017e6:	f00b fbcb 	bl	800cf80 <ptt_state_get>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d105      	bne.n	80017fc <ProcessIO_Task+0x44>
  {
    vocoder_enable(); // vocoder disable
 80017f0:	f00b fb76 	bl	800cee0 <vocoder_enable>
    hp_on();          // handset speaker amplifier
 80017f4:	f00b fcca 	bl	800d18c <hp_on>
    mic_on();         // off the microphone amplifier
 80017f8:	f00b fce0 	bl	800d1bc <mic_on>
  }

  /* Infinite loop */
  for (;;)
  {
    status = osMessageQueueGet(IOQueueHandle, &io_msg, NULL, 100);
 80017fc:	4b88      	ldr	r3, [pc, #544]	@ (8001a20 <ProcessIO_Task+0x268>)
 80017fe:	6818      	ldr	r0, [r3, #0]
 8001800:	f107 0114 	add.w	r1, r7, #20
 8001804:	2364      	movs	r3, #100	@ 0x64
 8001806:	2200      	movs	r2, #0
 8001808:	f010 f842 	bl	8011890 <osMessageQueueGet>
 800180c:	6278      	str	r0, [r7, #36]	@ 0x24
    if (status == osOK)
 800180e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001810:	2b00      	cmp	r3, #0
 8001812:	f040 80fc 	bne.w	8001a0e <ProcessIO_Task+0x256>
    {
      switch (io_msg.cmd)
 8001816:	7d3b      	ldrb	r3, [r7, #20]
 8001818:	2b09      	cmp	r3, #9
 800181a:	f200 80f5 	bhi.w	8001a08 <ProcessIO_Task+0x250>
 800181e:	a201      	add	r2, pc, #4	@ (adr r2, 8001824 <ProcessIO_Task+0x6c>)
 8001820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001824:	08001a09 	.word	0x08001a09
 8001828:	0800184d 	.word	0x0800184d
 800182c:	0800188f 	.word	0x0800188f
 8001830:	080018eb 	.word	0x080018eb
 8001834:	08001931 	.word	0x08001931
 8001838:	0800194f 	.word	0x0800194f
 800183c:	08001989 	.word	0x08001989
 8001840:	080019a7 	.word	0x080019a7
 8001844:	080019b5 	.word	0x080019b5
 8001848:	080019e3 	.word	0x080019e3
      {
      case IO_CMD_LOW_BATTERY: break;
      case IO_CMD_SD_CD:
        osDelay(20);
 800184c:	2014      	movs	r0, #20
 800184e:	f00f fc43 	bl	80110d8 <osDelay>
        if (sd_cd_state_get() == SD_CD_LOW)
 8001852:	f00b fb7f 	bl	800cf54 <sd_cd_state_get>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d10a      	bne.n	8001872 <ProcessIO_Task+0xba>
        {
          sd_msg.cmd = SD_INIT;
 800185c:	2300      	movs	r3, #0
 800185e:	733b      	strb	r3, [r7, #12]
          osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 8001860:	4b70      	ldr	r3, [pc, #448]	@ (8001a24 <ProcessIO_Task+0x26c>)
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	f107 010c 	add.w	r1, r7, #12
 8001868:	2300      	movs	r3, #0
 800186a:	2200      	movs	r2, #0
 800186c:	f00f ff9c 	bl	80117a8 <osMessageQueuePut>
 8001870:	e009      	b.n	8001886 <ProcessIO_Task+0xce>
        }
        else
        {
          sd_msg.cmd = SD_DEINIT;
 8001872:	2301      	movs	r3, #1
 8001874:	733b      	strb	r3, [r7, #12]
          osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 8001876:	4b6b      	ldr	r3, [pc, #428]	@ (8001a24 <ProcessIO_Task+0x26c>)
 8001878:	6818      	ldr	r0, [r3, #0]
 800187a:	f107 010c 	add.w	r1, r7, #12
 800187e:	2300      	movs	r3, #0
 8001880:	2200      	movs	r2, #0
 8001882:	f00f ff91 	bl	80117a8 <osMessageQueuePut>
        }
        HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001886:	2008      	movs	r0, #8
 8001888:	f002 fa9a 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
        break;
 800188c:	e0bf      	b.n	8001a0e <ProcessIO_Task+0x256>
      case IO_CMD_PTT:
        osDelay(20);
 800188e:	2014      	movs	r0, #20
 8001890:	f00f fc22 	bl	80110d8 <osDelay>
        if (ptt_state_get() == PTT_INACTIVE)
 8001894:	f00b fb74 	bl	800cf80 <ptt_state_get>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d115      	bne.n	80018ca <ProcessIO_Task+0x112>
        {
          if (flag_alarm_button_get() == ALARM_FLAG_STATE_OFF)
 800189e:	f001 fe73 	bl	8003588 <flag_alarm_button_get>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d101      	bne.n	80018ac <ProcessIO_Task+0xf4>
          {
            vocoder_disable(); // vocoder enable
 80018a8:	f00b fb26 	bl	800cef8 <vocoder_disable>
          }
          hp_off();  // off the handset speaker amplifier
 80018ac:	f00b fc7a 	bl	800d1a4 <hp_off>
          mic_off(); // off the microphone amplifier
 80018b0:	f00b fc90 	bl	800d1d4 <mic_off>
          sd_msg.cmd = SD_FILE_WAV_CLOSE;
 80018b4:	2304      	movs	r3, #4
 80018b6:	733b      	strb	r3, [r7, #12]
          osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 80018b8:	4b5a      	ldr	r3, [pc, #360]	@ (8001a24 <ProcessIO_Task+0x26c>)
 80018ba:	6818      	ldr	r0, [r3, #0]
 80018bc:	f107 010c 	add.w	r1, r7, #12
 80018c0:	2300      	movs	r3, #0
 80018c2:	2200      	movs	r2, #0
 80018c4:	f00f ff70 	bl	80117a8 <osMessageQueuePut>
 80018c8:	e00b      	b.n	80018e2 <ProcessIO_Task+0x12a>
        }
        else
        {
          vocoder_enable(); // vocoder disable
 80018ca:	f00b fb09 	bl	800cee0 <vocoder_enable>
          hp_on();          // handset speaker amplifier
 80018ce:	f00b fc5d 	bl	800d18c <hp_on>
          mic_on();         // off the microphone amplifier
 80018d2:	f00b fc73 	bl	800d1bc <mic_on>
          flag_call_clear();
 80018d6:	f001 fe99 	bl	800360c <flag_call_clear>
          timer_call_stop(); // Timer stop
 80018da:	f000 fa95 	bl	8001e08 <timer_call_stop>
          call_led_off();    // Led off
 80018de:	f00b fc19 	bl	800d114 <call_led_off>
        }

        HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018e2:	200a      	movs	r0, #10
 80018e4:	f002 fa6c 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
        break;
 80018e8:	e091      	b.n	8001a0e <ProcessIO_Task+0x256>
      case IO_CMD_CALL_LOCAL:
        w5500_msg.w5500_cmd = W5500_CMD_TRANSMIT_FIELD;
 80018ea:	2302      	movs	r3, #2
 80018ec:	763b      	strb	r3, [r7, #24]
        w5500_msg.io_cmd = IO_CMD_CALL_DEST;
 80018ee:	2304      	movs	r3, #4
 80018f0:	767b      	strb	r3, [r7, #25]
        osDelay(20);
 80018f2:	2014      	movs	r0, #20
 80018f4:	f00f fbf0 	bl	80110d8 <osDelay>
        if (HAL_GPIO_ReadPin(CALL_BTN_GPIO_Port, CALL_BTN_Pin) == GPIO_PIN_RESET)
 80018f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018fc:	484a      	ldr	r0, [pc, #296]	@ (8001a28 <ProcessIO_Task+0x270>)
 80018fe:	f003 fa1f 	bl	8004d40 <HAL_GPIO_ReadPin>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d105      	bne.n	8001914 <ProcessIO_Task+0x15c>
        {
          CLEAR_BIT(w5500_msg.field, (1 << FIELD_CALL));
 8001908:	7ebb      	ldrb	r3, [r7, #26]
 800190a:	f023 0301 	bic.w	r3, r3, #1
 800190e:	b2db      	uxtb	r3, r3
 8001910:	76bb      	strb	r3, [r7, #26]
 8001912:	e004      	b.n	800191e <ProcessIO_Task+0x166>
        }
        else
        {
          SET_BIT(w5500_msg.field, (1 << FIELD_CALL));
 8001914:	7ebb      	ldrb	r3, [r7, #26]
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	b2db      	uxtb	r3, r3
 800191c:	76bb      	strb	r3, [r7, #26]
        }
        osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 800191e:	4b43      	ldr	r3, [pc, #268]	@ (8001a2c <ProcessIO_Task+0x274>)
 8001920:	6818      	ldr	r0, [r3, #0]
 8001922:	f107 0118 	add.w	r1, r7, #24
 8001926:	2300      	movs	r3, #0
 8001928:	2200      	movs	r2, #0
 800192a:	f00f ff3d 	bl	80117a8 <osMessageQueuePut>
        break;
 800192e:	e06e      	b.n	8001a0e <ProcessIO_Task+0x256>
      case IO_CMD_CALL_DEST:
        field_dest.state = copy_bits(field_dest.state, io_msg.field, MASK_0_BIT_CALL);
 8001930:	4b3a      	ldr	r3, [pc, #232]	@ (8001a1c <ProcessIO_Task+0x264>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	7d79      	ldrb	r1, [r7, #21]
 8001936:	2201      	movs	r2, #1
 8001938:	4618      	mov	r0, r3
 800193a:	f001 fde7 	bl	800350c <copy_bits>
 800193e:	4603      	mov	r3, r0
 8001940:	461a      	mov	r2, r3
 8001942:	4b36      	ldr	r3, [pc, #216]	@ (8001a1c <ProcessIO_Task+0x264>)
 8001944:	701a      	strb	r2, [r3, #0]
        process_field_call(&field_dest);
 8001946:	4835      	ldr	r0, [pc, #212]	@ (8001a1c <ProcessIO_Task+0x264>)
 8001948:	f002 f8bd 	bl	8003ac6 <process_field_call>
        break;
 800194c:	e05f      	b.n	8001a0e <ProcessIO_Task+0x256>
      case IO_CMD_ALARM_LOCAL:
        osDelay(20);
 800194e:	2014      	movs	r0, #20
 8001950:	f00f fbc2 	bl	80110d8 <osDelay>
        if (HAL_GPIO_ReadPin(ALARM_BTN_GPIO_Port, ALARM_BTN_Pin) == GPIO_PIN_RESET)
 8001954:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001958:	4833      	ldr	r0, [pc, #204]	@ (8001a28 <ProcessIO_Task+0x270>)
 800195a:	f003 f9f1 	bl	8004d40 <HAL_GPIO_ReadPin>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d153      	bne.n	8001a0c <ProcessIO_Task+0x254>
        {
          w5500_msg.w5500_cmd = W5500_CMD_TRANSMIT_FIELD;
 8001964:	2302      	movs	r3, #2
 8001966:	763b      	strb	r3, [r7, #24]
          w5500_msg.io_cmd = IO_CMD_ALARM_DEST;
 8001968:	2306      	movs	r3, #6
 800196a:	767b      	strb	r3, [r7, #25]
          CLEAR_BIT(w5500_msg.field, (1 << FIELD_ALARM));
 800196c:	7ebb      	ldrb	r3, [r7, #26]
 800196e:	f023 0302 	bic.w	r3, r3, #2
 8001972:	b2db      	uxtb	r3, r3
 8001974:	76bb      	strb	r3, [r7, #26]
          osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 8001976:	4b2d      	ldr	r3, [pc, #180]	@ (8001a2c <ProcessIO_Task+0x274>)
 8001978:	6818      	ldr	r0, [r3, #0]
 800197a:	f107 0118 	add.w	r1, r7, #24
 800197e:	2300      	movs	r3, #0
 8001980:	2200      	movs	r2, #0
 8001982:	f00f ff11 	bl	80117a8 <osMessageQueuePut>
        }
        break;
 8001986:	e041      	b.n	8001a0c <ProcessIO_Task+0x254>
      case IO_CMD_ALARM_DEST:
        field_dest.state = copy_bits(field_dest.state, io_msg.field, MASK_1_BIT_ALARM);
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <ProcessIO_Task+0x264>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	7d79      	ldrb	r1, [r7, #21]
 800198e:	2202      	movs	r2, #2
 8001990:	4618      	mov	r0, r3
 8001992:	f001 fdbb 	bl	800350c <copy_bits>
 8001996:	4603      	mov	r3, r0
 8001998:	461a      	mov	r2, r3
 800199a:	4b20      	ldr	r3, [pc, #128]	@ (8001a1c <ProcessIO_Task+0x264>)
 800199c:	701a      	strb	r2, [r3, #0]
        process_field_alarm_button(&field_dest);
 800199e:	481f      	ldr	r0, [pc, #124]	@ (8001a1c <ProcessIO_Task+0x264>)
 80019a0:	f002 f878 	bl	8003a94 <process_field_alarm_button>
        break;
 80019a4:	e033      	b.n	8001a0e <ProcessIO_Task+0x256>
      case IO_CMD_RESET_ALARM:
        flag_alarm_sensor_clear();
 80019a6:	f001 fe07 	bl	80035b8 <flag_alarm_sensor_clear>
        process_field_reset_alarm(&field_local, &field_dest);
 80019aa:	491c      	ldr	r1, [pc, #112]	@ (8001a1c <ProcessIO_Task+0x264>)
 80019ac:	481a      	ldr	r0, [pc, #104]	@ (8001a18 <ProcessIO_Task+0x260>)
 80019ae:	f001 fff7 	bl	80039a0 <process_field_reset_alarm>
        break;
 80019b2:	e02c      	b.n	8001a0e <ProcessIO_Task+0x256>
      case IO_CMD_SENSOR_LOCAL:
        read_state_sensors(&field_local);
 80019b4:	4818      	ldr	r0, [pc, #96]	@ (8001a18 <ProcessIO_Task+0x260>)
 80019b6:	f001 ff0b 	bl	80037d0 <read_state_sensors>
        process_field_sensor(&field_local, &field_dest);
 80019ba:	4918      	ldr	r1, [pc, #96]	@ (8001a1c <ProcessIO_Task+0x264>)
 80019bc:	4816      	ldr	r0, [pc, #88]	@ (8001a18 <ProcessIO_Task+0x260>)
 80019be:	f001 ff67 	bl	8003890 <process_field_sensor>
        w5500_msg.w5500_cmd = W5500_CMD_TRANSMIT_FIELD;
 80019c2:	2302      	movs	r3, #2
 80019c4:	763b      	strb	r3, [r7, #24]
        w5500_msg.io_cmd = IO_CMD_SENSOR_DEST;
 80019c6:	2309      	movs	r3, #9
 80019c8:	767b      	strb	r3, [r7, #25]
        w5500_msg.field = field_local.state;
 80019ca:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <ProcessIO_Task+0x260>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	76bb      	strb	r3, [r7, #26]
        osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 80019d0:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <ProcessIO_Task+0x274>)
 80019d2:	6818      	ldr	r0, [r3, #0]
 80019d4:	f107 0118 	add.w	r1, r7, #24
 80019d8:	2300      	movs	r3, #0
 80019da:	2200      	movs	r2, #0
 80019dc:	f00f fee4 	bl	80117a8 <osMessageQueuePut>
        break;
 80019e0:	e015      	b.n	8001a0e <ProcessIO_Task+0x256>
      case IO_CMD_SENSOR_DEST:
        field_dest.state = copy_bits(field_dest.state, io_msg.field, MASK_2_6_BITS_SENSORS);
 80019e2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <ProcessIO_Task+0x264>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	7d79      	ldrb	r1, [r7, #21]
 80019e8:	227c      	movs	r2, #124	@ 0x7c
 80019ea:	4618      	mov	r0, r3
 80019ec:	f001 fd8e 	bl	800350c <copy_bits>
 80019f0:	4603      	mov	r3, r0
 80019f2:	461a      	mov	r2, r3
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <ProcessIO_Task+0x264>)
 80019f6:	701a      	strb	r2, [r3, #0]
        read_state_sensors(&field_local);
 80019f8:	4807      	ldr	r0, [pc, #28]	@ (8001a18 <ProcessIO_Task+0x260>)
 80019fa:	f001 fee9 	bl	80037d0 <read_state_sensors>
        process_field_sensor(&field_local, &field_dest);
 80019fe:	4907      	ldr	r1, [pc, #28]	@ (8001a1c <ProcessIO_Task+0x264>)
 8001a00:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <ProcessIO_Task+0x260>)
 8001a02:	f001 ff45 	bl	8003890 <process_field_sensor>
        break;
 8001a06:	e002      	b.n	8001a0e <ProcessIO_Task+0x256>
      default: break;
 8001a08:	bf00      	nop
 8001a0a:	e000      	b.n	8001a0e <ProcessIO_Task+0x256>
        break;
 8001a0c:	bf00      	nop
      }
    }
    task_alive[TASK_ID_3] = 1;
 8001a0e:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <ProcessIO_Task+0x278>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	70da      	strb	r2, [r3, #3]
    status = osMessageQueueGet(IOQueueHandle, &io_msg, NULL, 100);
 8001a14:	e6f2      	b.n	80017fc <ProcessIO_Task+0x44>
 8001a16:	bf00      	nop
 8001a18:	20000004 	.word	0x20000004
 8001a1c:	20000008 	.word	0x20000008
 8001a20:	2000a9c0 	.word	0x2000a9c0
 8001a24:	2000a9b8 	.word	0x2000a9b8
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	2000a9a4 	.word	0x2000a9a4
 8001a30:	20003150 	.word	0x20003150

08001a34 <Watchdog_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Watchdog_Task */
void Watchdog_Task(void *argument)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Watchdog_Task */
  /* Infinite loop */
  while (!all_tasks_alive())
 8001a3c:	e002      	b.n	8001a44 <Watchdog_Task+0x10>
  {
    osDelay(100);
 8001a3e:	2064      	movs	r0, #100	@ 0x64
 8001a40:	f00f fb4a 	bl	80110d8 <osDelay>
  while (!all_tasks_alive())
 8001a44:	f000 f9ec 	bl	8001e20 <all_tasks_alive>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f7      	beq.n	8001a3e <Watchdog_Task+0xa>
  }
  MX_IWDG_Init();
 8001a4e:	f000 fba1 	bl	8002194 <MX_IWDG_Init>

  for (;;)
  {
    if (all_tasks_alive())
 8001a52:	f000 f9e5 	bl	8001e20 <all_tasks_alive>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <Watchdog_Task+0x2e>
    {
      HAL_IWDG_Refresh(&hiwdg);
 8001a5c:	4803      	ldr	r0, [pc, #12]	@ (8001a6c <Watchdog_Task+0x38>)
 8001a5e:	f003 fa24 	bl	8004eaa <HAL_IWDG_Refresh>
    }
    osDelay(100);
 8001a62:	2064      	movs	r0, #100	@ 0x64
 8001a64:	f00f fb38 	bl	80110d8 <osDelay>
    if (all_tasks_alive())
 8001a68:	e7f3      	b.n	8001a52 <Watchdog_Task+0x1e>
 8001a6a:	bf00      	nop
 8001a6c:	2000a9cc 	.word	0x2000a9cc

08001a70 <CallLedCallback>:
  /* USER CODE END Watchdog_Task */
}

/* CallLedCallback function */
void CallLedCallback(void *argument)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallLedCallback */
  HAL_GPIO_TogglePin(LED_CALL_GPIO_Port, LED_CALL_Pin);
 8001a78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a7c:	4803      	ldr	r0, [pc, #12]	@ (8001a8c <CallLedCallback+0x1c>)
 8001a7e:	f003 f990 	bl	8004da2 <HAL_GPIO_TogglePin>
  /* USER CODE END CallLedCallback */
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40020c00 	.word	0x40020c00

08001a90 <HAL_GPIO_EXTI_Callback>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	80fb      	strh	r3, [r7, #6]
  io_msg_t io_msg;

  switch (GPIO_Pin)
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001aa0:	f000 80e7 	beq.w	8001c72 <HAL_GPIO_EXTI_Callback+0x1e2>
 8001aa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001aa8:	f300 80ee 	bgt.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001aac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ab0:	f000 80d4 	beq.w	8001c5c <HAL_GPIO_EXTI_Callback+0x1cc>
 8001ab4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ab8:	f300 80e6 	bgt.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001abc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ac0:	f000 80c1 	beq.w	8001c46 <HAL_GPIO_EXTI_Callback+0x1b6>
 8001ac4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ac8:	f300 80de 	bgt.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001acc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ad0:	f000 80ae 	beq.w	8001c30 <HAL_GPIO_EXTI_Callback+0x1a0>
 8001ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ad8:	f300 80d6 	bgt.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001adc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ae0:	f000 809b 	beq.w	8001c1a <HAL_GPIO_EXTI_Callback+0x18a>
 8001ae4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ae8:	f300 80ce 	bgt.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af0:	f000 8088 	beq.w	8001c04 <HAL_GPIO_EXTI_Callback+0x174>
 8001af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af8:	f300 80c6 	bgt.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b00:	d075      	beq.n	8001bee <HAL_GPIO_EXTI_Callback+0x15e>
 8001b02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b06:	f300 80bf 	bgt.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001b0a:	2b10      	cmp	r3, #16
 8001b0c:	dc2a      	bgt.n	8001b64 <HAL_GPIO_EXTI_Callback+0xd4>
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f340 80ba 	ble.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001b14:	3b01      	subs	r3, #1
 8001b16:	2b0f      	cmp	r3, #15
 8001b18:	f200 80b6 	bhi.w	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b24 <HAL_GPIO_EXTI_Callback+0x94>)
 8001b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b22:	bf00      	nop
 8001b24:	08001b6d 	.word	0x08001b6d
 8001b28:	08001b8b 	.word	0x08001b8b
 8001b2c:	08001c89 	.word	0x08001c89
 8001b30:	08001ba1 	.word	0x08001ba1
 8001b34:	08001c89 	.word	0x08001c89
 8001b38:	08001c89 	.word	0x08001c89
 8001b3c:	08001c89 	.word	0x08001c89
 8001b40:	08001c89 	.word	0x08001c89
 8001b44:	08001c89 	.word	0x08001c89
 8001b48:	08001c89 	.word	0x08001c89
 8001b4c:	08001c89 	.word	0x08001c89
 8001b50:	08001c89 	.word	0x08001c89
 8001b54:	08001c89 	.word	0x08001c89
 8001b58:	08001c89 	.word	0x08001c89
 8001b5c:	08001c89 	.word	0x08001c89
 8001b60:	08001bbd 	.word	0x08001bbd
 8001b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b68:	d036      	beq.n	8001bd8 <HAL_GPIO_EXTI_Callback+0x148>
    break;
  case SENSOR_5_Pin:
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
    break;
  default: break;
 8001b6a:	e08d      	b.n	8001c88 <HAL_GPIO_EXTI_Callback+0x1f8>
    w5500_msg_t w5500_msg = {.w5500_cmd = W5500_CMD_RECEIVE};
 8001b6c:	f107 0308 	add.w	r3, r7, #8
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
    osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 8001b78:	4b46      	ldr	r3, [pc, #280]	@ (8001c94 <HAL_GPIO_EXTI_Callback+0x204>)
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	f107 0108 	add.w	r1, r7, #8
 8001b80:	2300      	movs	r3, #0
 8001b82:	2200      	movs	r2, #0
 8001b84:	f00f fe10 	bl	80117a8 <osMessageQueuePut>
    break;
 8001b88:	e07f      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_LOW_BATTERY;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001b8e:	4b42      	ldr	r3, [pc, #264]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001b90:	6818      	ldr	r0, [r3, #0]
 8001b92:	f107 0114 	add.w	r1, r7, #20
 8001b96:	2300      	movs	r3, #0
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f00f fe05 	bl	80117a8 <osMessageQueuePut>
    break;
 8001b9e:	e074      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8001ba0:	2008      	movs	r0, #8
 8001ba2:	f002 f91b 	bl	8003ddc <HAL_NVIC_DisableIRQ>
    io_msg.cmd = IO_CMD_SD_CD;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001baa:	4b3b      	ldr	r3, [pc, #236]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001bac:	6818      	ldr	r0, [r3, #0]
 8001bae:	f107 0114 	add.w	r1, r7, #20
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f00f fdf7 	bl	80117a8 <osMessageQueuePut>
    break;
 8001bba:	e066      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8001bbc:	200a      	movs	r0, #10
 8001bbe:	f002 f90d 	bl	8003ddc <HAL_NVIC_DisableIRQ>
    io_msg.cmd = IO_CMD_PTT;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001bc6:	4b34      	ldr	r3, [pc, #208]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001bc8:	6818      	ldr	r0, [r3, #0]
 8001bca:	f107 0114 	add.w	r1, r7, #20
 8001bce:	2300      	movs	r3, #0
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f00f fde9 	bl	80117a8 <osMessageQueuePut>
    break;
 8001bd6:	e058      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_CALL_LOCAL;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001bde:	6818      	ldr	r0, [r3, #0]
 8001be0:	f107 0114 	add.w	r1, r7, #20
 8001be4:	2300      	movs	r3, #0
 8001be6:	2200      	movs	r2, #0
 8001be8:	f00f fdde 	bl	80117a8 <osMessageQueuePut>
    break;
 8001bec:	e04d      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_ALARM_LOCAL;
 8001bee:	2305      	movs	r3, #5
 8001bf0:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001bf2:	4b29      	ldr	r3, [pc, #164]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001bf4:	6818      	ldr	r0, [r3, #0]
 8001bf6:	f107 0114 	add.w	r1, r7, #20
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f00f fdd3 	bl	80117a8 <osMessageQueuePut>
    break;
 8001c02:	e042      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_RESET_ALARM;
 8001c04:	2307      	movs	r3, #7
 8001c06:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001c08:	4b23      	ldr	r3, [pc, #140]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001c0a:	6818      	ldr	r0, [r3, #0]
 8001c0c:	f107 0114 	add.w	r1, r7, #20
 8001c10:	2300      	movs	r3, #0
 8001c12:	2200      	movs	r2, #0
 8001c14:	f00f fdc8 	bl	80117a8 <osMessageQueuePut>
    break;
 8001c18:	e037      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001c1a:	2308      	movs	r3, #8
 8001c1c:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001c20:	6818      	ldr	r0, [r3, #0]
 8001c22:	f107 0114 	add.w	r1, r7, #20
 8001c26:	2300      	movs	r3, #0
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f00f fdbd 	bl	80117a8 <osMessageQueuePut>
    break;
 8001c2e:	e02c      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001c30:	2308      	movs	r3, #8
 8001c32:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001c34:	4b18      	ldr	r3, [pc, #96]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001c36:	6818      	ldr	r0, [r3, #0]
 8001c38:	f107 0114 	add.w	r1, r7, #20
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f00f fdb2 	bl	80117a8 <osMessageQueuePut>
    break;
 8001c44:	e021      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001c46:	2308      	movs	r3, #8
 8001c48:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001c4a:	4b13      	ldr	r3, [pc, #76]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001c4c:	6818      	ldr	r0, [r3, #0]
 8001c4e:	f107 0114 	add.w	r1, r7, #20
 8001c52:	2300      	movs	r3, #0
 8001c54:	2200      	movs	r2, #0
 8001c56:	f00f fda7 	bl	80117a8 <osMessageQueuePut>
    break;
 8001c5a:	e016      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001c60:	4b0d      	ldr	r3, [pc, #52]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001c62:	6818      	ldr	r0, [r3, #0]
 8001c64:	f107 0114 	add.w	r1, r7, #20
 8001c68:	2300      	movs	r3, #0
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f00f fd9c 	bl	80117a8 <osMessageQueuePut>
    break;
 8001c70:	e00b      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001c72:	2308      	movs	r3, #8
 8001c74:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001c76:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x208>)
 8001c78:	6818      	ldr	r0, [r3, #0]
 8001c7a:	f107 0114 	add.w	r1, r7, #20
 8001c7e:	2300      	movs	r3, #0
 8001c80:	2200      	movs	r2, #0
 8001c82:	f00f fd91 	bl	80117a8 <osMessageQueuePut>
    break;
 8001c86:	e000      	b.n	8001c8a <HAL_GPIO_EXTI_Callback+0x1fa>
  default: break;
 8001c88:	bf00      	nop
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	2000a9a4 	.word	0x2000a9a4
 8001c98:	2000a9c0 	.word	0x2000a9c0

08001c9c <HAL_SAI_TxHalfCpltCallback>:
/**
 * @brief  Callback: передача половины TX-буфера завершена
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  audio_msg_t audio_msg = {.ptr = &sai_a_buf[0]};
 8001ca4:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <HAL_SAI_TxHalfCpltCallback+0x24>)
 8001ca6:	60fb      	str	r3, [r7, #12]
  osMessageQueuePut(TxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001ca8:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <HAL_SAI_TxHalfCpltCallback+0x28>)
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	f107 010c 	add.w	r1, r7, #12
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f00f fd78 	bl	80117a8 <osMessageQueuePut>
}
 8001cb8:	bf00      	nop
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	200033d4 	.word	0x200033d4
 8001cc4:	2000a9ac 	.word	0x2000a9ac

08001cc8 <HAL_SAI_TxCpltCallback>:
/**
 * @brief  Callback: передача полного TX-буфера завершена
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  audio_msg_t audio_msg = {.ptr = &sai_a_buf[AUDIO_SAMPLE_SIZE]};
 8001cd0:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <HAL_SAI_TxCpltCallback+0x24>)
 8001cd2:	60fb      	str	r3, [r7, #12]
  osMessageQueuePut(TxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001cd4:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <HAL_SAI_TxCpltCallback+0x28>)
 8001cd6:	6818      	ldr	r0, [r3, #0]
 8001cd8:	f107 010c 	add.w	r1, r7, #12
 8001cdc:	2300      	movs	r3, #0
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f00f fd62 	bl	80117a8 <osMessageQueuePut>
}
 8001ce4:	bf00      	nop
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20003514 	.word	0x20003514
 8001cf0:	2000a9ac 	.word	0x2000a9ac

08001cf4 <HAL_SAI_RxHalfCpltCallback>:
/**
 * @brief  Callback: приём половины RX-буфера завершён
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  if (ptt_state_get() == PTT_ACTIVE)
 8001cfc:	f00b f940 	bl	800cf80 <ptt_state_get>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d120      	bne.n	8001d48 <HAL_SAI_RxHalfCpltCallback+0x54>
  {
    w5500_msg_t w5500_msg = {.w5500_cmd = W5500_CMD_TRANSMIT_SAMPLE, .data_ptr = (uint8_t *)sai_b_buf};
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
 8001d10:	609a      	str	r2, [r3, #8]
 8001d12:	2301      	movs	r3, #1
 8001d14:	733b      	strb	r3, [r7, #12]
 8001d16:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <HAL_SAI_RxHalfCpltCallback+0x5c>)
 8001d18:	613b      	str	r3, [r7, #16]
    osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 8001d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d54 <HAL_SAI_RxHalfCpltCallback+0x60>)
 8001d1c:	6818      	ldr	r0, [r3, #0]
 8001d1e:	f107 010c 	add.w	r1, r7, #12
 8001d22:	2300      	movs	r3, #0
 8001d24:	2200      	movs	r2, #0
 8001d26:	f00f fd3f 	bl	80117a8 <osMessageQueuePut>
    if (dev_addr_get() == DEV_ADDR_A) // DEV_ADDR_A
 8001d2a:	f001 fba1 	bl	8003470 <dev_addr_get>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d109      	bne.n	8001d48 <HAL_SAI_RxHalfCpltCallback+0x54>
    {
      audio_msg_t audio_msg = {.ptr = sai_b_buf};
 8001d34:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <HAL_SAI_RxHalfCpltCallback+0x5c>)
 8001d36:	60bb      	str	r3, [r7, #8]
      osMessageQueuePut(RxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001d38:	4b07      	ldr	r3, [pc, #28]	@ (8001d58 <HAL_SAI_RxHalfCpltCallback+0x64>)
 8001d3a:	6818      	ldr	r0, [r3, #0]
 8001d3c:	f107 0108 	add.w	r1, r7, #8
 8001d40:	2300      	movs	r3, #0
 8001d42:	2200      	movs	r2, #0
 8001d44:	f00f fd30 	bl	80117a8 <osMessageQueuePut>
    }
  }
}
 8001d48:	bf00      	nop
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20003654 	.word	0x20003654
 8001d54:	2000a9a4 	.word	0x2000a9a4
 8001d58:	2000a9a8 	.word	0x2000a9a8

08001d5c <HAL_SAI_RxCpltCallback>:
/**
 * @brief  Callback: приём полного RX-буфера завершён
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  if (ptt_state_get() == PTT_ACTIVE)
 8001d64:	f00b f90c 	bl	800cf80 <ptt_state_get>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d120      	bne.n	8001db0 <HAL_SAI_RxCpltCallback+0x54>
  {
    w5500_msg_t msg = {.w5500_cmd = W5500_CMD_TRANSMIT_SAMPLE, .data_ptr = (uint8_t *)(sai_b_buf + AUDIO_SAMPLE_SIZE)};
 8001d6e:	f107 030c 	add.w	r3, r7, #12
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	605a      	str	r2, [r3, #4]
 8001d78:	609a      	str	r2, [r3, #8]
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	733b      	strb	r3, [r7, #12]
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001db8 <HAL_SAI_RxCpltCallback+0x5c>)
 8001d80:	613b      	str	r3, [r7, #16]
    osMessageQueuePut(W5500QueueHandle, &msg, 0U, 0U);
 8001d82:	4b0e      	ldr	r3, [pc, #56]	@ (8001dbc <HAL_SAI_RxCpltCallback+0x60>)
 8001d84:	6818      	ldr	r0, [r3, #0]
 8001d86:	f107 010c 	add.w	r1, r7, #12
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f00f fd0b 	bl	80117a8 <osMessageQueuePut>
    if (dev_addr_get() == DEV_ADDR_A) // DEV_ADDR_A
 8001d92:	f001 fb6d 	bl	8003470 <dev_addr_get>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d109      	bne.n	8001db0 <HAL_SAI_RxCpltCallback+0x54>
    {
      audio_msg_t audio_msg = {.ptr = &sai_b_buf[AUDIO_SAMPLE_SIZE]};
 8001d9c:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_SAI_RxCpltCallback+0x5c>)
 8001d9e:	60bb      	str	r3, [r7, #8]
      osMessageQueuePut(RxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001da0:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <HAL_SAI_RxCpltCallback+0x64>)
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	f107 0108 	add.w	r1, r7, #8
 8001da8:	2300      	movs	r3, #0
 8001daa:	2200      	movs	r2, #0
 8001dac:	f00f fcfc 	bl	80117a8 <osMessageQueuePut>
    }
  }
}
 8001db0:	bf00      	nop
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20003794 	.word	0x20003794
 8001dbc:	2000a9a4 	.word	0x2000a9a4
 8001dc0:	2000a9a8 	.word	0x2000a9a8

08001dc4 <device_delay_ms>:

void device_delay_ms(uint32_t ms)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  osDelay(ms);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f00f f983 	bl	80110d8 <osDelay>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <ethernet_delay>:

void ethernet_delay(uint32_t ms)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  osDelay(ms);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f00f f978 	bl	80110d8 <osDelay>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <timer_call_start>:

void timer_call_start(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  osTimerStart(CallLedTimerHandle, 200);
 8001df4:	4b03      	ldr	r3, [pc, #12]	@ (8001e04 <timer_call_start+0x14>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	21c8      	movs	r1, #200	@ 0xc8
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f00f fa34 	bl	8011268 <osTimerStart>
}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	2000a9c4 	.word	0x2000a9c4

08001e08 <timer_call_stop>:

void timer_call_stop(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  osTimerStop(CallLedTimerHandle);
 8001e0c:	4b03      	ldr	r3, [pc, #12]	@ (8001e1c <timer_call_stop+0x14>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f00f fa69 	bl	80112e8 <osTimerStop>
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	2000a9c4 	.word	0x2000a9c4

08001e20 <all_tasks_alive>:

static uint8_t all_tasks_alive(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
  for (int i = 0; i < NUM_TASKS; i++)
 8001e26:	2300      	movs	r3, #0
 8001e28:	607b      	str	r3, [r7, #4]
 8001e2a:	e00b      	b.n	8001e44 <all_tasks_alive+0x24>
  {
    if (task_alive[i] == 0)
 8001e2c:	4a11      	ldr	r2, [pc, #68]	@ (8001e74 <all_tasks_alive+0x54>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4413      	add	r3, r2
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <all_tasks_alive+0x1e>
    {
      return 0; // хотя бы одна задача не обновила heartbeat
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	e014      	b.n	8001e68 <all_tasks_alive+0x48>
  for (int i = 0; i < NUM_TASKS; i++)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3301      	adds	r3, #1
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b03      	cmp	r3, #3
 8001e48:	ddf0      	ble.n	8001e2c <all_tasks_alive+0xc>
    }
  }

  // Все задачи живы → обнуляем флаги для следующего интервала
  for (int i = 0; i < NUM_TASKS; i++)
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	603b      	str	r3, [r7, #0]
 8001e4e:	e007      	b.n	8001e60 <all_tasks_alive+0x40>
  {
    task_alive[i] = 0;
 8001e50:	4a08      	ldr	r2, [pc, #32]	@ (8001e74 <all_tasks_alive+0x54>)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	4413      	add	r3, r2
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < NUM_TASKS; i++)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	603b      	str	r3, [r7, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	ddf4      	ble.n	8001e50 <all_tasks_alive+0x30>
  }

  return 1; // все задачи живы
 8001e66:	2301      	movs	r3, #1
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	20003150 	.word	0x20003150

08001e78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08e      	sub	sp, #56	@ 0x38
 8001e7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	605a      	str	r2, [r3, #4]
 8001e88:	609a      	str	r2, [r3, #8]
 8001e8a:	60da      	str	r2, [r3, #12]
 8001e8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e8e:	4bb9      	ldr	r3, [pc, #740]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4ab8      	ldr	r2, [pc, #736]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001e94:	f043 0310 	orr.w	r3, r3, #16
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4bb6      	ldr	r3, [pc, #728]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f003 0310 	and.w	r3, r3, #16
 8001ea2:	623b      	str	r3, [r7, #32]
 8001ea4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ea6:	4bb3      	ldr	r3, [pc, #716]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	4ab2      	ldr	r2, [pc, #712]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001eac:	f043 0304 	orr.w	r3, r3, #4
 8001eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb2:	4bb0      	ldr	r3, [pc, #704]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	f003 0304 	and.w	r3, r3, #4
 8001eba:	61fb      	str	r3, [r7, #28]
 8001ebc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ebe:	4bad      	ldr	r3, [pc, #692]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	4aac      	ldr	r2, [pc, #688]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ec4:	f043 0320 	orr.w	r3, r3, #32
 8001ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eca:	4baa      	ldr	r3, [pc, #680]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	f003 0320 	and.w	r3, r3, #32
 8001ed2:	61bb      	str	r3, [r7, #24]
 8001ed4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ed6:	4ba7      	ldr	r3, [pc, #668]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	4aa6      	ldr	r2, [pc, #664]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee2:	4ba4      	ldr	r3, [pc, #656]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eea:	617b      	str	r3, [r7, #20]
 8001eec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eee:	4ba1      	ldr	r3, [pc, #644]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	4aa0      	ldr	r2, [pc, #640]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efa:	4b9e      	ldr	r3, [pc, #632]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f06:	4b9b      	ldr	r3, [pc, #620]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	4a9a      	ldr	r2, [pc, #616]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f12:	4b98      	ldr	r3, [pc, #608]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1e:	4b95      	ldr	r3, [pc, #596]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a94      	ldr	r2, [pc, #592]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f24:	f043 0302 	orr.w	r3, r3, #2
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b92      	ldr	r3, [pc, #584]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	60bb      	str	r3, [r7, #8]
 8001f34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f36:	4b8f      	ldr	r3, [pc, #572]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a8e      	ldr	r2, [pc, #568]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f3c:	f043 0308 	orr.w	r3, r3, #8
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b8c      	ldr	r3, [pc, #560]	@ (8002174 <MX_GPIO_Init+0x2fc>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	607b      	str	r3, [r7, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PCM_PUI_Pin|W5500_RESET_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f242 0120 	movw	r1, #8224	@ 0x2020
 8001f54:	4888      	ldr	r0, [pc, #544]	@ (8002178 <MX_GPIO_Init+0x300>)
 8001f56:	f002 ff0b 	bl	8004d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SP_Pin|HP_Pin, GPIO_PIN_SET);
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	2103      	movs	r1, #3
 8001f5e:	4887      	ldr	r0, [pc, #540]	@ (800217c <MX_GPIO_Init+0x304>)
 8001f60:	f002 ff06 	bl	8004d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MIC_A_R_Pin|GAIN_Pin|MIC_Pin, GPIO_PIN_RESET);
 8001f64:	2200      	movs	r2, #0
 8001f66:	212c      	movs	r1, #44	@ 0x2c
 8001f68:	4884      	ldr	r0, [pc, #528]	@ (800217c <MX_GPIO_Init+0x304>)
 8001f6a:	f002 ff01 	bl	8004d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2110      	movs	r1, #16
 8001f72:	4883      	ldr	r0, [pc, #524]	@ (8002180 <MX_GPIO_Init+0x308>)
 8001f74:	f002 fefc 	bl	8004d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GROUP_SENSOR_Pin|LED_SENSOR_1_Pin|LED_SENSOR_2_Pin|LED_SENSOR_3_Pin
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f44f 417c 	mov.w	r1, #64512	@ 0xfc00
 8001f7e:	4881      	ldr	r0, [pc, #516]	@ (8002184 <MX_GPIO_Init+0x30c>)
 8001f80:	f002 fef6 	bl	8004d70 <HAL_GPIO_WritePin>
                          |LED_SENSOR_4_Pin|LED_SENSOR_5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_SET);
 8001f84:	2201      	movs	r2, #1
 8001f86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f8a:	487f      	ldr	r0, [pc, #508]	@ (8002188 <MX_GPIO_Init+0x310>)
 8001f8c:	f002 fef0 	bl	8004d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_SD_CARD_Pin|LED_CALL_Pin, GPIO_PIN_RESET);
 8001f90:	2200      	movs	r2, #0
 8001f92:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001f96:	487c      	ldr	r0, [pc, #496]	@ (8002188 <MX_GPIO_Init+0x310>)
 8001f98:	f002 feea 	bl	8004d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BCLKR_CTRL_GPIO_Port, BCLKR_CTRL_Pin, GPIO_PIN_RESET);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2102      	movs	r1, #2
 8001fa0:	487a      	ldr	r0, [pc, #488]	@ (800218c <MX_GPIO_Init+0x314>)
 8001fa2:	f002 fee5 	bl	8004d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCM_PUI_Pin W5500_RESET_Pin */
  GPIO_InitStruct.Pin = PCM_PUI_Pin|W5500_RESET_Pin;
 8001fa6:	f242 0320 	movw	r3, #8224	@ 0x2020
 8001faa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fac:	2301      	movs	r3, #1
 8001fae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	486e      	ldr	r0, [pc, #440]	@ (8002178 <MX_GPIO_Init+0x300>)
 8001fc0:	f002 fc06 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SP_Pin HP_Pin MIC_A_R_Pin GAIN_Pin
                           MIC_Pin */
  GPIO_InitStruct.Pin = SP_Pin|HP_Pin|MIC_A_R_Pin|GAIN_Pin
 8001fc4:	232f      	movs	r3, #47	@ 0x2f
 8001fc6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MIC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4868      	ldr	r0, [pc, #416]	@ (800217c <MX_GPIO_Init+0x304>)
 8001fdc:	f002 fbf8 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PTT_Pin */
  GPIO_InitStruct.Pin = PTT_Pin;
 8001fe0:	2310      	movs	r3, #16
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001fe4:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PTT_GPIO_Port, &GPIO_InitStruct);
 8001fee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4861      	ldr	r0, [pc, #388]	@ (800217c <MX_GPIO_Init+0x304>)
 8001ff6:	f002 fbeb 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEV_ADDR_Pin */
  GPIO_InitStruct.Pin = DEV_ADDR_Pin;
 8001ffa:	2340      	movs	r3, #64	@ 0x40
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ffe:	2300      	movs	r3, #0
 8002000:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(DEV_ADDR_GPIO_Port, &GPIO_InitStruct);
 8002006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800200a:	4619      	mov	r1, r3
 800200c:	485b      	ldr	r0, [pc, #364]	@ (800217c <MX_GPIO_Init+0x304>)
 800200e:	f002 fbdf 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CD_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 8002012:	2304      	movs	r3, #4
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002016:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800201a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800201c:	2301      	movs	r3, #1
 800201e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 8002020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002024:	4619      	mov	r1, r3
 8002026:	4854      	ldr	r0, [pc, #336]	@ (8002178 <MX_GPIO_Init+0x300>)
 8002028:	f002 fbd2 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_IRQ_Pin */
  GPIO_InitStruct.Pin = W5500_IRQ_Pin;
 800202c:	2301      	movs	r3, #1
 800202e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002030:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002034:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(W5500_IRQ_GPIO_Port, &GPIO_InitStruct);
 800203a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800203e:	4619      	mov	r1, r3
 8002040:	484f      	ldr	r0, [pc, #316]	@ (8002180 <MX_GPIO_Init+0x308>)
 8002042:	f002 fbc5 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_NSS_Pin */
  GPIO_InitStruct.Pin = W5500_NSS_Pin;
 8002046:	2310      	movs	r3, #16
 8002048:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204a:	2301      	movs	r3, #1
 800204c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(W5500_NSS_GPIO_Port, &GPIO_InitStruct);
 8002056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800205a:	4619      	mov	r1, r3
 800205c:	4848      	ldr	r0, [pc, #288]	@ (8002180 <MX_GPIO_Init+0x308>)
 800205e:	f002 fbb7 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LOW_BATTERY_Pin */
  GPIO_InitStruct.Pin = LOW_BATTERY_Pin;
 8002062:	2302      	movs	r3, #2
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002066:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800206a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LOW_BATTERY_GPIO_Port, &GPIO_InitStruct);
 8002070:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002074:	4619      	mov	r1, r3
 8002076:	4846      	ldr	r0, [pc, #280]	@ (8002190 <MX_GPIO_Init+0x318>)
 8002078:	f002 fbaa 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CALL_BTN_Pin SENSOR_1_Pin SENSOR_2_Pin SENSOR_3_Pin
                           SENSOR_4_Pin SENSOR_5_Pin */
  GPIO_InitStruct.Pin = CALL_BTN_Pin|SENSOR_1_Pin|SENSOR_2_Pin|SENSOR_3_Pin
 800207c:	f44f 4379 	mov.w	r3, #63744	@ 0xf900
 8002080:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SENSOR_4_Pin|SENSOR_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002082:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002086:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002088:	2301      	movs	r3, #1
 800208a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800208c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002090:	4619      	mov	r1, r3
 8002092:	483e      	ldr	r0, [pc, #248]	@ (800218c <MX_GPIO_Init+0x314>)
 8002094:	f002 fb9c 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ALARM_BTN_Pin RESET_ALARM_BTN_Pin */
  GPIO_InitStruct.Pin = ALARM_BTN_Pin|RESET_ALARM_BTN_Pin;
 8002098:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800209e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80020a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a4:	2301      	movs	r3, #1
 80020a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ac:	4619      	mov	r1, r3
 80020ae:	4837      	ldr	r0, [pc, #220]	@ (800218c <MX_GPIO_Init+0x314>)
 80020b0:	f002 fb8e 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GROUP_SENSOR_Pin LED_SENSOR_1_Pin LED_SENSOR_2_Pin LED_SENSOR_3_Pin
                           LED_SENSOR_4_Pin LED_SENSOR_5_Pin */
  GPIO_InitStruct.Pin = LED_GROUP_SENSOR_Pin|LED_SENSOR_1_Pin|LED_SENSOR_2_Pin|LED_SENSOR_3_Pin
 80020b4:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_SENSOR_4_Pin|LED_SENSOR_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ba:	2301      	movs	r3, #1
 80020bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ca:	4619      	mov	r1, r3
 80020cc:	482d      	ldr	r0, [pc, #180]	@ (8002184 <MX_GPIO_Init+0x30c>)
 80020ce:	f002 fb7f 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ALARM_Pin LED_SD_CARD_Pin LED_CALL_Pin */
  GPIO_InitStruct.Pin = LED_ALARM_Pin|LED_SD_CARD_Pin|LED_CALL_Pin;
 80020d2:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80020d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d8:	2301      	movs	r3, #1
 80020da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e0:	2300      	movs	r3, #0
 80020e2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e8:	4619      	mov	r1, r3
 80020ea:	4827      	ldr	r0, [pc, #156]	@ (8002188 <MX_GPIO_Init+0x310>)
 80020ec:	f002 fb70 	bl	80047d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BCLKR_CTRL_Pin */
  GPIO_InitStruct.Pin = BCLKR_CTRL_Pin;
 80020f0:	2302      	movs	r3, #2
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020f4:	2301      	movs	r3, #1
 80020f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fc:	2300      	movs	r3, #0
 80020fe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BCLKR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002104:	4619      	mov	r1, r3
 8002106:	4821      	ldr	r0, [pc, #132]	@ (800218c <MX_GPIO_Init+0x314>)
 8002108:	f002 fb62 	bl	80047d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800210c:	2200      	movs	r2, #0
 800210e:	2105      	movs	r1, #5
 8002110:	2006      	movs	r0, #6
 8002112:	f001 fe39 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002116:	2006      	movs	r0, #6
 8002118:	f001 fe52 	bl	8003dc0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800211c:	2200      	movs	r2, #0
 800211e:	2105      	movs	r1, #5
 8002120:	2007      	movs	r0, #7
 8002122:	f001 fe31 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002126:	2007      	movs	r0, #7
 8002128:	f001 fe4a 	bl	8003dc0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800212c:	2200      	movs	r2, #0
 800212e:	2105      	movs	r1, #5
 8002130:	2008      	movs	r0, #8
 8002132:	f001 fe29 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002136:	2008      	movs	r0, #8
 8002138:	f001 fe42 	bl	8003dc0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800213c:	2200      	movs	r2, #0
 800213e:	2105      	movs	r1, #5
 8002140:	200a      	movs	r0, #10
 8002142:	f001 fe21 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002146:	200a      	movs	r0, #10
 8002148:	f001 fe3a 	bl	8003dc0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800214c:	2200      	movs	r2, #0
 800214e:	2105      	movs	r1, #5
 8002150:	2017      	movs	r0, #23
 8002152:	f001 fe19 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002156:	2017      	movs	r0, #23
 8002158:	f001 fe32 	bl	8003dc0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800215c:	2200      	movs	r2, #0
 800215e:	2105      	movs	r1, #5
 8002160:	2028      	movs	r0, #40	@ 0x28
 8002162:	f001 fe11 	bl	8003d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002166:	2028      	movs	r0, #40	@ 0x28
 8002168:	f001 fe2a 	bl	8003dc0 <HAL_NVIC_EnableIRQ>

}
 800216c:	bf00      	nop
 800216e:	3738      	adds	r7, #56	@ 0x38
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40023800 	.word	0x40023800
 8002178:	40020800 	.word	0x40020800
 800217c:	40021400 	.word	0x40021400
 8002180:	40020000 	.word	0x40020000
 8002184:	40020400 	.word	0x40020400
 8002188:	40020c00 	.word	0x40020c00
 800218c:	40021000 	.word	0x40021000
 8002190:	40021800 	.word	0x40021800

08002194 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002198:	4b0b      	ldr	r3, [pc, #44]	@ (80021c8 <MX_IWDG_Init+0x34>)
 800219a:	4a0c      	ldr	r2, [pc, #48]	@ (80021cc <MX_IWDG_Init+0x38>)
 800219c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800219e:	4b0a      	ldr	r3, [pc, #40]	@ (80021c8 <MX_IWDG_Init+0x34>)
 80021a0:	2203      	movs	r2, #3
 80021a2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 999;
 80021a4:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <MX_IWDG_Init+0x34>)
 80021a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021aa:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80021ac:	4b06      	ldr	r3, [pc, #24]	@ (80021c8 <MX_IWDG_Init+0x34>)
 80021ae:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80021b2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80021b4:	4804      	ldr	r0, [pc, #16]	@ (80021c8 <MX_IWDG_Init+0x34>)
 80021b6:	f002 fe27 	bl	8004e08 <HAL_IWDG_Init>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80021c0:	f000 f9ae 	bl	8002520 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	2000a9cc 	.word	0x2000a9cc
 80021cc:	40003000 	.word	0x40003000

080021d0 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80021d4:	f3bf 8f4f 	dsb	sy
}
 80021d8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021da:	f3bf 8f6f 	isb	sy
}
 80021de:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80021e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <SCB_EnableICache+0x48>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80021e8:	f3bf 8f4f 	dsb	sy
}
 80021ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021ee:	f3bf 8f6f 	isb	sy
}
 80021f2:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80021f4:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <SCB_EnableICache+0x48>)
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	4a07      	ldr	r2, [pc, #28]	@ (8002218 <SCB_EnableICache+0x48>)
 80021fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021fe:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002200:	f3bf 8f4f 	dsb	sy
}
 8002204:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002206:	f3bf 8f6f 	isb	sy
}
 800220a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8002222:	4b1f      	ldr	r3, [pc, #124]	@ (80022a0 <SCB_EnableDCache+0x84>)
 8002224:	2200      	movs	r2, #0
 8002226:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800222a:	f3bf 8f4f 	dsb	sy
}
 800222e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002230:	4b1b      	ldr	r3, [pc, #108]	@ (80022a0 <SCB_EnableDCache+0x84>)
 8002232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002236:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	0b5b      	lsrs	r3, r3, #13
 800223c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002240:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	08db      	lsrs	r3, r3, #3
 8002246:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800224a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	015a      	lsls	r2, r3, #5
 8002250:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002254:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800225a:	4911      	ldr	r1, [pc, #68]	@ (80022a0 <SCB_EnableDCache+0x84>)
 800225c:	4313      	orrs	r3, r2
 800225e:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1e5a      	subs	r2, r3, #1
 8002266:	60ba      	str	r2, [r7, #8]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1ef      	bne.n	800224c <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	1e5a      	subs	r2, r3, #1
 8002270:	60fa      	str	r2, [r7, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1e5      	bne.n	8002242 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8002276:	f3bf 8f4f 	dsb	sy
}
 800227a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800227c:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <SCB_EnableDCache+0x84>)
 800227e:	695b      	ldr	r3, [r3, #20]
 8002280:	4a07      	ldr	r2, [pc, #28]	@ (80022a0 <SCB_EnableDCache+0x84>)
 8002282:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002286:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002288:	f3bf 8f4f 	dsb	sy
}
 800228c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800228e:	f3bf 8f6f 	isb	sy
}
 8002292:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8002294:	bf00      	nop
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80022ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80022b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d013      	beq.n	80022e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80022bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80022c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80022c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00b      	beq.n	80022e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80022cc:	e000      	b.n	80022d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80022ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80022d0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0f9      	beq.n	80022ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80022da:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80022e4:	687b      	ldr	r3, [r7, #4]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <_write>:
/* USER CODE BEGIN 0 */
/**
 * @brief Retarget printf to ITM/SWO (for debugging).
 */
int _write(int file, char *ptr, int len)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b086      	sub	sp, #24
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
 8002302:	e009      	b.n	8002318 <_write+0x26>
		ITM_SendChar(*ptr++);
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	60ba      	str	r2, [r7, #8]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ffc9 	bl	80022a4 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	3301      	adds	r3, #1
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	429a      	cmp	r2, r3
 800231e:	dbf1      	blt.n	8002304 <_write+0x12>
	}
	return len;
 8002320:	687b      	ldr	r3, [r7, #4]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800232e:	f000 f8b8 	bl	80024a2 <MPU_Config>

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8002332:	f7ff ff4d 	bl	80021d0 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8002336:	f7ff ff71 	bl	800221c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800233a:	f001 fbf7 	bl	8003b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800233e:	f000 f819 	bl	8002374 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002342:	f000 f887 	bl	8002454 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002346:	f7ff fd97 	bl	8001e78 <MX_GPIO_Init>
  MX_DMA_Init();
 800234a:	f7fe f9d3 	bl	80006f4 <MX_DMA_Init>
  MX_SAI1_Init();
 800234e:	f000 f975 	bl	800263c <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 8002352:	f000 fb25 	bl	80029a0 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8002356:	f000 fc99 	bl	8002c8c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800235a:	f000 feff 	bl	800315c <MX_USART1_UART_Init>
  MX_RTC_Init();
 800235e:	f000 f8e5 	bl	800252c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002362:	f00e fd5f 	bl	8010e24 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002366:	f7fe fde5 	bl	8000f34 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800236a:	f00e fdb1 	bl	8010ed0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800236e:	bf00      	nop
 8002370:	e7fd      	b.n	800236e <main+0x44>
	...

08002374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b094      	sub	sp, #80	@ 0x50
 8002378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800237a:	f107 0320 	add.w	r3, r7, #32
 800237e:	2230      	movs	r2, #48	@ 0x30
 8002380:	2100      	movs	r1, #0
 8002382:	4618      	mov	r0, r3
 8002384:	f013 f840 	bl	8015408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002388:	f107 030c 	add.w	r3, r7, #12
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002398:	4b2c      	ldr	r3, [pc, #176]	@ (800244c <SystemClock_Config+0xd8>)
 800239a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239c:	4a2b      	ldr	r2, [pc, #172]	@ (800244c <SystemClock_Config+0xd8>)
 800239e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023a4:	4b29      	ldr	r3, [pc, #164]	@ (800244c <SystemClock_Config+0xd8>)
 80023a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023b0:	4b27      	ldr	r3, [pc, #156]	@ (8002450 <SystemClock_Config+0xdc>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a26      	ldr	r2, [pc, #152]	@ (8002450 <SystemClock_Config+0xdc>)
 80023b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	4b24      	ldr	r3, [pc, #144]	@ (8002450 <SystemClock_Config+0xdc>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80023c8:	2309      	movs	r3, #9
 80023ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80023d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80023d2:	2301      	movs	r3, #1
 80023d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023d6:	2302      	movs	r3, #2
 80023d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80023de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80023e0:	2319      	movs	r3, #25
 80023e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 80023e4:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 80023e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023ea:	2302      	movs	r3, #2
 80023ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80023ee:	2309      	movs	r3, #9
 80023f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023f2:	f107 0320 	add.w	r3, r7, #32
 80023f6:	4618      	mov	r0, r3
 80023f8:	f002 fdb8 	bl	8004f6c <HAL_RCC_OscConfig>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002402:	f000 f88d 	bl	8002520 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002406:	f002 fd61 	bl	8004ecc <HAL_PWREx_EnableOverDrive>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002410:	f000 f886 	bl	8002520 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002414:	230f      	movs	r3, #15
 8002416:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002418:	2302      	movs	r3, #2
 800241a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002420:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002424:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002426:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800242a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800242c:	f107 030c 	add.w	r3, r7, #12
 8002430:	2107      	movs	r1, #7
 8002432:	4618      	mov	r0, r3
 8002434:	f003 f83e 	bl	80054b4 <HAL_RCC_ClockConfig>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <SystemClock_Config+0xce>
  {
    Error_Handler();
 800243e:	f000 f86f 	bl	8002520 <Error_Handler>
  }
}
 8002442:	bf00      	nop
 8002444:	3750      	adds	r7, #80	@ 0x50
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40023800 	.word	0x40023800
 8002450:	40007000 	.word	0x40007000

08002454 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b0a2      	sub	sp, #136	@ 0x88
 8002458:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800245a:	1d3b      	adds	r3, r7, #4
 800245c:	2284      	movs	r2, #132	@ 0x84
 800245e:	2100      	movs	r1, #0
 8002460:	4618      	mov	r0, r3
 8002462:	f012 ffd1 	bl	8015408 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_CLK48;
 8002466:	f44f 1320 	mov.w	r3, #2621440	@ 0x280000
 800246a:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 128;
 800246c:	2380      	movs	r3, #128	@ 0x80
 800246e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002470:	2302      	movs	r3, #2
 8002472:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 10;
 8002474:	230a      	movs	r3, #10
 8002476:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8002478:	2300      	movs	r3, #0
 800247a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 25;
 800247c:	2319      	movs	r3, #25
 800247e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002480:	2300      	movs	r3, #0
 8002482:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 8002484:	2300      	movs	r3, #0
 8002486:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002488:	1d3b      	adds	r3, r7, #4
 800248a:	4618      	mov	r0, r3
 800248c:	f003 fa2a 	bl	80058e4 <HAL_RCCEx_PeriphCLKConfig>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <PeriphCommonClock_Config+0x46>
  {
    Error_Handler();
 8002496:	f000 f843 	bl	8002520 <Error_Handler>
  }
}
 800249a:	bf00      	nop
 800249c:	3788      	adds	r7, #136	@ 0x88
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b084      	sub	sp, #16
 80024a6:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80024a8:	463b      	mov	r3, r7
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80024b4:	f001 fca0 	bl	8003df8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80024b8:	2301      	movs	r3, #1
 80024ba:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80024bc:	2300      	movs	r3, #0
 80024be:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80024c4:	231f      	movs	r3, #31
 80024c6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80024c8:	2387      	movs	r3, #135	@ 0x87
 80024ca:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80024cc:	2300      	movs	r3, #0
 80024ce:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80024d0:	2300      	movs	r3, #0
 80024d2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80024d4:	2301      	movs	r3, #1
 80024d6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80024d8:	2301      	movs	r3, #1
 80024da:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80024dc:	2300      	movs	r3, #0
 80024de:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80024e0:	2300      	movs	r3, #0
 80024e2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80024e4:	463b      	mov	r3, r7
 80024e6:	4618      	mov	r0, r3
 80024e8:	f001 fcbe 	bl	8003e68 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80024ec:	2004      	movs	r0, #4
 80024ee:	f001 fc9b 	bl	8003e28 <HAL_MPU_Enable>

}
 80024f2:	bf00      	nop
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a04      	ldr	r2, [pc, #16]	@ (800251c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d101      	bne.n	8002512 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800250e:	f001 fb1b 	bl	8003b48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40001000 	.word	0x40001000

08002520 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002524:	b672      	cpsid	i
}
 8002526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002528:	bf00      	nop
 800252a:	e7fd      	b.n	8002528 <Error_Handler+0x8>

0800252c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002532:	1d3b      	adds	r3, r7, #4
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002540:	2300      	movs	r3, #0
 8002542:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002544:	4b24      	ldr	r3, [pc, #144]	@ (80025d8 <MX_RTC_Init+0xac>)
 8002546:	4a25      	ldr	r2, [pc, #148]	@ (80025dc <MX_RTC_Init+0xb0>)
 8002548:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800254a:	4b23      	ldr	r3, [pc, #140]	@ (80025d8 <MX_RTC_Init+0xac>)
 800254c:	2200      	movs	r2, #0
 800254e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002550:	4b21      	ldr	r3, [pc, #132]	@ (80025d8 <MX_RTC_Init+0xac>)
 8002552:	227f      	movs	r2, #127	@ 0x7f
 8002554:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002556:	4b20      	ldr	r3, [pc, #128]	@ (80025d8 <MX_RTC_Init+0xac>)
 8002558:	22ff      	movs	r2, #255	@ 0xff
 800255a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800255c:	4b1e      	ldr	r3, [pc, #120]	@ (80025d8 <MX_RTC_Init+0xac>)
 800255e:	2200      	movs	r2, #0
 8002560:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002562:	4b1d      	ldr	r3, [pc, #116]	@ (80025d8 <MX_RTC_Init+0xac>)
 8002564:	2200      	movs	r2, #0
 8002566:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002568:	4b1b      	ldr	r3, [pc, #108]	@ (80025d8 <MX_RTC_Init+0xac>)
 800256a:	2200      	movs	r2, #0
 800256c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800256e:	481a      	ldr	r0, [pc, #104]	@ (80025d8 <MX_RTC_Init+0xac>)
 8002570:	f003 fee8 	bl	8006344 <HAL_RTC_Init>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800257a:	f7ff ffd1 	bl	8002520 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800257e:	2300      	movs	r3, #0
 8002580:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002582:	2300      	movs	r3, #0
 8002584:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002586:	2300      	movs	r3, #0
 8002588:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800258a:	2300      	movs	r3, #0
 800258c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	2201      	movs	r2, #1
 8002596:	4619      	mov	r1, r3
 8002598:	480f      	ldr	r0, [pc, #60]	@ (80025d8 <MX_RTC_Init+0xac>)
 800259a:	f003 ff55 	bl	8006448 <HAL_RTC_SetTime>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80025a4:	f7ff ffbc 	bl	8002520 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80025a8:	2301      	movs	r3, #1
 80025aa:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80025ac:	2301      	movs	r3, #1
 80025ae:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80025b0:	2301      	movs	r3, #1
 80025b2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80025b4:	2300      	movs	r3, #0
 80025b6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80025b8:	463b      	mov	r3, r7
 80025ba:	2201      	movs	r2, #1
 80025bc:	4619      	mov	r1, r3
 80025be:	4806      	ldr	r0, [pc, #24]	@ (80025d8 <MX_RTC_Init+0xac>)
 80025c0:	f004 f83a 	bl	8006638 <HAL_RTC_SetDate>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80025ca:	f7ff ffa9 	bl	8002520 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80025ce:	bf00      	nop
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	2000a9dc 	.word	0x2000a9dc
 80025dc:	40002800 	.word	0x40002800

080025e0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b0a4      	sub	sp, #144	@ 0x90
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025e8:	f107 030c 	add.w	r3, r7, #12
 80025ec:	2284      	movs	r2, #132	@ 0x84
 80025ee:	2100      	movs	r1, #0
 80025f0:	4618      	mov	r0, r3
 80025f2:	f012 ff09 	bl	8015408 <memset>
  if(rtcHandle->Instance==RTC)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002634 <HAL_RTC_MspInit+0x54>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d114      	bne.n	800262a <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002600:	2320      	movs	r3, #32
 8002602:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002604:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002608:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800260a:	f107 030c 	add.w	r3, r7, #12
 800260e:	4618      	mov	r0, r3
 8002610:	f003 f968 	bl	80058e4 <HAL_RCCEx_PeriphCLKConfig>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800261a:	f7ff ff81 	bl	8002520 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800261e:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <HAL_RTC_MspInit+0x58>)
 8002620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002622:	4a05      	ldr	r2, [pc, #20]	@ (8002638 <HAL_RTC_MspInit+0x58>)
 8002624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002628:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800262a:	bf00      	nop
 800262c:	3790      	adds	r7, #144	@ 0x90
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40002800 	.word	0x40002800
 8002638:	40023800 	.word	0x40023800

0800263c <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8002640:	4b54      	ldr	r3, [pc, #336]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002642:	4a55      	ldr	r2, [pc, #340]	@ (8002798 <MX_SAI1_Init+0x15c>)
 8002644:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002646:	4b53      	ldr	r3, [pc, #332]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002648:	2200      	movs	r2, #0
 800264a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800264c:	4b51      	ldr	r3, [pc, #324]	@ (8002794 <MX_SAI1_Init+0x158>)
 800264e:	2200      	movs	r2, #0
 8002650:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8002652:	4b50      	ldr	r3, [pc, #320]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002654:	2280      	movs	r2, #128	@ 0x80
 8002656:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002658:	4b4e      	ldr	r3, [pc, #312]	@ (8002794 <MX_SAI1_Init+0x158>)
 800265a:	2200      	movs	r2, #0
 800265c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800265e:	4b4d      	ldr	r3, [pc, #308]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002660:	2201      	movs	r2, #1
 8002662:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002664:	4b4b      	ldr	r3, [pc, #300]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800266a:	4b4a      	ldr	r3, [pc, #296]	@ (8002794 <MX_SAI1_Init+0x158>)
 800266c:	2200      	movs	r2, #0
 800266e:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_DISABLE;
 8002670:	4b48      	ldr	r3, [pc, #288]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002672:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002676:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002678:	4b46      	ldr	r3, [pc, #280]	@ (8002794 <MX_SAI1_Init+0x158>)
 800267a:	2200      	movs	r2, #0
 800267c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_8K;
 800267e:	4b45      	ldr	r3, [pc, #276]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002680:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002684:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002686:	4b43      	ldr	r3, [pc, #268]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800268c:	4b41      	ldr	r3, [pc, #260]	@ (8002794 <MX_SAI1_Init+0x158>)
 800268e:	2200      	movs	r2, #0
 8002690:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002692:	4b40      	ldr	r3, [pc, #256]	@ (8002794 <MX_SAI1_Init+0x158>)
 8002694:	2200      	movs	r2, #0
 8002696:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002698:	4b3e      	ldr	r3, [pc, #248]	@ (8002794 <MX_SAI1_Init+0x158>)
 800269a:	2200      	movs	r2, #0
 800269c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 64;
 800269e:	4b3d      	ldr	r3, [pc, #244]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026a0:	2240      	movs	r2, #64	@ 0x40
 80026a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80026a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80026aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80026b0:	4b38      	ldr	r3, [pc, #224]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80026b8:	4b36      	ldr	r3, [pc, #216]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026ba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80026be:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80026c0:	4b34      	ldr	r3, [pc, #208]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80026c6:	4b33      	ldr	r3, [pc, #204]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80026cc:	4b31      	ldr	r3, [pc, #196]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x0000FFFF;
 80026d2:	4b30      	ldr	r3, [pc, #192]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026d8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80026da:	482e      	ldr	r0, [pc, #184]	@ (8002794 <MX_SAI1_Init+0x158>)
 80026dc:	f004 f93e 	bl	800695c <HAL_SAI_Init>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_SAI1_Init+0xae>
  {
    Error_Handler();
 80026e6:	f7ff ff1b 	bl	8002520 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80026ea:	4b2c      	ldr	r3, [pc, #176]	@ (800279c <MX_SAI1_Init+0x160>)
 80026ec:	4a2c      	ldr	r2, [pc, #176]	@ (80027a0 <MX_SAI1_Init+0x164>)
 80026ee:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80026f0:	4b2a      	ldr	r3, [pc, #168]	@ (800279c <MX_SAI1_Init+0x160>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_RX;
 80026f6:	4b29      	ldr	r3, [pc, #164]	@ (800279c <MX_SAI1_Init+0x160>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_16;
 80026fc:	4b27      	ldr	r3, [pc, #156]	@ (800279c <MX_SAI1_Init+0x160>)
 80026fe:	2280      	movs	r2, #128	@ 0x80
 8002700:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002702:	4b26      	ldr	r3, [pc, #152]	@ (800279c <MX_SAI1_Init+0x160>)
 8002704:	2200      	movs	r2, #0
 8002706:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002708:	4b24      	ldr	r3, [pc, #144]	@ (800279c <MX_SAI1_Init+0x160>)
 800270a:	2200      	movs	r2, #0
 800270c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 800270e:	4b23      	ldr	r3, [pc, #140]	@ (800279c <MX_SAI1_Init+0x160>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002714:	4b21      	ldr	r3, [pc, #132]	@ (800279c <MX_SAI1_Init+0x160>)
 8002716:	2200      	movs	r2, #0
 8002718:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_DISABLE;
 800271a:	4b20      	ldr	r3, [pc, #128]	@ (800279c <MX_SAI1_Init+0x160>)
 800271c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002720:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002722:	4b1e      	ldr	r3, [pc, #120]	@ (800279c <MX_SAI1_Init+0x160>)
 8002724:	2200      	movs	r2, #0
 8002726:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_8K;
 8002728:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <MX_SAI1_Init+0x160>)
 800272a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800272e:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002730:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <MX_SAI1_Init+0x160>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002736:	4b19      	ldr	r3, [pc, #100]	@ (800279c <MX_SAI1_Init+0x160>)
 8002738:	2200      	movs	r2, #0
 800273a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800273c:	4b17      	ldr	r3, [pc, #92]	@ (800279c <MX_SAI1_Init+0x160>)
 800273e:	2200      	movs	r2, #0
 8002740:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.FrameInit.FrameLength = 64;
 8002742:	4b16      	ldr	r3, [pc, #88]	@ (800279c <MX_SAI1_Init+0x160>)
 8002744:	2240      	movs	r2, #64	@ 0x40
 8002746:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8002748:	4b14      	ldr	r3, [pc, #80]	@ (800279c <MX_SAI1_Init+0x160>)
 800274a:	2201      	movs	r2, #1
 800274c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800274e:	4b13      	ldr	r3, [pc, #76]	@ (800279c <MX_SAI1_Init+0x160>)
 8002750:	2200      	movs	r2, #0
 8002752:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8002754:	4b11      	ldr	r3, [pc, #68]	@ (800279c <MX_SAI1_Init+0x160>)
 8002756:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800275a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800275c:	4b0f      	ldr	r3, [pc, #60]	@ (800279c <MX_SAI1_Init+0x160>)
 800275e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002762:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8002764:	4b0d      	ldr	r3, [pc, #52]	@ (800279c <MX_SAI1_Init+0x160>)
 8002766:	2200      	movs	r2, #0
 8002768:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800276a:	4b0c      	ldr	r3, [pc, #48]	@ (800279c <MX_SAI1_Init+0x160>)
 800276c:	2200      	movs	r2, #0
 800276e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8002770:	4b0a      	ldr	r3, [pc, #40]	@ (800279c <MX_SAI1_Init+0x160>)
 8002772:	2201      	movs	r2, #1
 8002774:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x0000FFFF;
 8002776:	4b09      	ldr	r3, [pc, #36]	@ (800279c <MX_SAI1_Init+0x160>)
 8002778:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800277c:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 800277e:	4807      	ldr	r0, [pc, #28]	@ (800279c <MX_SAI1_Init+0x160>)
 8002780:	f004 f8ec 	bl	800695c <HAL_SAI_Init>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_SAI1_Init+0x152>
  {
    Error_Handler();
 800278a:	f7ff fec9 	bl	8002520 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	2000a9fc 	.word	0x2000a9fc
 8002798:	40015804 	.word	0x40015804
 800279c:	2000aa80 	.word	0x2000aa80
 80027a0:	40015824 	.word	0x40015824

080027a4 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08a      	sub	sp, #40	@ 0x28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a71      	ldr	r2, [pc, #452]	@ (8002978 <HAL_SAI_MspInit+0x1d4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d162      	bne.n	800287c <HAL_SAI_MspInit+0xd8>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80027b6:	4b71      	ldr	r3, [pc, #452]	@ (800297c <HAL_SAI_MspInit+0x1d8>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d113      	bne.n	80027e6 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80027be:	4b70      	ldr	r3, [pc, #448]	@ (8002980 <HAL_SAI_MspInit+0x1dc>)
 80027c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c2:	4a6f      	ldr	r2, [pc, #444]	@ (8002980 <HAL_SAI_MspInit+0x1dc>)
 80027c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002980 <HAL_SAI_MspInit+0x1dc>)
 80027cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2105      	movs	r1, #5
 80027da:	2057      	movs	r0, #87	@ 0x57
 80027dc:	f001 fad4 	bl	8003d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80027e0:	2057      	movs	r0, #87	@ 0x57
 80027e2:	f001 faed 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80027e6:	4b65      	ldr	r3, [pc, #404]	@ (800297c <HAL_SAI_MspInit+0x1d8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	3301      	adds	r3, #1
 80027ec:	4a63      	ldr	r2, [pc, #396]	@ (800297c <HAL_SAI_MspInit+0x1d8>)
 80027ee:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80027f0:	2374      	movs	r3, #116	@ 0x74
 80027f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f4:	2302      	movs	r3, #2
 80027f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027fc:	2300      	movs	r3, #0
 80027fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002800:	2306      	movs	r3, #6
 8002802:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002804:	f107 0314 	add.w	r3, r7, #20
 8002808:	4619      	mov	r1, r3
 800280a:	485e      	ldr	r0, [pc, #376]	@ (8002984 <HAL_SAI_MspInit+0x1e0>)
 800280c:	f001 ffe0 	bl	80047d0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8002810:	4b5d      	ldr	r3, [pc, #372]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002812:	4a5e      	ldr	r2, [pc, #376]	@ (800298c <HAL_SAI_MspInit+0x1e8>)
 8002814:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 8002816:	4b5c      	ldr	r3, [pc, #368]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002818:	2200      	movs	r2, #0
 800281a:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800281c:	4b5a      	ldr	r3, [pc, #360]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 800281e:	2240      	movs	r2, #64	@ 0x40
 8002820:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002822:	4b59      	ldr	r3, [pc, #356]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002824:	2200      	movs	r2, #0
 8002826:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8002828:	4b57      	ldr	r3, [pc, #348]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 800282a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800282e:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002830:	4b55      	ldr	r3, [pc, #340]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002832:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002836:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002838:	4b53      	ldr	r3, [pc, #332]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 800283a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800283e:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8002840:	4b51      	ldr	r3, [pc, #324]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002842:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002846:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 8002848:	4b4f      	ldr	r3, [pc, #316]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 800284a:	2200      	movs	r2, #0
 800284c:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800284e:	4b4e      	ldr	r3, [pc, #312]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002850:	2200      	movs	r2, #0
 8002852:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8002854:	484c      	ldr	r0, [pc, #304]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002856:	f001 fb47 	bl	8003ee8 <HAL_DMA_Init>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_SAI_MspInit+0xc0>
    {
      Error_Handler();
 8002860:	f7ff fe5e 	bl	8002520 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a48      	ldr	r2, [pc, #288]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002868:	671a      	str	r2, [r3, #112]	@ 0x70
 800286a:	4a47      	ldr	r2, [pc, #284]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a45      	ldr	r2, [pc, #276]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002874:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002876:	4a44      	ldr	r2, [pc, #272]	@ (8002988 <HAL_SAI_MspInit+0x1e4>)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a43      	ldr	r2, [pc, #268]	@ (8002990 <HAL_SAI_MspInit+0x1ec>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d174      	bne.n	8002970 <HAL_SAI_MspInit+0x1cc>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8002886:	4b3d      	ldr	r3, [pc, #244]	@ (800297c <HAL_SAI_MspInit+0x1d8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d113      	bne.n	80028b6 <HAL_SAI_MspInit+0x112>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800288e:	4b3c      	ldr	r3, [pc, #240]	@ (8002980 <HAL_SAI_MspInit+0x1dc>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	4a3b      	ldr	r2, [pc, #236]	@ (8002980 <HAL_SAI_MspInit+0x1dc>)
 8002894:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002898:	6453      	str	r3, [r2, #68]	@ 0x44
 800289a:	4b39      	ldr	r3, [pc, #228]	@ (8002980 <HAL_SAI_MspInit+0x1dc>)
 800289c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80028a6:	2200      	movs	r2, #0
 80028a8:	2105      	movs	r1, #5
 80028aa:	2057      	movs	r0, #87	@ 0x57
 80028ac:	f001 fa6c 	bl	8003d88 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80028b0:	2057      	movs	r0, #87	@ 0x57
 80028b2:	f001 fa85 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 80028b6:	4b31      	ldr	r3, [pc, #196]	@ (800297c <HAL_SAI_MspInit+0x1d8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	3301      	adds	r3, #1
 80028bc:	4a2f      	ldr	r2, [pc, #188]	@ (800297c <HAL_SAI_MspInit+0x1d8>)
 80028be:	6013      	str	r3, [r2, #0]
    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028c0:	2308      	movs	r3, #8
 80028c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80028d0:	2306      	movs	r3, #6
 80028d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	4619      	mov	r1, r3
 80028da:	482a      	ldr	r0, [pc, #168]	@ (8002984 <HAL_SAI_MspInit+0x1e0>)
 80028dc:	f001 ff78 	bl	80047d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80028e0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80028e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	2302      	movs	r3, #2
 80028e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ee:	2300      	movs	r3, #0
 80028f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80028f2:	2306      	movs	r3, #6
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80028f6:	f107 0314 	add.w	r3, r7, #20
 80028fa:	4619      	mov	r1, r3
 80028fc:	4825      	ldr	r0, [pc, #148]	@ (8002994 <HAL_SAI_MspInit+0x1f0>)
 80028fe:	f001 ff67 	bl	80047d0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA2_Stream4;
 8002902:	4b25      	ldr	r3, [pc, #148]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002904:	4a25      	ldr	r2, [pc, #148]	@ (800299c <HAL_SAI_MspInit+0x1f8>)
 8002906:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Channel = DMA_CHANNEL_1;
 8002908:	4b23      	ldr	r3, [pc, #140]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 800290a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800290e:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002910:	4b21      	ldr	r3, [pc, #132]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002916:	4b20      	ldr	r3, [pc, #128]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002918:	2200      	movs	r2, #0
 800291a:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 800291c:	4b1e      	ldr	r3, [pc, #120]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 800291e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002922:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002924:	4b1c      	ldr	r3, [pc, #112]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002926:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800292a:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800292c:	4b1a      	ldr	r3, [pc, #104]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 800292e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002932:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8002934:	4b18      	ldr	r3, [pc, #96]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002936:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800293a:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 800293c:	4b16      	ldr	r3, [pc, #88]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 800293e:	2200      	movs	r2, #0
 8002940:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002944:	2200      	movs	r2, #0
 8002946:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8002948:	4813      	ldr	r0, [pc, #76]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 800294a:	f001 facd 	bl	8003ee8 <HAL_DMA_Init>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <HAL_SAI_MspInit+0x1b4>
    {
      Error_Handler();
 8002954:	f7ff fde4 	bl	8002520 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a0f      	ldr	r2, [pc, #60]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 800295c:	671a      	str	r2, [r3, #112]	@ 0x70
 800295e:	4a0e      	ldr	r2, [pc, #56]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a0c      	ldr	r2, [pc, #48]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 8002968:	66da      	str	r2, [r3, #108]	@ 0x6c
 800296a:	4a0b      	ldr	r2, [pc, #44]	@ (8002998 <HAL_SAI_MspInit+0x1f4>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002970:	bf00      	nop
 8002972:	3728      	adds	r7, #40	@ 0x28
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40015804 	.word	0x40015804
 800297c:	2000abc4 	.word	0x2000abc4
 8002980:	40023800 	.word	0x40023800
 8002984:	40021000 	.word	0x40021000
 8002988:	2000ab04 	.word	0x2000ab04
 800298c:	40026428 	.word	0x40026428
 8002990:	40015824 	.word	0x40015824
 8002994:	40021400 	.word	0x40021400
 8002998:	2000ab64 	.word	0x2000ab64
 800299c:	40026470 	.word	0x40026470

080029a0 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80029a4:	4b0c      	ldr	r3, [pc, #48]	@ (80029d8 <MX_SDMMC1_SD_Init+0x38>)
 80029a6:	4a0d      	ldr	r2, [pc, #52]	@ (80029dc <MX_SDMMC1_SD_Init+0x3c>)
 80029a8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80029aa:	4b0b      	ldr	r3, [pc, #44]	@ (80029d8 <MX_SDMMC1_SD_Init+0x38>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80029b0:	4b09      	ldr	r3, [pc, #36]	@ (80029d8 <MX_SDMMC1_SD_Init+0x38>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80029b6:	4b08      	ldr	r3, [pc, #32]	@ (80029d8 <MX_SDMMC1_SD_Init+0x38>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80029bc:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <MX_SDMMC1_SD_Init+0x38>)
 80029be:	2200      	movs	r2, #0
 80029c0:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80029c2:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <MX_SDMMC1_SD_Init+0x38>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80029c8:	4b03      	ldr	r3, [pc, #12]	@ (80029d8 <MX_SDMMC1_SD_Init+0x38>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80029ce:	bf00      	nop
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	2000abc8 	.word	0x2000abc8
 80029dc:	40012c00 	.word	0x40012c00

080029e0 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b0ac      	sub	sp, #176	@ 0xb0
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029f8:	f107 0318 	add.w	r3, r7, #24
 80029fc:	2284      	movs	r2, #132	@ 0x84
 80029fe:	2100      	movs	r1, #0
 8002a00:	4618      	mov	r0, r3
 8002a02:	f012 fd01 	bl	8015408 <memset>
  if(sdHandle->Instance==SDMMC1)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a7f      	ldr	r2, [pc, #508]	@ (8002c08 <HAL_SD_MspInit+0x228>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	f040 80f6 	bne.w	8002bfe <HAL_SD_MspInit+0x21e>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8002a12:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8002a16:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a24:	f107 0318 	add.w	r3, r7, #24
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f002 ff5b 	bl	80058e4 <HAL_RCCEx_PeriphCLKConfig>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 8002a34:	f7ff fd74 	bl	8002520 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002a38:	4b74      	ldr	r3, [pc, #464]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3c:	4a73      	ldr	r2, [pc, #460]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a3e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a42:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a44:	4b71      	ldr	r3, [pc, #452]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a50:	4b6e      	ldr	r3, [pc, #440]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	4a6d      	ldr	r2, [pc, #436]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a56:	f043 0304 	orr.w	r3, r3, #4
 8002a5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a5c:	4b6b      	ldr	r3, [pc, #428]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a68:	4b68      	ldr	r3, [pc, #416]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6c:	4a67      	ldr	r2, [pc, #412]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a6e:	f043 0308 	orr.w	r3, r3, #8
 8002a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a74:	4b65      	ldr	r3, [pc, #404]	@ (8002c0c <HAL_SD_MspInit+0x22c>)
 8002a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002a80:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002a84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a94:	2303      	movs	r3, #3
 8002a96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002a9a:	230c      	movs	r3, #12
 8002a9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aa0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	485a      	ldr	r0, [pc, #360]	@ (8002c10 <HAL_SD_MspInit+0x230>)
 8002aa8:	f001 fe92 	bl	80047d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002aac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ab0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002acc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	484f      	ldr	r0, [pc, #316]	@ (8002c10 <HAL_SD_MspInit+0x230>)
 8002ad4:	f001 fe7c 	bl	80047d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ad8:	2304      	movs	r3, #4
 8002ada:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aea:	2303      	movs	r3, #3
 8002aec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002af0:	230c      	movs	r3, #12
 8002af2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002af6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002afa:	4619      	mov	r1, r3
 8002afc:	4845      	ldr	r0, [pc, #276]	@ (8002c14 <HAL_SD_MspInit+0x234>)
 8002afe:	f001 fe67 	bl	80047d0 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 8002b02:	4b45      	ldr	r3, [pc, #276]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b04:	4a45      	ldr	r2, [pc, #276]	@ (8002c1c <HAL_SD_MspInit+0x23c>)
 8002b06:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8002b08:	4b43      	ldr	r3, [pc, #268]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b0a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b0e:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b10:	4b41      	ldr	r3, [pc, #260]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b16:	4b40      	ldr	r3, [pc, #256]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b1c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b22:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b24:	4b3c      	ldr	r3, [pc, #240]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b2a:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b32:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8002b34:	4b38      	ldr	r3, [pc, #224]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b36:	2220      	movs	r2, #32
 8002b38:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b3a:	4b37      	ldr	r3, [pc, #220]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002b40:	4b35      	ldr	r3, [pc, #212]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b42:	2204      	movs	r2, #4
 8002b44:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002b46:	4b34      	ldr	r3, [pc, #208]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b48:	2203      	movs	r2, #3
 8002b4a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002b4c:	4b32      	ldr	r3, [pc, #200]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b4e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002b52:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002b54:	4b30      	ldr	r3, [pc, #192]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b56:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002b5a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8002b5c:	482e      	ldr	r0, [pc, #184]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b5e:	f001 f9c3 	bl	8003ee8 <HAL_DMA_Init>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_SD_MspInit+0x18c>
    {
      Error_Handler();
 8002b68:	f7ff fcda 	bl	8002520 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a2a      	ldr	r2, [pc, #168]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b70:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b72:	4a29      	ldr	r2, [pc, #164]	@ (8002c18 <HAL_SD_MspInit+0x238>)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 8002b78:	4b29      	ldr	r3, [pc, #164]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002b7a:	4a2a      	ldr	r2, [pc, #168]	@ (8002c24 <HAL_SD_MspInit+0x244>)
 8002b7c:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8002b7e:	4b28      	ldr	r3, [pc, #160]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002b80:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b84:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b86:	4b26      	ldr	r3, [pc, #152]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002b88:	2240      	movs	r2, #64	@ 0x40
 8002b8a:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b8c:	4b24      	ldr	r3, [pc, #144]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b92:	4b23      	ldr	r3, [pc, #140]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002b94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b98:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b9a:	4b21      	ldr	r3, [pc, #132]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002b9c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ba0:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002ba4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ba8:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8002baa:	4b1d      	ldr	r3, [pc, #116]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bac:	2220      	movs	r2, #32
 8002bae:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bb8:	2204      	movs	r2, #4
 8002bba:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002bbc:	4b18      	ldr	r3, [pc, #96]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002bc2:	4b17      	ldr	r3, [pc, #92]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bc4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002bc8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002bca:	4b15      	ldr	r3, [pc, #84]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bcc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002bd0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8002bd2:	4813      	ldr	r0, [pc, #76]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bd4:	f001 f988 	bl	8003ee8 <HAL_DMA_Init>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <HAL_SD_MspInit+0x202>
    {
      Error_Handler();
 8002bde:	f7ff fc9f 	bl	8002520 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002be6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002be8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c20 <HAL_SD_MspInit+0x240>)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8002bee:	2200      	movs	r2, #0
 8002bf0:	2105      	movs	r1, #5
 8002bf2:	2031      	movs	r0, #49	@ 0x31
 8002bf4:	f001 f8c8 	bl	8003d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002bf8:	2031      	movs	r0, #49	@ 0x31
 8002bfa:	f001 f8e1 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8002bfe:	bf00      	nop
 8002c00:	37b0      	adds	r7, #176	@ 0xb0
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40012c00 	.word	0x40012c00
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40020800 	.word	0x40020800
 8002c14:	40020c00 	.word	0x40020c00
 8002c18:	2000ac4c 	.word	0x2000ac4c
 8002c1c:	400264a0 	.word	0x400264a0
 8002c20:	2000acac 	.word	0x2000acac
 8002c24:	40026458 	.word	0x40026458

08002c28 <HAL_SD_MspDeInit>:

void HAL_SD_MspDeInit(SD_HandleTypeDef* sdHandle)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]

  if(sdHandle->Instance==SDMMC1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a11      	ldr	r2, [pc, #68]	@ (8002c7c <HAL_SD_MspDeInit+0x54>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d11b      	bne.n	8002c72 <HAL_SD_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN SDMMC1_MspDeInit 0 */

  /* USER CODE END SDMMC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 8002c3a:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <HAL_SD_MspDeInit+0x58>)
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3e:	4a10      	ldr	r2, [pc, #64]	@ (8002c80 <HAL_SD_MspDeInit+0x58>)
 8002c40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c44:	6453      	str	r3, [r2, #68]	@ 0x44
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002c46:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 8002c4a:	480e      	ldr	r0, [pc, #56]	@ (8002c84 <HAL_SD_MspDeInit+0x5c>)
 8002c4c:	f001 ff6c 	bl	8004b28 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8002c50:	2104      	movs	r1, #4
 8002c52:	480d      	ldr	r0, [pc, #52]	@ (8002c88 <HAL_SD_MspDeInit+0x60>)
 8002c54:	f001 ff68 	bl	8004b28 <HAL_GPIO_DeInit>

    /* SDMMC1 DMA DeInit */
    HAL_DMA_DeInit(sdHandle->hdmarx);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f001 f9f1 	bl	8004044 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(sdHandle->hdmatx);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c66:	4618      	mov	r0, r3
 8002c68:	f001 f9ec 	bl	8004044 <HAL_DMA_DeInit>

    /* SDMMC1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 8002c6c:	2031      	movs	r0, #49	@ 0x31
 8002c6e:	f001 f8b5 	bl	8003ddc <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

  /* USER CODE END SDMMC1_MspDeInit 1 */
  }
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40020800 	.word	0x40020800
 8002c88:	40020c00 	.word	0x40020c00

08002c8c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002c90:	4b1b      	ldr	r3, [pc, #108]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002c92:	4a1c      	ldr	r2, [pc, #112]	@ (8002d04 <MX_SPI1_Init+0x78>)
 8002c94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c96:	4b1a      	ldr	r3, [pc, #104]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002c98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c9e:	4b18      	ldr	r3, [pc, #96]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ca4:	4b16      	ldr	r3, [pc, #88]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002ca6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002caa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cac:	4b14      	ldr	r3, [pc, #80]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cb2:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cbe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002cd8:	4b09      	ldr	r3, [pc, #36]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cda:	2207      	movs	r2, #7
 8002cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002cde:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ce4:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002ce6:	2208      	movs	r2, #8
 8002ce8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002cea:	4805      	ldr	r0, [pc, #20]	@ (8002d00 <MX_SPI1_Init+0x74>)
 8002cec:	f005 ffc8 	bl	8008c80 <HAL_SPI_Init>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002cf6:	f7ff fc13 	bl	8002520 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	2000ad0c 	.word	0x2000ad0c
 8002d04:	40013000 	.word	0x40013000

08002d08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08a      	sub	sp, #40	@ 0x28
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d10:	f107 0314 	add.w	r3, r7, #20
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a17      	ldr	r2, [pc, #92]	@ (8002d84 <HAL_SPI_MspInit+0x7c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d127      	bne.n	8002d7a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d2a:	4b17      	ldr	r3, [pc, #92]	@ (8002d88 <HAL_SPI_MspInit+0x80>)
 8002d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2e:	4a16      	ldr	r2, [pc, #88]	@ (8002d88 <HAL_SPI_MspInit+0x80>)
 8002d30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d36:	4b14      	ldr	r3, [pc, #80]	@ (8002d88 <HAL_SPI_MspInit+0x80>)
 8002d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d42:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <HAL_SPI_MspInit+0x80>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a10      	ldr	r2, [pc, #64]	@ (8002d88 <HAL_SPI_MspInit+0x80>)
 8002d48:	f043 0301 	orr.w	r3, r3, #1
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d88 <HAL_SPI_MspInit+0x80>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002d5a:	23e0      	movs	r3, #224	@ 0xe0
 8002d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d66:	2303      	movs	r3, #3
 8002d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d6a:	2305      	movs	r3, #5
 8002d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6e:	f107 0314 	add.w	r3, r7, #20
 8002d72:	4619      	mov	r1, r3
 8002d74:	4805      	ldr	r0, [pc, #20]	@ (8002d8c <HAL_SPI_MspInit+0x84>)
 8002d76:	f001 fd2b 	bl	80047d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002d7a:	bf00      	nop
 8002d7c:	3728      	adds	r7, #40	@ 0x28
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40013000 	.word	0x40013000
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	40020000 	.word	0x40020000

08002d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002d96:	4b11      	ldr	r3, [pc, #68]	@ (8002ddc <HAL_MspInit+0x4c>)
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	4a10      	ldr	r2, [pc, #64]	@ (8002ddc <HAL_MspInit+0x4c>)
 8002d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002da2:	4b0e      	ldr	r3, [pc, #56]	@ (8002ddc <HAL_MspInit+0x4c>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002daa:	607b      	str	r3, [r7, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dae:	4b0b      	ldr	r3, [pc, #44]	@ (8002ddc <HAL_MspInit+0x4c>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ddc <HAL_MspInit+0x4c>)
 8002db4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002db8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dba:	4b08      	ldr	r3, [pc, #32]	@ (8002ddc <HAL_MspInit+0x4c>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	210f      	movs	r1, #15
 8002dca:	f06f 0001 	mvn.w	r0, #1
 8002dce:	f000 ffdb 	bl	8003d88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40023800 	.word	0x40023800

08002de0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08e      	sub	sp, #56	@ 0x38
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002df0:	4b33      	ldr	r3, [pc, #204]	@ (8002ec0 <HAL_InitTick+0xe0>)
 8002df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df4:	4a32      	ldr	r2, [pc, #200]	@ (8002ec0 <HAL_InitTick+0xe0>)
 8002df6:	f043 0310 	orr.w	r3, r3, #16
 8002dfa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dfc:	4b30      	ldr	r3, [pc, #192]	@ (8002ec0 <HAL_InitTick+0xe0>)
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e08:	f107 0210 	add.w	r2, r7, #16
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	4611      	mov	r1, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f002 fd34 	bl	8005880 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002e18:	6a3b      	ldr	r3, [r7, #32]
 8002e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d103      	bne.n	8002e2a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e22:	f002 fd05 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8002e26:	6378      	str	r0, [r7, #52]	@ 0x34
 8002e28:	e004      	b.n	8002e34 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e2a:	f002 fd01 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e36:	4a23      	ldr	r2, [pc, #140]	@ (8002ec4 <HAL_InitTick+0xe4>)
 8002e38:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3c:	0c9b      	lsrs	r3, r3, #18
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002e42:	4b21      	ldr	r3, [pc, #132]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e44:	4a21      	ldr	r2, [pc, #132]	@ (8002ecc <HAL_InitTick+0xec>)
 8002e46:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002e48:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e4e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002e50:	4a1d      	ldr	r2, [pc, #116]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e54:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002e56:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e62:	4b19      	ldr	r3, [pc, #100]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002e68:	4817      	ldr	r0, [pc, #92]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e6a:	f006 fe85 	bl	8009b78 <HAL_TIM_Base_Init>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d11b      	bne.n	8002eb4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002e7c:	4812      	ldr	r0, [pc, #72]	@ (8002ec8 <HAL_InitTick+0xe8>)
 8002e7e:	f006 fedd 	bl	8009c3c <HAL_TIM_Base_Start_IT>
 8002e82:	4603      	mov	r3, r0
 8002e84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d111      	bne.n	8002eb4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e90:	2036      	movs	r0, #54	@ 0x36
 8002e92:	f000 ff95 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2b0f      	cmp	r3, #15
 8002e9a:	d808      	bhi.n	8002eae <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	2036      	movs	r0, #54	@ 0x36
 8002ea2:	f000 ff71 	bl	8003d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed0 <HAL_InitTick+0xf0>)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	e002      	b.n	8002eb4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002eb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3738      	adds	r7, #56	@ 0x38
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40023800 	.word	0x40023800
 8002ec4:	431bde83 	.word	0x431bde83
 8002ec8:	2000ad70 	.word	0x2000ad70
 8002ecc:	40001000 	.word	0x40001000
 8002ed0:	20000024 	.word	0x20000024

08002ed4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ed8:	bf00      	nop
 8002eda:	e7fd      	b.n	8002ed8 <NMI_Handler+0x4>

08002edc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ee0:	bf00      	nop
 8002ee2:	e7fd      	b.n	8002ee0 <HardFault_Handler+0x4>

08002ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ee8:	bf00      	nop
 8002eea:	e7fd      	b.n	8002ee8 <MemManage_Handler+0x4>

08002eec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ef0:	bf00      	nop
 8002ef2:	e7fd      	b.n	8002ef0 <BusFault_Handler+0x4>

08002ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ef8:	bf00      	nop
 8002efa:	e7fd      	b.n	8002ef8 <UsageFault_Handler+0x4>

08002efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f00:	bf00      	nop
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(W5500_IRQ_Pin);
 8002f0e:	2001      	movs	r0, #1
 8002f10:	f001 ff62 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002f14:	bf00      	nop
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LOW_BATTERY_Pin);
 8002f1c:	2002      	movs	r0, #2
 8002f1e:	f001 ff5b 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002f22:	bf00      	nop
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SD_CD_Pin);
 8002f2a:	2004      	movs	r0, #4
 8002f2c:	f001 ff54 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002f30:	bf00      	nop
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PTT_Pin);
 8002f38:	2010      	movs	r0, #16
 8002f3a:	f001 ff4d 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CALL_BTN_Pin);
 8002f46:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002f4a:	f001 ff45 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_BTN_Pin);
 8002f4e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002f52:	f001 ff41 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002f56:	bf00      	nop
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RESET_ALARM_BTN_Pin);
 8002f5e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002f62:	f001 ff39 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_1_Pin);
 8002f66:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002f6a:	f001 ff35 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_2_Pin);
 8002f6e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002f72:	f001 ff31 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_3_Pin);
 8002f76:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002f7a:	f001 ff2d 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_4_Pin);
 8002f7e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002f82:	f001 ff29 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_5_Pin);
 8002f86:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002f8a:	f001 ff25 	bl	8004dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002f98:	4802      	ldr	r0, [pc, #8]	@ (8002fa4 <SDMMC1_IRQHandler+0x10>)
 8002f9a:	f004 fdb9 	bl	8007b10 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	2000abc8 	.word	0x2000abc8

08002fa8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002fac:	4802      	ldr	r0, [pc, #8]	@ (8002fb8 <TIM6_DAC_IRQHandler+0x10>)
 8002fae:	f006 febd 	bl	8009d2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	2000ad70 	.word	0x2000ad70

08002fbc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8002fc0:	4802      	ldr	r0, [pc, #8]	@ (8002fcc <DMA2_Stream1_IRQHandler+0x10>)
 8002fc2:	f001 f98f 	bl	80042e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	2000ab04 	.word	0x2000ab04

08002fd0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8002fd4:	4802      	ldr	r0, [pc, #8]	@ (8002fe0 <DMA2_Stream3_IRQHandler+0x10>)
 8002fd6:	f001 f985 	bl	80042e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	2000acac 	.word	0x2000acac

08002fe4 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8002fe8:	4802      	ldr	r0, [pc, #8]	@ (8002ff4 <DMA2_Stream4_IRQHandler+0x10>)
 8002fea:	f001 f97b 	bl	80042e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	2000ab64 	.word	0x2000ab64

08002ff8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8002ffc:	4802      	ldr	r0, [pc, #8]	@ (8003008 <DMA2_Stream6_IRQHandler+0x10>)
 8002ffe:	f001 f971 	bl	80042e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003002:	bf00      	nop
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	2000ac4c 	.word	0x2000ac4c

0800300c <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8003010:	4803      	ldr	r0, [pc, #12]	@ (8003020 <SAI1_IRQHandler+0x14>)
 8003012:	f003 ffe3 	bl	8006fdc <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8003016:	4803      	ldr	r0, [pc, #12]	@ (8003024 <SAI1_IRQHandler+0x18>)
 8003018:	f003 ffe0 	bl	8006fdc <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800301c:	bf00      	nop
 800301e:	bd80      	pop	{r7, pc}
 8003020:	2000a9fc 	.word	0x2000a9fc
 8003024:	2000aa80 	.word	0x2000aa80

08003028 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	e00a      	b.n	8003050 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800303a:	f3af 8000 	nop.w
 800303e:	4601      	mov	r1, r0
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	60ba      	str	r2, [r7, #8]
 8003046:	b2ca      	uxtb	r2, r1
 8003048:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	3301      	adds	r3, #1
 800304e:	617b      	str	r3, [r7, #20]
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	429a      	cmp	r2, r3
 8003056:	dbf0      	blt.n	800303a <_read+0x12>
  }

  return len;
 8003058:	687b      	ldr	r3, [r7, #4]
}
 800305a:	4618      	mov	r0, r3
 800305c:	3718      	adds	r7, #24
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800306a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
 8003082:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800308a:	605a      	str	r2, [r3, #4]
  return 0;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr

0800309a <_isatty>:

int _isatty(int file)
{
 800309a:	b480      	push	{r7}
 800309c:	b083      	sub	sp, #12
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030a2:	2301      	movs	r3, #1
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
	...

080030cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030d4:	4a14      	ldr	r2, [pc, #80]	@ (8003128 <_sbrk+0x5c>)
 80030d6:	4b15      	ldr	r3, [pc, #84]	@ (800312c <_sbrk+0x60>)
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030e0:	4b13      	ldr	r3, [pc, #76]	@ (8003130 <_sbrk+0x64>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d102      	bne.n	80030ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030e8:	4b11      	ldr	r3, [pc, #68]	@ (8003130 <_sbrk+0x64>)
 80030ea:	4a12      	ldr	r2, [pc, #72]	@ (8003134 <_sbrk+0x68>)
 80030ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030ee:	4b10      	ldr	r3, [pc, #64]	@ (8003130 <_sbrk+0x64>)
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4413      	add	r3, r2
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d207      	bcs.n	800310c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030fc:	f012 fa40 	bl	8015580 <__errno>
 8003100:	4603      	mov	r3, r0
 8003102:	220c      	movs	r2, #12
 8003104:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003106:	f04f 33ff 	mov.w	r3, #4294967295
 800310a:	e009      	b.n	8003120 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800310c:	4b08      	ldr	r3, [pc, #32]	@ (8003130 <_sbrk+0x64>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003112:	4b07      	ldr	r3, [pc, #28]	@ (8003130 <_sbrk+0x64>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4413      	add	r3, r2
 800311a:	4a05      	ldr	r2, [pc, #20]	@ (8003130 <_sbrk+0x64>)
 800311c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800311e:	68fb      	ldr	r3, [r7, #12]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3718      	adds	r7, #24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20050000 	.word	0x20050000
 800312c:	00004000 	.word	0x00004000
 8003130:	2000adbc 	.word	0x2000adbc
 8003134:	20018bf0 	.word	0x20018bf0

08003138 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800313c:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <SystemInit+0x20>)
 800313e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003142:	4a05      	ldr	r2, [pc, #20]	@ (8003158 <SystemInit+0x20>)
 8003144:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003148:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800314c:	bf00      	nop
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	e000ed00 	.word	0xe000ed00

0800315c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003160:	4b14      	ldr	r3, [pc, #80]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 8003162:	4a15      	ldr	r2, [pc, #84]	@ (80031b8 <MX_USART1_UART_Init+0x5c>)
 8003164:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003166:	4b13      	ldr	r3, [pc, #76]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 8003168:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800316c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800316e:	4b11      	ldr	r3, [pc, #68]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 8003170:	2200      	movs	r2, #0
 8003172:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003174:	4b0f      	ldr	r3, [pc, #60]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 8003176:	2200      	movs	r2, #0
 8003178:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800317a:	4b0e      	ldr	r3, [pc, #56]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 800317c:	2200      	movs	r2, #0
 800317e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003180:	4b0c      	ldr	r3, [pc, #48]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 8003182:	220c      	movs	r2, #12
 8003184:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003186:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 8003188:	2200      	movs	r2, #0
 800318a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800318c:	4b09      	ldr	r3, [pc, #36]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 800318e:	2200      	movs	r2, #0
 8003190:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003192:	4b08      	ldr	r3, [pc, #32]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 8003194:	2200      	movs	r2, #0
 8003196:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003198:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 800319a:	2200      	movs	r2, #0
 800319c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800319e:	4805      	ldr	r0, [pc, #20]	@ (80031b4 <MX_USART1_UART_Init+0x58>)
 80031a0:	f006 ffb8 	bl	800a114 <HAL_UART_Init>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80031aa:	f7ff f9b9 	bl	8002520 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031ae:	bf00      	nop
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	2000adc0 	.word	0x2000adc0
 80031b8:	40011000 	.word	0x40011000

080031bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b0aa      	sub	sp, #168	@ 0xa8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	605a      	str	r2, [r3, #4]
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	60da      	str	r2, [r3, #12]
 80031d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031d4:	f107 0310 	add.w	r3, r7, #16
 80031d8:	2284      	movs	r2, #132	@ 0x84
 80031da:	2100      	movs	r1, #0
 80031dc:	4618      	mov	r0, r3
 80031de:	f012 f913 	bl	8015408 <memset>
  if(uartHandle->Instance==USART1)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a21      	ldr	r2, [pc, #132]	@ (800326c <HAL_UART_MspInit+0xb0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d13b      	bne.n	8003264 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80031ec:	2340      	movs	r3, #64	@ 0x40
 80031ee:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80031f0:	2300      	movs	r3, #0
 80031f2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031f4:	f107 0310 	add.w	r3, r7, #16
 80031f8:	4618      	mov	r0, r3
 80031fa:	f002 fb73 	bl	80058e4 <HAL_RCCEx_PeriphCLKConfig>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003204:	f7ff f98c 	bl	8002520 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003208:	4b19      	ldr	r3, [pc, #100]	@ (8003270 <HAL_UART_MspInit+0xb4>)
 800320a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320c:	4a18      	ldr	r2, [pc, #96]	@ (8003270 <HAL_UART_MspInit+0xb4>)
 800320e:	f043 0310 	orr.w	r3, r3, #16
 8003212:	6453      	str	r3, [r2, #68]	@ 0x44
 8003214:	4b16      	ldr	r3, [pc, #88]	@ (8003270 <HAL_UART_MspInit+0xb4>)
 8003216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003218:	f003 0310 	and.w	r3, r3, #16
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003220:	4b13      	ldr	r3, [pc, #76]	@ (8003270 <HAL_UART_MspInit+0xb4>)
 8003222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003224:	4a12      	ldr	r2, [pc, #72]	@ (8003270 <HAL_UART_MspInit+0xb4>)
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	6313      	str	r3, [r2, #48]	@ 0x30
 800322c:	4b10      	ldr	r3, [pc, #64]	@ (8003270 <HAL_UART_MspInit+0xb4>)
 800322e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003238:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800323c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003240:	2302      	movs	r3, #2
 8003242:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003246:	2300      	movs	r3, #0
 8003248:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800324c:	2303      	movs	r3, #3
 800324e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003252:	2307      	movs	r3, #7
 8003254:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003258:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800325c:	4619      	mov	r1, r3
 800325e:	4805      	ldr	r0, [pc, #20]	@ (8003274 <HAL_UART_MspInit+0xb8>)
 8003260:	f001 fab6 	bl	80047d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003264:	bf00      	nop
 8003266:	37a8      	adds	r7, #168	@ 0xa8
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40011000 	.word	0x40011000
 8003270:	40023800 	.word	0x40023800
 8003274:	40020000 	.word	0x40020000

08003278 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003278:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800327c:	f7ff ff5c 	bl	8003138 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003280:	480c      	ldr	r0, [pc, #48]	@ (80032b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003282:	490d      	ldr	r1, [pc, #52]	@ (80032b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003284:	4a0d      	ldr	r2, [pc, #52]	@ (80032bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003288:	e002      	b.n	8003290 <LoopCopyDataInit>

0800328a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800328a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800328c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800328e:	3304      	adds	r3, #4

08003290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003294:	d3f9      	bcc.n	800328a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003296:	4a0a      	ldr	r2, [pc, #40]	@ (80032c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003298:	4c0a      	ldr	r4, [pc, #40]	@ (80032c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800329a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800329c:	e001      	b.n	80032a2 <LoopFillZerobss>

0800329e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800329e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032a0:	3204      	adds	r2, #4

080032a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032a4:	d3fb      	bcc.n	800329e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80032a6:	f012 f971 	bl	801558c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032aa:	f7ff f83e 	bl	800232a <main>
  bx  lr    
 80032ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032b0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80032b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032b8:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 80032bc:	080233c8 	.word	0x080233c8
  ldr r2, =_sbss
 80032c0:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 80032c4:	20018bec 	.word	0x20018bec

080032c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032c8:	e7fe      	b.n	80032c8 <ADC_IRQHandler>

080032ca <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b084      	sub	sp, #16
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d105      	bne.n	80032e4 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80032d8:	b672      	cpsid	i
}
 80032da:	bf00      	nop
 80032dc:	f7ff f920 	bl	8002520 <Error_Handler>
 80032e0:	bf00      	nop
 80032e2:	e7fd      	b.n	80032e0 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	e007      	b.n	80032fa <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68fa      	ldr	r2, [r7, #12]
 80032ee:	2100      	movs	r1, #0
 80032f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	3301      	adds	r3, #1
 80032f8:	60fb      	str	r3, [r7, #12]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d9f4      	bls.n	80032ea <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	721a      	strb	r2, [r3, #8]
}
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b084      	sub	sp, #16
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d105      	bne.n	8003328 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800331c:	b672      	cpsid	i
}
 800331e:	bf00      	nop
 8003320:	f7ff f8fe 	bl	8002520 <Error_Handler>
 8003324:	bf00      	nop
 8003326:	e7fd      	b.n	8003324 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	7a1b      	ldrb	r3, [r3, #8]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d905      	bls.n	800333c <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8003330:	b672      	cpsid	i
}
 8003332:	bf00      	nop
 8003334:	f7ff f8f4 	bl	8002520 <Error_Handler>
 8003338:	bf00      	nop
 800333a:	e7fd      	b.n	8003338 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	7a1b      	ldrb	r3, [r3, #8]
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	b2d1      	uxtb	r1, r2
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	7211      	strb	r1, [r2, #8]
 8003348:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800334a:	f3ef 8211 	mrs	r2, BASEPRI
 800334e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003352:	b672      	cpsid	i
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	b662      	cpsie	i
 8003362:	60fa      	str	r2, [r7, #12]
 8003364:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800336e:	bf00      	nop
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b084      	sub	sp, #16
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d105      	bne.n	8003390 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8003384:	b672      	cpsid	i
}
 8003386:	bf00      	nop
 8003388:	f7ff f8ca 	bl	8002520 <Error_Handler>
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <stm32_lock_release+0x16>
  lock->nesting_level--;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	7a1b      	ldrb	r3, [r3, #8]
 8003394:	3b01      	subs	r3, #1
 8003396:	b2da      	uxtb	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	7a1b      	ldrb	r3, [r3, #8]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d905      	bls.n	80033b0 <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 80033a4:	b672      	cpsid	i
}
 80033a6:	bf00      	nop
 80033a8:	f7ff f8ba 	bl	8002520 <Error_Handler>
 80033ac:	bf00      	nop
 80033ae:	e7fd      	b.n	80033ac <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	7a1b      	ldrb	r3, [r3, #8]
 80033b4:	461a      	mov	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033bc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80033c4:	bf00      	nop
}
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d105      	bne.n	80033e8 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80033dc:	f012 f8d0 	bl	8015580 <__errno>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2216      	movs	r2, #22
 80033e4:	601a      	str	r2, [r3, #0]
    return;
 80033e6:	e016      	b.n	8003416 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80033e8:	200c      	movs	r0, #12
 80033ea:	f011 fd17 	bl	8014e1c <malloc>
 80033ee:	4603      	mov	r3, r0
 80033f0:	461a      	mov	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d005      	beq.n	800340a <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f7ff ff61 	bl	80032ca <stm32_lock_init>
    return;
 8003408:	e005      	b.n	8003416 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 800340a:	b672      	cpsid	i
}
 800340c:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 800340e:	f7ff f887 	bl	8002520 <Error_Handler>
 8003412:	bf00      	nop
 8003414:	e7fd      	b.n	8003412 <__retarget_lock_init_recursive+0x44>
}
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d105      	bne.n	8003436 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800342a:	b672      	cpsid	i
}
 800342c:	bf00      	nop
 800342e:	f7ff f877 	bl	8002520 <Error_Handler>
 8003432:	bf00      	nop
 8003434:	e7fd      	b.n	8003432 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4618      	mov	r0, r3
 800343a:	f7ff ff68 	bl	800330e <stm32_lock_acquire>
}
 800343e:	bf00      	nop
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b082      	sub	sp, #8
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d105      	bne.n	8003460 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8003454:	b672      	cpsid	i
}
 8003456:	bf00      	nop
 8003458:	f7ff f862 	bl	8002520 <Error_Handler>
 800345c:	bf00      	nop
 800345e:	e7fd      	b.n	800345c <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff ff87 	bl	8003376 <stm32_lock_release>
}
 8003468:	bf00      	nop
 800346a:	3708      	adds	r7, #8
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <dev_addr_get>:
 *
 * @retval  DEV_ADDR_A if the pin is low.
 * @retval  DEV_ADDR_B if the pin is high.
 */
dev_addr_e dev_addr_get(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(DEV_ADDR_GPIO_Port, DEV_ADDR_Pin) == GPIO_PIN_SET ? DEV_ADDR_B : DEV_ADDR_A;
 8003474:	2140      	movs	r1, #64	@ 0x40
 8003476:	4805      	ldr	r0, [pc, #20]	@ (800348c <dev_addr_get+0x1c>)
 8003478:	f001 fc62 	bl	8004d40 <HAL_GPIO_ReadPin>
 800347c:	4603      	mov	r3, r0
 800347e:	2b01      	cmp	r3, #1
 8003480:	bf0c      	ite	eq
 8003482:	2301      	moveq	r3, #1
 8003484:	2300      	movne	r3, #0
 8003486:	b2db      	uxtb	r3, r3
}
 8003488:	4618      	mov	r0, r3
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021400 	.word	0x40021400

08003490 <copy_int16_array_circular>:

void copy_int16_array_circular(pcm_buf_t *pcm_buf, int16_t *dst, uint32_t len)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  if (pcm_buf == NULL || dst == NULL)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d02c      	beq.n	80034fc <copy_int16_array_circular+0x6c>
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d029      	beq.n	80034fc <copy_int16_array_circular+0x6c>
  {
    return;
  }
  if (pcm_buf->size == 0)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d027      	beq.n	8003500 <copy_int16_array_circular+0x70>
  {
    return;
  }

  for (uint32_t i = 0; i < len; i++)
 80034b0:	2300      	movs	r3, #0
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	e01d      	b.n	80034f2 <copy_int16_array_circular+0x62>
  {
    if (pcm_buf->index >= pcm_buf->size)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d302      	bcc.n	80034c8 <copy_int16_array_circular+0x38>
    {
      pcm_buf->index = 0;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	609a      	str	r2, [r3, #8]
    }

    dst[i] = pcm_buf->buffer[pcm_buf->index];
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	441a      	add	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	68b9      	ldr	r1, [r7, #8]
 80034da:	440b      	add	r3, r1
 80034dc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80034e0:	801a      	strh	r2, [r3, #0]
    pcm_buf->index++;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	1c5a      	adds	r2, r3, #1
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	609a      	str	r2, [r3, #8]
  for (uint32_t i = 0; i < len; i++)
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	3301      	adds	r3, #1
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d3dd      	bcc.n	80034b6 <copy_int16_array_circular+0x26>
 80034fa:	e002      	b.n	8003502 <copy_int16_array_circular+0x72>
    return;
 80034fc:	bf00      	nop
 80034fe:	e000      	b.n	8003502 <copy_int16_array_circular+0x72>
    return;
 8003500:	bf00      	nop
  }
}
 8003502:	371c      	adds	r7, #28
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <copy_bits>:
 * @param mask     Bit mask specifying which bits must be copied.
 *
 * @return Updated destination byte with copied bits.
 */
uint8_t copy_bits(uint8_t dst, uint8_t src, uint8_t mask)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	71fb      	strb	r3, [r7, #7]
 8003516:	460b      	mov	r3, r1
 8003518:	71bb      	strb	r3, [r7, #6]
 800351a:	4613      	mov	r3, r2
 800351c:	717b      	strb	r3, [r7, #5]
  return (dst & ~mask) | (src & mask);
 800351e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003522:	43db      	mvns	r3, r3
 8003524:	b25a      	sxtb	r2, r3
 8003526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352a:	4013      	ands	r3, r2
 800352c:	b25a      	sxtb	r2, r3
 800352e:	79b9      	ldrb	r1, [r7, #6]
 8003530:	797b      	ldrb	r3, [r7, #5]
 8003532:	400b      	ands	r3, r1
 8003534:	b2db      	uxtb	r3, r3
 8003536:	b25b      	sxtb	r3, r3
 8003538:	4313      	orrs	r3, r2
 800353a:	b25b      	sxtb	r3, r3
 800353c:	b2db      	uxtb	r3, r3
}
 800353e:	4618      	mov	r0, r3
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
	...

0800354c <flag_alarm_button_set>:

void flag_alarm_button_set(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  flag_alarm_button = ALARM_FLAG_STATE_ON;
 8003550:	4b05      	ldr	r3, [pc, #20]	@ (8003568 <flag_alarm_button_set+0x1c>)
 8003552:	2201      	movs	r2, #1
 8003554:	701a      	strb	r2, [r3, #0]
  pcm_buf_alarm.index = 0;
 8003556:	4b05      	ldr	r3, [pc, #20]	@ (800356c <flag_alarm_button_set+0x20>)
 8003558:	2200      	movs	r2, #0
 800355a:	609a      	str	r2, [r3, #8]
}
 800355c:	bf00      	nop
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	2000ae61 	.word	0x2000ae61
 800356c:	2000000c 	.word	0x2000000c

08003570 <flag_alarm_button_clear>:

void flag_alarm_button_clear(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  flag_alarm_button = ALARM_FLAG_STATE_OFF;
 8003574:	4b03      	ldr	r3, [pc, #12]	@ (8003584 <flag_alarm_button_clear+0x14>)
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
}
 800357a:	bf00      	nop
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	2000ae61 	.word	0x2000ae61

08003588 <flag_alarm_button_get>:

alarm_state_e flag_alarm_button_get(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
  return flag_alarm_button;
 800358c:	4b03      	ldr	r3, [pc, #12]	@ (800359c <flag_alarm_button_get+0x14>)
 800358e:	781b      	ldrb	r3, [r3, #0]
}
 8003590:	4618      	mov	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	2000ae61 	.word	0x2000ae61

080035a0 <flag_alarm_sensor_set>:

void flag_alarm_sensor_set(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  flag_alarm_sensor = ALARM_FLAG_STATE_ON;
 80035a4:	4b03      	ldr	r3, [pc, #12]	@ (80035b4 <flag_alarm_sensor_set+0x14>)
 80035a6:	2201      	movs	r2, #1
 80035a8:	701a      	strb	r2, [r3, #0]
}
 80035aa:	bf00      	nop
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	2000ae60 	.word	0x2000ae60

080035b8 <flag_alarm_sensor_clear>:

void flag_alarm_sensor_clear(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  flag_alarm_sensor = ALARM_FLAG_STATE_OFF;
 80035bc:	4b03      	ldr	r3, [pc, #12]	@ (80035cc <flag_alarm_sensor_clear+0x14>)
 80035be:	2200      	movs	r2, #0
 80035c0:	701a      	strb	r2, [r3, #0]
}
 80035c2:	bf00      	nop
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	2000ae60 	.word	0x2000ae60

080035d0 <flag_alarm_sensor_get>:

alarm_state_e flag_alarm_sensor_get(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  return flag_alarm_sensor;
 80035d4:	4b03      	ldr	r3, [pc, #12]	@ (80035e4 <flag_alarm_sensor_get+0x14>)
 80035d6:	781b      	ldrb	r3, [r3, #0]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	2000ae60 	.word	0x2000ae60

080035e8 <flag_call_set>:

void flag_call_set(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  flag_call = CALL_FLAG_STATE_ON;
 80035ec:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <flag_call_set+0x1c>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	701a      	strb	r2, [r3, #0]
  pcm_buf_call.index = 0;
 80035f2:	4b05      	ldr	r3, [pc, #20]	@ (8003608 <flag_call_set+0x20>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	609a      	str	r2, [r3, #8]
}
 80035f8:	bf00      	nop
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	2000ae62 	.word	0x2000ae62
 8003608:	20000018 	.word	0x20000018

0800360c <flag_call_clear>:

void flag_call_clear(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  flag_call = CALL_FLAG_STATE_OFF;
 8003610:	4b03      	ldr	r3, [pc, #12]	@ (8003620 <flag_call_clear+0x14>)
 8003612:	2200      	movs	r2, #0
 8003614:	701a      	strb	r2, [r3, #0]
}
 8003616:	bf00      	nop
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	2000ae62 	.word	0x2000ae62

08003624 <flag_call_get>:

call_state_e flag_call_get(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
  return flag_call;
 8003628:	4b03      	ldr	r3, [pc, #12]	@ (8003638 <flag_call_get+0x14>)
 800362a:	781b      	ldrb	r3, [r3, #0]
}
 800362c:	4618      	mov	r0, r3
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	2000ae62 	.word	0x2000ae62

0800363c <check_state_sensor>:

sensor_state_e check_state_sensor(GPIO_TypeDef *gpio, uint16_t pin)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	807b      	strh	r3, [r7, #2]
  sensor_state_e state = SENSOR_OPEN;
 8003648:	2300      	movs	r3, #0
 800364a:	73fb      	strb	r3, [r7, #15]

  device_delay_ms(20); // wait debounce
 800364c:	2014      	movs	r0, #20
 800364e:	f7fe fbb9 	bl	8001dc4 <device_delay_ms>

  if (HAL_GPIO_ReadPin(gpio, pin) == GPIO_PIN_SET)
 8003652:	887b      	ldrh	r3, [r7, #2]
 8003654:	4619      	mov	r1, r3
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f001 fb72 	bl	8004d40 <HAL_GPIO_ReadPin>
 800365c:	4603      	mov	r3, r0
 800365e:	2b01      	cmp	r3, #1
 8003660:	d102      	bne.n	8003668 <check_state_sensor+0x2c>
  {
    state = SENSOR_CLOSE;
 8003662:	2301      	movs	r3, #1
 8003664:	73fb      	strb	r3, [r7, #15]
 8003666:	e001      	b.n	800366c <check_state_sensor+0x30>
  }
  else
  {
    state = SENSOR_OPEN;
 8003668:	2300      	movs	r3, #0
 800366a:	73fb      	strb	r3, [r7, #15]
  }

  return state;
 800366c:	7bfb      	ldrb	r3, [r7, #15]
}
 800366e:	4618      	mov	r0, r3
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <field_event_set>:

void field_event_set(field_t *field, field_event_e event)
{
 8003676:	b480      	push	{r7}
 8003678:	b083      	sub	sp, #12
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
 800367e:	460b      	mov	r3, r1
 8003680:	70fb      	strb	r3, [r7, #3]
  if (event == FIELD_ALL)
 8003682:	78fb      	ldrb	r3, [r7, #3]
 8003684:	2b07      	cmp	r3, #7
 8003686:	d103      	bne.n	8003690 <field_event_set+0x1a>
  {
    field->state = 0x7F; /* All 7 bits set */
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	227f      	movs	r2, #127	@ 0x7f
 800368c:	701a      	strb	r2, [r3, #0]
  }
  else if (event <= FIELD_SENSOR_5)
  {
    field->state |= (1U << event);
  }
}
 800368e:	e00d      	b.n	80036ac <field_event_set+0x36>
  else if (event <= FIELD_SENSOR_5)
 8003690:	78fb      	ldrb	r3, [r7, #3]
 8003692:	2b06      	cmp	r3, #6
 8003694:	d80a      	bhi.n	80036ac <field_event_set+0x36>
    field->state |= (1U << event);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	78fb      	ldrb	r3, [r7, #3]
 800369c:	2101      	movs	r1, #1
 800369e:	fa01 f303 	lsl.w	r3, r1, r3
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	4313      	orrs	r3, r2
 80036a6:	b2da      	uxtb	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	701a      	strb	r2, [r3, #0]
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <field_event_clear>:

void field_event_clear(field_t *field, field_event_e event)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	70fb      	strb	r3, [r7, #3]
  if (event == FIELD_ALL)
 80036c4:	78fb      	ldrb	r3, [r7, #3]
 80036c6:	2b07      	cmp	r3, #7
 80036c8:	d103      	bne.n	80036d2 <field_event_clear+0x1a>
  {
    field->state = 0x00; /* All 7 bits set */
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	701a      	strb	r2, [r3, #0]
  }
  else if (event <= FIELD_SENSOR_5)
  {
    field->state &= ~(1U << event);
  }
}
 80036d0:	e00f      	b.n	80036f2 <field_event_clear+0x3a>
  else if (event <= FIELD_SENSOR_5)
 80036d2:	78fb      	ldrb	r3, [r7, #3]
 80036d4:	2b06      	cmp	r3, #6
 80036d6:	d80c      	bhi.n	80036f2 <field_event_clear+0x3a>
    field->state &= ~(1U << event);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	781a      	ldrb	r2, [r3, #0]
 80036dc:	78fb      	ldrb	r3, [r7, #3]
 80036de:	2101      	movs	r1, #1
 80036e0:	fa01 f303 	lsl.w	r3, r1, r3
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	43db      	mvns	r3, r3
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	4013      	ands	r3, r2
 80036ec:	b2da      	uxtb	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	701a      	strb	r2, [r3, #0]
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <field_event_get>:

field_state_e field_event_get(field_t *field, field_event_e event)
{
 80036fe:	b480      	push	{r7}
 8003700:	b083      	sub	sp, #12
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
 8003706:	460b      	mov	r3, r1
 8003708:	70fb      	strb	r3, [r7, #3]

  if (field->state & (1U << event))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	78fb      	ldrb	r3, [r7, #3]
 8003712:	fa22 f303 	lsr.w	r3, r2, r3
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <field_event_get+0x24>
  {
    return FIELD_STATE_SET;
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <field_event_get+0x26>
  }

  return FIELD_STATE_RESET;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <field_compute_state>:
 *
 * @return FIELD_STATE_SET if the event bit is set in both masks,
 *         otherwise FIELD_STATE_RESET.
 */
field_state_e field_compute_state(field_event_e field_local, field_event_e field_dest, field_event_e event)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	4603      	mov	r3, r0
 8003738:	71fb      	strb	r3, [r7, #7]
 800373a:	460b      	mov	r3, r1
 800373c:	71bb      	strb	r3, [r7, #6]
 800373e:	4613      	mov	r3, r2
 8003740:	717b      	strb	r3, [r7, #5]
  if ((field_local & (1U << event)) & (field_dest & (1U << event)))
 8003742:	79fa      	ldrb	r2, [r7, #7]
 8003744:	797b      	ldrb	r3, [r7, #5]
 8003746:	2101      	movs	r1, #1
 8003748:	fa01 f303 	lsl.w	r3, r1, r3
 800374c:	401a      	ands	r2, r3
 800374e:	79bb      	ldrb	r3, [r7, #6]
 8003750:	4013      	ands	r3, r2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <field_compute_state+0x2a>
  {
    return FIELD_STATE_SET;
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <field_compute_state+0x2c>
  }

  return FIELD_STATE_RESET;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <process_group_led>:

void process_group_led(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin) &&
 800376c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003770:	4816      	ldr	r0, [pc, #88]	@ (80037cc <process_group_led+0x64>)
 8003772:	f001 fae5 	bl	8004d40 <HAL_GPIO_ReadPin>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d022      	beq.n	80037c2 <process_group_led+0x5a>
 800377c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003780:	4812      	ldr	r0, [pc, #72]	@ (80037cc <process_group_led+0x64>)
 8003782:	f001 fadd 	bl	8004d40 <HAL_GPIO_ReadPin>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d01a      	beq.n	80037c2 <process_group_led+0x5a>
      HAL_GPIO_ReadPin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin) &&
 800378c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003790:	480e      	ldr	r0, [pc, #56]	@ (80037cc <process_group_led+0x64>)
 8003792:	f001 fad5 	bl	8004d40 <HAL_GPIO_ReadPin>
 8003796:	4603      	mov	r3, r0
  if (HAL_GPIO_ReadPin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin) &&
 8003798:	2b00      	cmp	r3, #0
 800379a:	d012      	beq.n	80037c2 <process_group_led+0x5a>
      HAL_GPIO_ReadPin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin) &&
 800379c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80037a0:	480a      	ldr	r0, [pc, #40]	@ (80037cc <process_group_led+0x64>)
 80037a2:	f001 facd 	bl	8004d40 <HAL_GPIO_ReadPin>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00a      	beq.n	80037c2 <process_group_led+0x5a>
      HAL_GPIO_ReadPin(LED_SENSOR_5_GPIO_Port, LED_SENSOR_5_Pin))
 80037ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80037b0:	4806      	ldr	r0, [pc, #24]	@ (80037cc <process_group_led+0x64>)
 80037b2:	f001 fac5 	bl	8004d40 <HAL_GPIO_ReadPin>
 80037b6:	4603      	mov	r3, r0
      HAL_GPIO_ReadPin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin) &&
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d002      	beq.n	80037c2 <process_group_led+0x5a>
  {
    group_led_on();
 80037bc:	f009 fbf6 	bl	800cfac <group_led_on>
 80037c0:	e002      	b.n	80037c8 <process_group_led+0x60>
  }
  else
  {
    group_led_off();
 80037c2:	f009 fbff 	bl	800cfc4 <group_led_off>
  }
}
 80037c6:	bf00      	nop
 80037c8:	bf00      	nop
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40020400 	.word	0x40020400

080037d0 <read_state_sensors>:

void read_state_sensors(field_t *field)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  // SENSOR 1
  if (check_state_sensor(SENSOR_1_GPIO_Port, SENSOR_1_Pin) == SENSOR_OPEN)
 80037d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037dc:	482b      	ldr	r0, [pc, #172]	@ (800388c <read_state_sensors+0xbc>)
 80037de:	f7ff ff2d 	bl	800363c <check_state_sensor>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d104      	bne.n	80037f2 <read_state_sensors+0x22>
  {
    field_event_clear(field, FIELD_SENSOR_1);
 80037e8:	2102      	movs	r1, #2
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7ff ff64 	bl	80036b8 <field_event_clear>
 80037f0:	e003      	b.n	80037fa <read_state_sensors+0x2a>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_1);
 80037f2:	2102      	movs	r1, #2
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff ff3e 	bl	8003676 <field_event_set>
  }
  // SENSOR 2
  if (check_state_sensor(SENSOR_2_GPIO_Port, SENSOR_2_Pin) == SENSOR_OPEN)
 80037fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80037fe:	4823      	ldr	r0, [pc, #140]	@ (800388c <read_state_sensors+0xbc>)
 8003800:	f7ff ff1c 	bl	800363c <check_state_sensor>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d104      	bne.n	8003814 <read_state_sensors+0x44>
  {
    field_event_clear(field, FIELD_SENSOR_2);
 800380a:	2103      	movs	r1, #3
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7ff ff53 	bl	80036b8 <field_event_clear>
 8003812:	e003      	b.n	800381c <read_state_sensors+0x4c>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_2);
 8003814:	2103      	movs	r1, #3
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7ff ff2d 	bl	8003676 <field_event_set>
  }
  // SENSOR 3
  if (check_state_sensor(SENSOR_3_GPIO_Port, SENSOR_3_Pin) == SENSOR_OPEN)
 800381c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003820:	481a      	ldr	r0, [pc, #104]	@ (800388c <read_state_sensors+0xbc>)
 8003822:	f7ff ff0b 	bl	800363c <check_state_sensor>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d104      	bne.n	8003836 <read_state_sensors+0x66>
  {
    field_event_clear(field, FIELD_SENSOR_3);
 800382c:	2104      	movs	r1, #4
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7ff ff42 	bl	80036b8 <field_event_clear>
 8003834:	e003      	b.n	800383e <read_state_sensors+0x6e>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_3);
 8003836:	2104      	movs	r1, #4
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7ff ff1c 	bl	8003676 <field_event_set>
  }
  // SENSOR 4
  if (check_state_sensor(SENSOR_4_GPIO_Port, SENSOR_4_Pin) == SENSOR_OPEN)
 800383e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003842:	4812      	ldr	r0, [pc, #72]	@ (800388c <read_state_sensors+0xbc>)
 8003844:	f7ff fefa 	bl	800363c <check_state_sensor>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d104      	bne.n	8003858 <read_state_sensors+0x88>
  {
    field_event_clear(field, FIELD_SENSOR_4);
 800384e:	2105      	movs	r1, #5
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ff31 	bl	80036b8 <field_event_clear>
 8003856:	e003      	b.n	8003860 <read_state_sensors+0x90>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_4);
 8003858:	2105      	movs	r1, #5
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f7ff ff0b 	bl	8003676 <field_event_set>
  }
  // SENSOR 5
  if (check_state_sensor(SENSOR_5_GPIO_Port, SENSOR_5_Pin) == SENSOR_OPEN)
 8003860:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003864:	4809      	ldr	r0, [pc, #36]	@ (800388c <read_state_sensors+0xbc>)
 8003866:	f7ff fee9 	bl	800363c <check_state_sensor>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d104      	bne.n	800387a <read_state_sensors+0xaa>
  {
    field_event_clear(field, FIELD_SENSOR_5);
 8003870:	2106      	movs	r1, #6
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7ff ff20 	bl	80036b8 <field_event_clear>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_5);
  }
}
 8003878:	e003      	b.n	8003882 <read_state_sensors+0xb2>
    field_event_set(field, FIELD_SENSOR_5);
 800387a:	2106      	movs	r1, #6
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f7ff fefa 	bl	8003676 <field_event_set>
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	40021000 	.word	0x40021000

08003890 <process_field_sensor>:

void process_field_sensor(field_t *field_local, field_t *field_dest)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  // SENSOR 1
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_1) == FIELD_STATE_RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	7818      	ldrb	r0, [r3, #0]
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	2202      	movs	r2, #2
 80038a4:	4619      	mov	r1, r3
 80038a6:	f7ff ff43 	bl	8003730 <field_compute_state>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d106      	bne.n	80038be <process_field_sensor+0x2e>
  {
    flag_alarm_sensor_set(); // Enable alarm
 80038b0:	f7ff fe76 	bl	80035a0 <flag_alarm_sensor_set>
    sensor_1_led_on();       // Led on
 80038b4:	f009 fb92 	bl	800cfdc <sensor_1_led_on>
    group_led_on();          // Led on
 80038b8:	f009 fb78 	bl	800cfac <group_led_on>
 80038bc:	e006      	b.n	80038cc <process_field_sensor+0x3c>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 80038be:	f7ff fe87 	bl	80035d0 <flag_alarm_sensor_get>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <process_field_sensor+0x3c>
    {
      sensor_1_led_off(); // Led off
 80038c8:	f009 fb94 	bl	800cff4 <sensor_1_led_off>
    }
  }

  // SENSOR 2
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_2) == FIELD_STATE_RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	7818      	ldrb	r0, [r3, #0]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2203      	movs	r2, #3
 80038d6:	4619      	mov	r1, r3
 80038d8:	f7ff ff2a 	bl	8003730 <field_compute_state>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <process_field_sensor+0x60>
  {
    flag_alarm_sensor_set(); // Enable alarm
 80038e2:	f7ff fe5d 	bl	80035a0 <flag_alarm_sensor_set>
    sensor_2_led_on();       // Led on
 80038e6:	f009 fb91 	bl	800d00c <sensor_2_led_on>
    group_led_on();          // Led on
 80038ea:	f009 fb5f 	bl	800cfac <group_led_on>
 80038ee:	e006      	b.n	80038fe <process_field_sensor+0x6e>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 80038f0:	f7ff fe6e 	bl	80035d0 <flag_alarm_sensor_get>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <process_field_sensor+0x6e>
    {
      sensor_2_led_off(); // Led off
 80038fa:	f009 fb93 	bl	800d024 <sensor_2_led_off>
    }
  }
  // SENSOR 3
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_3) == FIELD_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	7818      	ldrb	r0, [r3, #0]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2204      	movs	r2, #4
 8003908:	4619      	mov	r1, r3
 800390a:	f7ff ff11 	bl	8003730 <field_compute_state>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d106      	bne.n	8003922 <process_field_sensor+0x92>
  {
    flag_alarm_sensor_set(); // Enable alarm
 8003914:	f7ff fe44 	bl	80035a0 <flag_alarm_sensor_set>
    sensor_3_led_on();       // Led on
 8003918:	f009 fb90 	bl	800d03c <sensor_3_led_on>
    group_led_on();          // Led on
 800391c:	f009 fb46 	bl	800cfac <group_led_on>
 8003920:	e006      	b.n	8003930 <process_field_sensor+0xa0>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 8003922:	f7ff fe55 	bl	80035d0 <flag_alarm_sensor_get>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <process_field_sensor+0xa0>
    {
      sensor_3_led_off(); // Led off
 800392c:	f009 fb92 	bl	800d054 <sensor_3_led_off>
    }
  }
  // SENSOR 4
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_4) == FIELD_STATE_RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	7818      	ldrb	r0, [r3, #0]
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2205      	movs	r2, #5
 800393a:	4619      	mov	r1, r3
 800393c:	f7ff fef8 	bl	8003730 <field_compute_state>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d106      	bne.n	8003954 <process_field_sensor+0xc4>
  {
    flag_alarm_sensor_set(); // Enable alarm
 8003946:	f7ff fe2b 	bl	80035a0 <flag_alarm_sensor_set>
    sensor_4_led_on();       // Led on
 800394a:	f009 fb8f 	bl	800d06c <sensor_4_led_on>
    group_led_on();          // Led on
 800394e:	f009 fb2d 	bl	800cfac <group_led_on>
 8003952:	e006      	b.n	8003962 <process_field_sensor+0xd2>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 8003954:	f7ff fe3c 	bl	80035d0 <flag_alarm_sensor_get>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <process_field_sensor+0xd2>
    {
      sensor_4_led_off(); // Led off
 800395e:	f009 fb91 	bl	800d084 <sensor_4_led_off>
    }
  }
  // SENSOR 5
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_5) == FIELD_STATE_RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	7818      	ldrb	r0, [r3, #0]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2206      	movs	r2, #6
 800396c:	4619      	mov	r1, r3
 800396e:	f7ff fedf 	bl	8003730 <field_compute_state>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d106      	bne.n	8003986 <process_field_sensor+0xf6>
  {
    flag_alarm_sensor_set(); // Enable alarm
 8003978:	f7ff fe12 	bl	80035a0 <flag_alarm_sensor_set>
    sensor_5_led_on();       // Led on
 800397c:	f009 fb8e 	bl	800d09c <sensor_5_led_on>
    group_led_on();          // Led on
 8003980:	f009 fb14 	bl	800cfac <group_led_on>
 8003984:	e006      	b.n	8003994 <process_field_sensor+0x104>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 8003986:	f7ff fe23 	bl	80035d0 <flag_alarm_sensor_get>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <process_field_sensor+0x104>
    {
      sensor_5_led_off(); // Led off
 8003990:	f009 fb90 	bl	800d0b4 <sensor_5_led_off>
    }
  }

  process_group_led();
 8003994:	f7ff fee8 	bl	8003768 <process_group_led>
}
 8003998:	bf00      	nop
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <process_field_reset_alarm>:

void process_field_reset_alarm(field_t *field_local, field_t *field_dest)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  // SENSOR 1
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_1) != FIELD_STATE_RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	7818      	ldrb	r0, [r3, #0]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	2202      	movs	r2, #2
 80039b4:	4619      	mov	r1, r3
 80039b6:	f7ff febb 	bl	8003730 <field_compute_state>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <process_field_reset_alarm+0x24>
  {
    sensor_1_led_off(); // Led off
 80039c0:	f009 fb18 	bl	800cff4 <sensor_1_led_off>
  }
  // SENSOR 2
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_2) != FIELD_STATE_RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	7818      	ldrb	r0, [r3, #0]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2203      	movs	r2, #3
 80039ce:	4619      	mov	r1, r3
 80039d0:	f7ff feae 	bl	8003730 <field_compute_state>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <process_field_reset_alarm+0x3e>
  {
    sensor_2_led_off(); // Led off
 80039da:	f009 fb23 	bl	800d024 <sensor_2_led_off>
  }
  // SENSOR 3
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_3) != FIELD_STATE_RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	7818      	ldrb	r0, [r3, #0]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2204      	movs	r2, #4
 80039e8:	4619      	mov	r1, r3
 80039ea:	f7ff fea1 	bl	8003730 <field_compute_state>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <process_field_reset_alarm+0x58>
  {
    sensor_3_led_off(); // Led off
 80039f4:	f009 fb2e 	bl	800d054 <sensor_3_led_off>
  }
  // SENSOR 4
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_4) != FIELD_STATE_RESET)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	7818      	ldrb	r0, [r3, #0]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2205      	movs	r2, #5
 8003a02:	4619      	mov	r1, r3
 8003a04:	f7ff fe94 	bl	8003730 <field_compute_state>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <process_field_reset_alarm+0x72>
  {
    sensor_4_led_off(); // Led off
 8003a0e:	f009 fb39 	bl	800d084 <sensor_4_led_off>
  }
  // SENSOR 5
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_5) != FIELD_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	7818      	ldrb	r0, [r3, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	2206      	movs	r2, #6
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	f7ff fe87 	bl	8003730 <field_compute_state>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <process_field_reset_alarm+0x8c>
  {
    sensor_5_led_off(); // Led off
 8003a28:	f009 fb44 	bl	800d0b4 <sensor_5_led_off>
  }

  process_group_led();
 8003a2c:	f7ff fe9c 	bl	8003768 <process_group_led>

  flag_alarm_button_clear();                // Disable alarm
 8003a30:	f7ff fd9e 	bl	8003570 <flag_alarm_button_clear>
  alarm_led_off();                          // Led on
 8003a34:	f009 fb56 	bl	800d0e4 <alarm_led_off>
  field_event_set(field_dest, FIELD_ALARM); // Clear field ALARM
 8003a38:	2101      	movs	r1, #1
 8003a3a:	6838      	ldr	r0, [r7, #0]
 8003a3c:	f7ff fe1b 	bl	8003676 <field_event_set>

  if (flag_call_get() == CALL_FLAG_STATE_OFF && ptt_state_get() == PTT_INACTIVE)
 8003a40:	f7ff fdf0 	bl	8003624 <flag_call_get>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10b      	bne.n	8003a62 <process_field_reset_alarm+0xc2>
 8003a4a:	f009 fa99 	bl	800cf80 <ptt_state_get>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d106      	bne.n	8003a62 <process_field_reset_alarm+0xc2>
  {
    vocoder_disable(); // Vocoder disable
 8003a54:	f009 fa50 	bl	800cef8 <vocoder_disable>
    sp_off();          // Off the speaker amplifier.
 8003a58:	f009 fb8c 	bl	800d174 <sp_off>
    hp_off();          // Off the handset speaker amplifier
 8003a5c:	f009 fba2 	bl	800d1a4 <hp_off>
 8003a60:	e014      	b.n	8003a8c <process_field_reset_alarm+0xec>
  }
  else if (flag_call_get() == CALL_FLAG_STATE_ON && ptt_state_get() == PTT_ACTIVE)
 8003a62:	f7ff fddf 	bl	8003624 <flag_call_get>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d107      	bne.n	8003a7c <process_field_reset_alarm+0xdc>
 8003a6c:	f009 fa88 	bl	800cf80 <ptt_state_get>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d102      	bne.n	8003a7c <process_field_reset_alarm+0xdc>
  {
    hp_off(); // Off the handset speaker amplifier
 8003a76:	f009 fb95 	bl	800d1a4 <hp_off>
 8003a7a:	e007      	b.n	8003a8c <process_field_reset_alarm+0xec>
  }
  else if (ptt_state_get() == PTT_ACTIVE)
 8003a7c:	f009 fa80 	bl	800cf80 <ptt_state_get>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d102      	bne.n	8003a8c <process_field_reset_alarm+0xec>
  {
    sp_off(); // Off the speaker amplifier.
 8003a86:	f009 fb75 	bl	800d174 <sp_off>
  }
}
 8003a8a:	e7ff      	b.n	8003a8c <process_field_reset_alarm+0xec>
 8003a8c:	bf00      	nop
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <process_field_alarm_button>:

void process_field_alarm_button(field_t *field_dest)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  if (field_event_get(field_dest, FIELD_ALARM) == FIELD_STATE_RESET)
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7ff fe2d 	bl	80036fe <field_event_get>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d109      	bne.n	8003abe <process_field_alarm_button+0x2a>
  {
    flag_alarm_button_set(); // Enable alarm
 8003aaa:	f7ff fd4f 	bl	800354c <flag_alarm_button_set>
    alarm_led_on();          // Led on
 8003aae:	f009 fb0d 	bl	800d0cc <alarm_led_on>
    vocoder_enable();        // vocoder enable
 8003ab2:	f009 fa15 	bl	800cee0 <vocoder_enable>
    sp_on();                 // On the speaker amplifier.
 8003ab6:	f009 fb51 	bl	800d15c <sp_on>
    hp_on();                 // handset speaker amplifier
 8003aba:	f009 fb67 	bl	800d18c <hp_on>
  }
}
 8003abe:	bf00      	nop
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <process_field_call>:

void process_field_call(field_t *field_dest)
{
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b082      	sub	sp, #8
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  if (field_event_get(field_dest, FIELD_CALL) == FIELD_STATE_RESET)
 8003ace:	2100      	movs	r1, #0
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7ff fe14 	bl	80036fe <field_event_get>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10f      	bne.n	8003afc <process_field_call+0x36>
  {
    if (ptt_state_get() == PTT_INACTIVE)
 8003adc:	f009 fa50 	bl	800cf80 <ptt_state_get>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d11e      	bne.n	8003b24 <process_field_call+0x5e>
    {
      flag_call_set();    // Enable alarm
 8003ae6:	f7ff fd7f 	bl	80035e8 <flag_call_set>
      call_led_on();      // Led on
 8003aea:	f009 fb07 	bl	800d0fc <call_led_on>
      timer_call_start(); // Timer start
 8003aee:	f7fe f97f 	bl	8001df0 <timer_call_start>
      vocoder_enable();   // vocoder enable
 8003af2:	f009 f9f5 	bl	800cee0 <vocoder_enable>
      sp_on();            // On the speaker amplifier.
 8003af6:	f009 fb31 	bl	800d15c <sp_on>
    {
      vocoder_disable(); // Vocoder disable
      sp_off();          // Off the speaker amplifier.
    }
  }
}
 8003afa:	e013      	b.n	8003b24 <process_field_call+0x5e>
    flag_call_clear(); // Disable alarm
 8003afc:	f7ff fd86 	bl	800360c <flag_call_clear>
    call_led_off();    // Led off
 8003b00:	f009 fb08 	bl	800d114 <call_led_off>
    timer_call_stop(); // Timer stop
 8003b04:	f7fe f980 	bl	8001e08 <timer_call_stop>
    if (flag_alarm_button_get() == ALARM_FLAG_STATE_OFF && ptt_state_get() == PTT_INACTIVE)
 8003b08:	f7ff fd3e 	bl	8003588 <flag_alarm_button_get>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d108      	bne.n	8003b24 <process_field_call+0x5e>
 8003b12:	f009 fa35 	bl	800cf80 <ptt_state_get>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d103      	bne.n	8003b24 <process_field_call+0x5e>
      vocoder_disable(); // Vocoder disable
 8003b1c:	f009 f9ec 	bl	800cef8 <vocoder_disable>
      sp_off();          // Off the speaker amplifier.
 8003b20:	f009 fb28 	bl	800d174 <sp_off>
}
 8003b24:	bf00      	nop
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b30:	2003      	movs	r0, #3
 8003b32:	f000 f91e 	bl	8003d72 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b36:	200f      	movs	r0, #15
 8003b38:	f7ff f952 	bl	8002de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b3c:	f7ff f928 	bl	8002d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b4c:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <HAL_IncTick+0x20>)
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	461a      	mov	r2, r3
 8003b52:	4b06      	ldr	r3, [pc, #24]	@ (8003b6c <HAL_IncTick+0x24>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4413      	add	r3, r2
 8003b58:	4a04      	ldr	r2, [pc, #16]	@ (8003b6c <HAL_IncTick+0x24>)
 8003b5a:	6013      	str	r3, [r2, #0]
}
 8003b5c:	bf00      	nop
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	20000028 	.word	0x20000028
 8003b6c:	2000ae64 	.word	0x2000ae64

08003b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  return uwTick;
 8003b74:	4b03      	ldr	r3, [pc, #12]	@ (8003b84 <HAL_GetTick+0x14>)
 8003b76:	681b      	ldr	r3, [r3, #0]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	2000ae64 	.word	0x2000ae64

08003b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b90:	f7ff ffee 	bl	8003b70 <HAL_GetTick>
 8003b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba0:	d005      	beq.n	8003bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bcc <HAL_Delay+0x44>)
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	4413      	add	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003bae:	bf00      	nop
 8003bb0:	f7ff ffde 	bl	8003b70 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d8f7      	bhi.n	8003bb0 <HAL_Delay+0x28>
  {
  }
}
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	20000028 	.word	0x20000028

08003bd0 <__NVIC_SetPriorityGrouping>:
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003be0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c10 <__NVIC_SetPriorityGrouping+0x40>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bec:	4013      	ands	r3, r2
 8003bee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003bf8:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <__NVIC_SetPriorityGrouping+0x44>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bfe:	4a04      	ldr	r2, [pc, #16]	@ (8003c10 <__NVIC_SetPriorityGrouping+0x40>)
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	60d3      	str	r3, [r2, #12]
}
 8003c04:	bf00      	nop
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	e000ed00 	.word	0xe000ed00
 8003c14:	05fa0000 	.word	0x05fa0000

08003c18 <__NVIC_GetPriorityGrouping>:
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c1c:	4b04      	ldr	r3, [pc, #16]	@ (8003c30 <__NVIC_GetPriorityGrouping+0x18>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	0a1b      	lsrs	r3, r3, #8
 8003c22:	f003 0307 	and.w	r3, r3, #7
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	e000ed00 	.word	0xe000ed00

08003c34 <__NVIC_EnableIRQ>:
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	db0b      	blt.n	8003c5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c46:	79fb      	ldrb	r3, [r7, #7]
 8003c48:	f003 021f 	and.w	r2, r3, #31
 8003c4c:	4907      	ldr	r1, [pc, #28]	@ (8003c6c <__NVIC_EnableIRQ+0x38>)
 8003c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	2001      	movs	r0, #1
 8003c56:	fa00 f202 	lsl.w	r2, r0, r2
 8003c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c5e:	bf00      	nop
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	e000e100 	.word	0xe000e100

08003c70 <__NVIC_DisableIRQ>:
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	4603      	mov	r3, r0
 8003c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	db12      	blt.n	8003ca8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	f003 021f 	and.w	r2, r3, #31
 8003c88:	490a      	ldr	r1, [pc, #40]	@ (8003cb4 <__NVIC_DisableIRQ+0x44>)
 8003c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8e:	095b      	lsrs	r3, r3, #5
 8003c90:	2001      	movs	r0, #1
 8003c92:	fa00 f202 	lsl.w	r2, r0, r2
 8003c96:	3320      	adds	r3, #32
 8003c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003c9c:	f3bf 8f4f 	dsb	sy
}
 8003ca0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003ca2:	f3bf 8f6f 	isb	sy
}
 8003ca6:	bf00      	nop
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	e000e100 	.word	0xe000e100

08003cb8 <__NVIC_SetPriority>:
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	6039      	str	r1, [r7, #0]
 8003cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	db0a      	blt.n	8003ce2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	490c      	ldr	r1, [pc, #48]	@ (8003d04 <__NVIC_SetPriority+0x4c>)
 8003cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd6:	0112      	lsls	r2, r2, #4
 8003cd8:	b2d2      	uxtb	r2, r2
 8003cda:	440b      	add	r3, r1
 8003cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003ce0:	e00a      	b.n	8003cf8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	4908      	ldr	r1, [pc, #32]	@ (8003d08 <__NVIC_SetPriority+0x50>)
 8003ce8:	79fb      	ldrb	r3, [r7, #7]
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	3b04      	subs	r3, #4
 8003cf0:	0112      	lsls	r2, r2, #4
 8003cf2:	b2d2      	uxtb	r2, r2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	761a      	strb	r2, [r3, #24]
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	e000e100 	.word	0xe000e100
 8003d08:	e000ed00 	.word	0xe000ed00

08003d0c <NVIC_EncodePriority>:
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b089      	sub	sp, #36	@ 0x24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f1c3 0307 	rsb	r3, r3, #7
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	bf28      	it	cs
 8003d2a:	2304      	movcs	r3, #4
 8003d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	3304      	adds	r3, #4
 8003d32:	2b06      	cmp	r3, #6
 8003d34:	d902      	bls.n	8003d3c <NVIC_EncodePriority+0x30>
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	3b03      	subs	r3, #3
 8003d3a:	e000      	b.n	8003d3e <NVIC_EncodePriority+0x32>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d40:	f04f 32ff 	mov.w	r2, #4294967295
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	43da      	mvns	r2, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	401a      	ands	r2, r3
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d54:	f04f 31ff 	mov.w	r1, #4294967295
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5e:	43d9      	mvns	r1, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d64:	4313      	orrs	r3, r2
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3724      	adds	r7, #36	@ 0x24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b082      	sub	sp, #8
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7ff ff28 	bl	8003bd0 <__NVIC_SetPriorityGrouping>
}
 8003d80:	bf00      	nop
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d9a:	f7ff ff3d 	bl	8003c18 <__NVIC_GetPriorityGrouping>
 8003d9e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	68b9      	ldr	r1, [r7, #8]
 8003da4:	6978      	ldr	r0, [r7, #20]
 8003da6:	f7ff ffb1 	bl	8003d0c <NVIC_EncodePriority>
 8003daa:	4602      	mov	r2, r0
 8003dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003db0:	4611      	mov	r1, r2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7ff ff80 	bl	8003cb8 <__NVIC_SetPriority>
}
 8003db8:	bf00      	nop
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff ff30 	bl	8003c34 <__NVIC_EnableIRQ>
}
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	4603      	mov	r3, r0
 8003de4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff ff40 	bl	8003c70 <__NVIC_DisableIRQ>
}
 8003df0:	bf00      	nop
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003dfc:	f3bf 8f5f 	dmb	sy
}
 8003e00:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003e02:	4b07      	ldr	r3, [pc, #28]	@ (8003e20 <HAL_MPU_Disable+0x28>)
 8003e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e06:	4a06      	ldr	r2, [pc, #24]	@ (8003e20 <HAL_MPU_Disable+0x28>)
 8003e08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e0c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003e0e:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <HAL_MPU_Disable+0x2c>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	605a      	str	r2, [r3, #4]
}
 8003e14:	bf00      	nop
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	e000ed00 	.word	0xe000ed00
 8003e24:	e000ed90 	.word	0xe000ed90

08003e28 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003e30:	4a0b      	ldr	r2, [pc, #44]	@ (8003e60 <HAL_MPU_Enable+0x38>)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f043 0301 	orr.w	r3, r3, #1
 8003e38:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e64 <HAL_MPU_Enable+0x3c>)
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3e:	4a09      	ldr	r2, [pc, #36]	@ (8003e64 <HAL_MPU_Enable+0x3c>)
 8003e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e44:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003e46:	f3bf 8f4f 	dsb	sy
}
 8003e4a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e4c:	f3bf 8f6f 	isb	sy
}
 8003e50:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	e000ed90 	.word	0xe000ed90
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	785a      	ldrb	r2, [r3, #1]
 8003e74:	4b1b      	ldr	r3, [pc, #108]	@ (8003ee4 <HAL_MPU_ConfigRegion+0x7c>)
 8003e76:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003e78:	4b1a      	ldr	r3, [pc, #104]	@ (8003ee4 <HAL_MPU_ConfigRegion+0x7c>)
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	4a19      	ldr	r2, [pc, #100]	@ (8003ee4 <HAL_MPU_ConfigRegion+0x7c>)
 8003e7e:	f023 0301 	bic.w	r3, r3, #1
 8003e82:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003e84:	4a17      	ldr	r2, [pc, #92]	@ (8003ee4 <HAL_MPU_ConfigRegion+0x7c>)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	7b1b      	ldrb	r3, [r3, #12]
 8003e90:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	7adb      	ldrb	r3, [r3, #11]
 8003e96:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003e98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	7a9b      	ldrb	r3, [r3, #10]
 8003e9e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003ea0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	7b5b      	ldrb	r3, [r3, #13]
 8003ea6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003ea8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	7b9b      	ldrb	r3, [r3, #14]
 8003eae:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003eb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	7bdb      	ldrb	r3, [r3, #15]
 8003eb6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003eb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	7a5b      	ldrb	r3, [r3, #9]
 8003ebe:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003ec0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	7a1b      	ldrb	r3, [r3, #8]
 8003ec6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003ec8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	7812      	ldrb	r2, [r2, #0]
 8003ece:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003ed0:	4a04      	ldr	r2, [pc, #16]	@ (8003ee4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003ed2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003ed4:	6113      	str	r3, [r2, #16]
}
 8003ed6:	bf00      	nop
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	e000ed90 	.word	0xe000ed90

08003ee8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ef4:	f7ff fe3c 	bl	8003b70 <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e099      	b.n	8004038 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0201 	bic.w	r2, r2, #1
 8003f22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f24:	e00f      	b.n	8003f46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f26:	f7ff fe23 	bl	8003b70 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b05      	cmp	r3, #5
 8003f32:	d908      	bls.n	8003f46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2220      	movs	r2, #32
 8003f38:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2203      	movs	r2, #3
 8003f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e078      	b.n	8004038 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e8      	bne.n	8003f26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f5c:	697a      	ldr	r2, [r7, #20]
 8003f5e:	4b38      	ldr	r3, [pc, #224]	@ (8004040 <HAL_DMA_Init+0x158>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	2b04      	cmp	r3, #4
 8003f9e:	d107      	bne.n	8003fb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f023 0307 	bic.w	r3, r3, #7
 8003fc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	d117      	bne.n	800400a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00e      	beq.n	800400a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fb73 	bl	80046d8 <DMA_CheckFifoParam>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d008      	beq.n	800400a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2240      	movs	r2, #64	@ 0x40
 8003ffc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004006:	2301      	movs	r3, #1
 8004008:	e016      	b.n	8004038 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fb2a 	bl	800466c <DMA_CalcBaseAndBitshift>
 8004018:	4603      	mov	r3, r0
 800401a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004020:	223f      	movs	r2, #63	@ 0x3f
 8004022:	409a      	lsls	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	f010803f 	.word	0xf010803f

08004044 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e050      	b.n	80040f8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d101      	bne.n	8004066 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004062:	2302      	movs	r3, #2
 8004064:	e048      	b.n	80040f8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0201 	bic.w	r2, r2, #1
 8004074:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2200      	movs	r2, #0
 800407c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2200      	movs	r2, #0
 8004084:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2200      	movs	r2, #0
 800408c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2200      	movs	r2, #0
 8004094:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2200      	movs	r2, #0
 800409c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2221      	movs	r2, #33	@ 0x21
 80040a4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 fae0 	bl	800466c <DMA_CalcBaseAndBitshift>
 80040ac:	4603      	mov	r3, r0
 80040ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b4:	223f      	movs	r2, #63	@ 0x3f
 80040b6:	409a      	lsls	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004116:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_DMA_Start_IT+0x26>
 8004122:	2302      	movs	r3, #2
 8004124:	e048      	b.n	80041b8 <HAL_DMA_Start_IT+0xb8>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b01      	cmp	r3, #1
 8004138:	d137      	bne.n	80041aa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2202      	movs	r2, #2
 800413e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	68b9      	ldr	r1, [r7, #8]
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 fa5e 	bl	8004610 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	223f      	movs	r2, #63	@ 0x3f
 800415a:	409a      	lsls	r2, r3
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0216 	orr.w	r2, r2, #22
 800416e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	695a      	ldr	r2, [r3, #20]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800417e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004184:	2b00      	cmp	r3, #0
 8004186:	d007      	beq.n	8004198 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0208 	orr.w	r2, r2, #8
 8004196:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0201 	orr.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	e005      	b.n	80041b6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041b2:	2302      	movs	r3, #2
 80041b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041ce:	f7ff fccf 	bl	8003b70 <HAL_GetTick>
 80041d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d008      	beq.n	80041f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2280      	movs	r2, #128	@ 0x80
 80041e4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e052      	b.n	8004298 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0216 	bic.w	r2, r2, #22
 8004200:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695a      	ldr	r2, [r3, #20]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004210:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	2b00      	cmp	r3, #0
 8004218:	d103      	bne.n	8004222 <HAL_DMA_Abort+0x62>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800421e:	2b00      	cmp	r3, #0
 8004220:	d007      	beq.n	8004232 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0208 	bic.w	r2, r2, #8
 8004230:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0201 	bic.w	r2, r2, #1
 8004240:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004242:	e013      	b.n	800426c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004244:	f7ff fc94 	bl	8003b70 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b05      	cmp	r3, #5
 8004250:	d90c      	bls.n	800426c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2203      	movs	r2, #3
 800425c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e015      	b.n	8004298 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1e4      	bne.n	8004244 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427e:	223f      	movs	r2, #63	@ 0x3f
 8004280:	409a      	lsls	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d004      	beq.n	80042be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2280      	movs	r2, #128	@ 0x80
 80042b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e00c      	b.n	80042d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2205      	movs	r2, #5
 80042c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0201 	bic.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80042f0:	4b8e      	ldr	r3, [pc, #568]	@ (800452c <HAL_DMA_IRQHandler+0x248>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a8e      	ldr	r2, [pc, #568]	@ (8004530 <HAL_DMA_IRQHandler+0x24c>)
 80042f6:	fba2 2303 	umull	r2, r3, r2, r3
 80042fa:	0a9b      	lsrs	r3, r3, #10
 80042fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004302:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430e:	2208      	movs	r2, #8
 8004310:	409a      	lsls	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d01a      	beq.n	8004350 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	2b00      	cmp	r3, #0
 8004326:	d013      	beq.n	8004350 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0204 	bic.w	r2, r2, #4
 8004336:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433c:	2208      	movs	r2, #8
 800433e:	409a      	lsls	r2, r3
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004348:	f043 0201 	orr.w	r2, r3, #1
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004354:	2201      	movs	r2, #1
 8004356:	409a      	lsls	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4013      	ands	r3, r2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d012      	beq.n	8004386 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00b      	beq.n	8004386 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004372:	2201      	movs	r2, #1
 8004374:	409a      	lsls	r2, r3
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800437e:	f043 0202 	orr.w	r2, r3, #2
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438a:	2204      	movs	r2, #4
 800438c:	409a      	lsls	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	4013      	ands	r3, r2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d012      	beq.n	80043bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00b      	beq.n	80043bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a8:	2204      	movs	r2, #4
 80043aa:	409a      	lsls	r2, r3
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b4:	f043 0204 	orr.w	r2, r3, #4
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c0:	2210      	movs	r2, #16
 80043c2:	409a      	lsls	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	4013      	ands	r3, r2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d043      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d03c      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043de:	2210      	movs	r2, #16
 80043e0:	409a      	lsls	r2, r3
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d018      	beq.n	8004426 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d108      	bne.n	8004414 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d024      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	4798      	blx	r3
 8004412:	e01f      	b.n	8004454 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01b      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	4798      	blx	r3
 8004424:	e016      	b.n	8004454 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004430:	2b00      	cmp	r3, #0
 8004432:	d107      	bne.n	8004444 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0208 	bic.w	r2, r2, #8
 8004442:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	2220      	movs	r2, #32
 800445a:	409a      	lsls	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4013      	ands	r3, r2
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 808f 	beq.w	8004584 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0310 	and.w	r3, r3, #16
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 8087 	beq.w	8004584 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447a:	2220      	movs	r2, #32
 800447c:	409a      	lsls	r2, r3
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b05      	cmp	r3, #5
 800448c:	d136      	bne.n	80044fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 0216 	bic.w	r2, r2, #22
 800449c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	695a      	ldr	r2, [r3, #20]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d103      	bne.n	80044be <HAL_DMA_IRQHandler+0x1da>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d007      	beq.n	80044ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 0208 	bic.w	r2, r2, #8
 80044cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d2:	223f      	movs	r2, #63	@ 0x3f
 80044d4:	409a      	lsls	r2, r3
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d07e      	beq.n	80045f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	4798      	blx	r3
        }
        return;
 80044fa:	e079      	b.n	80045f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d01d      	beq.n	8004546 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10d      	bne.n	8004534 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451c:	2b00      	cmp	r3, #0
 800451e:	d031      	beq.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	4798      	blx	r3
 8004528:	e02c      	b.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
 800452a:	bf00      	nop
 800452c:	20000000 	.word	0x20000000
 8004530:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004538:	2b00      	cmp	r3, #0
 800453a:	d023      	beq.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	4798      	blx	r3
 8004544:	e01e      	b.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10f      	bne.n	8004574 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 0210 	bic.w	r2, r2, #16
 8004562:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004588:	2b00      	cmp	r3, #0
 800458a:	d032      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	d022      	beq.n	80045de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2205      	movs	r2, #5
 800459c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0201 	bic.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	3301      	adds	r3, #1
 80045b4:	60bb      	str	r3, [r7, #8]
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d307      	bcc.n	80045cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f2      	bne.n	80045b0 <HAL_DMA_IRQHandler+0x2cc>
 80045ca:	e000      	b.n	80045ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d005      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	4798      	blx	r3
 80045ee:	e000      	b.n	80045f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80045f0:	bf00      	nop
    }
  }
}
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004604:	4618      	mov	r0, r3
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
 800461c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800462c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	2b40      	cmp	r3, #64	@ 0x40
 800463c:	d108      	bne.n	8004650 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800464e:	e007      	b.n	8004660 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	60da      	str	r2, [r3, #12]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	b2db      	uxtb	r3, r3
 800467a:	3b10      	subs	r3, #16
 800467c:	4a13      	ldr	r2, [pc, #76]	@ (80046cc <DMA_CalcBaseAndBitshift+0x60>)
 800467e:	fba2 2303 	umull	r2, r3, r2, r3
 8004682:	091b      	lsrs	r3, r3, #4
 8004684:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004686:	4a12      	ldr	r2, [pc, #72]	@ (80046d0 <DMA_CalcBaseAndBitshift+0x64>)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4413      	add	r3, r2
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	461a      	mov	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2b03      	cmp	r3, #3
 8004698:	d908      	bls.n	80046ac <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	461a      	mov	r2, r3
 80046a0:	4b0c      	ldr	r3, [pc, #48]	@ (80046d4 <DMA_CalcBaseAndBitshift+0x68>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	1d1a      	adds	r2, r3, #4
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80046aa:	e006      	b.n	80046ba <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	461a      	mov	r2, r3
 80046b2:	4b08      	ldr	r3, [pc, #32]	@ (80046d4 <DMA_CalcBaseAndBitshift+0x68>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	aaaaaaab 	.word	0xaaaaaaab
 80046d0:	080232c8 	.word	0x080232c8
 80046d4:	fffffc00 	.word	0xfffffc00

080046d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d11f      	bne.n	8004732 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d856      	bhi.n	80047a6 <DMA_CheckFifoParam+0xce>
 80046f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004700 <DMA_CheckFifoParam+0x28>)
 80046fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046fe:	bf00      	nop
 8004700:	08004711 	.word	0x08004711
 8004704:	08004723 	.word	0x08004723
 8004708:	08004711 	.word	0x08004711
 800470c:	080047a7 	.word	0x080047a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004714:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d046      	beq.n	80047aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004720:	e043      	b.n	80047aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004726:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800472a:	d140      	bne.n	80047ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004730:	e03d      	b.n	80047ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800473a:	d121      	bne.n	8004780 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2b03      	cmp	r3, #3
 8004740:	d837      	bhi.n	80047b2 <DMA_CheckFifoParam+0xda>
 8004742:	a201      	add	r2, pc, #4	@ (adr r2, 8004748 <DMA_CheckFifoParam+0x70>)
 8004744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004748:	08004759 	.word	0x08004759
 800474c:	0800475f 	.word	0x0800475f
 8004750:	08004759 	.word	0x08004759
 8004754:	08004771 	.word	0x08004771
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	73fb      	strb	r3, [r7, #15]
      break;
 800475c:	e030      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004762:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d025      	beq.n	80047b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800476e:	e022      	b.n	80047b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004774:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004778:	d11f      	bne.n	80047ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800477e:	e01c      	b.n	80047ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b02      	cmp	r3, #2
 8004784:	d903      	bls.n	800478e <DMA_CheckFifoParam+0xb6>
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	2b03      	cmp	r3, #3
 800478a:	d003      	beq.n	8004794 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800478c:	e018      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	73fb      	strb	r3, [r7, #15]
      break;
 8004792:	e015      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004798:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00e      	beq.n	80047be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	73fb      	strb	r3, [r7, #15]
      break;
 80047a4:	e00b      	b.n	80047be <DMA_CheckFifoParam+0xe6>
      break;
 80047a6:	bf00      	nop
 80047a8:	e00a      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      break;
 80047aa:	bf00      	nop
 80047ac:	e008      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      break;
 80047ae:	bf00      	nop
 80047b0:	e006      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      break;
 80047b2:	bf00      	nop
 80047b4:	e004      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      break;
 80047b6:	bf00      	nop
 80047b8:	e002      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80047ba:	bf00      	nop
 80047bc:	e000      	b.n	80047c0 <DMA_CheckFifoParam+0xe8>
      break;
 80047be:	bf00      	nop
    }
  } 
  
  return status; 
 80047c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop

080047d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b089      	sub	sp, #36	@ 0x24
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80047de:	2300      	movs	r3, #0
 80047e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80047e2:	2300      	movs	r3, #0
 80047e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80047e6:	2300      	movs	r3, #0
 80047e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80047ea:	2300      	movs	r3, #0
 80047ec:	61fb      	str	r3, [r7, #28]
 80047ee:	e175      	b.n	8004adc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80047f0:	2201      	movs	r2, #1
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	4013      	ands	r3, r2
 8004802:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	429a      	cmp	r2, r3
 800480a:	f040 8164 	bne.w	8004ad6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	2b01      	cmp	r3, #1
 8004818:	d005      	beq.n	8004826 <HAL_GPIO_Init+0x56>
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f003 0303 	and.w	r3, r3, #3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d130      	bne.n	8004888 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	005b      	lsls	r3, r3, #1
 8004830:	2203      	movs	r2, #3
 8004832:	fa02 f303 	lsl.w	r3, r2, r3
 8004836:	43db      	mvns	r3, r3
 8004838:	69ba      	ldr	r2, [r7, #24]
 800483a:	4013      	ands	r3, r2
 800483c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	fa02 f303 	lsl.w	r3, r2, r3
 800484a:	69ba      	ldr	r2, [r7, #24]
 800484c:	4313      	orrs	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	69ba      	ldr	r2, [r7, #24]
 8004854:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800485c:	2201      	movs	r2, #1
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	43db      	mvns	r3, r3
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	4013      	ands	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	091b      	lsrs	r3, r3, #4
 8004872:	f003 0201 	and.w	r2, r3, #1
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	fa02 f303 	lsl.w	r3, r2, r3
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	4313      	orrs	r3, r2
 8004880:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f003 0303 	and.w	r3, r3, #3
 8004890:	2b03      	cmp	r3, #3
 8004892:	d017      	beq.n	80048c4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	2203      	movs	r2, #3
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	43db      	mvns	r3, r3
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	4013      	ands	r3, r2
 80048aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	fa02 f303 	lsl.w	r3, r2, r3
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d123      	bne.n	8004918 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	08da      	lsrs	r2, r3, #3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3208      	adds	r2, #8
 80048d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	220f      	movs	r2, #15
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	43db      	mvns	r3, r3
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	4013      	ands	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	691a      	ldr	r2, [r3, #16]
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	fa02 f303 	lsl.w	r3, r2, r3
 8004904:	69ba      	ldr	r2, [r7, #24]
 8004906:	4313      	orrs	r3, r2
 8004908:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	08da      	lsrs	r2, r3, #3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3208      	adds	r2, #8
 8004912:	69b9      	ldr	r1, [r7, #24]
 8004914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	2203      	movs	r2, #3
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	43db      	mvns	r3, r3
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	4013      	ands	r3, r2
 800492e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f003 0203 	and.w	r2, r3, #3
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	fa02 f303 	lsl.w	r3, r2, r3
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	4313      	orrs	r3, r2
 8004944:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 80be 	beq.w	8004ad6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800495a:	4b66      	ldr	r3, [pc, #408]	@ (8004af4 <HAL_GPIO_Init+0x324>)
 800495c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495e:	4a65      	ldr	r2, [pc, #404]	@ (8004af4 <HAL_GPIO_Init+0x324>)
 8004960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004964:	6453      	str	r3, [r2, #68]	@ 0x44
 8004966:	4b63      	ldr	r3, [pc, #396]	@ (8004af4 <HAL_GPIO_Init+0x324>)
 8004968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004972:	4a61      	ldr	r2, [pc, #388]	@ (8004af8 <HAL_GPIO_Init+0x328>)
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	089b      	lsrs	r3, r3, #2
 8004978:	3302      	adds	r3, #2
 800497a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800497e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	220f      	movs	r2, #15
 800498a:	fa02 f303 	lsl.w	r3, r2, r3
 800498e:	43db      	mvns	r3, r3
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	4013      	ands	r3, r2
 8004994:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a58      	ldr	r2, [pc, #352]	@ (8004afc <HAL_GPIO_Init+0x32c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d037      	beq.n	8004a0e <HAL_GPIO_Init+0x23e>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a57      	ldr	r2, [pc, #348]	@ (8004b00 <HAL_GPIO_Init+0x330>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d031      	beq.n	8004a0a <HAL_GPIO_Init+0x23a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a56      	ldr	r2, [pc, #344]	@ (8004b04 <HAL_GPIO_Init+0x334>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d02b      	beq.n	8004a06 <HAL_GPIO_Init+0x236>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a55      	ldr	r2, [pc, #340]	@ (8004b08 <HAL_GPIO_Init+0x338>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d025      	beq.n	8004a02 <HAL_GPIO_Init+0x232>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a54      	ldr	r2, [pc, #336]	@ (8004b0c <HAL_GPIO_Init+0x33c>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d01f      	beq.n	80049fe <HAL_GPIO_Init+0x22e>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a53      	ldr	r2, [pc, #332]	@ (8004b10 <HAL_GPIO_Init+0x340>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d019      	beq.n	80049fa <HAL_GPIO_Init+0x22a>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a52      	ldr	r2, [pc, #328]	@ (8004b14 <HAL_GPIO_Init+0x344>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d013      	beq.n	80049f6 <HAL_GPIO_Init+0x226>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a51      	ldr	r2, [pc, #324]	@ (8004b18 <HAL_GPIO_Init+0x348>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d00d      	beq.n	80049f2 <HAL_GPIO_Init+0x222>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a50      	ldr	r2, [pc, #320]	@ (8004b1c <HAL_GPIO_Init+0x34c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d007      	beq.n	80049ee <HAL_GPIO_Init+0x21e>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a4f      	ldr	r2, [pc, #316]	@ (8004b20 <HAL_GPIO_Init+0x350>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d101      	bne.n	80049ea <HAL_GPIO_Init+0x21a>
 80049e6:	2309      	movs	r3, #9
 80049e8:	e012      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 80049ea:	230a      	movs	r3, #10
 80049ec:	e010      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 80049ee:	2308      	movs	r3, #8
 80049f0:	e00e      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 80049f2:	2307      	movs	r3, #7
 80049f4:	e00c      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 80049f6:	2306      	movs	r3, #6
 80049f8:	e00a      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 80049fa:	2305      	movs	r3, #5
 80049fc:	e008      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 80049fe:	2304      	movs	r3, #4
 8004a00:	e006      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 8004a02:	2303      	movs	r3, #3
 8004a04:	e004      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 8004a06:	2302      	movs	r3, #2
 8004a08:	e002      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <HAL_GPIO_Init+0x240>
 8004a0e:	2300      	movs	r3, #0
 8004a10:	69fa      	ldr	r2, [r7, #28]
 8004a12:	f002 0203 	and.w	r2, r2, #3
 8004a16:	0092      	lsls	r2, r2, #2
 8004a18:	4093      	lsls	r3, r2
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004a20:	4935      	ldr	r1, [pc, #212]	@ (8004af8 <HAL_GPIO_Init+0x328>)
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	089b      	lsrs	r3, r3, #2
 8004a26:	3302      	adds	r3, #2
 8004a28:	69ba      	ldr	r2, [r7, #24]
 8004a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	43db      	mvns	r3, r3
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a52:	4a34      	ldr	r2, [pc, #208]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a58:	4b32      	ldr	r3, [pc, #200]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	43db      	mvns	r3, r3
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	4013      	ands	r3, r2
 8004a66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a7c:	4a29      	ldr	r2, [pc, #164]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a82:	4b28      	ldr	r3, [pc, #160]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d003      	beq.n	8004aa6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004aac:	4b1d      	ldr	r3, [pc, #116]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	43db      	mvns	r3, r3
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ad0:	4a14      	ldr	r2, [pc, #80]	@ (8004b24 <HAL_GPIO_Init+0x354>)
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	61fb      	str	r3, [r7, #28]
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	2b0f      	cmp	r3, #15
 8004ae0:	f67f ae86 	bls.w	80047f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004ae4:	bf00      	nop
 8004ae6:	bf00      	nop
 8004ae8:	3724      	adds	r7, #36	@ 0x24
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40023800 	.word	0x40023800
 8004af8:	40013800 	.word	0x40013800
 8004afc:	40020000 	.word	0x40020000
 8004b00:	40020400 	.word	0x40020400
 8004b04:	40020800 	.word	0x40020800
 8004b08:	40020c00 	.word	0x40020c00
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	40021400 	.word	0x40021400
 8004b14:	40021800 	.word	0x40021800
 8004b18:	40021c00 	.word	0x40021c00
 8004b1c:	40022000 	.word	0x40022000
 8004b20:	40022400 	.word	0x40022400
 8004b24:	40013c00 	.word	0x40013c00

08004b28 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004b32:	2300      	movs	r3, #0
 8004b34:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]
 8004b42:	e0d9      	b.n	8004cf8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004b44:	2201      	movs	r2, #1
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004b4e:	683a      	ldr	r2, [r7, #0]
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	4013      	ands	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	f040 80c9 	bne.w	8004cf2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8004b60:	4a6b      	ldr	r2, [pc, #428]	@ (8004d10 <HAL_GPIO_DeInit+0x1e8>)
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	089b      	lsrs	r3, r3, #2
 8004b66:	3302      	adds	r3, #2
 8004b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b6c:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f003 0303 	and.w	r3, r3, #3
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	220f      	movs	r2, #15
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a63      	ldr	r2, [pc, #396]	@ (8004d14 <HAL_GPIO_DeInit+0x1ec>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d037      	beq.n	8004bfa <HAL_GPIO_DeInit+0xd2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a62      	ldr	r2, [pc, #392]	@ (8004d18 <HAL_GPIO_DeInit+0x1f0>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d031      	beq.n	8004bf6 <HAL_GPIO_DeInit+0xce>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a61      	ldr	r2, [pc, #388]	@ (8004d1c <HAL_GPIO_DeInit+0x1f4>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d02b      	beq.n	8004bf2 <HAL_GPIO_DeInit+0xca>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a60      	ldr	r2, [pc, #384]	@ (8004d20 <HAL_GPIO_DeInit+0x1f8>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d025      	beq.n	8004bee <HAL_GPIO_DeInit+0xc6>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a5f      	ldr	r2, [pc, #380]	@ (8004d24 <HAL_GPIO_DeInit+0x1fc>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d01f      	beq.n	8004bea <HAL_GPIO_DeInit+0xc2>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a5e      	ldr	r2, [pc, #376]	@ (8004d28 <HAL_GPIO_DeInit+0x200>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d019      	beq.n	8004be6 <HAL_GPIO_DeInit+0xbe>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a5d      	ldr	r2, [pc, #372]	@ (8004d2c <HAL_GPIO_DeInit+0x204>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d013      	beq.n	8004be2 <HAL_GPIO_DeInit+0xba>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a5c      	ldr	r2, [pc, #368]	@ (8004d30 <HAL_GPIO_DeInit+0x208>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d00d      	beq.n	8004bde <HAL_GPIO_DeInit+0xb6>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a5b      	ldr	r2, [pc, #364]	@ (8004d34 <HAL_GPIO_DeInit+0x20c>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d007      	beq.n	8004bda <HAL_GPIO_DeInit+0xb2>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a5a      	ldr	r2, [pc, #360]	@ (8004d38 <HAL_GPIO_DeInit+0x210>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d101      	bne.n	8004bd6 <HAL_GPIO_DeInit+0xae>
 8004bd2:	2309      	movs	r3, #9
 8004bd4:	e012      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bd6:	230a      	movs	r3, #10
 8004bd8:	e010      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bda:	2308      	movs	r3, #8
 8004bdc:	e00e      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bde:	2307      	movs	r3, #7
 8004be0:	e00c      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004be2:	2306      	movs	r3, #6
 8004be4:	e00a      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004be6:	2305      	movs	r3, #5
 8004be8:	e008      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bea:	2304      	movs	r3, #4
 8004bec:	e006      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e004      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e002      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e000      	b.n	8004bfc <HAL_GPIO_DeInit+0xd4>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	f002 0203 	and.w	r2, r2, #3
 8004c02:	0092      	lsls	r2, r2, #2
 8004c04:	4093      	lsls	r3, r2
 8004c06:	68ba      	ldr	r2, [r7, #8]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d132      	bne.n	8004c72 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004c0c:	4b4b      	ldr	r3, [pc, #300]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	43db      	mvns	r3, r3
 8004c14:	4949      	ldr	r1, [pc, #292]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c16:	4013      	ands	r3, r2
 8004c18:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004c1a:	4b48      	ldr	r3, [pc, #288]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	43db      	mvns	r3, r3
 8004c22:	4946      	ldr	r1, [pc, #280]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004c28:	4b44      	ldr	r3, [pc, #272]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	43db      	mvns	r3, r3
 8004c30:	4942      	ldr	r1, [pc, #264]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c32:	4013      	ands	r3, r2
 8004c34:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004c36:	4b41      	ldr	r3, [pc, #260]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	493f      	ldr	r1, [pc, #252]	@ (8004d3c <HAL_GPIO_DeInit+0x214>)
 8004c40:	4013      	ands	r3, r2
 8004c42:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f003 0303 	and.w	r3, r3, #3
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	220f      	movs	r2, #15
 8004c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c52:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8004c54:	4a2e      	ldr	r2, [pc, #184]	@ (8004d10 <HAL_GPIO_DeInit+0x1e8>)
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	089b      	lsrs	r3, r3, #2
 8004c5a:	3302      	adds	r3, #2
 8004c5c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	43da      	mvns	r2, r3
 8004c64:	482a      	ldr	r0, [pc, #168]	@ (8004d10 <HAL_GPIO_DeInit+0x1e8>)
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	089b      	lsrs	r3, r3, #2
 8004c6a:	400a      	ands	r2, r1
 8004c6c:	3302      	adds	r3, #2
 8004c6e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	2103      	movs	r1, #3
 8004c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c80:	43db      	mvns	r3, r3
 8004c82:	401a      	ands	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	08da      	lsrs	r2, r3, #3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	3208      	adds	r2, #8
 8004c90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	f003 0307 	and.w	r3, r3, #7
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	220f      	movs	r2, #15
 8004c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca2:	43db      	mvns	r3, r3
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	08d2      	lsrs	r2, r2, #3
 8004ca8:	4019      	ands	r1, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	3208      	adds	r2, #8
 8004cae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	005b      	lsls	r3, r3, #1
 8004cba:	2103      	movs	r1, #3
 8004cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc0:	43db      	mvns	r3, r3
 8004cc2:	401a      	ands	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	2101      	movs	r1, #1
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd4:	43db      	mvns	r3, r3
 8004cd6:	401a      	ands	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	2103      	movs	r1, #3
 8004ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cea:	43db      	mvns	r3, r3
 8004cec:	401a      	ands	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	2b0f      	cmp	r3, #15
 8004cfc:	f67f af22 	bls.w	8004b44 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004d00:	bf00      	nop
 8004d02:	bf00      	nop
 8004d04:	371c      	adds	r7, #28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	40013800 	.word	0x40013800
 8004d14:	40020000 	.word	0x40020000
 8004d18:	40020400 	.word	0x40020400
 8004d1c:	40020800 	.word	0x40020800
 8004d20:	40020c00 	.word	0x40020c00
 8004d24:	40021000 	.word	0x40021000
 8004d28:	40021400 	.word	0x40021400
 8004d2c:	40021800 	.word	0x40021800
 8004d30:	40021c00 	.word	0x40021c00
 8004d34:	40022000 	.word	0x40022000
 8004d38:	40022400 	.word	0x40022400
 8004d3c:	40013c00 	.word	0x40013c00

08004d40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	887b      	ldrh	r3, [r7, #2]
 8004d52:	4013      	ands	r3, r2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d002      	beq.n	8004d5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	73fb      	strb	r3, [r7, #15]
 8004d5c:	e001      	b.n	8004d62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3714      	adds	r7, #20
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	807b      	strh	r3, [r7, #2]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d80:	787b      	ldrb	r3, [r7, #1]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d86:	887a      	ldrh	r2, [r7, #2]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004d8c:	e003      	b.n	8004d96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004d8e:	887b      	ldrh	r3, [r7, #2]
 8004d90:	041a      	lsls	r2, r3, #16
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	619a      	str	r2, [r3, #24]
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b085      	sub	sp, #20
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
 8004daa:	460b      	mov	r3, r1
 8004dac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004db4:	887a      	ldrh	r2, [r7, #2]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4013      	ands	r3, r2
 8004dba:	041a      	lsls	r2, r3, #16
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	43d9      	mvns	r1, r3
 8004dc0:	887b      	ldrh	r3, [r7, #2]
 8004dc2:	400b      	ands	r3, r1
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	619a      	str	r2, [r3, #24]
}
 8004dca:	bf00      	nop
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
	...

08004dd8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	4603      	mov	r3, r0
 8004de0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004de2:	4b08      	ldr	r3, [pc, #32]	@ (8004e04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004de4:	695a      	ldr	r2, [r3, #20]
 8004de6:	88fb      	ldrh	r3, [r7, #6]
 8004de8:	4013      	ands	r3, r2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d006      	beq.n	8004dfc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004dee:	4a05      	ldr	r2, [pc, #20]	@ (8004e04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004df0:	88fb      	ldrh	r3, [r7, #6]
 8004df2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004df4:	88fb      	ldrh	r3, [r7, #6]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fc fe4a 	bl	8001a90 <HAL_GPIO_EXTI_Callback>
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	3708      	adds	r7, #8
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	40013c00 	.word	0x40013c00

08004e08 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e043      	b.n	8004ea2 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004e22:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004e2c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	6852      	ldr	r2, [r2, #4]
 8004e36:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6892      	ldr	r2, [r2, #8]
 8004e40:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004e42:	f7fe fe95 	bl	8003b70 <HAL_GetTick>
 8004e46:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004e48:	e011      	b.n	8004e6e <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004e4a:	f7fe fe91 	bl	8003b70 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	f641 0201 	movw	r2, #6145	@ 0x1801
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d908      	bls.n	8004e6e <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e019      	b.n	8004ea2 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1e6      	bne.n	8004e4a <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	691a      	ldr	r2, [r3, #16]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d005      	beq.n	8004e96 <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68d2      	ldr	r2, [r2, #12]
 8004e92:	611a      	str	r2, [r3, #16]
 8004e94:	e004      	b.n	8004ea0 <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004e9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b083      	sub	sp, #12
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004eba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
	...

08004ecc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004ed6:	4b23      	ldr	r3, [pc, #140]	@ (8004f64 <HAL_PWREx_EnableOverDrive+0x98>)
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eda:	4a22      	ldr	r2, [pc, #136]	@ (8004f64 <HAL_PWREx_EnableOverDrive+0x98>)
 8004edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ee0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ee2:	4b20      	ldr	r3, [pc, #128]	@ (8004f64 <HAL_PWREx_EnableOverDrive+0x98>)
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eea:	603b      	str	r3, [r7, #0]
 8004eec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004eee:	4b1e      	ldr	r3, [pc, #120]	@ (8004f68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8004f68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004efa:	f7fe fe39 	bl	8003b70 <HAL_GetTick>
 8004efe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004f00:	e009      	b.n	8004f16 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004f02:	f7fe fe35 	bl	8003b70 <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f10:	d901      	bls.n	8004f16 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e022      	b.n	8004f5c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004f16:	4b14      	ldr	r3, [pc, #80]	@ (8004f68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f22:	d1ee      	bne.n	8004f02 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004f24:	4b10      	ldr	r3, [pc, #64]	@ (8004f68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a0f      	ldr	r2, [pc, #60]	@ (8004f68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f2e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f30:	f7fe fe1e 	bl	8003b70 <HAL_GetTick>
 8004f34:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004f36:	e009      	b.n	8004f4c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004f38:	f7fe fe1a 	bl	8003b70 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f46:	d901      	bls.n	8004f4c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e007      	b.n	8004f5c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004f4c:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f58:	d1ee      	bne.n	8004f38 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	40023800 	.word	0x40023800
 8004f68:	40007000 	.word	0x40007000

08004f6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b086      	sub	sp, #24
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004f74:	2300      	movs	r3, #0
 8004f76:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e291      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 8087 	beq.w	800509e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f90:	4b96      	ldr	r3, [pc, #600]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f003 030c 	and.w	r3, r3, #12
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	d00c      	beq.n	8004fb6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f9c:	4b93      	ldr	r3, [pc, #588]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f003 030c 	and.w	r3, r3, #12
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d112      	bne.n	8004fce <HAL_RCC_OscConfig+0x62>
 8004fa8:	4b90      	ldr	r3, [pc, #576]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fb4:	d10b      	bne.n	8004fce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb6:	4b8d      	ldr	r3, [pc, #564]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d06c      	beq.n	800509c <HAL_RCC_OscConfig+0x130>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d168      	bne.n	800509c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e26b      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fd6:	d106      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x7a>
 8004fd8:	4b84      	ldr	r3, [pc, #528]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a83      	ldr	r2, [pc, #524]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe2:	6013      	str	r3, [r2, #0]
 8004fe4:	e02e      	b.n	8005044 <HAL_RCC_OscConfig+0xd8>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10c      	bne.n	8005008 <HAL_RCC_OscConfig+0x9c>
 8004fee:	4b7f      	ldr	r3, [pc, #508]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a7e      	ldr	r2, [pc, #504]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004ff4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ff8:	6013      	str	r3, [r2, #0]
 8004ffa:	4b7c      	ldr	r3, [pc, #496]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a7b      	ldr	r2, [pc, #492]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005000:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	e01d      	b.n	8005044 <HAL_RCC_OscConfig+0xd8>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005010:	d10c      	bne.n	800502c <HAL_RCC_OscConfig+0xc0>
 8005012:	4b76      	ldr	r3, [pc, #472]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a75      	ldr	r2, [pc, #468]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005018:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800501c:	6013      	str	r3, [r2, #0]
 800501e:	4b73      	ldr	r3, [pc, #460]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a72      	ldr	r2, [pc, #456]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	e00b      	b.n	8005044 <HAL_RCC_OscConfig+0xd8>
 800502c:	4b6f      	ldr	r3, [pc, #444]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a6e      	ldr	r2, [pc, #440]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005032:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005036:	6013      	str	r3, [r2, #0]
 8005038:	4b6c      	ldr	r3, [pc, #432]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a6b      	ldr	r2, [pc, #428]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 800503e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d013      	beq.n	8005074 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800504c:	f7fe fd90 	bl	8003b70 <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005054:	f7fe fd8c 	bl	8003b70 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b64      	cmp	r3, #100	@ 0x64
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e21f      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005066:	4b61      	ldr	r3, [pc, #388]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0f0      	beq.n	8005054 <HAL_RCC_OscConfig+0xe8>
 8005072:	e014      	b.n	800509e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005074:	f7fe fd7c 	bl	8003b70 <HAL_GetTick>
 8005078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800507a:	e008      	b.n	800508e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800507c:	f7fe fd78 	bl	8003b70 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b64      	cmp	r3, #100	@ 0x64
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e20b      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800508e:	4b57      	ldr	r3, [pc, #348]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1f0      	bne.n	800507c <HAL_RCC_OscConfig+0x110>
 800509a:	e000      	b.n	800509e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800509c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d069      	beq.n	800517e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050aa:	4b50      	ldr	r3, [pc, #320]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f003 030c 	and.w	r3, r3, #12
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00b      	beq.n	80050ce <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050b6:	4b4d      	ldr	r3, [pc, #308]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 030c 	and.w	r3, r3, #12
 80050be:	2b08      	cmp	r3, #8
 80050c0:	d11c      	bne.n	80050fc <HAL_RCC_OscConfig+0x190>
 80050c2:	4b4a      	ldr	r3, [pc, #296]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d116      	bne.n	80050fc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ce:	4b47      	ldr	r3, [pc, #284]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0302 	and.w	r3, r3, #2
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d005      	beq.n	80050e6 <HAL_RCC_OscConfig+0x17a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d001      	beq.n	80050e6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e1df      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e6:	4b41      	ldr	r3, [pc, #260]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	493d      	ldr	r1, [pc, #244]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050fa:	e040      	b.n	800517e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d023      	beq.n	800514c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005104:	4b39      	ldr	r3, [pc, #228]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a38      	ldr	r2, [pc, #224]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 800510a:	f043 0301 	orr.w	r3, r3, #1
 800510e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005110:	f7fe fd2e 	bl	8003b70 <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005116:	e008      	b.n	800512a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005118:	f7fe fd2a 	bl	8003b70 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b02      	cmp	r3, #2
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e1bd      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800512a:	4b30      	ldr	r3, [pc, #192]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d0f0      	beq.n	8005118 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005136:	4b2d      	ldr	r3, [pc, #180]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	4929      	ldr	r1, [pc, #164]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005146:	4313      	orrs	r3, r2
 8005148:	600b      	str	r3, [r1, #0]
 800514a:	e018      	b.n	800517e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800514c:	4b27      	ldr	r3, [pc, #156]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a26      	ldr	r2, [pc, #152]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005152:	f023 0301 	bic.w	r3, r3, #1
 8005156:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005158:	f7fe fd0a 	bl	8003b70 <HAL_GetTick>
 800515c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800515e:	e008      	b.n	8005172 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005160:	f7fe fd06 	bl	8003b70 <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	2b02      	cmp	r3, #2
 800516c:	d901      	bls.n	8005172 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e199      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005172:	4b1e      	ldr	r3, [pc, #120]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1f0      	bne.n	8005160 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0308 	and.w	r3, r3, #8
 8005186:	2b00      	cmp	r3, #0
 8005188:	d038      	beq.n	80051fc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d019      	beq.n	80051c6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005192:	4b16      	ldr	r3, [pc, #88]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005196:	4a15      	ldr	r2, [pc, #84]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 8005198:	f043 0301 	orr.w	r3, r3, #1
 800519c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800519e:	f7fe fce7 	bl	8003b70 <HAL_GetTick>
 80051a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051a4:	e008      	b.n	80051b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051a6:	f7fe fce3 	bl	8003b70 <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d901      	bls.n	80051b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e176      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051b8:	4b0c      	ldr	r3, [pc, #48]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80051ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051bc:	f003 0302 	and.w	r3, r3, #2
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d0f0      	beq.n	80051a6 <HAL_RCC_OscConfig+0x23a>
 80051c4:	e01a      	b.n	80051fc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051c6:	4b09      	ldr	r3, [pc, #36]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80051c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ca:	4a08      	ldr	r2, [pc, #32]	@ (80051ec <HAL_RCC_OscConfig+0x280>)
 80051cc:	f023 0301 	bic.w	r3, r3, #1
 80051d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d2:	f7fe fccd 	bl	8003b70 <HAL_GetTick>
 80051d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051d8:	e00a      	b.n	80051f0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051da:	f7fe fcc9 	bl	8003b70 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d903      	bls.n	80051f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e15c      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
 80051ec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051f0:	4b91      	ldr	r3, [pc, #580]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80051f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1ee      	bne.n	80051da <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0304 	and.w	r3, r3, #4
 8005204:	2b00      	cmp	r3, #0
 8005206:	f000 80a4 	beq.w	8005352 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800520a:	4b8b      	ldr	r3, [pc, #556]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800520c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10d      	bne.n	8005232 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005216:	4b88      	ldr	r3, [pc, #544]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521a:	4a87      	ldr	r2, [pc, #540]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800521c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005220:	6413      	str	r3, [r2, #64]	@ 0x40
 8005222:	4b85      	ldr	r3, [pc, #532]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800522a:	60bb      	str	r3, [r7, #8]
 800522c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800522e:	2301      	movs	r3, #1
 8005230:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005232:	4b82      	ldr	r3, [pc, #520]	@ (800543c <HAL_RCC_OscConfig+0x4d0>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800523a:	2b00      	cmp	r3, #0
 800523c:	d118      	bne.n	8005270 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800523e:	4b7f      	ldr	r3, [pc, #508]	@ (800543c <HAL_RCC_OscConfig+0x4d0>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a7e      	ldr	r2, [pc, #504]	@ (800543c <HAL_RCC_OscConfig+0x4d0>)
 8005244:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005248:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800524a:	f7fe fc91 	bl	8003b70 <HAL_GetTick>
 800524e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005250:	e008      	b.n	8005264 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005252:	f7fe fc8d 	bl	8003b70 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b64      	cmp	r3, #100	@ 0x64
 800525e:	d901      	bls.n	8005264 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e120      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005264:	4b75      	ldr	r3, [pc, #468]	@ (800543c <HAL_RCC_OscConfig+0x4d0>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0f0      	beq.n	8005252 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	2b01      	cmp	r3, #1
 8005276:	d106      	bne.n	8005286 <HAL_RCC_OscConfig+0x31a>
 8005278:	4b6f      	ldr	r3, [pc, #444]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800527a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800527c:	4a6e      	ldr	r2, [pc, #440]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800527e:	f043 0301 	orr.w	r3, r3, #1
 8005282:	6713      	str	r3, [r2, #112]	@ 0x70
 8005284:	e02d      	b.n	80052e2 <HAL_RCC_OscConfig+0x376>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d10c      	bne.n	80052a8 <HAL_RCC_OscConfig+0x33c>
 800528e:	4b6a      	ldr	r3, [pc, #424]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005292:	4a69      	ldr	r2, [pc, #420]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005294:	f023 0301 	bic.w	r3, r3, #1
 8005298:	6713      	str	r3, [r2, #112]	@ 0x70
 800529a:	4b67      	ldr	r3, [pc, #412]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800529c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800529e:	4a66      	ldr	r2, [pc, #408]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052a0:	f023 0304 	bic.w	r3, r3, #4
 80052a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80052a6:	e01c      	b.n	80052e2 <HAL_RCC_OscConfig+0x376>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	2b05      	cmp	r3, #5
 80052ae:	d10c      	bne.n	80052ca <HAL_RCC_OscConfig+0x35e>
 80052b0:	4b61      	ldr	r3, [pc, #388]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b4:	4a60      	ldr	r2, [pc, #384]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052b6:	f043 0304 	orr.w	r3, r3, #4
 80052ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80052bc:	4b5e      	ldr	r3, [pc, #376]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052c0:	4a5d      	ldr	r2, [pc, #372]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052c2:	f043 0301 	orr.w	r3, r3, #1
 80052c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80052c8:	e00b      	b.n	80052e2 <HAL_RCC_OscConfig+0x376>
 80052ca:	4b5b      	ldr	r3, [pc, #364]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ce:	4a5a      	ldr	r2, [pc, #360]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052d0:	f023 0301 	bic.w	r3, r3, #1
 80052d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80052d6:	4b58      	ldr	r3, [pc, #352]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052da:	4a57      	ldr	r2, [pc, #348]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80052dc:	f023 0304 	bic.w	r3, r3, #4
 80052e0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d015      	beq.n	8005316 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ea:	f7fe fc41 	bl	8003b70 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f0:	e00a      	b.n	8005308 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052f2:	f7fe fc3d 	bl	8003b70 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005300:	4293      	cmp	r3, r2
 8005302:	d901      	bls.n	8005308 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e0ce      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005308:	4b4b      	ldr	r3, [pc, #300]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800530a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d0ee      	beq.n	80052f2 <HAL_RCC_OscConfig+0x386>
 8005314:	e014      	b.n	8005340 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005316:	f7fe fc2b 	bl	8003b70 <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800531c:	e00a      	b.n	8005334 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800531e:	f7fe fc27 	bl	8003b70 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800532c:	4293      	cmp	r3, r2
 800532e:	d901      	bls.n	8005334 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e0b8      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005334:	4b40      	ldr	r3, [pc, #256]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1ee      	bne.n	800531e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005340:	7dfb      	ldrb	r3, [r7, #23]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d105      	bne.n	8005352 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005346:	4b3c      	ldr	r3, [pc, #240]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	4a3b      	ldr	r2, [pc, #236]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800534c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005350:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 80a4 	beq.w	80054a4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800535c:	4b36      	ldr	r3, [pc, #216]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f003 030c 	and.w	r3, r3, #12
 8005364:	2b08      	cmp	r3, #8
 8005366:	d06b      	beq.n	8005440 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	2b02      	cmp	r3, #2
 800536e:	d149      	bne.n	8005404 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005370:	4b31      	ldr	r3, [pc, #196]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a30      	ldr	r2, [pc, #192]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800537a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800537c:	f7fe fbf8 	bl	8003b70 <HAL_GetTick>
 8005380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005382:	e008      	b.n	8005396 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005384:	f7fe fbf4 	bl	8003b70 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d901      	bls.n	8005396 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e087      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005396:	4b28      	ldr	r3, [pc, #160]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1f0      	bne.n	8005384 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	69da      	ldr	r2, [r3, #28]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b0:	019b      	lsls	r3, r3, #6
 80053b2:	431a      	orrs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b8:	085b      	lsrs	r3, r3, #1
 80053ba:	3b01      	subs	r3, #1
 80053bc:	041b      	lsls	r3, r3, #16
 80053be:	431a      	orrs	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c4:	061b      	lsls	r3, r3, #24
 80053c6:	4313      	orrs	r3, r2
 80053c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80053ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80053ce:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053d0:	4b19      	ldr	r3, [pc, #100]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a18      	ldr	r2, [pc, #96]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80053d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80053da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053dc:	f7fe fbc8 	bl	8003b70 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053e4:	f7fe fbc4 	bl	8003b70 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e057      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053f6:	4b10      	ldr	r3, [pc, #64]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d0f0      	beq.n	80053e4 <HAL_RCC_OscConfig+0x478>
 8005402:	e04f      	b.n	80054a4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005404:	4b0c      	ldr	r3, [pc, #48]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a0b      	ldr	r2, [pc, #44]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800540a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800540e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005410:	f7fe fbae 	bl	8003b70 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005418:	f7fe fbaa 	bl	8003b70 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e03d      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800542a:	4b03      	ldr	r3, [pc, #12]	@ (8005438 <HAL_RCC_OscConfig+0x4cc>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1f0      	bne.n	8005418 <HAL_RCC_OscConfig+0x4ac>
 8005436:	e035      	b.n	80054a4 <HAL_RCC_OscConfig+0x538>
 8005438:	40023800 	.word	0x40023800
 800543c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005440:	4b1b      	ldr	r3, [pc, #108]	@ (80054b0 <HAL_RCC_OscConfig+0x544>)
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d028      	beq.n	80054a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005458:	429a      	cmp	r2, r3
 800545a:	d121      	bne.n	80054a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005466:	429a      	cmp	r2, r3
 8005468:	d11a      	bne.n	80054a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005470:	4013      	ands	r3, r2
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005476:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005478:	4293      	cmp	r3, r2
 800547a:	d111      	bne.n	80054a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005486:	085b      	lsrs	r3, r3, #1
 8005488:	3b01      	subs	r3, #1
 800548a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800548c:	429a      	cmp	r2, r3
 800548e:	d107      	bne.n	80054a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800549c:	429a      	cmp	r2, r3
 800549e:	d001      	beq.n	80054a4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e000      	b.n	80054a6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3718      	adds	r7, #24
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	40023800 	.word	0x40023800

080054b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80054be:	2300      	movs	r3, #0
 80054c0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d101      	bne.n	80054cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e0d0      	b.n	800566e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054cc:	4b6a      	ldr	r3, [pc, #424]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 030f 	and.w	r3, r3, #15
 80054d4:	683a      	ldr	r2, [r7, #0]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d910      	bls.n	80054fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054da:	4b67      	ldr	r3, [pc, #412]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f023 020f 	bic.w	r2, r3, #15
 80054e2:	4965      	ldr	r1, [pc, #404]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ea:	4b63      	ldr	r3, [pc, #396]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 030f 	and.w	r3, r3, #15
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d001      	beq.n	80054fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e0b8      	b.n	800566e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0302 	and.w	r3, r3, #2
 8005504:	2b00      	cmp	r3, #0
 8005506:	d020      	beq.n	800554a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	d005      	beq.n	8005520 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005514:	4b59      	ldr	r3, [pc, #356]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	4a58      	ldr	r2, [pc, #352]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 800551a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800551e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0308 	and.w	r3, r3, #8
 8005528:	2b00      	cmp	r3, #0
 800552a:	d005      	beq.n	8005538 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800552c:	4b53      	ldr	r3, [pc, #332]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	4a52      	ldr	r2, [pc, #328]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005532:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005536:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005538:	4b50      	ldr	r3, [pc, #320]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	494d      	ldr	r1, [pc, #308]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005546:	4313      	orrs	r3, r2
 8005548:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b00      	cmp	r3, #0
 8005554:	d040      	beq.n	80055d8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d107      	bne.n	800556e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800555e:	4b47      	ldr	r3, [pc, #284]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d115      	bne.n	8005596 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e07f      	b.n	800566e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	2b02      	cmp	r3, #2
 8005574:	d107      	bne.n	8005586 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005576:	4b41      	ldr	r3, [pc, #260]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d109      	bne.n	8005596 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e073      	b.n	800566e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005586:	4b3d      	ldr	r3, [pc, #244]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0302 	and.w	r3, r3, #2
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e06b      	b.n	800566e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005596:	4b39      	ldr	r3, [pc, #228]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f023 0203 	bic.w	r2, r3, #3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	4936      	ldr	r1, [pc, #216]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055a8:	f7fe fae2 	bl	8003b70 <HAL_GetTick>
 80055ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055ae:	e00a      	b.n	80055c6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055b0:	f7fe fade 	bl	8003b70 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e053      	b.n	800566e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055c6:	4b2d      	ldr	r3, [pc, #180]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 020c 	and.w	r2, r3, #12
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d1eb      	bne.n	80055b0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80055d8:	4b27      	ldr	r3, [pc, #156]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 030f 	and.w	r3, r3, #15
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d210      	bcs.n	8005608 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055e6:	4b24      	ldr	r3, [pc, #144]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f023 020f 	bic.w	r2, r3, #15
 80055ee:	4922      	ldr	r1, [pc, #136]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055f6:	4b20      	ldr	r3, [pc, #128]	@ (8005678 <HAL_RCC_ClockConfig+0x1c4>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 030f 	and.w	r3, r3, #15
 80055fe:	683a      	ldr	r2, [r7, #0]
 8005600:	429a      	cmp	r2, r3
 8005602:	d001      	beq.n	8005608 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e032      	b.n	800566e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	d008      	beq.n	8005626 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005614:	4b19      	ldr	r3, [pc, #100]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	4916      	ldr	r1, [pc, #88]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005622:	4313      	orrs	r3, r2
 8005624:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0308 	and.w	r3, r3, #8
 800562e:	2b00      	cmp	r3, #0
 8005630:	d009      	beq.n	8005646 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005632:	4b12      	ldr	r3, [pc, #72]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	490e      	ldr	r1, [pc, #56]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 8005642:	4313      	orrs	r3, r2
 8005644:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005646:	f000 f821 	bl	800568c <HAL_RCC_GetSysClockFreq>
 800564a:	4602      	mov	r2, r0
 800564c:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <HAL_RCC_ClockConfig+0x1c8>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	091b      	lsrs	r3, r3, #4
 8005652:	f003 030f 	and.w	r3, r3, #15
 8005656:	490a      	ldr	r1, [pc, #40]	@ (8005680 <HAL_RCC_ClockConfig+0x1cc>)
 8005658:	5ccb      	ldrb	r3, [r1, r3]
 800565a:	fa22 f303 	lsr.w	r3, r2, r3
 800565e:	4a09      	ldr	r2, [pc, #36]	@ (8005684 <HAL_RCC_ClockConfig+0x1d0>)
 8005660:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005662:	4b09      	ldr	r3, [pc, #36]	@ (8005688 <HAL_RCC_ClockConfig+0x1d4>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4618      	mov	r0, r3
 8005668:	f7fd fbba 	bl	8002de0 <HAL_InitTick>

  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	40023c00 	.word	0x40023c00
 800567c:	40023800 	.word	0x40023800
 8005680:	08016674 	.word	0x08016674
 8005684:	20000000 	.word	0x20000000
 8005688:	20000024 	.word	0x20000024

0800568c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800568c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005690:	b090      	sub	sp, #64	@ 0x40
 8005692:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005694:	2300      	movs	r3, #0
 8005696:	637b      	str	r3, [r7, #52]	@ 0x34
 8005698:	2300      	movs	r3, #0
 800569a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800569c:	2300      	movs	r3, #0
 800569e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056a4:	4b59      	ldr	r3, [pc, #356]	@ (800580c <HAL_RCC_GetSysClockFreq+0x180>)
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f003 030c 	and.w	r3, r3, #12
 80056ac:	2b08      	cmp	r3, #8
 80056ae:	d00d      	beq.n	80056cc <HAL_RCC_GetSysClockFreq+0x40>
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	f200 80a1 	bhi.w	80057f8 <HAL_RCC_GetSysClockFreq+0x16c>
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d002      	beq.n	80056c0 <HAL_RCC_GetSysClockFreq+0x34>
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d003      	beq.n	80056c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80056be:	e09b      	b.n	80057f8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056c0:	4b53      	ldr	r3, [pc, #332]	@ (8005810 <HAL_RCC_GetSysClockFreq+0x184>)
 80056c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056c4:	e09b      	b.n	80057fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056c6:	4b53      	ldr	r3, [pc, #332]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x188>)
 80056c8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056ca:	e098      	b.n	80057fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056cc:	4b4f      	ldr	r3, [pc, #316]	@ (800580c <HAL_RCC_GetSysClockFreq+0x180>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056d4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80056d6:	4b4d      	ldr	r3, [pc, #308]	@ (800580c <HAL_RCC_GetSysClockFreq+0x180>)
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d028      	beq.n	8005734 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056e2:	4b4a      	ldr	r3, [pc, #296]	@ (800580c <HAL_RCC_GetSysClockFreq+0x180>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	099b      	lsrs	r3, r3, #6
 80056e8:	2200      	movs	r2, #0
 80056ea:	623b      	str	r3, [r7, #32]
 80056ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80056f4:	2100      	movs	r1, #0
 80056f6:	4b47      	ldr	r3, [pc, #284]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x188>)
 80056f8:	fb03 f201 	mul.w	r2, r3, r1
 80056fc:	2300      	movs	r3, #0
 80056fe:	fb00 f303 	mul.w	r3, r0, r3
 8005702:	4413      	add	r3, r2
 8005704:	4a43      	ldr	r2, [pc, #268]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x188>)
 8005706:	fba0 1202 	umull	r1, r2, r0, r2
 800570a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800570c:	460a      	mov	r2, r1
 800570e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005710:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005712:	4413      	add	r3, r2
 8005714:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005718:	2200      	movs	r2, #0
 800571a:	61bb      	str	r3, [r7, #24]
 800571c:	61fa      	str	r2, [r7, #28]
 800571e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005722:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005726:	f7fa fdc3 	bl	80002b0 <__aeabi_uldivmod>
 800572a:	4602      	mov	r2, r0
 800572c:	460b      	mov	r3, r1
 800572e:	4613      	mov	r3, r2
 8005730:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005732:	e053      	b.n	80057dc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005734:	4b35      	ldr	r3, [pc, #212]	@ (800580c <HAL_RCC_GetSysClockFreq+0x180>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	099b      	lsrs	r3, r3, #6
 800573a:	2200      	movs	r2, #0
 800573c:	613b      	str	r3, [r7, #16]
 800573e:	617a      	str	r2, [r7, #20]
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005746:	f04f 0b00 	mov.w	fp, #0
 800574a:	4652      	mov	r2, sl
 800574c:	465b      	mov	r3, fp
 800574e:	f04f 0000 	mov.w	r0, #0
 8005752:	f04f 0100 	mov.w	r1, #0
 8005756:	0159      	lsls	r1, r3, #5
 8005758:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800575c:	0150      	lsls	r0, r2, #5
 800575e:	4602      	mov	r2, r0
 8005760:	460b      	mov	r3, r1
 8005762:	ebb2 080a 	subs.w	r8, r2, sl
 8005766:	eb63 090b 	sbc.w	r9, r3, fp
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005776:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800577a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800577e:	ebb2 0408 	subs.w	r4, r2, r8
 8005782:	eb63 0509 	sbc.w	r5, r3, r9
 8005786:	f04f 0200 	mov.w	r2, #0
 800578a:	f04f 0300 	mov.w	r3, #0
 800578e:	00eb      	lsls	r3, r5, #3
 8005790:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005794:	00e2      	lsls	r2, r4, #3
 8005796:	4614      	mov	r4, r2
 8005798:	461d      	mov	r5, r3
 800579a:	eb14 030a 	adds.w	r3, r4, sl
 800579e:	603b      	str	r3, [r7, #0]
 80057a0:	eb45 030b 	adc.w	r3, r5, fp
 80057a4:	607b      	str	r3, [r7, #4]
 80057a6:	f04f 0200 	mov.w	r2, #0
 80057aa:	f04f 0300 	mov.w	r3, #0
 80057ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057b2:	4629      	mov	r1, r5
 80057b4:	028b      	lsls	r3, r1, #10
 80057b6:	4621      	mov	r1, r4
 80057b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057bc:	4621      	mov	r1, r4
 80057be:	028a      	lsls	r2, r1, #10
 80057c0:	4610      	mov	r0, r2
 80057c2:	4619      	mov	r1, r3
 80057c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c6:	2200      	movs	r2, #0
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	60fa      	str	r2, [r7, #12]
 80057cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057d0:	f7fa fd6e 	bl	80002b0 <__aeabi_uldivmod>
 80057d4:	4602      	mov	r2, r0
 80057d6:	460b      	mov	r3, r1
 80057d8:	4613      	mov	r3, r2
 80057da:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80057dc:	4b0b      	ldr	r3, [pc, #44]	@ (800580c <HAL_RCC_GetSysClockFreq+0x180>)
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	0c1b      	lsrs	r3, r3, #16
 80057e2:	f003 0303 	and.w	r3, r3, #3
 80057e6:	3301      	adds	r3, #1
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80057ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057f6:	e002      	b.n	80057fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057f8:	4b05      	ldr	r3, [pc, #20]	@ (8005810 <HAL_RCC_GetSysClockFreq+0x184>)
 80057fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005800:	4618      	mov	r0, r3
 8005802:	3740      	adds	r7, #64	@ 0x40
 8005804:	46bd      	mov	sp, r7
 8005806:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800580a:	bf00      	nop
 800580c:	40023800 	.word	0x40023800
 8005810:	00f42400 	.word	0x00f42400
 8005814:	017d7840 	.word	0x017d7840

08005818 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005818:	b480      	push	{r7}
 800581a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800581c:	4b03      	ldr	r3, [pc, #12]	@ (800582c <HAL_RCC_GetHCLKFreq+0x14>)
 800581e:	681b      	ldr	r3, [r3, #0]
}
 8005820:	4618      	mov	r0, r3
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	20000000 	.word	0x20000000

08005830 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005834:	f7ff fff0 	bl	8005818 <HAL_RCC_GetHCLKFreq>
 8005838:	4602      	mov	r2, r0
 800583a:	4b05      	ldr	r3, [pc, #20]	@ (8005850 <HAL_RCC_GetPCLK1Freq+0x20>)
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	0a9b      	lsrs	r3, r3, #10
 8005840:	f003 0307 	and.w	r3, r3, #7
 8005844:	4903      	ldr	r1, [pc, #12]	@ (8005854 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005846:	5ccb      	ldrb	r3, [r1, r3]
 8005848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800584c:	4618      	mov	r0, r3
 800584e:	bd80      	pop	{r7, pc}
 8005850:	40023800 	.word	0x40023800
 8005854:	08016684 	.word	0x08016684

08005858 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800585c:	f7ff ffdc 	bl	8005818 <HAL_RCC_GetHCLKFreq>
 8005860:	4602      	mov	r2, r0
 8005862:	4b05      	ldr	r3, [pc, #20]	@ (8005878 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	0b5b      	lsrs	r3, r3, #13
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	4903      	ldr	r1, [pc, #12]	@ (800587c <HAL_RCC_GetPCLK2Freq+0x24>)
 800586e:	5ccb      	ldrb	r3, [r1, r3]
 8005870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005874:	4618      	mov	r0, r3
 8005876:	bd80      	pop	{r7, pc}
 8005878:	40023800 	.word	0x40023800
 800587c:	08016684 	.word	0x08016684

08005880 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	220f      	movs	r2, #15
 800588e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005890:	4b12      	ldr	r3, [pc, #72]	@ (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f003 0203 	and.w	r2, r3, #3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800589c:	4b0f      	ldr	r3, [pc, #60]	@ (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80058a8:	4b0c      	ldr	r3, [pc, #48]	@ (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80058b4:	4b09      	ldr	r3, [pc, #36]	@ (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	08db      	lsrs	r3, r3, #3
 80058ba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80058c2:	4b07      	ldr	r3, [pc, #28]	@ (80058e0 <HAL_RCC_GetClockConfig+0x60>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 020f 	and.w	r2, r3, #15
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	601a      	str	r2, [r3, #0]
}
 80058ce:	bf00      	nop
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	40023800 	.word	0x40023800
 80058e0:	40023c00 	.word	0x40023c00

080058e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b088      	sub	sp, #32
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80058ec:	2300      	movs	r3, #0
 80058ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80058f0:	2300      	movs	r3, #0
 80058f2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80058f4:	2300      	movs	r3, #0
 80058f6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80058f8:	2300      	movs	r3, #0
 80058fa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80058fc:	2300      	movs	r3, #0
 80058fe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d012      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800590c:	4b69      	ldr	r3, [pc, #420]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	4a68      	ldr	r2, [pc, #416]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005912:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005916:	6093      	str	r3, [r2, #8]
 8005918:	4b66      	ldr	r3, [pc, #408]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800591a:	689a      	ldr	r2, [r3, #8]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005920:	4964      	ldr	r1, [pc, #400]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005922:	4313      	orrs	r3, r2
 8005924:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800592e:	2301      	movs	r3, #1
 8005930:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d017      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800593e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005940:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005944:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800594c:	4959      	ldr	r1, [pc, #356]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800594e:	4313      	orrs	r3, r2
 8005950:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005958:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800595c:	d101      	bne.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800595e:	2301      	movs	r3, #1
 8005960:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800596a:	2301      	movs	r3, #1
 800596c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d017      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800597a:	4b4e      	ldr	r3, [pc, #312]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800597c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005980:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005988:	494a      	ldr	r1, [pc, #296]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800598a:	4313      	orrs	r3, r2
 800598c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005994:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005998:	d101      	bne.n	800599e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800599a:	2301      	movs	r3, #1
 800599c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80059a6:	2301      	movs	r3, #1
 80059a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80059b6:	2301      	movs	r3, #1
 80059b8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0320 	and.w	r3, r3, #32
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 808b 	beq.w	8005ade <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80059c8:	4b3a      	ldr	r3, [pc, #232]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059cc:	4a39      	ldr	r2, [pc, #228]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80059d4:	4b37      	ldr	r3, [pc, #220]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059dc:	60bb      	str	r3, [r7, #8]
 80059de:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80059e0:	4b35      	ldr	r3, [pc, #212]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a34      	ldr	r2, [pc, #208]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ec:	f7fe f8c0 	bl	8003b70 <HAL_GetTick>
 80059f0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80059f2:	e008      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059f4:	f7fe f8bc 	bl	8003b70 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b64      	cmp	r3, #100	@ 0x64
 8005a00:	d901      	bls.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e357      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a06:	4b2c      	ldr	r3, [pc, #176]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0f0      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a12:	4b28      	ldr	r3, [pc, #160]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a1a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d035      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d02e      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a30:	4b20      	ldr	r3, [pc, #128]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a38:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a44:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a46:	4b1b      	ldr	r3, [pc, #108]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4a:	4a1a      	ldr	r2, [pc, #104]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a50:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005a52:	4a18      	ldr	r2, [pc, #96]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a58:	4b16      	ldr	r3, [pc, #88]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d114      	bne.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a64:	f7fe f884 	bl	8003b70 <HAL_GetTick>
 8005a68:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a6a:	e00a      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a6c:	f7fe f880 	bl	8003b70 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e319      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a82:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0ee      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a9a:	d111      	bne.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005a9c:	4b05      	ldr	r3, [pc, #20]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005aa8:	4b04      	ldr	r3, [pc, #16]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005aaa:	400b      	ands	r3, r1
 8005aac:	4901      	ldr	r1, [pc, #4]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	608b      	str	r3, [r1, #8]
 8005ab2:	e00b      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005ab4:	40023800 	.word	0x40023800
 8005ab8:	40007000 	.word	0x40007000
 8005abc:	0ffffcff 	.word	0x0ffffcff
 8005ac0:	4baa      	ldr	r3, [pc, #680]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	4aa9      	ldr	r2, [pc, #676]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ac6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005aca:	6093      	str	r3, [r2, #8]
 8005acc:	4ba7      	ldr	r3, [pc, #668]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ace:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ad8:	49a4      	ldr	r1, [pc, #656]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0310 	and.w	r3, r3, #16
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d010      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005aea:	4ba0      	ldr	r3, [pc, #640]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005af0:	4a9e      	ldr	r2, [pc, #632]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005af2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005af6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005afa:	4b9c      	ldr	r3, [pc, #624]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005afc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b04:	4999      	ldr	r1, [pc, #612]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00a      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b18:	4b94      	ldr	r3, [pc, #592]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b1e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b26:	4991      	ldr	r1, [pc, #580]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b3a:	4b8c      	ldr	r3, [pc, #560]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b40:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b48:	4988      	ldr	r1, [pc, #544]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00a      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b5c:	4b83      	ldr	r3, [pc, #524]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b6a:	4980      	ldr	r1, [pc, #512]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00a      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b7e:	4b7b      	ldr	r3, [pc, #492]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b84:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b8c:	4977      	ldr	r1, [pc, #476]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00a      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ba0:	4b72      	ldr	r3, [pc, #456]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba6:	f023 0203 	bic.w	r2, r3, #3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bae:	496f      	ldr	r1, [pc, #444]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00a      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bc2:	4b6a      	ldr	r3, [pc, #424]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bc8:	f023 020c 	bic.w	r2, r3, #12
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bd0:	4966      	ldr	r1, [pc, #408]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00a      	beq.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005be4:	4b61      	ldr	r3, [pc, #388]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bea:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bf2:	495e      	ldr	r1, [pc, #376]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00a      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c06:	4b59      	ldr	r3, [pc, #356]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c0c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c14:	4955      	ldr	r1, [pc, #340]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00a      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c28:	4b50      	ldr	r3, [pc, #320]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c36:	494d      	ldr	r1, [pc, #308]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00a      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005c4a:	4b48      	ldr	r3, [pc, #288]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c50:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c58:	4944      	ldr	r1, [pc, #272]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d00a      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c72:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c7a:	493c      	ldr	r1, [pc, #240]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00a      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005c8e:	4b37      	ldr	r3, [pc, #220]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c9c:	4933      	ldr	r1, [pc, #204]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00a      	beq.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005cb0:	4b2e      	ldr	r3, [pc, #184]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cb6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cbe:	492b      	ldr	r1, [pc, #172]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d011      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005cd2:	4b26      	ldr	r3, [pc, #152]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ce0:	4922      	ldr	r1, [pc, #136]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cf0:	d101      	bne.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 0308 	and.w	r3, r3, #8
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d001      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005d02:	2301      	movs	r3, #1
 8005d04:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00a      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d12:	4b16      	ldr	r3, [pc, #88]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d18:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d20:	4912      	ldr	r1, [pc, #72]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d22:	4313      	orrs	r3, r2
 8005d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00b      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d34:	4b0d      	ldr	r3, [pc, #52]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d3a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d44:	4909      	ldr	r1, [pc, #36]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d006      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 80d9 	beq.w	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d60:	4b02      	ldr	r3, [pc, #8]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a01      	ldr	r2, [pc, #4]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d66:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d6a:	e001      	b.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005d6c:	40023800 	.word	0x40023800
 8005d70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d72:	f7fd fefd 	bl	8003b70 <HAL_GetTick>
 8005d76:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d78:	e008      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005d7a:	f7fd fef9 	bl	8003b70 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	2b64      	cmp	r3, #100	@ 0x64
 8005d86:	d901      	bls.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e194      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1f0      	bne.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0301 	and.w	r3, r3, #1
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d021      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d11d      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005dac:	4b64      	ldr	r3, [pc, #400]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005db2:	0c1b      	lsrs	r3, r3, #16
 8005db4:	f003 0303 	and.w	r3, r3, #3
 8005db8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005dba:	4b61      	ldr	r3, [pc, #388]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dc0:	0e1b      	lsrs	r3, r3, #24
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	019a      	lsls	r2, r3, #6
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	041b      	lsls	r3, r3, #16
 8005dd2:	431a      	orrs	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	061b      	lsls	r3, r3, #24
 8005dd8:	431a      	orrs	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	071b      	lsls	r3, r3, #28
 8005de0:	4957      	ldr	r1, [pc, #348]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d004      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005df8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dfc:	d00a      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d02e      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e12:	d129      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e14:	4b4a      	ldr	r3, [pc, #296]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e1a:	0c1b      	lsrs	r3, r3, #16
 8005e1c:	f003 0303 	and.w	r3, r3, #3
 8005e20:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e22:	4b47      	ldr	r3, [pc, #284]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e28:	0f1b      	lsrs	r3, r3, #28
 8005e2a:	f003 0307 	and.w	r3, r3, #7
 8005e2e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	019a      	lsls	r2, r3, #6
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	041b      	lsls	r3, r3, #16
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	061b      	lsls	r3, r3, #24
 8005e42:	431a      	orrs	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	071b      	lsls	r3, r3, #28
 8005e48:	493d      	ldr	r1, [pc, #244]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005e50:	4b3b      	ldr	r3, [pc, #236]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e56:	f023 021f 	bic.w	r2, r3, #31
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	4937      	ldr	r1, [pc, #220]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d01d      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005e74:	4b32      	ldr	r3, [pc, #200]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e7a:	0e1b      	lsrs	r3, r3, #24
 8005e7c:	f003 030f 	and.w	r3, r3, #15
 8005e80:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e82:	4b2f      	ldr	r3, [pc, #188]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e88:	0f1b      	lsrs	r3, r3, #28
 8005e8a:	f003 0307 	and.w	r3, r3, #7
 8005e8e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	019a      	lsls	r2, r3, #6
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	041b      	lsls	r3, r3, #16
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	061b      	lsls	r3, r3, #24
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	071b      	lsls	r3, r3, #28
 8005ea8:	4925      	ldr	r1, [pc, #148]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d011      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	019a      	lsls	r2, r3, #6
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	041b      	lsls	r3, r3, #16
 8005ec8:	431a      	orrs	r2, r3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	061b      	lsls	r3, r3, #24
 8005ed0:	431a      	orrs	r2, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	071b      	lsls	r3, r3, #28
 8005ed8:	4919      	ldr	r1, [pc, #100]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ee0:	4b17      	ldr	r3, [pc, #92]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a16      	ldr	r2, [pc, #88]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ee6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005eea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eec:	f7fd fe40 	bl	8003b70 <HAL_GetTick>
 8005ef0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ef2:	e008      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005ef4:	f7fd fe3c 	bl	8003b70 <HAL_GetTick>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b64      	cmp	r3, #100	@ 0x64
 8005f00:	d901      	bls.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e0d7      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f06:	4b0e      	ldr	r3, [pc, #56]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d0f0      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	f040 80cd 	bne.w	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f1a:	4b09      	ldr	r3, [pc, #36]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a08      	ldr	r2, [pc, #32]	@ (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f26:	f7fd fe23 	bl	8003b70 <HAL_GetTick>
 8005f2a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f2c:	e00a      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f2e:	f7fd fe1f 	bl	8003b70 <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b64      	cmp	r3, #100	@ 0x64
 8005f3a:	d903      	bls.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e0ba      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005f40:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f44:	4b5e      	ldr	r3, [pc, #376]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f50:	d0ed      	beq.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d009      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d02e      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d12a      	bne.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005f7a:	4b51      	ldr	r3, [pc, #324]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f80:	0c1b      	lsrs	r3, r3, #16
 8005f82:	f003 0303 	and.w	r3, r3, #3
 8005f86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005f88:	4b4d      	ldr	r3, [pc, #308]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f8e:	0f1b      	lsrs	r3, r3, #28
 8005f90:	f003 0307 	and.w	r3, r3, #7
 8005f94:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	019a      	lsls	r2, r3, #6
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	041b      	lsls	r3, r3, #16
 8005fa0:	431a      	orrs	r2, r3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	061b      	lsls	r3, r3, #24
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	071b      	lsls	r3, r3, #28
 8005fae:	4944      	ldr	r1, [pc, #272]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005fb6:	4b42      	ldr	r3, [pc, #264]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fbc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	021b      	lsls	r3, r3, #8
 8005fc8:	493d      	ldr	r1, [pc, #244]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d022      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fe0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fe4:	d11d      	bne.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005fe6:	4b36      	ldr	r3, [pc, #216]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fec:	0e1b      	lsrs	r3, r3, #24
 8005fee:	f003 030f 	and.w	r3, r3, #15
 8005ff2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ff4:	4b32      	ldr	r3, [pc, #200]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ffa:	0f1b      	lsrs	r3, r3, #28
 8005ffc:	f003 0307 	and.w	r3, r3, #7
 8006000:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	019a      	lsls	r2, r3, #6
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a1b      	ldr	r3, [r3, #32]
 800600c:	041b      	lsls	r3, r3, #16
 800600e:	431a      	orrs	r2, r3
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	061b      	lsls	r3, r3, #24
 8006014:	431a      	orrs	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	071b      	lsls	r3, r3, #28
 800601a:	4929      	ldr	r1, [pc, #164]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800601c:	4313      	orrs	r3, r2
 800601e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0308 	and.w	r3, r3, #8
 800602a:	2b00      	cmp	r3, #0
 800602c:	d028      	beq.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800602e:	4b24      	ldr	r3, [pc, #144]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006034:	0e1b      	lsrs	r3, r3, #24
 8006036:	f003 030f 	and.w	r3, r3, #15
 800603a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800603c:	4b20      	ldr	r3, [pc, #128]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800603e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006042:	0c1b      	lsrs	r3, r3, #16
 8006044:	f003 0303 	and.w	r3, r3, #3
 8006048:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	019a      	lsls	r2, r3, #6
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	041b      	lsls	r3, r3, #16
 8006054:	431a      	orrs	r2, r3
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	061b      	lsls	r3, r3, #24
 800605a:	431a      	orrs	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	69db      	ldr	r3, [r3, #28]
 8006060:	071b      	lsls	r3, r3, #28
 8006062:	4917      	ldr	r1, [pc, #92]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006064:	4313      	orrs	r3, r2
 8006066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800606a:	4b15      	ldr	r3, [pc, #84]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800606c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006070:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006078:	4911      	ldr	r1, [pc, #68]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800607a:	4313      	orrs	r3, r2
 800607c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006080:	4b0f      	ldr	r3, [pc, #60]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a0e      	ldr	r2, [pc, #56]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800608a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800608c:	f7fd fd70 	bl	8003b70 <HAL_GetTick>
 8006090:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006092:	e008      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006094:	f7fd fd6c 	bl	8003b70 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b64      	cmp	r3, #100	@ 0x64
 80060a0:	d901      	bls.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e007      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060a6:	4b06      	ldr	r3, [pc, #24]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060b2:	d1ef      	bne.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80060b4:	2300      	movs	r3, #0
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3720      	adds	r7, #32
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	40023800 	.word	0x40023800

080060c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80060cc:	2300      	movs	r3, #0
 80060ce:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80060d0:	2300      	movs	r3, #0
 80060d2:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 80060d4:	2300      	movs	r3, #0
 80060d6:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 80060d8:	2300      	movs	r3, #0
 80060da:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80060e2:	f040 808d 	bne.w	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 80060e6:	4b93      	ldr	r3, [pc, #588]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80060e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060ec:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80060f4:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060fc:	d07c      	beq.n	80061f8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006104:	d87b      	bhi.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d004      	beq.n	8006116 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006112:	d039      	beq.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8006114:	e073      	b.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8006116:	4b87      	ldr	r3, [pc, #540]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d108      	bne.n	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006122:	4b84      	ldr	r3, [pc, #528]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800612a:	4a83      	ldr	r2, [pc, #524]	@ (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800612c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006130:	613b      	str	r3, [r7, #16]
 8006132:	e007      	b.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8006134:	4b7f      	ldr	r3, [pc, #508]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800613c:	4a7f      	ldr	r2, [pc, #508]	@ (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800613e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006142:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8006144:	4b7b      	ldr	r3, [pc, #492]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614a:	0e1b      	lsrs	r3, r3, #24
 800614c:	f003 030f 	and.w	r3, r3, #15
 8006150:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8006152:	4b78      	ldr	r3, [pc, #480]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006158:	099b      	lsrs	r3, r3, #6
 800615a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	fb03 f202 	mul.w	r2, r3, r2
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	fbb2 f3f3 	udiv	r3, r2, r3
 800616a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800616c:	4b71      	ldr	r3, [pc, #452]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800616e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006172:	0a1b      	lsrs	r3, r3, #8
 8006174:	f003 031f 	and.w	r3, r3, #31
 8006178:	3301      	adds	r3, #1
 800617a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800617c:	697a      	ldr	r2, [r7, #20]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	fbb2 f3f3 	udiv	r3, r2, r3
 8006184:	617b      	str	r3, [r7, #20]
        break;
 8006186:	e03b      	b.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8006188:	4b6a      	ldr	r3, [pc, #424]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d108      	bne.n	80061a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006194:	4b67      	ldr	r3, [pc, #412]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800619c:	4a66      	ldr	r2, [pc, #408]	@ (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800619e:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a2:	613b      	str	r3, [r7, #16]
 80061a4:	e007      	b.n	80061b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80061a6:	4b63      	ldr	r3, [pc, #396]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061ae:	4a63      	ldr	r2, [pc, #396]	@ (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80061b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80061b6:	4b5f      	ldr	r3, [pc, #380]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80061b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061bc:	0e1b      	lsrs	r3, r3, #24
 80061be:	f003 030f 	and.w	r3, r3, #15
 80061c2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80061c4:	4b5b      	ldr	r3, [pc, #364]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80061c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061ca:	099b      	lsrs	r3, r3, #6
 80061cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	fb03 f202 	mul.w	r2, r3, r2
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061dc:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80061de:	4b55      	ldr	r3, [pc, #340]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80061e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061e4:	f003 031f 	and.w	r3, r3, #31
 80061e8:	3301      	adds	r3, #1
 80061ea:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061f4:	617b      	str	r3, [r7, #20]
        break;
 80061f6:	e003      	b.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 80061f8:	4b51      	ldr	r3, [pc, #324]	@ (8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80061fa:	617b      	str	r3, [r7, #20]
        break;
 80061fc:	e000      	b.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 80061fe:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006206:	f040 808d 	bne.w	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800620a:	4b4a      	ldr	r3, [pc, #296]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800620c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006210:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006218:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006220:	d07c      	beq.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006228:	d87b      	bhi.n	8006322 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d004      	beq.n	800623a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006236:	d039      	beq.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8006238:	e073      	b.n	8006322 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800623a:	4b3e      	ldr	r3, [pc, #248]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d108      	bne.n	8006258 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006246:	4b3b      	ldr	r3, [pc, #236]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800624e:	4a3a      	ldr	r2, [pc, #232]	@ (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8006250:	fbb2 f3f3 	udiv	r3, r2, r3
 8006254:	613b      	str	r3, [r7, #16]
 8006256:	e007      	b.n	8006268 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8006258:	4b36      	ldr	r3, [pc, #216]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006260:	4a36      	ldr	r2, [pc, #216]	@ (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8006262:	fbb2 f3f3 	udiv	r3, r2, r3
 8006266:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8006268:	4b32      	ldr	r3, [pc, #200]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800626a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800626e:	0e1b      	lsrs	r3, r3, #24
 8006270:	f003 030f 	and.w	r3, r3, #15
 8006274:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8006276:	4b2f      	ldr	r3, [pc, #188]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800627c:	099b      	lsrs	r3, r3, #6
 800627e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	fb03 f202 	mul.w	r2, r3, r2
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	fbb2 f3f3 	udiv	r3, r2, r3
 800628e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8006290:	4b28      	ldr	r3, [pc, #160]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006296:	0a1b      	lsrs	r3, r3, #8
 8006298:	f003 031f 	and.w	r3, r3, #31
 800629c:	3301      	adds	r3, #1
 800629e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80062a0:	697a      	ldr	r2, [r7, #20]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a8:	617b      	str	r3, [r7, #20]
        break;
 80062aa:	e03b      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80062ac:	4b21      	ldr	r3, [pc, #132]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d108      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80062b8:	4b1e      	ldr	r3, [pc, #120]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80062c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c6:	613b      	str	r3, [r7, #16]
 80062c8:	e007      	b.n	80062da <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80062ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062d2:	4a1a      	ldr	r2, [pc, #104]	@ (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80062d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80062da:	4b16      	ldr	r3, [pc, #88]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80062dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062e0:	0e1b      	lsrs	r3, r3, #24
 80062e2:	f003 030f 	and.w	r3, r3, #15
 80062e6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80062e8:	4b12      	ldr	r3, [pc, #72]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80062ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062ee:	099b      	lsrs	r3, r3, #6
 80062f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	fb03 f202 	mul.w	r2, r3, r2
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006300:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8006302:	4b0c      	ldr	r3, [pc, #48]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006308:	f003 031f 	and.w	r3, r3, #31
 800630c:	3301      	adds	r3, #1
 800630e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	fbb2 f3f3 	udiv	r3, r2, r3
 8006318:	617b      	str	r3, [r7, #20]
        break;
 800631a:	e003      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800631c:	4b08      	ldr	r3, [pc, #32]	@ (8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800631e:	617b      	str	r3, [r7, #20]
        break;
 8006320:	e000      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8006322:	bf00      	nop
      }
    }
  }

  return frequency;
 8006324:	697b      	ldr	r3, [r7, #20]
}
 8006326:	4618      	mov	r0, r3
 8006328:	371c      	adds	r7, #28
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	40023800 	.word	0x40023800
 8006338:	00f42400 	.word	0x00f42400
 800633c:	017d7840 	.word	0x017d7840
 8006340:	00bb8000 	.word	0x00bb8000

08006344 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e071      	b.n	800643a <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	7f5b      	ldrb	r3, [r3, #29]
 800635a:	b2db      	uxtb	r3, r3
 800635c:	2b00      	cmp	r3, #0
 800635e:	d105      	bne.n	800636c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f7fc f93a 	bl	80025e0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f003 0310 	and.w	r3, r3, #16
 800637c:	2b10      	cmp	r3, #16
 800637e:	d053      	beq.n	8006428 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	22ca      	movs	r2, #202	@ 0xca
 8006386:	625a      	str	r2, [r3, #36]	@ 0x24
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2253      	movs	r2, #83	@ 0x53
 800638e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 fa4b 	bl	800682c <RTC_EnterInitMode>
 8006396:	4603      	mov	r3, r0
 8006398:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800639a:	7bfb      	ldrb	r3, [r7, #15]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d12a      	bne.n	80063f6 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	6899      	ldr	r1, [r3, #8]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	4b26      	ldr	r3, [pc, #152]	@ (8006444 <HAL_RTC_Init+0x100>)
 80063ac:	400b      	ands	r3, r1
 80063ae:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6899      	ldr	r1, [r3, #8]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	431a      	orrs	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	431a      	orrs	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	68d2      	ldr	r2, [r2, #12]
 80063d6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6919      	ldr	r1, [r3, #16]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	041a      	lsls	r2, r3, #16
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	430a      	orrs	r2, r1
 80063ea:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f000 fa54 	bl	800689a <RTC_ExitInitMode>
 80063f2:	4603      	mov	r3, r0
 80063f4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80063f6:	7bfb      	ldrb	r3, [r7, #15]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d110      	bne.n	800641e <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0208 	bic.w	r2, r2, #8
 800640a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	699a      	ldr	r2, [r3, #24]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	430a      	orrs	r2, r1
 800641c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	22ff      	movs	r2, #255	@ 0xff
 8006424:	625a      	str	r2, [r3, #36]	@ 0x24
 8006426:	e001      	b.n	800642c <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006428:	2300      	movs	r3, #0
 800642a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800642c:	7bfb      	ldrb	r3, [r7, #15]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d102      	bne.n	8006438 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2201      	movs	r2, #1
 8006436:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006438:	7bfb      	ldrb	r3, [r7, #15]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	ff8fffbf 	.word	0xff8fffbf

08006448 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006448:	b590      	push	{r4, r7, lr}
 800644a:	b087      	sub	sp, #28
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006454:	2300      	movs	r3, #0
 8006456:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	7f1b      	ldrb	r3, [r3, #28]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d101      	bne.n	8006464 <HAL_RTC_SetTime+0x1c>
 8006460:	2302      	movs	r3, #2
 8006462:	e085      	b.n	8006570 <HAL_RTC_SetTime+0x128>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2201      	movs	r2, #1
 8006468:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2202      	movs	r2, #2
 800646e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d126      	bne.n	80064c4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006480:	2b00      	cmp	r3, #0
 8006482:	d102      	bne.n	800648a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	2200      	movs	r2, #0
 8006488:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	4618      	mov	r0, r3
 8006490:	f000 fa28 	bl	80068e4 <RTC_ByteToBcd2>
 8006494:	4603      	mov	r3, r0
 8006496:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	785b      	ldrb	r3, [r3, #1]
 800649c:	4618      	mov	r0, r3
 800649e:	f000 fa21 	bl	80068e4 <RTC_ByteToBcd2>
 80064a2:	4603      	mov	r3, r0
 80064a4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80064a6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	789b      	ldrb	r3, [r3, #2]
 80064ac:	4618      	mov	r0, r3
 80064ae:	f000 fa19 	bl	80068e4 <RTC_ByteToBcd2>
 80064b2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80064b4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	78db      	ldrb	r3, [r3, #3]
 80064bc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80064be:	4313      	orrs	r3, r2
 80064c0:	617b      	str	r3, [r7, #20]
 80064c2:	e018      	b.n	80064f6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d102      	bne.n	80064d8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	2200      	movs	r2, #0
 80064d6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	785b      	ldrb	r3, [r3, #1]
 80064e2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80064e4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80064ea:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	78db      	ldrb	r3, [r3, #3]
 80064f0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80064f2:	4313      	orrs	r3, r2
 80064f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	22ca      	movs	r2, #202	@ 0xca
 80064fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2253      	movs	r2, #83	@ 0x53
 8006504:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f000 f990 	bl	800682c <RTC_EnterInitMode>
 800650c:	4603      	mov	r3, r0
 800650e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006510:	7cfb      	ldrb	r3, [r7, #19]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d11e      	bne.n	8006554 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	6979      	ldr	r1, [r7, #20]
 800651c:	4b16      	ldr	r3, [pc, #88]	@ (8006578 <HAL_RTC_SetTime+0x130>)
 800651e:	400b      	ands	r3, r1
 8006520:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	689a      	ldr	r2, [r3, #8]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006530:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6899      	ldr	r1, [r3, #8]
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	68da      	ldr	r2, [r3, #12]
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	431a      	orrs	r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 f9a5 	bl	800689a <RTC_ExitInitMode>
 8006550:	4603      	mov	r3, r0
 8006552:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006554:	7cfb      	ldrb	r3, [r7, #19]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d102      	bne.n	8006560 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2201      	movs	r2, #1
 800655e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	22ff      	movs	r2, #255	@ 0xff
 8006566:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	771a      	strb	r2, [r3, #28]

  return status;
 800656e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006570:	4618      	mov	r0, r3
 8006572:	371c      	adds	r7, #28
 8006574:	46bd      	mov	sp, r7
 8006576:	bd90      	pop	{r4, r7, pc}
 8006578:	007f7f7f 	.word	0x007f7f7f

0800657c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006588:	2300      	movs	r3, #0
 800658a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	4b22      	ldr	r3, [pc, #136]	@ (8006634 <HAL_RTC_GetTime+0xb8>)
 80065ac:	4013      	ands	r3, r2
 80065ae:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	0c1b      	lsrs	r3, r3, #16
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065ba:	b2da      	uxtb	r2, r3
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	0a1b      	lsrs	r3, r3, #8
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	0d9b      	lsrs	r3, r3, #22
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d11a      	bne.n	800662a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	4618      	mov	r0, r3
 80065fa:	f000 f991 	bl	8006920 <RTC_Bcd2ToByte>
 80065fe:	4603      	mov	r3, r0
 8006600:	461a      	mov	r2, r3
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	785b      	ldrb	r3, [r3, #1]
 800660a:	4618      	mov	r0, r3
 800660c:	f000 f988 	bl	8006920 <RTC_Bcd2ToByte>
 8006610:	4603      	mov	r3, r0
 8006612:	461a      	mov	r2, r3
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	789b      	ldrb	r3, [r3, #2]
 800661c:	4618      	mov	r0, r3
 800661e:	f000 f97f 	bl	8006920 <RTC_Bcd2ToByte>
 8006622:	4603      	mov	r3, r0
 8006624:	461a      	mov	r2, r3
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}
 8006634:	007f7f7f 	.word	0x007f7f7f

08006638 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006638:	b590      	push	{r4, r7, lr}
 800663a:	b087      	sub	sp, #28
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006644:	2300      	movs	r3, #0
 8006646:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	7f1b      	ldrb	r3, [r3, #28]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d101      	bne.n	8006654 <HAL_RTC_SetDate+0x1c>
 8006650:	2302      	movs	r3, #2
 8006652:	e06f      	b.n	8006734 <HAL_RTC_SetDate+0xfc>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2201      	movs	r2, #1
 8006658:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2202      	movs	r2, #2
 800665e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10e      	bne.n	8006684 <HAL_RTC_SetDate+0x4c>
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	785b      	ldrb	r3, [r3, #1]
 800666a:	f003 0310 	and.w	r3, r3, #16
 800666e:	2b00      	cmp	r3, #0
 8006670:	d008      	beq.n	8006684 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	785b      	ldrb	r3, [r3, #1]
 8006676:	f023 0310 	bic.w	r3, r3, #16
 800667a:	b2db      	uxtb	r3, r3
 800667c:	330a      	adds	r3, #10
 800667e:	b2da      	uxtb	r2, r3
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d11c      	bne.n	80066c4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	78db      	ldrb	r3, [r3, #3]
 800668e:	4618      	mov	r0, r3
 8006690:	f000 f928 	bl	80068e4 <RTC_ByteToBcd2>
 8006694:	4603      	mov	r3, r0
 8006696:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	785b      	ldrb	r3, [r3, #1]
 800669c:	4618      	mov	r0, r3
 800669e:	f000 f921 	bl	80068e4 <RTC_ByteToBcd2>
 80066a2:	4603      	mov	r3, r0
 80066a4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80066a6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	789b      	ldrb	r3, [r3, #2]
 80066ac:	4618      	mov	r0, r3
 80066ae:	f000 f919 	bl	80068e4 <RTC_ByteToBcd2>
 80066b2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80066b4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80066be:	4313      	orrs	r3, r2
 80066c0:	617b      	str	r3, [r7, #20]
 80066c2:	e00e      	b.n	80066e2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	78db      	ldrb	r3, [r3, #3]
 80066c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	785b      	ldrb	r3, [r3, #1]
 80066ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80066d0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80066d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80066de:	4313      	orrs	r3, r2
 80066e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	22ca      	movs	r2, #202	@ 0xca
 80066e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2253      	movs	r2, #83	@ 0x53
 80066f0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f000 f89a 	bl	800682c <RTC_EnterInitMode>
 80066f8:	4603      	mov	r3, r0
 80066fa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80066fc:	7cfb      	ldrb	r3, [r7, #19]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10a      	bne.n	8006718 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	6979      	ldr	r1, [r7, #20]
 8006708:	4b0c      	ldr	r3, [pc, #48]	@ (800673c <HAL_RTC_SetDate+0x104>)
 800670a:	400b      	ands	r3, r1
 800670c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f000 f8c3 	bl	800689a <RTC_ExitInitMode>
 8006714:	4603      	mov	r3, r0
 8006716:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006718:	7cfb      	ldrb	r3, [r7, #19]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d102      	bne.n	8006724 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2201      	movs	r2, #1
 8006722:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	22ff      	movs	r2, #255	@ 0xff
 800672a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	771a      	strb	r2, [r3, #28]

  return status;
 8006732:	7cfb      	ldrb	r3, [r7, #19]
}
 8006734:	4618      	mov	r0, r3
 8006736:	371c      	adds	r7, #28
 8006738:	46bd      	mov	sp, r7
 800673a:	bd90      	pop	{r4, r7, pc}
 800673c:	00ffff3f 	.word	0x00ffff3f

08006740 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b086      	sub	sp, #24
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800674c:	2300      	movs	r3, #0
 800674e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	4b21      	ldr	r3, [pc, #132]	@ (80067dc <HAL_RTC_GetDate+0x9c>)
 8006758:	4013      	ands	r3, r2
 800675a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	0c1b      	lsrs	r3, r3, #16
 8006760:	b2da      	uxtb	r2, r3
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	0a1b      	lsrs	r3, r3, #8
 800676a:	b2db      	uxtb	r3, r3
 800676c:	f003 031f 	and.w	r3, r3, #31
 8006770:	b2da      	uxtb	r2, r3
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	b2db      	uxtb	r3, r3
 800677a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800677e:	b2da      	uxtb	r2, r3
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	0b5b      	lsrs	r3, r3, #13
 8006788:	b2db      	uxtb	r3, r3
 800678a:	f003 0307 	and.w	r3, r3, #7
 800678e:	b2da      	uxtb	r2, r3
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d11a      	bne.n	80067d0 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	78db      	ldrb	r3, [r3, #3]
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 f8be 	bl	8006920 <RTC_Bcd2ToByte>
 80067a4:	4603      	mov	r3, r0
 80067a6:	461a      	mov	r2, r3
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	785b      	ldrb	r3, [r3, #1]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f000 f8b5 	bl	8006920 <RTC_Bcd2ToByte>
 80067b6:	4603      	mov	r3, r0
 80067b8:	461a      	mov	r2, r3
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	789b      	ldrb	r3, [r3, #2]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f000 f8ac 	bl	8006920 <RTC_Bcd2ToByte>
 80067c8:	4603      	mov	r3, r0
 80067ca:	461a      	mov	r2, r3
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	00ffff3f 	.word	0x00ffff3f

080067e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067e8:	2300      	movs	r3, #0
 80067ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a0d      	ldr	r2, [pc, #52]	@ (8006828 <HAL_RTC_WaitForSynchro+0x48>)
 80067f2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067f4:	f7fd f9bc 	bl	8003b70 <HAL_GetTick>
 80067f8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80067fa:	e009      	b.n	8006810 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80067fc:	f7fd f9b8 	bl	8003b70 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800680a:	d901      	bls.n	8006810 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800680c:	2303      	movs	r3, #3
 800680e:	e007      	b.n	8006820 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	f003 0320 	and.w	r3, r3, #32
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0ee      	beq.n	80067fc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	0001ff5f 	.word	0x0001ff5f

0800682c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006834:	2300      	movs	r3, #0
 8006836:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006838:	2300      	movs	r3, #0
 800683a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006846:	2b00      	cmp	r3, #0
 8006848:	d122      	bne.n	8006890 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68da      	ldr	r2, [r3, #12]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006858:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800685a:	f7fd f989 	bl	8003b70 <HAL_GetTick>
 800685e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006860:	e00c      	b.n	800687c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006862:	f7fd f985 	bl	8003b70 <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006870:	d904      	bls.n	800687c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2204      	movs	r2, #4
 8006876:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006886:	2b00      	cmp	r3, #0
 8006888:	d102      	bne.n	8006890 <RTC_EnterInitMode+0x64>
 800688a:	7bfb      	ldrb	r3, [r7, #15]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d1e8      	bne.n	8006862 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006890:	7bfb      	ldrb	r3, [r7, #15]
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b084      	sub	sp, #16
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068a2:	2300      	movs	r3, #0
 80068a4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68da      	ldr	r2, [r3, #12]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068b4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f003 0320 	and.w	r3, r3, #32
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d10a      	bne.n	80068da <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f7ff ff8b 	bl	80067e0 <HAL_RTC_WaitForSynchro>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d004      	beq.n	80068da <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2204      	movs	r2, #4
 80068d4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80068da:	7bfb      	ldrb	r3, [r7, #15]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	4603      	mov	r3, r0
 80068ec:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80068ee:	2300      	movs	r3, #0
 80068f0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80068f2:	e005      	b.n	8006900 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	3301      	adds	r3, #1
 80068f8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80068fa:	79fb      	ldrb	r3, [r7, #7]
 80068fc:	3b0a      	subs	r3, #10
 80068fe:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006900:	79fb      	ldrb	r3, [r7, #7]
 8006902:	2b09      	cmp	r3, #9
 8006904:	d8f6      	bhi.n	80068f4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	b2db      	uxtb	r3, r3
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	b2da      	uxtb	r2, r3
 800690e:	79fb      	ldrb	r3, [r7, #7]
 8006910:	4313      	orrs	r3, r2
 8006912:	b2db      	uxtb	r3, r3
}
 8006914:	4618      	mov	r0, r3
 8006916:	3714      	adds	r7, #20
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	4603      	mov	r3, r0
 8006928:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800692a:	2300      	movs	r3, #0
 800692c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800692e:	79fb      	ldrb	r3, [r7, #7]
 8006930:	091b      	lsrs	r3, r3, #4
 8006932:	b2db      	uxtb	r3, r3
 8006934:	461a      	mov	r2, r3
 8006936:	4613      	mov	r3, r2
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	4413      	add	r3, r2
 800693c:	005b      	lsls	r3, r3, #1
 800693e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	b2da      	uxtb	r2, r3
 8006944:	79fb      	ldrb	r3, [r7, #7]
 8006946:	f003 030f 	and.w	r3, r3, #15
 800694a:	b2db      	uxtb	r3, r3
 800694c:	4413      	add	r3, r2
 800694e:	b2db      	uxtb	r3, r3
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8006964:	2300      	movs	r3, #0
 8006966:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8006968:	2300      	movs	r3, #0
 800696a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800696c:	2300      	movs	r3, #0
 800696e:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d101      	bne.n	800697a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e156      	b.n	8006c28 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006980:	b2db      	uxtb	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	d106      	bne.n	8006994 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f7fb ff08 	bl	80027a4 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 fd01 	bl	80073a4 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d00c      	beq.n	80069c4 <HAL_SAI_Init+0x68>
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d80d      	bhi.n	80069ca <HAL_SAI_Init+0x6e>
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d002      	beq.n	80069b8 <HAL_SAI_Init+0x5c>
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d003      	beq.n	80069be <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 80069b6:	e008      	b.n	80069ca <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 80069b8:	2300      	movs	r3, #0
 80069ba:	61fb      	str	r3, [r7, #28]
      break;
 80069bc:	e006      	b.n	80069cc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80069be:	2310      	movs	r3, #16
 80069c0:	61fb      	str	r3, [r7, #28]
      break;
 80069c2:	e003      	b.n	80069cc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80069c4:	2320      	movs	r3, #32
 80069c6:	61fb      	str	r3, [r7, #28]
      break;
 80069c8:	e000      	b.n	80069cc <HAL_SAI_Init+0x70>
      break;
 80069ca:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	2b03      	cmp	r3, #3
 80069d2:	d81e      	bhi.n	8006a12 <HAL_SAI_Init+0xb6>
 80069d4:	a201      	add	r2, pc, #4	@ (adr r2, 80069dc <HAL_SAI_Init+0x80>)
 80069d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069da:	bf00      	nop
 80069dc:	080069ed 	.word	0x080069ed
 80069e0:	080069f3 	.word	0x080069f3
 80069e4:	080069fb 	.word	0x080069fb
 80069e8:	08006a03 	.word	0x08006a03
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 80069ec:	2300      	movs	r3, #0
 80069ee:	617b      	str	r3, [r7, #20]
    }
    break;
 80069f0:	e010      	b.n	8006a14 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80069f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80069f6:	617b      	str	r3, [r7, #20]
    }
    break;
 80069f8:	e00c      	b.n	8006a14 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80069fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80069fe:	617b      	str	r3, [r7, #20]
    }
    break;
 8006a00:	e008      	b.n	8006a14 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006a02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006a06:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	f043 0301 	orr.w	r3, r3, #1
 8006a0e:	61fb      	str	r3, [r7, #28]
    }
    break;
 8006a10:	e000      	b.n	8006a14 <HAL_SAI_Init+0xb8>
    default:
      break;
 8006a12:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a85      	ldr	r2, [pc, #532]	@ (8006c30 <HAL_SAI_Init+0x2d4>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d004      	beq.n	8006a28 <HAL_SAI_Init+0xcc>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a84      	ldr	r2, [pc, #528]	@ (8006c34 <HAL_SAI_Init+0x2d8>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d103      	bne.n	8006a30 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8006a28:	4a83      	ldr	r2, [pc, #524]	@ (8006c38 <HAL_SAI_Init+0x2dc>)
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	6013      	str	r3, [r2, #0]
 8006a2e:	e002      	b.n	8006a36 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8006a30:	4a82      	ldr	r2, [pc, #520]	@ (8006c3c <HAL_SAI_Init+0x2e0>)
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69db      	ldr	r3, [r3, #28]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d04c      	beq.n	8006ad8 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a7a      	ldr	r2, [pc, #488]	@ (8006c30 <HAL_SAI_Init+0x2d4>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d004      	beq.n	8006a56 <HAL_SAI_Init+0xfa>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a78      	ldr	r2, [pc, #480]	@ (8006c34 <HAL_SAI_Init+0x2d8>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d104      	bne.n	8006a60 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8006a56:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006a5a:	f7ff fb33 	bl	80060c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006a5e:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a76      	ldr	r2, [pc, #472]	@ (8006c40 <HAL_SAI_Init+0x2e4>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d004      	beq.n	8006a74 <HAL_SAI_Init+0x118>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a75      	ldr	r2, [pc, #468]	@ (8006c44 <HAL_SAI_Init+0x2e8>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d104      	bne.n	8006a7e <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8006a74:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006a78:	f7ff fb24 	bl	80060c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006a7c:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	4613      	mov	r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	005b      	lsls	r3, r3, #1
 8006a88:	461a      	mov	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	69db      	ldr	r3, [r3, #28]
 8006a8e:	025b      	lsls	r3, r3, #9
 8006a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a94:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	4a6b      	ldr	r2, [pc, #428]	@ (8006c48 <HAL_SAI_Init+0x2ec>)
 8006a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a9e:	08da      	lsrs	r2, r3, #3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8006aa4:	68f9      	ldr	r1, [r7, #12]
 8006aa6:	4b68      	ldr	r3, [pc, #416]	@ (8006c48 <HAL_SAI_Init+0x2ec>)
 8006aa8:	fba3 2301 	umull	r2, r3, r3, r1
 8006aac:	08da      	lsrs	r2, r3, #3
 8006aae:	4613      	mov	r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4413      	add	r3, r2
 8006ab4:	005b      	lsls	r3, r3, #1
 8006ab6:	1aca      	subs	r2, r1, r3
 8006ab8:	2a08      	cmp	r2, #8
 8006aba:	d904      	bls.n	8006ac6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6a1b      	ldr	r3, [r3, #32]
 8006ac0:	1c5a      	adds	r2, r3, #1
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aca:	2b04      	cmp	r3, #4
 8006acc:	d104      	bne.n	8006ad8 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	085a      	lsrs	r2, r3, #1
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d003      	beq.n	8006ae8 <HAL_SAI_Init+0x18c>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	2b02      	cmp	r3, #2
 8006ae6:	d109      	bne.n	8006afc <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d101      	bne.n	8006af4 <HAL_SAI_Init+0x198>
 8006af0:	2300      	movs	r3, #0
 8006af2:	e001      	b.n	8006af8 <HAL_SAI_Init+0x19c>
 8006af4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006af8:	61bb      	str	r3, [r7, #24]
 8006afa:	e008      	b.n	8006b0e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d102      	bne.n	8006b0a <HAL_SAI_Init+0x1ae>
 8006b04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006b08:	e000      	b.n	8006b0c <HAL_SAI_Init+0x1b0>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6819      	ldr	r1, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	4b4c      	ldr	r3, [pc, #304]	@ (8006c4c <HAL_SAI_Init+0x2f0>)
 8006b1a:	400b      	ands	r3, r1
 8006b1c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6819      	ldr	r1, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b2c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006b32:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8006b46:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006b52:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a1b      	ldr	r3, [r3, #32]
 8006b58:	051b      	lsls	r3, r3, #20
 8006b5a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6859      	ldr	r1, [r3, #4]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	4b38      	ldr	r3, [pc, #224]	@ (8006c50 <HAL_SAI_Init+0x2f4>)
 8006b70:	400b      	ands	r3, r1
 8006b72:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	6859      	ldr	r1, [r3, #4]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	699a      	ldr	r2, [r3, #24]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b82:	431a      	orrs	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b88:	431a      	orrs	r2, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	6899      	ldr	r1, [r3, #8]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	4b2d      	ldr	r3, [pc, #180]	@ (8006c54 <HAL_SAI_Init+0x2f8>)
 8006b9e:	400b      	ands	r3, r1
 8006ba0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	6899      	ldr	r1, [r3, #8]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bac:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8006bb2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8006bb8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8006bbe:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8006bc8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68d9      	ldr	r1, [r3, #12]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8006be0:	400b      	ands	r3, r1
 8006be2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68d9      	ldr	r1, [r3, #12]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf2:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bf8:	041b      	lsls	r3, r3, #16
 8006bfa:	431a      	orrs	r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c00:	3b01      	subs	r3, #1
 8006c02:	021b      	lsls	r3, r3, #8
 8006c04:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3720      	adds	r7, #32
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	40015804 	.word	0x40015804
 8006c34:	40015824 	.word	0x40015824
 8006c38:	40015800 	.word	0x40015800
 8006c3c:	40015c00 	.word	0x40015c00
 8006c40:	40015c04 	.word	0x40015c04
 8006c44:	40015c24 	.word	0x40015c24
 8006c48:	cccccccd 	.word	0xcccccccd
 8006c4c:	ff05c010 	.word	0xff05c010
 8006c50:	ffff1ff0 	.word	0xffff1ff0
 8006c54:	fff88000 	.word	0xfff88000

08006c58 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c60:	2300      	movs	r3, #0
 8006c62:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d101      	bne.n	8006c72 <HAL_SAI_Abort+0x1a>
 8006c6e:	2302      	movs	r3, #2
 8006c70:	e072      	b.n	8006d58 <HAL_SAI_Abort+0x100>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 fb92 	bl	80073a4 <SAI_Disable>

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c8e:	d149      	bne.n	8006d24 <HAL_SAI_Abort+0xcc>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006c9e:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d01c      	beq.n	8006ce2 <HAL_SAI_Abort+0x8a>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	2b12      	cmp	r3, #18
 8006cb2:	d116      	bne.n	8006ce2 <HAL_SAI_Abort+0x8a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7fd fa81 	bl	80041c0 <HAL_DMA_Abort>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00e      	beq.n	8006ce2 <HAL_SAI_Abort+0x8a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cca:	2b80      	cmp	r3, #128	@ 0x80
 8006ccc:	d009      	beq.n	8006ce2 <HAL_SAI_Abort+0x8a>
        {
          status = HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cd8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d01c      	beq.n	8006d24 <HAL_SAI_Abort+0xcc>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2b22      	cmp	r3, #34	@ 0x22
 8006cf4:	d116      	bne.n	8006d24 <HAL_SAI_Abort+0xcc>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7fd fa60 	bl	80041c0 <HAL_DMA_Abort>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00e      	beq.n	8006d24 <HAL_SAI_Abort+0xcc>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d0c:	2b80      	cmp	r3, #128	@ 0x80
 8006d0e:	d009      	beq.n	8006d24 <HAL_SAI_Abort+0xcc>
        {
          status = HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d1a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        }
      }
    }
  }
  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f04f 32ff 	mov.w	r2, #4294967295
 8006d34:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f042 0208 	orr.w	r2, r2, #8
 8006d44:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2201      	movs	r2, #1
 8006d4a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8006d6e:	f7fc feff 	bl	8003b70 <HAL_GetTick>
 8006d72:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d002      	beq.n	8006d80 <HAL_SAI_Transmit_DMA+0x20>
 8006d7a:	88fb      	ldrh	r3, [r7, #6]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e093      	b.n	8006eac <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	f040 808c 	bne.w	8006eaa <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d101      	bne.n	8006da0 <HAL_SAI_Transmit_DMA+0x40>
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	e085      	b.n	8006eac <HAL_SAI_Transmit_DMA+0x14c>
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	88fa      	ldrh	r2, [r7, #6]
 8006db2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	88fa      	ldrh	r2, [r7, #6]
 8006dba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2212      	movs	r2, #18
 8006dca:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dd2:	4a38      	ldr	r2, [pc, #224]	@ (8006eb4 <HAL_SAI_Transmit_DMA+0x154>)
 8006dd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dda:	4a37      	ldr	r2, [pc, #220]	@ (8006eb8 <HAL_SAI_Transmit_DMA+0x158>)
 8006ddc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006de2:	4a36      	ldr	r2, [pc, #216]	@ (8006ebc <HAL_SAI_Transmit_DMA+0x15c>)
 8006de4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dea:	2200      	movs	r2, #0
 8006dec:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006df6:	4619      	mov	r1, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	331c      	adds	r3, #28
 8006dfe:	461a      	mov	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e06:	f7fd f97b 	bl	8004100 <HAL_DMA_Start_IT>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e047      	b.n	8006eac <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f000 fa8a 	bl	8007338 <SAI_InterruptFlag>
 8006e24:	4601      	mov	r1, r0
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	691a      	ldr	r2, [r3, #16]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	430a      	orrs	r2, r1
 8006e32:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006e42:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006e44:	e015      	b.n	8006e72 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8006e46:	f7fc fe93 	bl	8003b70 <HAL_GetTick>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	1ad3      	subs	r3, r2, r3
 8006e50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e54:	d90d      	bls.n	8006e72 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e5c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e01c      	b.n	8006eac <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0e2      	beq.n	8006e46 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d107      	bne.n	8006e9e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006e9c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	e000      	b.n	8006eac <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8006eaa:	2302      	movs	r3, #2
  }
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3718      	adds	r7, #24
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	08007475 	.word	0x08007475
 8006eb8:	08007415 	.word	0x08007415
 8006ebc:	0800750d 	.word	0x0800750d

08006ec0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	4613      	mov	r3, r2
 8006ecc:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d002      	beq.n	8006eda <HAL_SAI_Receive_DMA+0x1a>
 8006ed4:	88fb      	ldrh	r3, [r7, #6]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e074      	b.n	8006fc8 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d16d      	bne.n	8006fc6 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d101      	bne.n	8006ef8 <HAL_SAI_Receive_DMA+0x38>
 8006ef4:	2302      	movs	r3, #2
 8006ef6:	e067      	b.n	8006fc8 <HAL_SAI_Receive_DMA+0x108>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	68ba      	ldr	r2, [r7, #8]
 8006f04:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	88fa      	ldrh	r2, [r7, #6]
 8006f0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	88fa      	ldrh	r2, [r7, #6]
 8006f12:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2222      	movs	r2, #34	@ 0x22
 8006f22:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f2a:	4a29      	ldr	r2, [pc, #164]	@ (8006fd0 <HAL_SAI_Receive_DMA+0x110>)
 8006f2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f32:	4a28      	ldr	r2, [pc, #160]	@ (8006fd4 <HAL_SAI_Receive_DMA+0x114>)
 8006f34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f3a:	4a27      	ldr	r2, [pc, #156]	@ (8006fd8 <HAL_SAI_Receive_DMA+0x118>)
 8006f3c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f42:	2200      	movs	r2, #0
 8006f44:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	331c      	adds	r3, #28
 8006f50:	4619      	mov	r1, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f56:	461a      	mov	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f5e:	f7fd f8cf 	bl	8004100 <HAL_DMA_Start_IT>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d005      	beq.n	8006f74 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e029      	b.n	8006fc8 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006f74:	2100      	movs	r1, #0
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f000 f9de 	bl	8007338 <SAI_InterruptFlag>
 8006f7c:	4601      	mov	r1, r0
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	691a      	ldr	r2, [r3, #16]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006f9a:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d107      	bne.n	8006fba <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006fb8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	e000      	b.n	8006fc8 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8006fc6:	2302      	movs	r3, #2
  }
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}
 8006fd0:	080074f1 	.word	0x080074f1
 8006fd4:	08007491 	.word	0x08007491
 8006fd8:	0800750d 	.word	0x0800750d

08006fdc <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b086      	sub	sp, #24
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f000 8192 	beq.w	8007316 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	695b      	ldr	r3, [r3, #20]
 8006ff8:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f003 0308 	and.w	r3, r3, #8
 8007010:	2b00      	cmp	r3, #0
 8007012:	d009      	beq.n	8007028 <HAL_SAI_IRQHandler+0x4c>
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	f003 0308 	and.w	r3, r3, #8
 800701a:	2b00      	cmp	r3, #0
 800701c:	d004      	beq.n	8007028 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	4798      	blx	r3
 8007026:	e176      	b.n	8007316 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f003 0301 	and.w	r3, r3, #1
 800702e:	2b00      	cmp	r3, #0
 8007030:	d01e      	beq.n	8007070 <HAL_SAI_IRQHandler+0x94>
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	2b00      	cmp	r3, #0
 800703a:	d019      	beq.n	8007070 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2201      	movs	r2, #1
 8007042:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800704a:	b2db      	uxtb	r3, r3
 800704c:	2b22      	cmp	r3, #34	@ 0x22
 800704e:	d101      	bne.n	8007054 <HAL_SAI_IRQHandler+0x78>
 8007050:	2301      	movs	r3, #1
 8007052:	e000      	b.n	8007056 <HAL_SAI_IRQHandler+0x7a>
 8007054:	2302      	movs	r3, #2
 8007056:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	431a      	orrs	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f95b 	bl	8007324 <HAL_SAI_ErrorCallback>
 800706e:	e152      	b.n	8007316 <HAL_SAI_IRQHandler+0x33a>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d011      	beq.n	800709e <HAL_SAI_IRQHandler+0xc2>
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	f003 0302 	and.w	r3, r3, #2
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00c      	beq.n	800709e <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	2202      	movs	r2, #2
 800708a:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != (SAIcallback)NULL)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007090:	2b00      	cmp	r3, #0
 8007092:	f000 8140 	beq.w	8007316 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800709a:	4798      	blx	r3
      if (hsai->mutecallback != (SAIcallback)NULL)
 800709c:	e13b      	b.n	8007316 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f003 0320 	and.w	r3, r3, #32
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d057      	beq.n	8007158 <HAL_SAI_IRQHandler+0x17c>
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	f003 0320 	and.w	r3, r3, #32
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d052      	beq.n	8007158 <HAL_SAI_IRQHandler+0x17c>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2220      	movs	r2, #32
 80070b8:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070c0:	f043 0204 	orr.w	r2, r3, #4
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d03a      	beq.n	800714a <HAL_SAI_IRQHandler+0x16e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d018      	beq.n	800710e <HAL_SAI_IRQHandler+0x132>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070e0:	4a8f      	ldr	r2, [pc, #572]	@ (8007320 <HAL_SAI_IRQHandler+0x344>)
 80070e2:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070e8:	4618      	mov	r0, r3
 80070ea:	f7fd f8d9 	bl	80042a0 <HAL_DMA_Abort_IT>
 80070ee:	4603      	mov	r3, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 810b 	beq.w	800730c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 f90c 	bl	8007324 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800710c:	e0fe      	b.n	800730c <HAL_SAI_IRQHandler+0x330>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        else if (hsai->hdmarx != NULL)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007112:	2b00      	cmp	r3, #0
 8007114:	f000 80fa 	beq.w	800730c <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800711c:	4a80      	ldr	r2, [pc, #512]	@ (8007320 <HAL_SAI_IRQHandler+0x344>)
 800711e:	651a      	str	r2, [r3, #80]	@ 0x50
          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007124:	4618      	mov	r0, r3
 8007126:	f7fd f8bb 	bl	80042a0 <HAL_DMA_Abort_IT>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 80ed 	beq.w	800730c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007138:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 f8ee 	bl	8007324 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007148:	e0e0      	b.n	800730c <HAL_SAI_IRQHandler+0x330>
        }
      }
      else
      {
        /* Abort SAI */
        HAL_SAI_Abort(hsai);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f7ff fd84 	bl	8006c58 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f8e7 	bl	8007324 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007156:	e0d9      	b.n	800730c <HAL_SAI_IRQHandler+0x330>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800715e:	2b00      	cmp	r3, #0
 8007160:	d057      	beq.n	8007212 <HAL_SAI_IRQHandler+0x236>
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007168:	2b00      	cmp	r3, #0
 800716a:	d052      	beq.n	8007212 <HAL_SAI_IRQHandler+0x236>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2240      	movs	r2, #64	@ 0x40
 8007172:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800717a:	f043 0208 	orr.w	r2, r3, #8
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d03a      	beq.n	8007204 <HAL_SAI_IRQHandler+0x228>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007192:	2b00      	cmp	r3, #0
 8007194:	d018      	beq.n	80071c8 <HAL_SAI_IRQHandler+0x1ec>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800719a:	4a61      	ldr	r2, [pc, #388]	@ (8007320 <HAL_SAI_IRQHandler+0x344>)
 800719c:	651a      	str	r2, [r3, #80]	@ 0x50
          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071a2:	4618      	mov	r0, r3
 80071a4:	f7fd f87c 	bl	80042a0 <HAL_DMA_Abort_IT>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 80b0 	beq.w	8007310 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071b6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f000 f8af 	bl	8007324 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80071c6:	e0a3      	b.n	8007310 <HAL_SAI_IRQHandler+0x334>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        else if (hsai->hdmarx != NULL)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	f000 809f 	beq.w	8007310 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071d6:	4a52      	ldr	r2, [pc, #328]	@ (8007320 <HAL_SAI_IRQHandler+0x344>)
 80071d8:	651a      	str	r2, [r3, #80]	@ 0x50
          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071de:	4618      	mov	r0, r3
 80071e0:	f7fd f85e 	bl	80042a0 <HAL_DMA_Abort_IT>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 8092 	beq.w	8007310 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f891 	bl	8007324 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007202:	e085      	b.n	8007310 <HAL_SAI_IRQHandler+0x334>
        }
      }
      else
      {
        /* Abort SAI */
        HAL_SAI_Abort(hsai);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f7ff fd27 	bl	8006c58 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 f88a 	bl	8007324 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007210:	e07e      	b.n	8007310 <HAL_SAI_IRQHandler+0x334>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f003 0304 	and.w	r3, r3, #4
 8007218:	2b00      	cmp	r3, #0
 800721a:	d05d      	beq.n	80072d8 <HAL_SAI_IRQHandler+0x2fc>
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	f003 0304 	and.w	r3, r3, #4
 8007222:	2b00      	cmp	r3, #0
 8007224:	d058      	beq.n	80072d8 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2204      	movs	r2, #4
 800722c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007234:	f043 0220 	orr.w	r2, r3, #32
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Abort the SAI DMA Streams */
      if (hsai->hdmatx != NULL)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007242:	2b00      	cmp	r3, #0
 8007244:	d017      	beq.n	8007276 <HAL_SAI_IRQHandler+0x29a>
      {
        /* Set the DMA Tx abort callback */
        hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800724a:	4a35      	ldr	r2, [pc, #212]	@ (8007320 <HAL_SAI_IRQHandler+0x344>)
 800724c:	651a      	str	r2, [r3, #80]	@ 0x50
        /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007252:	4618      	mov	r0, r3
 8007254:	f7fd f824 	bl	80042a0 <HAL_DMA_Abort_IT>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d05a      	beq.n	8007314 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007264:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f858 	bl	8007324 <HAL_SAI_ErrorCallback>
      if (hsai->hdmatx != NULL)
 8007274:	e04e      	b.n	8007314 <HAL_SAI_IRQHandler+0x338>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
      }
      else if (hsai->hdmarx != NULL)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800727a:	2b00      	cmp	r3, #0
 800727c:	d017      	beq.n	80072ae <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Set the DMA Rx abort callback */
        hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007282:	4a27      	ldr	r2, [pc, #156]	@ (8007320 <HAL_SAI_IRQHandler+0x344>)
 8007284:	651a      	str	r2, [r3, #80]	@ 0x50
        /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800728a:	4618      	mov	r0, r3
 800728c:	f7fd f808 	bl	80042a0 <HAL_DMA_Abort_IT>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d03e      	beq.n	8007314 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800729c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 f83c 	bl	8007324 <HAL_SAI_ErrorCallback>
      if (hsai->hdmatx != NULL)
 80072ac:	e032      	b.n	8007314 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2200      	movs	r2, #0
 80072b4:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f04f 32ff 	mov.w	r2, #4294967295
 80072be:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f827 	bl	8007324 <HAL_SAI_ErrorCallback>
      if (hsai->hdmatx != NULL)
 80072d6:	e01d      	b.n	8007314 <HAL_SAI_IRQHandler+0x338>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f003 0310 	and.w	r3, r3, #16
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d019      	beq.n	8007316 <HAL_SAI_IRQHandler+0x33a>
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	f003 0310 	and.w	r3, r3, #16
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d014      	beq.n	8007316 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2210      	movs	r2, #16
 80072f2:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072fa:	f043 0210 	orr.w	r2, r3, #16
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 f80d 	bl	8007324 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800730a:	e004      	b.n	8007316 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800730c:	bf00      	nop
 800730e:	e002      	b.n	8007316 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007310:	bf00      	nop
 8007312:	e000      	b.n	8007316 <HAL_SAI_IRQHandler+0x33a>
      if (hsai->hdmatx != NULL)
 8007314:	bf00      	nop
}
 8007316:	bf00      	nop
 8007318:	3718      	adds	r7, #24
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop
 8007320:	08007573 	.word	0x08007573

08007324 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8007342:	2301      	movs	r3, #1
 8007344:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d103      	bne.n	8007354 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f043 0308 	orr.w	r3, r3, #8
 8007352:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007358:	2b08      	cmp	r3, #8
 800735a:	d10b      	bne.n	8007374 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007360:	2b03      	cmp	r3, #3
 8007362:	d003      	beq.n	800736c <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	2b01      	cmp	r3, #1
 800736a:	d103      	bne.n	8007374 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f043 0310 	orr.w	r3, r3, #16
 8007372:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2b03      	cmp	r3, #3
 800737a:	d003      	beq.n	8007384 <SAI_InterruptFlag+0x4c>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	2b02      	cmp	r3, #2
 8007382:	d104      	bne.n	800738e <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	e003      	b.n	8007396 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f043 0304 	orr.w	r3, r3, #4
 8007394:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8007396:	68fb      	ldr	r3, [r7, #12]
}
 8007398:	4618      	mov	r0, r3
 800739a:	3714      	adds	r7, #20
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 80073ac:	4b17      	ldr	r3, [pc, #92]	@ (800740c <SAI_Disable+0x68>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a17      	ldr	r2, [pc, #92]	@ (8007410 <SAI_Disable+0x6c>)
 80073b2:	fba2 2303 	umull	r2, r3, r2, r3
 80073b6:	0b1b      	lsrs	r3, r3, #12
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80073bc:	2300      	movs	r3, #0
 80073be:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80073ce:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	1e5a      	subs	r2, r3, #1
 80073d4:	60fa      	str	r2, [r7, #12]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10a      	bne.n	80073f0 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	72fb      	strb	r3, [r7, #11]
      break;
 80073ee:	e006      	b.n	80073fe <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1e8      	bne.n	80073d0 <SAI_Disable+0x2c>

  return status;
 80073fe:	7afb      	ldrb	r3, [r7, #11]
}
 8007400:	4618      	mov	r0, r3
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr
 800740c:	20000000 	.word	0x20000000
 8007410:	95cbec1b 	.word	0x95cbec1b

08007414 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007420:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	69db      	ldr	r3, [r3, #28]
 8007426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800742a:	d01c      	beq.n	8007466 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007442:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007444:	2100      	movs	r1, #0
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	f7ff ff76 	bl	8007338 <SAI_InterruptFlag>
 800744c:	4603      	mov	r3, r0
 800744e:	43d9      	mvns	r1, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	691a      	ldr	r2, [r3, #16]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	400a      	ands	r2, r1
 800745c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f7fa fc2e 	bl	8001cc8 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800746c:	bf00      	nop
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007480:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8007482:	68f8      	ldr	r0, [r7, #12]
 8007484:	f7fa fc0a 	bl	8001c9c <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007488:	bf00      	nop
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074a6:	d01c      	beq.n	80074e2 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80074b6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80074c0:	2100      	movs	r1, #0
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f7ff ff38 	bl	8007338 <SAI_InterruptFlag>
 80074c8:	4603      	mov	r3, r0
 80074ca:	43d9      	mvns	r1, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	691a      	ldr	r2, [r3, #16]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	400a      	ands	r2, r1
 80074d8:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2201      	movs	r2, #1
 80074de:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	f7fa fc3a 	bl	8001d5c <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80074e8:	bf00      	nop
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b084      	sub	sp, #16
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80074fe:	68f8      	ldr	r0, [r7, #12]
 8007500:	f7fa fbf8 	bl	8001cf4 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007504:	bf00      	nop
 8007506:	3710      	adds	r7, #16
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007518:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007520:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800752e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007530:	2b01      	cmp	r3, #1
 8007532:	d004      	beq.n	800753e <SAI_DMAError+0x32>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800753a:	2b01      	cmp	r3, #1
 800753c:	d112      	bne.n	8007564 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800754c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f7ff ff28 	bl	80073a4 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f7ff fedd 	bl	8007324 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800756a:	bf00      	nop
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007572:	b580      	push	{r7, lr}
 8007574:	b084      	sub	sp, #16
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800757e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800758e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2200      	movs	r2, #0
 8007596:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f04f 32ff 	mov.w	r2, #4294967295
 80075a0:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a8:	2b20      	cmp	r3, #32
 80075aa:	d00a      	beq.n	80075c2 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f7ff fef9 	bl	80073a4 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685a      	ldr	r2, [r3, #4]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f042 0208 	orr.w	r2, r2, #8
 80075c0:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f7ff fea6 	bl	8007324 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80075d8:	bf00      	nop
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d101      	bne.n	80075f2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e022      	b.n	8007638 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d105      	bne.n	800760a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f7fb f9eb 	bl	80029e0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2203      	movs	r2, #3
 800760e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f814 	bl	8007640 <HAL_SD_InitCard>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e00a      	b.n	8007638 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2201      	movs	r2, #1
 8007632:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007636:	2300      	movs	r3, #0
}
 8007638:	4618      	mov	r0, r3
 800763a:	3708      	adds	r7, #8
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007640:	b5b0      	push	{r4, r5, r7, lr}
 8007642:	b08e      	sub	sp, #56	@ 0x38
 8007644:	af04      	add	r7, sp, #16
 8007646:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007648:	2300      	movs	r3, #0
 800764a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800764c:	2300      	movs	r3, #0
 800764e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007650:	2300      	movs	r3, #0
 8007652:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007654:	2300      	movs	r3, #0
 8007656:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007658:	2300      	movs	r3, #0
 800765a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800765c:	2376      	movs	r3, #118	@ 0x76
 800765e:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681d      	ldr	r5, [r3, #0]
 8007664:	466c      	mov	r4, sp
 8007666:	f107 0318 	add.w	r3, r7, #24
 800766a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800766e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007672:	f107 030c 	add.w	r3, r7, #12
 8007676:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007678:	4628      	mov	r0, r5
 800767a:	f003 f9c7 	bl	800aa0c <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	685a      	ldr	r2, [r3, #4]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800768c:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4618      	mov	r0, r3
 8007694:	f003 fa04 	bl	800aaa0 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685a      	ldr	r2, [r3, #4]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80076a6:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80076a8:	2002      	movs	r0, #2
 80076aa:	f7fc fa6d 	bl	8003b88 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f001 f814 	bl	80086dc <SD_PowerON>
 80076b4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80076b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00b      	beq.n	80076d4 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ca:	431a      	orrs	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e02e      	b.n	8007732 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 ff33 	bl	8008540 <SD_InitCard>
 80076da:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80076dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00b      	beq.n	80076fa <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e01b      	b.n	8007732 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007702:	4618      	mov	r0, r3
 8007704:	f003 fa6c 	bl	800abe0 <SDMMC_CmdBlockLength>
 8007708:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800770a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00f      	beq.n	8007730 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a09      	ldr	r2, [pc, #36]	@ (800773c <HAL_SD_InitCard+0xfc>)
 8007716:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800771c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771e:	431a      	orrs	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e000      	b.n	8007732 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3728      	adds	r7, #40	@ 0x28
 8007736:	46bd      	mov	sp, r7
 8007738:	bdb0      	pop	{r4, r5, r7, pc}
 800773a:	bf00      	nop
 800773c:	004005ff 	.word	0x004005ff

08007740 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b082      	sub	sp, #8
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e011      	b.n	8007776 <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2203      	movs	r2, #3
 8007756:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f001 f84c 	bl	80087f8 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f7fb fa61 	bl	8002c28 <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	639a      	str	r2, [r3, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_RESET;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b08c      	sub	sp, #48	@ 0x30
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]
 800778c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d107      	bne.n	80077a8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e0c3      	b.n	8007930 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	f040 80bc 	bne.w	800792e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80077bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	441a      	add	r2, r3
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d907      	bls.n	80077da <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ce:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e0aa      	b.n	8007930 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2203      	movs	r2, #3
 80077de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2200      	movs	r2, #0
 80077e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 80077f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077fe:	4a4e      	ldr	r2, [pc, #312]	@ (8007938 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007800:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007806:	4a4d      	ldr	r2, [pc, #308]	@ (800793c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8007808:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800780e:	2200      	movs	r2, #0
 8007810:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007816:	2200      	movs	r2, #0
 8007818:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800782a:	689a      	ldr	r2, [r3, #8]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	430a      	orrs	r2, r1
 8007834:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	3380      	adds	r3, #128	@ 0x80
 8007840:	4619      	mov	r1, r3
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	025b      	lsls	r3, r3, #9
 8007848:	089b      	lsrs	r3, r3, #2
 800784a:	f7fc fc59 	bl	8004100 <HAL_DMA_Start_IT>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d017      	beq.n	8007884 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8007862:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a35      	ldr	r2, [pc, #212]	@ (8007940 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800786a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007870:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	e055      	b.n	8007930 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f042 0208 	orr.w	r2, r2, #8
 8007892:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007898:	2b01      	cmp	r3, #1
 800789a:	d002      	beq.n	80078a2 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800789c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789e:	025b      	lsls	r3, r3, #9
 80078a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80078a2:	f04f 33ff 	mov.w	r3, #4294967295
 80078a6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	025b      	lsls	r3, r3, #9
 80078ac:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80078ae:	2390      	movs	r3, #144	@ 0x90
 80078b0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80078b2:	2302      	movs	r3, #2
 80078b4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80078b6:	2300      	movs	r3, #0
 80078b8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80078ba:	2301      	movs	r3, #1
 80078bc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f107 0210 	add.w	r2, r7, #16
 80078c6:	4611      	mov	r1, r2
 80078c8:	4618      	mov	r0, r3
 80078ca:	f003 f95d 	bl	800ab88 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d90a      	bls.n	80078ea <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2282      	movs	r2, #130	@ 0x82
 80078d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078e0:	4618      	mov	r0, r3
 80078e2:	f003 f9c1 	bl	800ac68 <SDMMC_CmdReadMultiBlock>
 80078e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80078e8:	e009      	b.n	80078fe <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2281      	movs	r2, #129	@ 0x81
 80078ee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078f6:	4618      	mov	r0, r3
 80078f8:	f003 f994 	bl	800ac24 <SDMMC_CmdReadSingleBlock>
 80078fc:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80078fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007900:	2b00      	cmp	r3, #0
 8007902:	d012      	beq.n	800792a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a0d      	ldr	r2, [pc, #52]	@ (8007940 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800790a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007912:	431a      	orrs	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e002      	b.n	8007930 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800792a:	2300      	movs	r3, #0
 800792c:	e000      	b.n	8007930 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800792e:	2302      	movs	r3, #2
  }
}
 8007930:	4618      	mov	r0, r3
 8007932:	3730      	adds	r7, #48	@ 0x30
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	0800834f 	.word	0x0800834f
 800793c:	080083c1 	.word	0x080083c1
 8007940:	004005ff 	.word	0x004005ff

08007944 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b08c      	sub	sp, #48	@ 0x30
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	607a      	str	r2, [r7, #4]
 8007950:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d107      	bne.n	800796c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007960:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e0c6      	b.n	8007afa <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b01      	cmp	r3, #1
 8007976:	f040 80bf 	bne.w	8007af8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007980:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	441a      	add	r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800798a:	429a      	cmp	r2, r3
 800798c:	d907      	bls.n	800799e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007992:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e0ad      	b.n	8007afa <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2203      	movs	r2, #3
 80079a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2200      	movs	r2, #0
 80079ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f042 021a 	orr.w	r2, r2, #26
 80079bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c2:	4a50      	ldr	r2, [pc, #320]	@ (8007b04 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80079c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ca:	4a4f      	ldr	r2, [pc, #316]	@ (8007b08 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80079cc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d2:	2200      	movs	r2, #0
 80079d4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d002      	beq.n	80079e4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 80079de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e0:	025b      	lsls	r3, r3, #9
 80079e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d90a      	bls.n	8007a00 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	22a0      	movs	r2, #160	@ 0xa0
 80079ee:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079f6:	4618      	mov	r0, r3
 80079f8:	f003 f97a 	bl	800acf0 <SDMMC_CmdWriteMultiBlock>
 80079fc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80079fe:	e009      	b.n	8007a14 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2290      	movs	r2, #144	@ 0x90
 8007a04:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f003 f94d 	bl	800acac <SDMMC_CmdWriteSingleBlock>
 8007a12:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d012      	beq.n	8007a40 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a3b      	ldr	r2, [pc, #236]	@ (8007b0c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007a20:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a28:	431a      	orrs	r2, r3
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e05c      	b.n	8007afa <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f042 0208 	orr.w	r2, r2, #8
 8007a4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a54:	2240      	movs	r2, #64	@ 0x40
 8007a56:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a68:	689a      	ldr	r2, [r3, #8]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	430a      	orrs	r2, r1
 8007a72:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007a78:	68b9      	ldr	r1, [r7, #8]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	3380      	adds	r3, #128	@ 0x80
 8007a80:	461a      	mov	r2, r3
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	025b      	lsls	r3, r3, #9
 8007a86:	089b      	lsrs	r3, r3, #2
 8007a88:	f7fc fb3a 	bl	8004100 <HAL_DMA_Start_IT>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d01a      	beq.n	8007ac8 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f022 021a 	bic.w	r2, r2, #26
 8007aa0:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a19      	ldr	r2, [pc, #100]	@ (8007b0c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007aa8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aae:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e018      	b.n	8007afa <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8007acc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	025b      	lsls	r3, r3, #9
 8007ad2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007ad4:	2390      	movs	r3, #144	@ 0x90
 8007ad6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007adc:	2300      	movs	r3, #0
 8007ade:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f107 0210 	add.w	r2, r7, #16
 8007aec:	4611      	mov	r1, r2
 8007aee:	4618      	mov	r0, r3
 8007af0:	f003 f84a 	bl	800ab88 <SDMMC_ConfigData>

      return HAL_OK;
 8007af4:	2300      	movs	r3, #0
 8007af6:	e000      	b.n	8007afa <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8007af8:	2302      	movs	r3, #2
  }
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3730      	adds	r7, #48	@ 0x30
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	08008325 	.word	0x08008325
 8007b08:	080083c1 	.word	0x080083c1
 8007b0c:	004005ff 	.word	0x004005ff

08007b10 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b1c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d008      	beq.n	8007b3e <HAL_SD_IRQHandler+0x2e>
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f003 0308 	and.w	r3, r3, #8
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d003      	beq.n	8007b3e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 fffc 	bl	8008b34 <SD_Read_IT>
 8007b3c:	e15a      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f000 808d 	beq.w	8007c68 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b56:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	4b9a      	ldr	r3, [pc, #616]	@ (8007dcc <HAL_SD_IRQHandler+0x2bc>)
 8007b64:	400b      	ands	r3, r1
 8007b66:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f022 0201 	bic.w	r2, r2, #1
 8007b76:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f003 0308 	and.w	r3, r3, #8
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d039      	beq.n	8007bf6 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f003 0302 	and.w	r3, r3, #2
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d104      	bne.n	8007b96 <HAL_SD_IRQHandler+0x86>
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f003 0320 	and.w	r3, r3, #32
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d011      	beq.n	8007bba <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f003 f8ca 	bl	800ad34 <SDMMC_CmdStopTransfer>
 8007ba0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d008      	beq.n	8007bba <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	431a      	orrs	r2, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 f921 	bl	8007dfc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007bc2:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d104      	bne.n	8007be6 <HAL_SD_IRQHandler+0xd6>
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f003 0302 	and.w	r3, r3, #2
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d003      	beq.n	8007bee <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f004 ff06 	bl	800c9f8 <HAL_SD_RxCpltCallback>
 8007bec:	e102      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f004 fef8 	bl	800c9e4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007bf4:	e0fe      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f000 80f9 	beq.w	8007df4 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f003 0320 	and.w	r3, r3, #32
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d011      	beq.n	8007c30 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4618      	mov	r0, r3
 8007c12:	f003 f88f 	bl	800ad34 <SDMMC_CmdStopTransfer>
 8007c16:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d008      	beq.n	8007c30 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	431a      	orrs	r2, r3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f8e6 	bl	8007dfc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f040 80dc 	bne.w	8007df4 <HAL_SD_IRQHandler+0x2e4>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f003 0302 	and.w	r3, r3, #2
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f040 80d6 	bne.w	8007df4 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f022 0208 	bic.w	r2, r2, #8
 8007c56:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f004 febf 	bl	800c9e4 <HAL_SD_TxCpltCallback>
}
 8007c66:	e0c5      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d008      	beq.n	8007c88 <HAL_SD_IRQHandler+0x178>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f003 0308 	and.w	r3, r3, #8
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d003      	beq.n	8007c88 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 ffa8 	bl	8008bd6 <SD_Write_IT>
 8007c86:	e0b5      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c8e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	f000 80ae 	beq.w	8007df4 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c9e:	f003 0302 	and.w	r3, r3, #2
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d005      	beq.n	8007cb2 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007caa:	f043 0202 	orr.w	r2, r3, #2
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cb8:	f003 0308 	and.w	r3, r3, #8
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d005      	beq.n	8007ccc <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc4:	f043 0208 	orr.w	r2, r3, #8
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cd2:	f003 0320 	and.w	r3, r3, #32
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d005      	beq.n	8007ce6 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cde:	f043 0220 	orr.w	r2, r3, #32
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cec:	f003 0310 	and.w	r3, r3, #16
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf8:	f043 0210 	orr.w	r2, r3, #16
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007d08:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007d18:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f003 f808 	bl	800ad34 <SDMMC_CmdStopTransfer>
 8007d24:	4602      	mov	r2, r0
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d2a:	431a      	orrs	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f003 0308 	and.w	r3, r3, #8
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00a      	beq.n	8007d50 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f857 	bl	8007dfc <HAL_SD_ErrorCallback>
}
 8007d4e:	e051      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d04c      	beq.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f003 0310 	and.w	r3, r3, #16
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d104      	bne.n	8007d6e <HAL_SD_IRQHandler+0x25e>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f003 0320 	and.w	r3, r3, #32
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d011      	beq.n	8007d92 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d72:	4a17      	ldr	r2, [pc, #92]	@ (8007dd0 <HAL_SD_IRQHandler+0x2c0>)
 8007d74:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f7fc fa90 	bl	80042a0 <HAL_DMA_Abort_IT>
 8007d80:	4603      	mov	r3, r0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d036      	beq.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f000 fb6a 	bl	8008464 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007d90:	e030      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d104      	bne.n	8007da6 <HAL_SD_IRQHandler+0x296>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f003 0302 	and.w	r3, r3, #2
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d018      	beq.n	8007dd8 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007daa:	4a0a      	ldr	r2, [pc, #40]	@ (8007dd4 <HAL_SD_IRQHandler+0x2c4>)
 8007dac:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7fc fa74 	bl	80042a0 <HAL_DMA_Abort_IT>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d01a      	beq.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f000 fb85 	bl	80084d2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007dc8:	e014      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
 8007dca:	bf00      	nop
 8007dcc:	ffff3ec5 	.word	0xffff3ec5
 8007dd0:	08008465 	.word	0x08008465
 8007dd4:	080084d3 	.word	0x080084d3
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f004 fdef 	bl	800c9d0 <HAL_SD_AbortCallback>
}
 8007df2:	e7ff      	b.n	8007df4 <HAL_SD_IRQHandler+0x2e4>
 8007df4:	bf00      	nop
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007e04:	bf00      	nop
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e1e:	0f9b      	lsrs	r3, r3, #30
 8007e20:	b2da      	uxtb	r2, r3
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e2a:	0e9b      	lsrs	r3, r3, #26
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	f003 030f 	and.w	r3, r3, #15
 8007e32:	b2da      	uxtb	r2, r3
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e3c:	0e1b      	lsrs	r3, r3, #24
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	f003 0303 	and.w	r3, r3, #3
 8007e44:	b2da      	uxtb	r2, r3
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e4e:	0c1b      	lsrs	r3, r3, #16
 8007e50:	b2da      	uxtb	r2, r3
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e5a:	0a1b      	lsrs	r3, r3, #8
 8007e5c:	b2da      	uxtb	r2, r3
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e66:	b2da      	uxtb	r2, r3
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e70:	0d1b      	lsrs	r3, r3, #20
 8007e72:	b29a      	uxth	r2, r3
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e7c:	0c1b      	lsrs	r3, r3, #16
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	f003 030f 	and.w	r3, r3, #15
 8007e84:	b2da      	uxtb	r2, r3
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e8e:	0bdb      	lsrs	r3, r3, #15
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	f003 0301 	and.w	r3, r3, #1
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ea0:	0b9b      	lsrs	r3, r3, #14
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007eb2:	0b5b      	lsrs	r3, r3, #13
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	f003 0301 	and.w	r3, r3, #1
 8007eba:	b2da      	uxtb	r2, r3
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ec4:	0b1b      	lsrs	r3, r3, #12
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d163      	bne.n	8007fa8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ee4:	009a      	lsls	r2, r3, #2
 8007ee6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007eea:	4013      	ands	r3, r2
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007ef0:	0f92      	lsrs	r2, r2, #30
 8007ef2:	431a      	orrs	r2, r3
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007efc:	0edb      	lsrs	r3, r3, #27
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	b2da      	uxtb	r2, r3
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f0e:	0e1b      	lsrs	r3, r3, #24
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	f003 0307 	and.w	r3, r3, #7
 8007f16:	b2da      	uxtb	r2, r3
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f20:	0d5b      	lsrs	r3, r3, #21
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	f003 0307 	and.w	r3, r3, #7
 8007f28:	b2da      	uxtb	r2, r3
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f32:	0c9b      	lsrs	r3, r3, #18
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	f003 0307 	and.w	r3, r3, #7
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f44:	0bdb      	lsrs	r3, r3, #15
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	f003 0307 	and.w	r3, r3, #7
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	7e1b      	ldrb	r3, [r3, #24]
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	f003 0307 	and.w	r3, r3, #7
 8007f66:	3302      	adds	r3, #2
 8007f68:	2201      	movs	r2, #1
 8007f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007f72:	fb03 f202 	mul.w	r2, r3, r2
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	7a1b      	ldrb	r3, [r3, #8]
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	f003 030f 	and.w	r3, r3, #15
 8007f84:	2201      	movs	r2, #1
 8007f86:	409a      	lsls	r2, r3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007f94:	0a52      	lsrs	r2, r2, #9
 8007f96:	fb03 f202 	mul.w	r2, r3, r2
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fa4:	661a      	str	r2, [r3, #96]	@ 0x60
 8007fa6:	e031      	b.n	800800c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d11d      	bne.n	8007fec <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fb4:	041b      	lsls	r3, r3, #16
 8007fb6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fbe:	0c1b      	lsrs	r3, r3, #16
 8007fc0:	431a      	orrs	r2, r3
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	029a      	lsls	r2, r3, #10
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fe0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	661a      	str	r2, [r3, #96]	@ 0x60
 8007fea:	e00f      	b.n	800800c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a58      	ldr	r2, [pc, #352]	@ (8008154 <HAL_SD_GetCardCSD+0x344>)
 8007ff2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e09d      	b.n	8008148 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008010:	0b9b      	lsrs	r3, r3, #14
 8008012:	b2db      	uxtb	r3, r3
 8008014:	f003 0301 	and.w	r3, r3, #1
 8008018:	b2da      	uxtb	r2, r3
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008022:	09db      	lsrs	r3, r3, #7
 8008024:	b2db      	uxtb	r3, r3
 8008026:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800802a:	b2da      	uxtb	r2, r3
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008034:	b2db      	uxtb	r3, r3
 8008036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800803a:	b2da      	uxtb	r2, r3
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008044:	0fdb      	lsrs	r3, r3, #31
 8008046:	b2da      	uxtb	r2, r3
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008050:	0f5b      	lsrs	r3, r3, #29
 8008052:	b2db      	uxtb	r3, r3
 8008054:	f003 0303 	and.w	r3, r3, #3
 8008058:	b2da      	uxtb	r2, r3
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008062:	0e9b      	lsrs	r3, r3, #26
 8008064:	b2db      	uxtb	r3, r3
 8008066:	f003 0307 	and.w	r3, r3, #7
 800806a:	b2da      	uxtb	r2, r3
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008074:	0d9b      	lsrs	r3, r3, #22
 8008076:	b2db      	uxtb	r3, r3
 8008078:	f003 030f 	and.w	r3, r3, #15
 800807c:	b2da      	uxtb	r2, r3
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008086:	0d5b      	lsrs	r3, r3, #21
 8008088:	b2db      	uxtb	r3, r3
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	b2da      	uxtb	r2, r3
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080a2:	0c1b      	lsrs	r3, r3, #16
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	f003 0301 	and.w	r3, r3, #1
 80080aa:	b2da      	uxtb	r2, r3
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080b6:	0bdb      	lsrs	r3, r3, #15
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	b2da      	uxtb	r2, r3
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080ca:	0b9b      	lsrs	r3, r3, #14
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	b2da      	uxtb	r2, r3
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080de:	0b5b      	lsrs	r3, r3, #13
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	f003 0301 	and.w	r3, r3, #1
 80080e6:	b2da      	uxtb	r2, r3
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080f2:	0b1b      	lsrs	r3, r3, #12
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	f003 0301 	and.w	r3, r3, #1
 80080fa:	b2da      	uxtb	r2, r3
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008106:	0a9b      	lsrs	r3, r3, #10
 8008108:	b2db      	uxtb	r3, r3
 800810a:	f003 0303 	and.w	r3, r3, #3
 800810e:	b2da      	uxtb	r2, r3
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800811a:	0a1b      	lsrs	r3, r3, #8
 800811c:	b2db      	uxtb	r3, r3
 800811e:	f003 0303 	and.w	r3, r3, #3
 8008122:	b2da      	uxtb	r2, r3
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800812e:	085b      	lsrs	r3, r3, #1
 8008130:	b2db      	uxtb	r3, r3
 8008132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008136:	b2da      	uxtb	r2, r3
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	2201      	movs	r2, #1
 8008142:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008146:	2300      	movs	r3, #0
}
 8008148:	4618      	mov	r0, r3
 800814a:	370c      	adds	r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr
 8008154:	004005ff 	.word	0x004005ff

08008158 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80081a2:	2300      	movs	r3, #0
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80081b0:	b5b0      	push	{r4, r5, r7, lr}
 80081b2:	b08e      	sub	sp, #56	@ 0x38
 80081b4:	af04      	add	r7, sp, #16
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80081ba:	2300      	movs	r3, #0
 80081bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2203      	movs	r2, #3
 80081c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081cc:	2b03      	cmp	r3, #3
 80081ce:	d02e      	beq.n	800822e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081d6:	d106      	bne.n	80081e6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081dc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80081e4:	e029      	b.n	800823a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081ec:	d10a      	bne.n	8008204 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f000 fb37 	bl	8008862 <SD_WideBus_Enable>
 80081f4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081fa:	6a3b      	ldr	r3, [r7, #32]
 80081fc:	431a      	orrs	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	639a      	str	r2, [r3, #56]	@ 0x38
 8008202:	e01a      	b.n	800823a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10a      	bne.n	8008220 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fb74 	bl	80088f8 <SD_WideBus_Disable>
 8008210:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008216:	6a3b      	ldr	r3, [r7, #32]
 8008218:	431a      	orrs	r2, r3
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	639a      	str	r2, [r3, #56]	@ 0x38
 800821e:	e00c      	b.n	800823a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008224:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	639a      	str	r2, [r3, #56]	@ 0x38
 800822c:	e005      	b.n	800823a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008232:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00b      	beq.n	800825a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a26      	ldr	r2, [pc, #152]	@ (80082e0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008248:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2201      	movs	r2, #1
 800824e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008258:	e01f      	b.n	800829a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	695b      	ldr	r3, [r3, #20]
 8008274:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681d      	ldr	r5, [r3, #0]
 8008280:	466c      	mov	r4, sp
 8008282:	f107 0314 	add.w	r3, r7, #20
 8008286:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800828a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800828e:	f107 0308 	add.w	r3, r7, #8
 8008292:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008294:	4628      	mov	r0, r5
 8008296:	f002 fbb9 	bl	800aa0c <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80082a2:	4618      	mov	r0, r3
 80082a4:	f002 fc9c 	bl	800abe0 <SDMMC_CmdBlockLength>
 80082a8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082aa:	6a3b      	ldr	r3, [r7, #32]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d00c      	beq.n	80082ca <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a0a      	ldr	r2, [pc, #40]	@ (80082e0 <HAL_SD_ConfigWideBusOperation+0x130>)
 80082b6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082bc:	6a3b      	ldr	r3, [r7, #32]
 80082be:	431a      	orrs	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80082c4:	2301      	movs	r3, #1
 80082c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2201      	movs	r2, #1
 80082ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80082d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3728      	adds	r7, #40	@ 0x28
 80082da:	46bd      	mov	sp, r7
 80082dc:	bdb0      	pop	{r4, r5, r7, pc}
 80082de:	bf00      	nop
 80082e0:	004005ff 	.word	0x004005ff

080082e4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80082ec:	2300      	movs	r3, #0
 80082ee:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80082f0:	f107 030c 	add.w	r3, r7, #12
 80082f4:	4619      	mov	r1, r3
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fa8b 	bl	8008812 <SD_SendStatus>
 80082fc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d005      	beq.n	8008310 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	431a      	orrs	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	0a5b      	lsrs	r3, r3, #9
 8008314:	f003 030f 	and.w	r3, r3, #15
 8008318:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800831a:	693b      	ldr	r3, [r7, #16]
}
 800831c:	4618      	mov	r0, r3
 800831e:	3718      	adds	r7, #24
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008330:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008340:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8008342:	bf00      	nop
 8008344:	3714      	adds	r7, #20
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr

0800834e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b084      	sub	sp, #16
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800835a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008360:	2b82      	cmp	r3, #130	@ 0x82
 8008362:	d111      	bne.n	8008388 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4618      	mov	r0, r3
 800836a:	f002 fce3 	bl	800ad34 <SDMMC_CmdStopTransfer>
 800836e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d008      	beq.n	8008388 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	431a      	orrs	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8008382:	68f8      	ldr	r0, [r7, #12]
 8008384:	f7ff fd3a 	bl	8007dfc <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f022 0208 	bic.w	r2, r2, #8
 8008396:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f240 523a 	movw	r2, #1338	@ 0x53a
 80083a0:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2201      	movs	r2, #1
 80083a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f004 fb21 	bl	800c9f8 <HAL_SD_RxCpltCallback>
#endif
}
 80083b6:	bf00      	nop
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
	...

080083c0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b086      	sub	sp, #24
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083cc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7fc f912 	bl	80045f8 <HAL_DMA_GetError>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	d03e      	beq.n	8008458 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083e0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083e8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d002      	beq.n	80083f6 <SD_DMAError+0x36>
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d12d      	bne.n	8008452 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a19      	ldr	r2, [pc, #100]	@ (8008460 <SD_DMAError+0xa0>)
 80083fc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800840c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008412:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800841a:	6978      	ldr	r0, [r7, #20]
 800841c:	f7ff ff62 	bl	80082e4 <HAL_SD_GetCardState>
 8008420:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	2b06      	cmp	r3, #6
 8008426:	d002      	beq.n	800842e <SD_DMAError+0x6e>
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	2b05      	cmp	r3, #5
 800842c:	d10a      	bne.n	8008444 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4618      	mov	r0, r3
 8008434:	f002 fc7e 	bl	800ad34 <SDMMC_CmdStopTransfer>
 8008438:	4602      	mov	r2, r0
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800843e:	431a      	orrs	r2, r3
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	2200      	movs	r2, #0
 8008450:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8008452:	6978      	ldr	r0, [r7, #20]
 8008454:	f7ff fcd2 	bl	8007dfc <HAL_SD_ErrorCallback>
#endif
  }
}
 8008458:	bf00      	nop
 800845a:	3718      	adds	r7, #24
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	004005ff 	.word	0x004005ff

08008464 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b084      	sub	sp, #16
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008470:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f240 523a 	movw	r2, #1338	@ 0x53a
 800847a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f7ff ff31 	bl	80082e4 <HAL_SD_GetCardState>
 8008482:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2200      	movs	r2, #0
 8008490:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	2b06      	cmp	r3, #6
 8008496:	d002      	beq.n	800849e <SD_DMATxAbort+0x3a>
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	2b05      	cmp	r3, #5
 800849c:	d10a      	bne.n	80084b4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4618      	mov	r0, r3
 80084a4:	f002 fc46 	bl	800ad34 <SDMMC_CmdStopTransfer>
 80084a8:	4602      	mov	r2, r0
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ae:	431a      	orrs	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d103      	bne.n	80084c4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f004 fa87 	bl	800c9d0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80084c2:	e002      	b.n	80084ca <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f7ff fc99 	bl	8007dfc <HAL_SD_ErrorCallback>
}
 80084ca:	bf00      	nop
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b084      	sub	sp, #16
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084de:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f240 523a 	movw	r2, #1338	@ 0x53a
 80084e8:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80084ea:	68f8      	ldr	r0, [r7, #12]
 80084ec:	f7ff fefa 	bl	80082e4 <HAL_SD_GetCardState>
 80084f0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	2b06      	cmp	r3, #6
 8008504:	d002      	beq.n	800850c <SD_DMARxAbort+0x3a>
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	2b05      	cmp	r3, #5
 800850a:	d10a      	bne.n	8008522 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4618      	mov	r0, r3
 8008512:	f002 fc0f 	bl	800ad34 <SDMMC_CmdStopTransfer>
 8008516:	4602      	mov	r2, r0
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851c:	431a      	orrs	r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008526:	2b00      	cmp	r3, #0
 8008528:	d103      	bne.n	8008532 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	f004 fa50 	bl	800c9d0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008530:	e002      	b.n	8008538 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008532:	68f8      	ldr	r0, [r7, #12]
 8008534:	f7ff fc62 	bl	8007dfc <HAL_SD_ErrorCallback>
}
 8008538:	bf00      	nop
 800853a:	3710      	adds	r7, #16
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008540:	b5b0      	push	{r4, r5, r7, lr}
 8008542:	b094      	sub	sp, #80	@ 0x50
 8008544:	af04      	add	r7, sp, #16
 8008546:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008548:	2301      	movs	r3, #1
 800854a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4618      	mov	r0, r3
 8008552:	f002 fac1 	bl	800aad8 <SDMMC_GetPowerState>
 8008556:	4603      	mov	r3, r0
 8008558:	2b00      	cmp	r3, #0
 800855a:	d102      	bne.n	8008562 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800855c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008560:	e0b8      	b.n	80086d4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008566:	2b03      	cmp	r3, #3
 8008568:	d02f      	beq.n	80085ca <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4618      	mov	r0, r3
 8008570:	f002 fceb 	bl	800af4a <SDMMC_CmdSendCID>
 8008574:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <SD_InitCard+0x40>
    {
      return errorstate;
 800857c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800857e:	e0a9      	b.n	80086d4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2100      	movs	r1, #0
 8008586:	4618      	mov	r0, r3
 8008588:	f002 faeb 	bl	800ab62 <SDMMC_GetResponse>
 800858c:	4602      	mov	r2, r0
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2104      	movs	r1, #4
 8008598:	4618      	mov	r0, r3
 800859a:	f002 fae2 	bl	800ab62 <SDMMC_GetResponse>
 800859e:	4602      	mov	r2, r0
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2108      	movs	r1, #8
 80085aa:	4618      	mov	r0, r3
 80085ac:	f002 fad9 	bl	800ab62 <SDMMC_GetResponse>
 80085b0:	4602      	mov	r2, r0
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	210c      	movs	r1, #12
 80085bc:	4618      	mov	r0, r3
 80085be:	f002 fad0 	bl	800ab62 <SDMMC_GetResponse>
 80085c2:	4602      	mov	r2, r0
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	d00d      	beq.n	80085ee <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f107 020e 	add.w	r2, r7, #14
 80085da:	4611      	mov	r1, r2
 80085dc:	4618      	mov	r0, r3
 80085de:	f002 fcf1 	bl	800afc4 <SDMMC_CmdSetRelAdd>
 80085e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80085e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <SD_InitCard+0xae>
    {
      return errorstate;
 80085ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085ec:	e072      	b.n	80086d4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085f2:	2b03      	cmp	r3, #3
 80085f4:	d036      	beq.n	8008664 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80085f6:	89fb      	ldrh	r3, [r7, #14]
 80085f8:	461a      	mov	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008606:	041b      	lsls	r3, r3, #16
 8008608:	4619      	mov	r1, r3
 800860a:	4610      	mov	r0, r2
 800860c:	f002 fcbb 	bl	800af86 <SDMMC_CmdSendCSD>
 8008610:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008614:	2b00      	cmp	r3, #0
 8008616:	d001      	beq.n	800861c <SD_InitCard+0xdc>
    {
      return errorstate;
 8008618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800861a:	e05b      	b.n	80086d4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2100      	movs	r1, #0
 8008622:	4618      	mov	r0, r3
 8008624:	f002 fa9d 	bl	800ab62 <SDMMC_GetResponse>
 8008628:	4602      	mov	r2, r0
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2104      	movs	r1, #4
 8008634:	4618      	mov	r0, r3
 8008636:	f002 fa94 	bl	800ab62 <SDMMC_GetResponse>
 800863a:	4602      	mov	r2, r0
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2108      	movs	r1, #8
 8008646:	4618      	mov	r0, r3
 8008648:	f002 fa8b 	bl	800ab62 <SDMMC_GetResponse>
 800864c:	4602      	mov	r2, r0
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	210c      	movs	r1, #12
 8008658:	4618      	mov	r0, r3
 800865a:	f002 fa82 	bl	800ab62 <SDMMC_GetResponse>
 800865e:	4602      	mov	r2, r0
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2104      	movs	r1, #4
 800866a:	4618      	mov	r0, r3
 800866c:	f002 fa79 	bl	800ab62 <SDMMC_GetResponse>
 8008670:	4603      	mov	r3, r0
 8008672:	0d1a      	lsrs	r2, r3, #20
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008678:	f107 0310 	add.w	r3, r7, #16
 800867c:	4619      	mov	r1, r3
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f7ff fbc6 	bl	8007e10 <HAL_SD_GetCardCSD>
 8008684:	4603      	mov	r3, r0
 8008686:	2b00      	cmp	r3, #0
 8008688:	d002      	beq.n	8008690 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800868a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800868e:	e021      	b.n	80086d4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6819      	ldr	r1, [r3, #0]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008698:	041b      	lsls	r3, r3, #16
 800869a:	2200      	movs	r2, #0
 800869c:	461c      	mov	r4, r3
 800869e:	4615      	mov	r5, r2
 80086a0:	4622      	mov	r2, r4
 80086a2:	462b      	mov	r3, r5
 80086a4:	4608      	mov	r0, r1
 80086a6:	f002 fb67 	bl	800ad78 <SDMMC_CmdSelDesel>
 80086aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80086ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <SD_InitCard+0x176>
  {
    return errorstate;
 80086b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086b4:	e00e      	b.n	80086d4 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681d      	ldr	r5, [r3, #0]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	466c      	mov	r4, sp
 80086be:	f103 0210 	add.w	r2, r3, #16
 80086c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80086c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80086c8:	3304      	adds	r3, #4
 80086ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80086cc:	4628      	mov	r0, r5
 80086ce:	f002 f99d 	bl	800aa0c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3740      	adds	r7, #64	@ 0x40
 80086d8:	46bd      	mov	sp, r7
 80086da:	bdb0      	pop	{r4, r5, r7, pc}

080086dc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b086      	sub	sp, #24
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80086e8:	2300      	movs	r3, #0
 80086ea:	617b      	str	r3, [r7, #20]
 80086ec:	2300      	movs	r3, #0
 80086ee:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4618      	mov	r0, r3
 80086f6:	f002 fb62 	bl	800adbe <SDMMC_CmdGoIdleState>
 80086fa:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	e072      	b.n	80087ec <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4618      	mov	r0, r3
 800870c:	f002 fb75 	bl	800adfa <SDMMC_CmdOperCond>
 8008710:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00d      	beq.n	8008734 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4618      	mov	r0, r3
 8008724:	f002 fb4b 	bl	800adbe <SDMMC_CmdGoIdleState>
 8008728:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d004      	beq.n	800873a <SD_PowerON+0x5e>
    {
      return errorstate;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	e05b      	b.n	80087ec <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800873e:	2b01      	cmp	r3, #1
 8008740:	d137      	bne.n	80087b2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2100      	movs	r1, #0
 8008748:	4618      	mov	r0, r3
 800874a:	f002 fb75 	bl	800ae38 <SDMMC_CmdAppCommand>
 800874e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d02d      	beq.n	80087b2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008756:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800875a:	e047      	b.n	80087ec <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2100      	movs	r1, #0
 8008762:	4618      	mov	r0, r3
 8008764:	f002 fb68 	bl	800ae38 <SDMMC_CmdAppCommand>
 8008768:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d001      	beq.n	8008774 <SD_PowerON+0x98>
    {
      return errorstate;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	e03b      	b.n	80087ec <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	491e      	ldr	r1, [pc, #120]	@ (80087f4 <SD_PowerON+0x118>)
 800877a:	4618      	mov	r0, r3
 800877c:	f002 fb7e 	bl	800ae7c <SDMMC_CmdAppOperCommand>
 8008780:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d002      	beq.n	800878e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008788:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800878c:	e02e      	b.n	80087ec <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2100      	movs	r1, #0
 8008794:	4618      	mov	r0, r3
 8008796:	f002 f9e4 	bl	800ab62 <SDMMC_GetResponse>
 800879a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	0fdb      	lsrs	r3, r3, #31
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d101      	bne.n	80087a8 <SD_PowerON+0xcc>
 80087a4:	2301      	movs	r3, #1
 80087a6:	e000      	b.n	80087aa <SD_PowerON+0xce>
 80087a8:	2300      	movs	r3, #0
 80087aa:	613b      	str	r3, [r7, #16]

    count++;
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	3301      	adds	r3, #1
 80087b0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d802      	bhi.n	80087c2 <SD_PowerON+0xe6>
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d0cc      	beq.n	800875c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d902      	bls.n	80087d2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80087cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80087d0:	e00c      	b.n	80087ec <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d003      	beq.n	80087e4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	645a      	str	r2, [r3, #68]	@ 0x44
 80087e2:	e002      	b.n	80087ea <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80087ea:	2300      	movs	r3, #0
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3718      	adds	r7, #24
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	c1100000 	.word	0xc1100000

080087f8 <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4618      	mov	r0, r3
 8008806:	f002 f959 	bl	800aabc <SDMMC_PowerState_OFF>
}
 800880a:	bf00      	nop
 800880c:	3708      	adds	r7, #8
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008812:	b580      	push	{r7, lr}
 8008814:	b084      	sub	sp, #16
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
 800881a:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d102      	bne.n	8008828 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008822:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008826:	e018      	b.n	800885a <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008830:	041b      	lsls	r3, r3, #16
 8008832:	4619      	mov	r1, r3
 8008834:	4610      	mov	r0, r2
 8008836:	f002 fbe6 	bl	800b006 <SDMMC_CmdSendStatus>
 800883a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d001      	beq.n	8008846 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	e009      	b.n	800885a <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2100      	movs	r1, #0
 800884c:	4618      	mov	r0, r3
 800884e:	f002 f988 	bl	800ab62 <SDMMC_GetResponse>
 8008852:	4602      	mov	r2, r0
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008858:	2300      	movs	r3, #0
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008862:	b580      	push	{r7, lr}
 8008864:	b086      	sub	sp, #24
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800886a:	2300      	movs	r3, #0
 800886c:	60fb      	str	r3, [r7, #12]
 800886e:	2300      	movs	r3, #0
 8008870:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2100      	movs	r1, #0
 8008878:	4618      	mov	r0, r3
 800887a:	f002 f972 	bl	800ab62 <SDMMC_GetResponse>
 800887e:	4603      	mov	r3, r0
 8008880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008884:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008888:	d102      	bne.n	8008890 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800888a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800888e:	e02f      	b.n	80088f0 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008890:	f107 030c 	add.w	r3, r7, #12
 8008894:	4619      	mov	r1, r3
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f879 	bl	800898e <SD_FindSCR>
 800889c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d001      	beq.n	80088a8 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	e023      	b.n	80088f0 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d01c      	beq.n	80088ec <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088ba:	041b      	lsls	r3, r3, #16
 80088bc:	4619      	mov	r1, r3
 80088be:	4610      	mov	r0, r2
 80088c0:	f002 faba 	bl	800ae38 <SDMMC_CmdAppCommand>
 80088c4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d001      	beq.n	80088d0 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	e00f      	b.n	80088f0 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2102      	movs	r1, #2
 80088d6:	4618      	mov	r0, r3
 80088d8:	f002 faf4 	bl	800aec4 <SDMMC_CmdBusWidth>
 80088dc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d001      	beq.n	80088e8 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	e003      	b.n	80088f0 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80088e8:	2300      	movs	r3, #0
 80088ea:	e001      	b.n	80088f0 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80088ec:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3718      	adds	r7, #24
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b086      	sub	sp, #24
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008900:	2300      	movs	r3, #0
 8008902:	60fb      	str	r3, [r7, #12]
 8008904:	2300      	movs	r3, #0
 8008906:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2100      	movs	r1, #0
 800890e:	4618      	mov	r0, r3
 8008910:	f002 f927 	bl	800ab62 <SDMMC_GetResponse>
 8008914:	4603      	mov	r3, r0
 8008916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800891a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800891e:	d102      	bne.n	8008926 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008920:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008924:	e02f      	b.n	8008986 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008926:	f107 030c 	add.w	r3, r7, #12
 800892a:	4619      	mov	r1, r3
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f000 f82e 	bl	800898e <SD_FindSCR>
 8008932:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d001      	beq.n	800893e <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	e023      	b.n	8008986 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008944:	2b00      	cmp	r3, #0
 8008946:	d01c      	beq.n	8008982 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008950:	041b      	lsls	r3, r3, #16
 8008952:	4619      	mov	r1, r3
 8008954:	4610      	mov	r0, r2
 8008956:	f002 fa6f 	bl	800ae38 <SDMMC_CmdAppCommand>
 800895a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d001      	beq.n	8008966 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	e00f      	b.n	8008986 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2100      	movs	r1, #0
 800896c:	4618      	mov	r0, r3
 800896e:	f002 faa9 	bl	800aec4 <SDMMC_CmdBusWidth>
 8008972:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d001      	beq.n	800897e <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	e003      	b.n	8008986 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800897e:	2300      	movs	r3, #0
 8008980:	e001      	b.n	8008986 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008982:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008986:	4618      	mov	r0, r3
 8008988:	3718      	adds	r7, #24
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}

0800898e <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800898e:	b590      	push	{r4, r7, lr}
 8008990:	b08f      	sub	sp, #60	@ 0x3c
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008998:	f7fb f8ea 	bl	8003b70 <HAL_GetTick>
 800899c:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800899e:	2300      	movs	r3, #0
 80089a0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80089a2:	2300      	movs	r3, #0
 80089a4:	60bb      	str	r3, [r7, #8]
 80089a6:	2300      	movs	r3, #0
 80089a8:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2108      	movs	r1, #8
 80089b4:	4618      	mov	r0, r3
 80089b6:	f002 f913 	bl	800abe0 <SDMMC_CmdBlockLength>
 80089ba:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80089bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d001      	beq.n	80089c6 <SD_FindSCR+0x38>
  {
    return errorstate;
 80089c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c4:	e0b2      	b.n	8008b2c <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089ce:	041b      	lsls	r3, r3, #16
 80089d0:	4619      	mov	r1, r3
 80089d2:	4610      	mov	r0, r2
 80089d4:	f002 fa30 	bl	800ae38 <SDMMC_CmdAppCommand>
 80089d8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80089da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d001      	beq.n	80089e4 <SD_FindSCR+0x56>
  {
    return errorstate;
 80089e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e2:	e0a3      	b.n	8008b2c <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80089e4:	f04f 33ff 	mov.w	r3, #4294967295
 80089e8:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80089ea:	2308      	movs	r3, #8
 80089ec:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80089ee:	2330      	movs	r3, #48	@ 0x30
 80089f0:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80089f2:	2302      	movs	r3, #2
 80089f4:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80089fa:	2301      	movs	r3, #1
 80089fc:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f107 0210 	add.w	r2, r7, #16
 8008a06:	4611      	mov	r1, r2
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f002 f8bd 	bl	800ab88 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4618      	mov	r0, r3
 8008a14:	f002 fa78 	bl	800af08 <SDMMC_CmdSendSCR>
 8008a18:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d02a      	beq.n	8008a76 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8008a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a22:	e083      	b.n	8008b2c <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d00f      	beq.n	8008a52 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6819      	ldr	r1, [r3, #0]
 8008a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	f107 0208 	add.w	r2, r7, #8
 8008a3e:	18d4      	adds	r4, r2, r3
 8008a40:	4608      	mov	r0, r1
 8008a42:	f002 f80f 	bl	800aa64 <SDMMC_ReadFIFO>
 8008a46:	4603      	mov	r3, r0
 8008a48:	6023      	str	r3, [r4, #0]
      index++;
 8008a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a50:	e006      	b.n	8008a60 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d012      	beq.n	8008a86 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008a60:	f7fb f886 	bl	8003b70 <HAL_GetTick>
 8008a64:	4602      	mov	r2, r0
 8008a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a6e:	d102      	bne.n	8008a76 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008a70:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008a74:	e05a      	b.n	8008b2c <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a7c:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d0cf      	beq.n	8008a24 <SD_FindSCR+0x96>
 8008a84:	e000      	b.n	8008a88 <SD_FindSCR+0xfa>
      break;
 8008a86:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a8e:	f003 0308 	and.w	r3, r3, #8
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d005      	beq.n	8008aa2 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2208      	movs	r2, #8
 8008a9c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008a9e:	2308      	movs	r3, #8
 8008aa0:	e044      	b.n	8008b2c <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aa8:	f003 0302 	and.w	r3, r3, #2
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d005      	beq.n	8008abc <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2202      	movs	r2, #2
 8008ab6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008ab8:	2302      	movs	r3, #2
 8008aba:	e037      	b.n	8008b2c <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ac2:	f003 0320 	and.w	r3, r3, #32
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d005      	beq.n	8008ad6 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2220      	movs	r2, #32
 8008ad0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008ad2:	2320      	movs	r3, #32
 8008ad4:	e02a      	b.n	8008b2c <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008ade:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	061a      	lsls	r2, r3, #24
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	021b      	lsls	r3, r3, #8
 8008ae8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008aec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	0a1b      	lsrs	r3, r3, #8
 8008af2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008af6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	0e1b      	lsrs	r3, r3, #24
 8008afc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b00:	601a      	str	r2, [r3, #0]
    scr++;
 8008b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b04:	3304      	adds	r3, #4
 8008b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	061a      	lsls	r2, r3, #24
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	021b      	lsls	r3, r3, #8
 8008b10:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008b14:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	0a1b      	lsrs	r3, r3, #8
 8008b1a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008b1e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	0e1b      	lsrs	r3, r3, #24
 8008b24:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b28:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	373c      	adds	r7, #60	@ 0x3c
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd90      	pop	{r4, r7, pc}

08008b34 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b086      	sub	sp, #24
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b40:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b46:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d03f      	beq.n	8008bce <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008b4e:	2300      	movs	r3, #0
 8008b50:	617b      	str	r3, [r7, #20]
 8008b52:	e033      	b.n	8008bbc <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f001 ff83 	bl	800aa64 <SDMMC_ReadFIFO>
 8008b5e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	3b01      	subs	r3, #1
 8008b72:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	0a1b      	lsrs	r3, r3, #8
 8008b78:	b2da      	uxtb	r2, r3
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	3301      	adds	r3, #1
 8008b82:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	3b01      	subs	r3, #1
 8008b88:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	0c1b      	lsrs	r3, r3, #16
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	3301      	adds	r3, #1
 8008b98:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	0e1b      	lsrs	r3, r3, #24
 8008ba4:	b2da      	uxtb	r2, r3
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3301      	adds	r3, #1
 8008bae:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	3b01      	subs	r3, #1
 8008bb4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	617b      	str	r3, [r7, #20]
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	2b07      	cmp	r3, #7
 8008bc0:	d9c8      	bls.n	8008b54 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	693a      	ldr	r2, [r7, #16]
 8008bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8008bce:	bf00      	nop
 8008bd0:	3718      	adds	r7, #24
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b086      	sub	sp, #24
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d043      	beq.n	8008c78 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	617b      	str	r3, [r7, #20]
 8008bf4:	e037      	b.n	8008c66 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	781b      	ldrb	r3, [r3, #0]
 8008bfa:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	3301      	adds	r3, #1
 8008c00:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	3b01      	subs	r3, #1
 8008c06:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	021a      	lsls	r2, r3, #8
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	4313      	orrs	r3, r2
 8008c12:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	3301      	adds	r3, #1
 8008c18:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	041a      	lsls	r2, r3, #16
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	3b01      	subs	r3, #1
 8008c36:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	061a      	lsls	r2, r3, #24
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	4313      	orrs	r3, r2
 8008c42:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	3301      	adds	r3, #1
 8008c48:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f107 0208 	add.w	r2, r7, #8
 8008c58:	4611      	mov	r1, r2
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f001 ff0f 	bl	800aa7e <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	3301      	adds	r3, #1
 8008c64:	617b      	str	r3, [r7, #20]
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2b07      	cmp	r3, #7
 8008c6a:	d9c4      	bls.n	8008bf6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8008c78:	bf00      	nop
 8008c7a:	3718      	adds	r7, #24
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b084      	sub	sp, #16
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d101      	bne.n	8008c92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e09d      	b.n	8008dce <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d108      	bne.n	8008cac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ca2:	d009      	beq.n	8008cb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	61da      	str	r2, [r3, #28]
 8008caa:	e005      	b.n	8008cb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d106      	bne.n	8008cd8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7fa f818 	bl	8002d08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2202      	movs	r2, #2
 8008cdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681a      	ldr	r2, [r3, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008cf8:	d902      	bls.n	8008d00 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	60fb      	str	r3, [r7, #12]
 8008cfe:	e002      	b.n	8008d06 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008d00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d04:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008d0e:	d007      	beq.n	8008d20 <HAL_SPI_Init+0xa0>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008d18:	d002      	beq.n	8008d20 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008d30:	431a      	orrs	r2, r3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	f003 0302 	and.w	r3, r3, #2
 8008d3a:	431a      	orrs	r2, r3
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	695b      	ldr	r3, [r3, #20]
 8008d40:	f003 0301 	and.w	r3, r3, #1
 8008d44:	431a      	orrs	r2, r3
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	699b      	ldr	r3, [r3, #24]
 8008d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d4e:	431a      	orrs	r2, r3
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	69db      	ldr	r3, [r3, #28]
 8008d54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d58:	431a      	orrs	r2, r3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a1b      	ldr	r3, [r3, #32]
 8008d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d62:	ea42 0103 	orr.w	r1, r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d6a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	430a      	orrs	r2, r1
 8008d74:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	699b      	ldr	r3, [r3, #24]
 8008d7a:	0c1b      	lsrs	r3, r3, #16
 8008d7c:	f003 0204 	and.w	r2, r3, #4
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d84:	f003 0310 	and.w	r3, r3, #16
 8008d88:	431a      	orrs	r2, r3
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d8e:	f003 0308 	and.w	r3, r3, #8
 8008d92:	431a      	orrs	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008d9c:	ea42 0103 	orr.w	r1, r2, r3
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	430a      	orrs	r2, r1
 8008dac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	69da      	ldr	r2, [r3, #28]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008dbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b088      	sub	sp, #32
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	60f8      	str	r0, [r7, #12]
 8008dde:	60b9      	str	r1, [r7, #8]
 8008de0:	603b      	str	r3, [r7, #0]
 8008de2:	4613      	mov	r3, r2
 8008de4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008de6:	f7fa fec3 	bl	8003b70 <HAL_GetTick>
 8008dea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008dec:	88fb      	ldrh	r3, [r7, #6]
 8008dee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d001      	beq.n	8008e00 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008dfc:	2302      	movs	r3, #2
 8008dfe:	e15c      	b.n	80090ba <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d002      	beq.n	8008e0c <HAL_SPI_Transmit+0x36>
 8008e06:	88fb      	ldrh	r3, [r7, #6]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d101      	bne.n	8008e10 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e154      	b.n	80090ba <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d101      	bne.n	8008e1e <HAL_SPI_Transmit+0x48>
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	e14d      	b.n	80090ba <HAL_SPI_Transmit+0x2e4>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2201      	movs	r2, #1
 8008e22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2203      	movs	r2, #3
 8008e2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2200      	movs	r2, #0
 8008e32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	68ba      	ldr	r2, [r7, #8]
 8008e38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	88fa      	ldrh	r2, [r7, #6]
 8008e3e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	88fa      	ldrh	r2, [r7, #6]
 8008e44:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2200      	movs	r2, #0
 8008e66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e70:	d10f      	bne.n	8008e92 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e9c:	2b40      	cmp	r3, #64	@ 0x40
 8008e9e:	d007      	beq.n	8008eb0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008eae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008eb8:	d952      	bls.n	8008f60 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d002      	beq.n	8008ec8 <HAL_SPI_Transmit+0xf2>
 8008ec2:	8b7b      	ldrh	r3, [r7, #26]
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d145      	bne.n	8008f54 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ecc:	881a      	ldrh	r2, [r3, #0]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed8:	1c9a      	adds	r2, r3, #2
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	3b01      	subs	r3, #1
 8008ee6:	b29a      	uxth	r2, r3
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008eec:	e032      	b.n	8008f54 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	f003 0302 	and.w	r3, r3, #2
 8008ef8:	2b02      	cmp	r3, #2
 8008efa:	d112      	bne.n	8008f22 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f00:	881a      	ldrh	r2, [r3, #0]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f0c:	1c9a      	adds	r2, r3, #2
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	3b01      	subs	r3, #1
 8008f1a:	b29a      	uxth	r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f20:	e018      	b.n	8008f54 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f22:	f7fa fe25 	bl	8003b70 <HAL_GetTick>
 8008f26:	4602      	mov	r2, r0
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	1ad3      	subs	r3, r2, r3
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d803      	bhi.n	8008f3a <HAL_SPI_Transmit+0x164>
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f38:	d102      	bne.n	8008f40 <HAL_SPI_Transmit+0x16a>
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d109      	bne.n	8008f54 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2201      	movs	r2, #1
 8008f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008f50:	2303      	movs	r3, #3
 8008f52:	e0b2      	b.n	80090ba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1c7      	bne.n	8008eee <HAL_SPI_Transmit+0x118>
 8008f5e:	e083      	b.n	8009068 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d002      	beq.n	8008f6e <HAL_SPI_Transmit+0x198>
 8008f68:	8b7b      	ldrh	r3, [r7, #26]
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d177      	bne.n	800905e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d912      	bls.n	8008f9e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f7c:	881a      	ldrh	r2, [r3, #0]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f88:	1c9a      	adds	r2, r3, #2
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	3b02      	subs	r3, #2
 8008f96:	b29a      	uxth	r2, r3
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f9c:	e05f      	b.n	800905e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	330c      	adds	r3, #12
 8008fa8:	7812      	ldrb	r2, [r2, #0]
 8008faa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb0:	1c5a      	adds	r2, r3, #1
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	b29a      	uxth	r2, r3
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008fc4:	e04b      	b.n	800905e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	f003 0302 	and.w	r3, r3, #2
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	d12b      	bne.n	800902c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d912      	bls.n	8009004 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe2:	881a      	ldrh	r2, [r3, #0]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fee:	1c9a      	adds	r2, r3, #2
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	3b02      	subs	r3, #2
 8008ffc:	b29a      	uxth	r2, r3
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009002:	e02c      	b.n	800905e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	330c      	adds	r3, #12
 800900e:	7812      	ldrb	r2, [r2, #0]
 8009010:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009016:	1c5a      	adds	r2, r3, #1
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009020:	b29b      	uxth	r3, r3
 8009022:	3b01      	subs	r3, #1
 8009024:	b29a      	uxth	r2, r3
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800902a:	e018      	b.n	800905e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800902c:	f7fa fda0 	bl	8003b70 <HAL_GetTick>
 8009030:	4602      	mov	r2, r0
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	429a      	cmp	r2, r3
 800903a:	d803      	bhi.n	8009044 <HAL_SPI_Transmit+0x26e>
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009042:	d102      	bne.n	800904a <HAL_SPI_Transmit+0x274>
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d109      	bne.n	800905e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2201      	movs	r2, #1
 800904e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2200      	movs	r2, #0
 8009056:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800905a:	2303      	movs	r3, #3
 800905c:	e02d      	b.n	80090ba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009062:	b29b      	uxth	r3, r3
 8009064:	2b00      	cmp	r3, #0
 8009066:	d1ae      	bne.n	8008fc6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009068:	69fa      	ldr	r2, [r7, #28]
 800906a:	6839      	ldr	r1, [r7, #0]
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	f000 fd19 	bl	8009aa4 <SPI_EndRxTxTransaction>
 8009072:	4603      	mov	r3, r0
 8009074:	2b00      	cmp	r3, #0
 8009076:	d002      	beq.n	800907e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2220      	movs	r2, #32
 800907c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d10a      	bne.n	800909c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009086:	2300      	movs	r3, #0
 8009088:	617b      	str	r3, [r7, #20]
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	617b      	str	r3, [r7, #20]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	689b      	ldr	r3, [r3, #8]
 8009098:	617b      	str	r3, [r7, #20]
 800909a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2201      	movs	r2, #1
 80090a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	e000      	b.n	80090ba <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80090b8:	2300      	movs	r3, #0
  }
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3720      	adds	r7, #32
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b088      	sub	sp, #32
 80090c6:	af02      	add	r7, sp, #8
 80090c8:	60f8      	str	r0, [r7, #12]
 80090ca:	60b9      	str	r1, [r7, #8]
 80090cc:	603b      	str	r3, [r7, #0]
 80090ce:	4613      	mov	r3, r2
 80090d0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090d8:	b2db      	uxtb	r3, r3
 80090da:	2b01      	cmp	r3, #1
 80090dc:	d001      	beq.n	80090e2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80090de:	2302      	movs	r3, #2
 80090e0:	e123      	b.n	800932a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d002      	beq.n	80090ee <HAL_SPI_Receive+0x2c>
 80090e8:	88fb      	ldrh	r3, [r7, #6]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d101      	bne.n	80090f2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e11b      	b.n	800932a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090fa:	d112      	bne.n	8009122 <HAL_SPI_Receive+0x60>
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	689b      	ldr	r3, [r3, #8]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10e      	bne.n	8009122 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2204      	movs	r2, #4
 8009108:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800910c:	88fa      	ldrh	r2, [r7, #6]
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	9300      	str	r3, [sp, #0]
 8009112:	4613      	mov	r3, r2
 8009114:	68ba      	ldr	r2, [r7, #8]
 8009116:	68b9      	ldr	r1, [r7, #8]
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f000 f90a 	bl	8009332 <HAL_SPI_TransmitReceive>
 800911e:	4603      	mov	r3, r0
 8009120:	e103      	b.n	800932a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009122:	f7fa fd25 	bl	8003b70 <HAL_GetTick>
 8009126:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800912e:	2b01      	cmp	r3, #1
 8009130:	d101      	bne.n	8009136 <HAL_SPI_Receive+0x74>
 8009132:	2302      	movs	r3, #2
 8009134:	e0f9      	b.n	800932a <HAL_SPI_Receive+0x268>
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2201      	movs	r2, #1
 800913a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2204      	movs	r2, #4
 8009142:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2200      	movs	r2, #0
 800914a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	68ba      	ldr	r2, [r7, #8]
 8009150:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	88fa      	ldrh	r2, [r7, #6]
 8009156:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	88fa      	ldrh	r2, [r7, #6]
 800915e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2200      	movs	r2, #0
 8009166:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2200      	movs	r2, #0
 800916c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2200      	movs	r2, #0
 8009172:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2200      	movs	r2, #0
 8009178:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2200      	movs	r2, #0
 800917e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009188:	d908      	bls.n	800919c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	685a      	ldr	r2, [r3, #4]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009198:	605a      	str	r2, [r3, #4]
 800919a:	e007      	b.n	80091ac <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	685a      	ldr	r2, [r3, #4]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80091aa:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091b4:	d10f      	bne.n	80091d6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	681a      	ldr	r2, [r3, #0]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80091d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e0:	2b40      	cmp	r3, #64	@ 0x40
 80091e2:	d007      	beq.n	80091f4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	68db      	ldr	r3, [r3, #12]
 80091f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80091fc:	d875      	bhi.n	80092ea <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80091fe:	e037      	b.n	8009270 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f003 0301 	and.w	r3, r3, #1
 800920a:	2b01      	cmp	r3, #1
 800920c:	d117      	bne.n	800923e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f103 020c 	add.w	r2, r3, #12
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800921a:	7812      	ldrb	r2, [r2, #0]
 800921c:	b2d2      	uxtb	r2, r2
 800921e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009224:	1c5a      	adds	r2, r3, #1
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009230:	b29b      	uxth	r3, r3
 8009232:	3b01      	subs	r3, #1
 8009234:	b29a      	uxth	r2, r3
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800923c:	e018      	b.n	8009270 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800923e:	f7fa fc97 	bl	8003b70 <HAL_GetTick>
 8009242:	4602      	mov	r2, r0
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	1ad3      	subs	r3, r2, r3
 8009248:	683a      	ldr	r2, [r7, #0]
 800924a:	429a      	cmp	r2, r3
 800924c:	d803      	bhi.n	8009256 <HAL_SPI_Receive+0x194>
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009254:	d102      	bne.n	800925c <HAL_SPI_Receive+0x19a>
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d109      	bne.n	8009270 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2201      	movs	r2, #1
 8009260:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2200      	movs	r2, #0
 8009268:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800926c:	2303      	movs	r3, #3
 800926e:	e05c      	b.n	800932a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009276:	b29b      	uxth	r3, r3
 8009278:	2b00      	cmp	r3, #0
 800927a:	d1c1      	bne.n	8009200 <HAL_SPI_Receive+0x13e>
 800927c:	e03b      	b.n	80092f6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	f003 0301 	and.w	r3, r3, #1
 8009288:	2b01      	cmp	r3, #1
 800928a:	d115      	bne.n	80092b8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	68da      	ldr	r2, [r3, #12]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009296:	b292      	uxth	r2, r2
 8009298:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800929e:	1c9a      	adds	r2, r3, #2
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	3b01      	subs	r3, #1
 80092ae:	b29a      	uxth	r2, r3
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80092b6:	e018      	b.n	80092ea <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092b8:	f7fa fc5a 	bl	8003b70 <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d803      	bhi.n	80092d0 <HAL_SPI_Receive+0x20e>
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ce:	d102      	bne.n	80092d6 <HAL_SPI_Receive+0x214>
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d109      	bne.n	80092ea <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2201      	movs	r2, #1
 80092da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2200      	movs	r2, #0
 80092e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80092e6:	2303      	movs	r3, #3
 80092e8:	e01f      	b.n	800932a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d1c3      	bne.n	800927e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80092f6:	697a      	ldr	r2, [r7, #20]
 80092f8:	6839      	ldr	r1, [r7, #0]
 80092fa:	68f8      	ldr	r0, [r7, #12]
 80092fc:	f000 fb56 	bl	80099ac <SPI_EndRxTransaction>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d002      	beq.n	800930c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2220      	movs	r2, #32
 800930a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2200      	movs	r2, #0
 8009318:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009320:	2b00      	cmp	r3, #0
 8009322:	d001      	beq.n	8009328 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8009324:	2301      	movs	r3, #1
 8009326:	e000      	b.n	800932a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8009328:	2300      	movs	r3, #0
  }
}
 800932a:	4618      	mov	r0, r3
 800932c:	3718      	adds	r7, #24
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}

08009332 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009332:	b580      	push	{r7, lr}
 8009334:	b08a      	sub	sp, #40	@ 0x28
 8009336:	af00      	add	r7, sp, #0
 8009338:	60f8      	str	r0, [r7, #12]
 800933a:	60b9      	str	r1, [r7, #8]
 800933c:	607a      	str	r2, [r7, #4]
 800933e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009340:	2301      	movs	r3, #1
 8009342:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009344:	f7fa fc14 	bl	8003b70 <HAL_GetTick>
 8009348:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009350:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009358:	887b      	ldrh	r3, [r7, #2]
 800935a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800935c:	887b      	ldrh	r3, [r7, #2]
 800935e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009360:	7ffb      	ldrb	r3, [r7, #31]
 8009362:	2b01      	cmp	r3, #1
 8009364:	d00c      	beq.n	8009380 <HAL_SPI_TransmitReceive+0x4e>
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800936c:	d106      	bne.n	800937c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d102      	bne.n	800937c <HAL_SPI_TransmitReceive+0x4a>
 8009376:	7ffb      	ldrb	r3, [r7, #31]
 8009378:	2b04      	cmp	r3, #4
 800937a:	d001      	beq.n	8009380 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800937c:	2302      	movs	r3, #2
 800937e:	e1f3      	b.n	8009768 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d005      	beq.n	8009392 <HAL_SPI_TransmitReceive+0x60>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d002      	beq.n	8009392 <HAL_SPI_TransmitReceive+0x60>
 800938c:	887b      	ldrh	r3, [r7, #2]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d101      	bne.n	8009396 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e1e8      	b.n	8009768 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800939c:	2b01      	cmp	r3, #1
 800939e:	d101      	bne.n	80093a4 <HAL_SPI_TransmitReceive+0x72>
 80093a0:	2302      	movs	r3, #2
 80093a2:	e1e1      	b.n	8009768 <HAL_SPI_TransmitReceive+0x436>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2201      	movs	r2, #1
 80093a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	2b04      	cmp	r3, #4
 80093b6:	d003      	beq.n	80093c0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2205      	movs	r2, #5
 80093bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	2200      	movs	r2, #0
 80093c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	887a      	ldrh	r2, [r7, #2]
 80093d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	887a      	ldrh	r2, [r7, #2]
 80093d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	68ba      	ldr	r2, [r7, #8]
 80093e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	887a      	ldrh	r2, [r7, #2]
 80093e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	887a      	ldrh	r2, [r7, #2]
 80093ec:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2200      	movs	r2, #0
 80093f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2200      	movs	r2, #0
 80093f8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009402:	d802      	bhi.n	800940a <HAL_SPI_TransmitReceive+0xd8>
 8009404:	8abb      	ldrh	r3, [r7, #20]
 8009406:	2b01      	cmp	r3, #1
 8009408:	d908      	bls.n	800941c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	685a      	ldr	r2, [r3, #4]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009418:	605a      	str	r2, [r3, #4]
 800941a:	e007      	b.n	800942c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	685a      	ldr	r2, [r3, #4]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800942a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009436:	2b40      	cmp	r3, #64	@ 0x40
 8009438:	d007      	beq.n	800944a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	681a      	ldr	r2, [r3, #0]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009448:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	68db      	ldr	r3, [r3, #12]
 800944e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009452:	f240 8083 	bls.w	800955c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d002      	beq.n	8009464 <HAL_SPI_TransmitReceive+0x132>
 800945e:	8afb      	ldrh	r3, [r7, #22]
 8009460:	2b01      	cmp	r3, #1
 8009462:	d16f      	bne.n	8009544 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009468:	881a      	ldrh	r2, [r3, #0]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009474:	1c9a      	adds	r2, r3, #2
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800947e:	b29b      	uxth	r3, r3
 8009480:	3b01      	subs	r3, #1
 8009482:	b29a      	uxth	r2, r3
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009488:	e05c      	b.n	8009544 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	f003 0302 	and.w	r3, r3, #2
 8009494:	2b02      	cmp	r3, #2
 8009496:	d11b      	bne.n	80094d0 <HAL_SPI_TransmitReceive+0x19e>
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800949c:	b29b      	uxth	r3, r3
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d016      	beq.n	80094d0 <HAL_SPI_TransmitReceive+0x19e>
 80094a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d113      	bne.n	80094d0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ac:	881a      	ldrh	r2, [r3, #0]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b8:	1c9a      	adds	r2, r3, #2
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	3b01      	subs	r3, #1
 80094c6:	b29a      	uxth	r2, r3
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80094cc:	2300      	movs	r3, #0
 80094ce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	f003 0301 	and.w	r3, r3, #1
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d11c      	bne.n	8009518 <HAL_SPI_TransmitReceive+0x1e6>
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d016      	beq.n	8009518 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	68da      	ldr	r2, [r3, #12]
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094f4:	b292      	uxth	r2, r2
 80094f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094fc:	1c9a      	adds	r2, r3, #2
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009508:	b29b      	uxth	r3, r3
 800950a:	3b01      	subs	r3, #1
 800950c:	b29a      	uxth	r2, r3
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009514:	2301      	movs	r3, #1
 8009516:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009518:	f7fa fb2a 	bl	8003b70 <HAL_GetTick>
 800951c:	4602      	mov	r2, r0
 800951e:	6a3b      	ldr	r3, [r7, #32]
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009524:	429a      	cmp	r2, r3
 8009526:	d80d      	bhi.n	8009544 <HAL_SPI_TransmitReceive+0x212>
 8009528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800952e:	d009      	beq.n	8009544 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2201      	movs	r2, #1
 8009534:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2200      	movs	r2, #0
 800953c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009540:	2303      	movs	r3, #3
 8009542:	e111      	b.n	8009768 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009548:	b29b      	uxth	r3, r3
 800954a:	2b00      	cmp	r3, #0
 800954c:	d19d      	bne.n	800948a <HAL_SPI_TransmitReceive+0x158>
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009554:	b29b      	uxth	r3, r3
 8009556:	2b00      	cmp	r3, #0
 8009558:	d197      	bne.n	800948a <HAL_SPI_TransmitReceive+0x158>
 800955a:	e0e5      	b.n	8009728 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d003      	beq.n	800956c <HAL_SPI_TransmitReceive+0x23a>
 8009564:	8afb      	ldrh	r3, [r7, #22]
 8009566:	2b01      	cmp	r3, #1
 8009568:	f040 80d1 	bne.w	800970e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009570:	b29b      	uxth	r3, r3
 8009572:	2b01      	cmp	r3, #1
 8009574:	d912      	bls.n	800959c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800957a:	881a      	ldrh	r2, [r3, #0]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009586:	1c9a      	adds	r2, r3, #2
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009590:	b29b      	uxth	r3, r3
 8009592:	3b02      	subs	r3, #2
 8009594:	b29a      	uxth	r2, r3
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800959a:	e0b8      	b.n	800970e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	330c      	adds	r3, #12
 80095a6:	7812      	ldrb	r2, [r2, #0]
 80095a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ae:	1c5a      	adds	r2, r3, #1
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	3b01      	subs	r3, #1
 80095bc:	b29a      	uxth	r2, r3
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095c2:	e0a4      	b.n	800970e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f003 0302 	and.w	r3, r3, #2
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d134      	bne.n	800963c <HAL_SPI_TransmitReceive+0x30a>
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d02f      	beq.n	800963c <HAL_SPI_TransmitReceive+0x30a>
 80095dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d12c      	bne.n	800963c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d912      	bls.n	8009612 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f0:	881a      	ldrh	r2, [r3, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095fc:	1c9a      	adds	r2, r3, #2
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009606:	b29b      	uxth	r3, r3
 8009608:	3b02      	subs	r3, #2
 800960a:	b29a      	uxth	r2, r3
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009610:	e012      	b.n	8009638 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	330c      	adds	r3, #12
 800961c:	7812      	ldrb	r2, [r2, #0]
 800961e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009624:	1c5a      	adds	r2, r3, #1
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800962e:	b29b      	uxth	r3, r3
 8009630:	3b01      	subs	r3, #1
 8009632:	b29a      	uxth	r2, r3
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009638:	2300      	movs	r3, #0
 800963a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	f003 0301 	and.w	r3, r3, #1
 8009646:	2b01      	cmp	r3, #1
 8009648:	d148      	bne.n	80096dc <HAL_SPI_TransmitReceive+0x3aa>
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009650:	b29b      	uxth	r3, r3
 8009652:	2b00      	cmp	r3, #0
 8009654:	d042      	beq.n	80096dc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800965c:	b29b      	uxth	r3, r3
 800965e:	2b01      	cmp	r3, #1
 8009660:	d923      	bls.n	80096aa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	68da      	ldr	r2, [r3, #12]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800966c:	b292      	uxth	r2, r2
 800966e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009674:	1c9a      	adds	r2, r3, #2
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009680:	b29b      	uxth	r3, r3
 8009682:	3b02      	subs	r3, #2
 8009684:	b29a      	uxth	r2, r3
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009692:	b29b      	uxth	r3, r3
 8009694:	2b01      	cmp	r3, #1
 8009696:	d81f      	bhi.n	80096d8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	685a      	ldr	r2, [r3, #4]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80096a6:	605a      	str	r2, [r3, #4]
 80096a8:	e016      	b.n	80096d8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f103 020c 	add.w	r2, r3, #12
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096b6:	7812      	ldrb	r2, [r2, #0]
 80096b8:	b2d2      	uxtb	r2, r2
 80096ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096c0:	1c5a      	adds	r2, r3, #1
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	3b01      	subs	r3, #1
 80096d0:	b29a      	uxth	r2, r3
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80096d8:	2301      	movs	r3, #1
 80096da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80096dc:	f7fa fa48 	bl	8003b70 <HAL_GetTick>
 80096e0:	4602      	mov	r2, r0
 80096e2:	6a3b      	ldr	r3, [r7, #32]
 80096e4:	1ad3      	subs	r3, r2, r3
 80096e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d803      	bhi.n	80096f4 <HAL_SPI_TransmitReceive+0x3c2>
 80096ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096f2:	d102      	bne.n	80096fa <HAL_SPI_TransmitReceive+0x3c8>
 80096f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d109      	bne.n	800970e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2201      	movs	r2, #1
 80096fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800970a:	2303      	movs	r3, #3
 800970c:	e02c      	b.n	8009768 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009712:	b29b      	uxth	r3, r3
 8009714:	2b00      	cmp	r3, #0
 8009716:	f47f af55 	bne.w	80095c4 <HAL_SPI_TransmitReceive+0x292>
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009720:	b29b      	uxth	r3, r3
 8009722:	2b00      	cmp	r3, #0
 8009724:	f47f af4e 	bne.w	80095c4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009728:	6a3a      	ldr	r2, [r7, #32]
 800972a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800972c:	68f8      	ldr	r0, [r7, #12]
 800972e:	f000 f9b9 	bl	8009aa4 <SPI_EndRxTxTransaction>
 8009732:	4603      	mov	r3, r0
 8009734:	2b00      	cmp	r3, #0
 8009736:	d008      	beq.n	800974a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2220      	movs	r2, #32
 800973c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2200      	movs	r2, #0
 8009742:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e00e      	b.n	8009768 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2201      	movs	r2, #1
 800974e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2200      	movs	r2, #0
 8009756:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800975e:	2b00      	cmp	r3, #0
 8009760:	d001      	beq.n	8009766 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e000      	b.n	8009768 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8009766:	2300      	movs	r3, #0
  }
}
 8009768:	4618      	mov	r0, r3
 800976a:	3728      	adds	r7, #40	@ 0x28
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b088      	sub	sp, #32
 8009774:	af00      	add	r7, sp, #0
 8009776:	60f8      	str	r0, [r7, #12]
 8009778:	60b9      	str	r1, [r7, #8]
 800977a:	603b      	str	r3, [r7, #0]
 800977c:	4613      	mov	r3, r2
 800977e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009780:	f7fa f9f6 	bl	8003b70 <HAL_GetTick>
 8009784:	4602      	mov	r2, r0
 8009786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009788:	1a9b      	subs	r3, r3, r2
 800978a:	683a      	ldr	r2, [r7, #0]
 800978c:	4413      	add	r3, r2
 800978e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009790:	f7fa f9ee 	bl	8003b70 <HAL_GetTick>
 8009794:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009796:	4b39      	ldr	r3, [pc, #228]	@ (800987c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	015b      	lsls	r3, r3, #5
 800979c:	0d1b      	lsrs	r3, r3, #20
 800979e:	69fa      	ldr	r2, [r7, #28]
 80097a0:	fb02 f303 	mul.w	r3, r2, r3
 80097a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80097a6:	e055      	b.n	8009854 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ae:	d051      	beq.n	8009854 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80097b0:	f7fa f9de 	bl	8003b70 <HAL_GetTick>
 80097b4:	4602      	mov	r2, r0
 80097b6:	69bb      	ldr	r3, [r7, #24]
 80097b8:	1ad3      	subs	r3, r2, r3
 80097ba:	69fa      	ldr	r2, [r7, #28]
 80097bc:	429a      	cmp	r2, r3
 80097be:	d902      	bls.n	80097c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d13d      	bne.n	8009842 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	685a      	ldr	r2, [r3, #4]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80097d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80097de:	d111      	bne.n	8009804 <SPI_WaitFlagStateUntilTimeout+0x94>
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097e8:	d004      	beq.n	80097f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097f2:	d107      	bne.n	8009804 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009802:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800980c:	d10f      	bne.n	800982e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800981c:	601a      	str	r2, [r3, #0]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800982c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2201      	movs	r2, #1
 8009832:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2200      	movs	r2, #0
 800983a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800983e:	2303      	movs	r3, #3
 8009840:	e018      	b.n	8009874 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d102      	bne.n	800984e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009848:	2300      	movs	r3, #0
 800984a:	61fb      	str	r3, [r7, #28]
 800984c:	e002      	b.n	8009854 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	3b01      	subs	r3, #1
 8009852:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	689a      	ldr	r2, [r3, #8]
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	4013      	ands	r3, r2
 800985e:	68ba      	ldr	r2, [r7, #8]
 8009860:	429a      	cmp	r2, r3
 8009862:	bf0c      	ite	eq
 8009864:	2301      	moveq	r3, #1
 8009866:	2300      	movne	r3, #0
 8009868:	b2db      	uxtb	r3, r3
 800986a:	461a      	mov	r2, r3
 800986c:	79fb      	ldrb	r3, [r7, #7]
 800986e:	429a      	cmp	r2, r3
 8009870:	d19a      	bne.n	80097a8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3720      	adds	r7, #32
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}
 800987c:	20000000 	.word	0x20000000

08009880 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b08a      	sub	sp, #40	@ 0x28
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]
 800988c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800988e:	2300      	movs	r3, #0
 8009890:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009892:	f7fa f96d 	bl	8003b70 <HAL_GetTick>
 8009896:	4602      	mov	r2, r0
 8009898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800989a:	1a9b      	subs	r3, r3, r2
 800989c:	683a      	ldr	r2, [r7, #0]
 800989e:	4413      	add	r3, r2
 80098a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80098a2:	f7fa f965 	bl	8003b70 <HAL_GetTick>
 80098a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	330c      	adds	r3, #12
 80098ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80098b0:	4b3d      	ldr	r3, [pc, #244]	@ (80099a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	4613      	mov	r3, r2
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	4413      	add	r3, r2
 80098ba:	00da      	lsls	r2, r3, #3
 80098bc:	1ad3      	subs	r3, r2, r3
 80098be:	0d1b      	lsrs	r3, r3, #20
 80098c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098c2:	fb02 f303 	mul.w	r3, r2, r3
 80098c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80098c8:	e061      	b.n	800998e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80098d0:	d107      	bne.n	80098e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d104      	bne.n	80098e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80098e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e8:	d051      	beq.n	800998e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80098ea:	f7fa f941 	bl	8003b70 <HAL_GetTick>
 80098ee:	4602      	mov	r2, r0
 80098f0:	6a3b      	ldr	r3, [r7, #32]
 80098f2:	1ad3      	subs	r3, r2, r3
 80098f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d902      	bls.n	8009900 <SPI_WaitFifoStateUntilTimeout+0x80>
 80098fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d13d      	bne.n	800997c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800990e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009918:	d111      	bne.n	800993e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	689b      	ldr	r3, [r3, #8]
 800991e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009922:	d004      	beq.n	800992e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800992c:	d107      	bne.n	800993e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800993c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009942:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009946:	d10f      	bne.n	8009968 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	681a      	ldr	r2, [r3, #0]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009956:	601a      	str	r2, [r3, #0]
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009966:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	2200      	movs	r2, #0
 8009974:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009978:	2303      	movs	r3, #3
 800997a:	e011      	b.n	80099a0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d102      	bne.n	8009988 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8009982:	2300      	movs	r3, #0
 8009984:	627b      	str	r3, [r7, #36]	@ 0x24
 8009986:	e002      	b.n	800998e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009988:	69bb      	ldr	r3, [r7, #24]
 800998a:	3b01      	subs	r3, #1
 800998c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	689a      	ldr	r2, [r3, #8]
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	4013      	ands	r3, r2
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	429a      	cmp	r2, r3
 800999c:	d195      	bne.n	80098ca <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800999e:	2300      	movs	r3, #0
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3728      	adds	r7, #40	@ 0x28
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}
 80099a8:	20000000 	.word	0x20000000

080099ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b088      	sub	sp, #32
 80099b0:	af02      	add	r7, sp, #8
 80099b2:	60f8      	str	r0, [r7, #12]
 80099b4:	60b9      	str	r1, [r7, #8]
 80099b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	685b      	ldr	r3, [r3, #4]
 80099bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099c0:	d111      	bne.n	80099e6 <SPI_EndRxTransaction+0x3a>
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099ca:	d004      	beq.n	80099d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	689b      	ldr	r3, [r3, #8]
 80099d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099d4:	d107      	bne.n	80099e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099ee:	d112      	bne.n	8009a16 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	9300      	str	r3, [sp, #0]
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	2200      	movs	r2, #0
 80099f8:	2180      	movs	r1, #128	@ 0x80
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f7ff feb8 	bl	8009770 <SPI_WaitFlagStateUntilTimeout>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d021      	beq.n	8009a4a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a0a:	f043 0220 	orr.w	r2, r3, #32
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009a12:	2303      	movs	r3, #3
 8009a14:	e03d      	b.n	8009a92 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009a16:	4b21      	ldr	r3, [pc, #132]	@ (8009a9c <SPI_EndRxTransaction+0xf0>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a21      	ldr	r2, [pc, #132]	@ (8009aa0 <SPI_EndRxTransaction+0xf4>)
 8009a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a20:	0d5b      	lsrs	r3, r3, #21
 8009a22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009a26:	fb02 f303 	mul.w	r3, r2, r3
 8009a2a:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d00a      	beq.n	8009a48 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	3b01      	subs	r3, #1
 8009a36:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a42:	2b80      	cmp	r3, #128	@ 0x80
 8009a44:	d0f2      	beq.n	8009a2c <SPI_EndRxTransaction+0x80>
 8009a46:	e000      	b.n	8009a4a <SPI_EndRxTransaction+0x9e>
        break;
 8009a48:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a52:	d11d      	bne.n	8009a90 <SPI_EndRxTransaction+0xe4>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a5c:	d004      	beq.n	8009a68 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a66:	d113      	bne.n	8009a90 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	9300      	str	r3, [sp, #0]
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009a74:	68f8      	ldr	r0, [r7, #12]
 8009a76:	f7ff ff03 	bl	8009880 <SPI_WaitFifoStateUntilTimeout>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d007      	beq.n	8009a90 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a84:	f043 0220 	orr.w	r2, r3, #32
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009a8c:	2303      	movs	r3, #3
 8009a8e:	e000      	b.n	8009a92 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8009a90:	2300      	movs	r3, #0
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3718      	adds	r7, #24
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	20000000 	.word	0x20000000
 8009aa0:	165e9f81 	.word	0x165e9f81

08009aa4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b088      	sub	sp, #32
 8009aa8:	af02      	add	r7, sp, #8
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	9300      	str	r3, [sp, #0]
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f7ff fedf 	bl	8009880 <SPI_WaitFifoStateUntilTimeout>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d007      	beq.n	8009ad8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009acc:	f043 0220 	orr.w	r2, r3, #32
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009ad4:	2303      	movs	r3, #3
 8009ad6:	e046      	b.n	8009b66 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009ad8:	4b25      	ldr	r3, [pc, #148]	@ (8009b70 <SPI_EndRxTxTransaction+0xcc>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a25      	ldr	r2, [pc, #148]	@ (8009b74 <SPI_EndRxTxTransaction+0xd0>)
 8009ade:	fba2 2303 	umull	r2, r3, r2, r3
 8009ae2:	0d5b      	lsrs	r3, r3, #21
 8009ae4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009ae8:	fb02 f303 	mul.w	r3, r2, r3
 8009aec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009af6:	d112      	bne.n	8009b1e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	9300      	str	r3, [sp, #0]
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	2200      	movs	r2, #0
 8009b00:	2180      	movs	r1, #128	@ 0x80
 8009b02:	68f8      	ldr	r0, [r7, #12]
 8009b04:	f7ff fe34 	bl	8009770 <SPI_WaitFlagStateUntilTimeout>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d016      	beq.n	8009b3c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b12:	f043 0220 	orr.w	r2, r3, #32
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009b1a:	2303      	movs	r3, #3
 8009b1c:	e023      	b.n	8009b66 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d00a      	beq.n	8009b3a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	3b01      	subs	r3, #1
 8009b28:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b34:	2b80      	cmp	r3, #128	@ 0x80
 8009b36:	d0f2      	beq.n	8009b1e <SPI_EndRxTxTransaction+0x7a>
 8009b38:	e000      	b.n	8009b3c <SPI_EndRxTxTransaction+0x98>
        break;
 8009b3a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f7ff fe99 	bl	8009880 <SPI_WaitFifoStateUntilTimeout>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d007      	beq.n	8009b64 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b58:	f043 0220 	orr.w	r2, r3, #32
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009b60:	2303      	movs	r3, #3
 8009b62:	e000      	b.n	8009b66 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3718      	adds	r7, #24
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}
 8009b6e:	bf00      	nop
 8009b70:	20000000 	.word	0x20000000
 8009b74:	165e9f81 	.word	0x165e9f81

08009b78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b082      	sub	sp, #8
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d101      	bne.n	8009b8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b86:	2301      	movs	r3, #1
 8009b88:	e049      	b.n	8009c1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d106      	bne.n	8009ba4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 f841 	bl	8009c26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	3304      	adds	r3, #4
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	4610      	mov	r0, r2
 8009bb8:	f000 f9e8 	bl	8009f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2201      	movs	r2, #1
 8009bd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2201      	movs	r2, #1
 8009bf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2201      	movs	r2, #1
 8009c00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2201      	movs	r2, #1
 8009c08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2201      	movs	r2, #1
 8009c10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2201      	movs	r2, #1
 8009c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3708      	adds	r7, #8
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009c26:	b480      	push	{r7}
 8009c28:	b083      	sub	sp, #12
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009c2e:	bf00      	nop
 8009c30:	370c      	adds	r7, #12
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr
	...

08009c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b085      	sub	sp, #20
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d001      	beq.n	8009c54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009c50:	2301      	movs	r3, #1
 8009c52:	e054      	b.n	8009cfe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2202      	movs	r2, #2
 8009c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68da      	ldr	r2, [r3, #12]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f042 0201 	orr.w	r2, r2, #1
 8009c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a26      	ldr	r2, [pc, #152]	@ (8009d0c <HAL_TIM_Base_Start_IT+0xd0>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d022      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x80>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c7e:	d01d      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x80>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a22      	ldr	r2, [pc, #136]	@ (8009d10 <HAL_TIM_Base_Start_IT+0xd4>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d018      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x80>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a21      	ldr	r2, [pc, #132]	@ (8009d14 <HAL_TIM_Base_Start_IT+0xd8>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d013      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x80>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a1f      	ldr	r2, [pc, #124]	@ (8009d18 <HAL_TIM_Base_Start_IT+0xdc>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d00e      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x80>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8009d1c <HAL_TIM_Base_Start_IT+0xe0>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d009      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x80>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a1c      	ldr	r2, [pc, #112]	@ (8009d20 <HAL_TIM_Base_Start_IT+0xe4>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d004      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x80>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8009d24 <HAL_TIM_Base_Start_IT+0xe8>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d115      	bne.n	8009ce8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	689a      	ldr	r2, [r3, #8]
 8009cc2:	4b19      	ldr	r3, [pc, #100]	@ (8009d28 <HAL_TIM_Base_Start_IT+0xec>)
 8009cc4:	4013      	ands	r3, r2
 8009cc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2b06      	cmp	r3, #6
 8009ccc:	d015      	beq.n	8009cfa <HAL_TIM_Base_Start_IT+0xbe>
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cd4:	d011      	beq.n	8009cfa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f042 0201 	orr.w	r2, r2, #1
 8009ce4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ce6:	e008      	b.n	8009cfa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f042 0201 	orr.w	r2, r2, #1
 8009cf6:	601a      	str	r2, [r3, #0]
 8009cf8:	e000      	b.n	8009cfc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cfa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009cfc:	2300      	movs	r3, #0
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3714      	adds	r7, #20
 8009d02:	46bd      	mov	sp, r7
 8009d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop
 8009d0c:	40010000 	.word	0x40010000
 8009d10:	40000400 	.word	0x40000400
 8009d14:	40000800 	.word	0x40000800
 8009d18:	40000c00 	.word	0x40000c00
 8009d1c:	40010400 	.word	0x40010400
 8009d20:	40014000 	.word	0x40014000
 8009d24:	40001800 	.word	0x40001800
 8009d28:	00010007 	.word	0x00010007

08009d2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	691b      	ldr	r3, [r3, #16]
 8009d42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	f003 0302 	and.w	r3, r3, #2
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d020      	beq.n	8009d90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f003 0302 	and.w	r3, r3, #2
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d01b      	beq.n	8009d90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f06f 0202 	mvn.w	r2, #2
 8009d60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2201      	movs	r2, #1
 8009d66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	699b      	ldr	r3, [r3, #24]
 8009d6e:	f003 0303 	and.w	r3, r3, #3
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d003      	beq.n	8009d7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 f8e9 	bl	8009f4e <HAL_TIM_IC_CaptureCallback>
 8009d7c:	e005      	b.n	8009d8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 f8db 	bl	8009f3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 f8ec 	bl	8009f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	f003 0304 	and.w	r3, r3, #4
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d020      	beq.n	8009ddc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f003 0304 	and.w	r3, r3, #4
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d01b      	beq.n	8009ddc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f06f 0204 	mvn.w	r2, #4
 8009dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2202      	movs	r2, #2
 8009db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	699b      	ldr	r3, [r3, #24]
 8009dba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d003      	beq.n	8009dca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 f8c3 	bl	8009f4e <HAL_TIM_IC_CaptureCallback>
 8009dc8:	e005      	b.n	8009dd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 f8b5 	bl	8009f3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 f8c6 	bl	8009f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	f003 0308 	and.w	r3, r3, #8
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d020      	beq.n	8009e28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f003 0308 	and.w	r3, r3, #8
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d01b      	beq.n	8009e28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f06f 0208 	mvn.w	r2, #8
 8009df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2204      	movs	r2, #4
 8009dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	69db      	ldr	r3, [r3, #28]
 8009e06:	f003 0303 	and.w	r3, r3, #3
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d003      	beq.n	8009e16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 f89d 	bl	8009f4e <HAL_TIM_IC_CaptureCallback>
 8009e14:	e005      	b.n	8009e22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 f88f 	bl	8009f3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 f8a0 	bl	8009f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	f003 0310 	and.w	r3, r3, #16
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d020      	beq.n	8009e74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f003 0310 	and.w	r3, r3, #16
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d01b      	beq.n	8009e74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f06f 0210 	mvn.w	r2, #16
 8009e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2208      	movs	r2, #8
 8009e4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	69db      	ldr	r3, [r3, #28]
 8009e52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d003      	beq.n	8009e62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f877 	bl	8009f4e <HAL_TIM_IC_CaptureCallback>
 8009e60:	e005      	b.n	8009e6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 f869 	bl	8009f3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f000 f87a 	bl	8009f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	f003 0301 	and.w	r3, r3, #1
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d00c      	beq.n	8009e98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f003 0301 	and.w	r3, r3, #1
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d007      	beq.n	8009e98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f06f 0201 	mvn.w	r2, #1
 8009e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f7f8 fb32 	bl	80024fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d104      	bne.n	8009eac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d00c      	beq.n	8009ec6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d007      	beq.n	8009ec6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 f913 	bl	800a0ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d00c      	beq.n	8009eea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d007      	beq.n	8009eea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009ee2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 f90b 	bl	800a100 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d00c      	beq.n	8009f0e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d007      	beq.n	8009f0e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009f06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f000 f834 	bl	8009f76 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	f003 0320 	and.w	r3, r3, #32
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d00c      	beq.n	8009f32 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f003 0320 	and.w	r3, r3, #32
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d007      	beq.n	8009f32 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f06f 0220 	mvn.w	r2, #32
 8009f2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f000 f8d3 	bl	800a0d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f32:	bf00      	nop
 8009f34:	3710      	adds	r7, #16
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b083      	sub	sp, #12
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009f42:	bf00      	nop
 8009f44:	370c      	adds	r7, #12
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr

08009f4e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009f4e:	b480      	push	{r7}
 8009f50:	b083      	sub	sp, #12
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009f56:	bf00      	nop
 8009f58:	370c      	adds	r7, #12
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f60:	4770      	bx	lr

08009f62 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009f62:	b480      	push	{r7}
 8009f64:	b083      	sub	sp, #12
 8009f66:	af00      	add	r7, sp, #0
 8009f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009f6a:	bf00      	nop
 8009f6c:	370c      	adds	r7, #12
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr

08009f76 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009f76:	b480      	push	{r7}
 8009f78:	b083      	sub	sp, #12
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009f7e:	bf00      	nop
 8009f80:	370c      	adds	r7, #12
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr
	...

08009f8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b085      	sub	sp, #20
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a43      	ldr	r2, [pc, #268]	@ (800a0ac <TIM_Base_SetConfig+0x120>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d013      	beq.n	8009fcc <TIM_Base_SetConfig+0x40>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009faa:	d00f      	beq.n	8009fcc <TIM_Base_SetConfig+0x40>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a40      	ldr	r2, [pc, #256]	@ (800a0b0 <TIM_Base_SetConfig+0x124>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d00b      	beq.n	8009fcc <TIM_Base_SetConfig+0x40>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a3f      	ldr	r2, [pc, #252]	@ (800a0b4 <TIM_Base_SetConfig+0x128>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d007      	beq.n	8009fcc <TIM_Base_SetConfig+0x40>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a3e      	ldr	r2, [pc, #248]	@ (800a0b8 <TIM_Base_SetConfig+0x12c>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d003      	beq.n	8009fcc <TIM_Base_SetConfig+0x40>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a3d      	ldr	r2, [pc, #244]	@ (800a0bc <TIM_Base_SetConfig+0x130>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d108      	bne.n	8009fde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	4a32      	ldr	r2, [pc, #200]	@ (800a0ac <TIM_Base_SetConfig+0x120>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d02b      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fec:	d027      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	4a2f      	ldr	r2, [pc, #188]	@ (800a0b0 <TIM_Base_SetConfig+0x124>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d023      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	4a2e      	ldr	r2, [pc, #184]	@ (800a0b4 <TIM_Base_SetConfig+0x128>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d01f      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4a2d      	ldr	r2, [pc, #180]	@ (800a0b8 <TIM_Base_SetConfig+0x12c>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d01b      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	4a2c      	ldr	r2, [pc, #176]	@ (800a0bc <TIM_Base_SetConfig+0x130>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d017      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	4a2b      	ldr	r2, [pc, #172]	@ (800a0c0 <TIM_Base_SetConfig+0x134>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d013      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	4a2a      	ldr	r2, [pc, #168]	@ (800a0c4 <TIM_Base_SetConfig+0x138>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d00f      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	4a29      	ldr	r2, [pc, #164]	@ (800a0c8 <TIM_Base_SetConfig+0x13c>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d00b      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a28      	ldr	r2, [pc, #160]	@ (800a0cc <TIM_Base_SetConfig+0x140>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d007      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4a27      	ldr	r2, [pc, #156]	@ (800a0d0 <TIM_Base_SetConfig+0x144>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d003      	beq.n	800a03e <TIM_Base_SetConfig+0xb2>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a26      	ldr	r2, [pc, #152]	@ (800a0d4 <TIM_Base_SetConfig+0x148>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d108      	bne.n	800a050 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a044:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	68fa      	ldr	r2, [r7, #12]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	695b      	ldr	r3, [r3, #20]
 800a05a:	4313      	orrs	r3, r2
 800a05c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	689a      	ldr	r2, [r3, #8]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	681a      	ldr	r2, [r3, #0]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a0e      	ldr	r2, [pc, #56]	@ (800a0ac <TIM_Base_SetConfig+0x120>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d003      	beq.n	800a07e <TIM_Base_SetConfig+0xf2>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a10      	ldr	r2, [pc, #64]	@ (800a0bc <TIM_Base_SetConfig+0x130>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d103      	bne.n	800a086 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	691a      	ldr	r2, [r3, #16]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f043 0204 	orr.w	r2, r3, #4
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2201      	movs	r2, #1
 800a096:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	68fa      	ldr	r2, [r7, #12]
 800a09c:	601a      	str	r2, [r3, #0]
}
 800a09e:	bf00      	nop
 800a0a0:	3714      	adds	r7, #20
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr
 800a0aa:	bf00      	nop
 800a0ac:	40010000 	.word	0x40010000
 800a0b0:	40000400 	.word	0x40000400
 800a0b4:	40000800 	.word	0x40000800
 800a0b8:	40000c00 	.word	0x40000c00
 800a0bc:	40010400 	.word	0x40010400
 800a0c0:	40014000 	.word	0x40014000
 800a0c4:	40014400 	.word	0x40014400
 800a0c8:	40014800 	.word	0x40014800
 800a0cc:	40001800 	.word	0x40001800
 800a0d0:	40001c00 	.word	0x40001c00
 800a0d4:	40002000 	.word	0x40002000

0800a0d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a0e0:	bf00      	nop
 800a0e2:	370c      	adds	r7, #12
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr

0800a0ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a0f4:	bf00      	nop
 800a0f6:	370c      	adds	r7, #12
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr

0800a100 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a108:	bf00      	nop
 800a10a:	370c      	adds	r7, #12
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr

0800a114 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d101      	bne.n	800a126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a122:	2301      	movs	r3, #1
 800a124:	e040      	b.n	800a1a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d106      	bne.n	800a13c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2200      	movs	r2, #0
 800a132:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f7f9 f840 	bl	80031bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2224      	movs	r2, #36	@ 0x24
 800a140:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f022 0201 	bic.w	r2, r2, #1
 800a150:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a156:	2b00      	cmp	r3, #0
 800a158:	d002      	beq.n	800a160 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f000 fa8c 	bl	800a678 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 f825 	bl	800a1b0 <UART_SetConfig>
 800a166:	4603      	mov	r3, r0
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d101      	bne.n	800a170 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e01b      	b.n	800a1a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	685a      	ldr	r2, [r3, #4]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a17e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	689a      	ldr	r2, [r3, #8]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a18e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f042 0201 	orr.w	r2, r2, #1
 800a19e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 fb0b 	bl	800a7bc <UART_CheckIdleState>
 800a1a6:	4603      	mov	r3, r0
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3708      	adds	r7, #8
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b088      	sub	sp, #32
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	689a      	ldr	r2, [r3, #8]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	691b      	ldr	r3, [r3, #16]
 800a1c4:	431a      	orrs	r2, r3
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	695b      	ldr	r3, [r3, #20]
 800a1ca:	431a      	orrs	r2, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	69db      	ldr	r3, [r3, #28]
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	681a      	ldr	r2, [r3, #0]
 800a1da:	4ba6      	ldr	r3, [pc, #664]	@ (800a474 <UART_SetConfig+0x2c4>)
 800a1dc:	4013      	ands	r3, r2
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	6812      	ldr	r2, [r2, #0]
 800a1e2:	6979      	ldr	r1, [r7, #20]
 800a1e4:	430b      	orrs	r3, r1
 800a1e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	68da      	ldr	r2, [r3, #12]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	430a      	orrs	r2, r1
 800a1fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	699b      	ldr	r3, [r3, #24]
 800a202:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6a1b      	ldr	r3, [r3, #32]
 800a208:	697a      	ldr	r2, [r7, #20]
 800a20a:	4313      	orrs	r3, r2
 800a20c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	697a      	ldr	r2, [r7, #20]
 800a21e:	430a      	orrs	r2, r1
 800a220:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	4a94      	ldr	r2, [pc, #592]	@ (800a478 <UART_SetConfig+0x2c8>)
 800a228:	4293      	cmp	r3, r2
 800a22a:	d120      	bne.n	800a26e <UART_SetConfig+0xbe>
 800a22c:	4b93      	ldr	r3, [pc, #588]	@ (800a47c <UART_SetConfig+0x2cc>)
 800a22e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a232:	f003 0303 	and.w	r3, r3, #3
 800a236:	2b03      	cmp	r3, #3
 800a238:	d816      	bhi.n	800a268 <UART_SetConfig+0xb8>
 800a23a:	a201      	add	r2, pc, #4	@ (adr r2, 800a240 <UART_SetConfig+0x90>)
 800a23c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a240:	0800a251 	.word	0x0800a251
 800a244:	0800a25d 	.word	0x0800a25d
 800a248:	0800a257 	.word	0x0800a257
 800a24c:	0800a263 	.word	0x0800a263
 800a250:	2301      	movs	r3, #1
 800a252:	77fb      	strb	r3, [r7, #31]
 800a254:	e150      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a256:	2302      	movs	r3, #2
 800a258:	77fb      	strb	r3, [r7, #31]
 800a25a:	e14d      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a25c:	2304      	movs	r3, #4
 800a25e:	77fb      	strb	r3, [r7, #31]
 800a260:	e14a      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a262:	2308      	movs	r3, #8
 800a264:	77fb      	strb	r3, [r7, #31]
 800a266:	e147      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a268:	2310      	movs	r3, #16
 800a26a:	77fb      	strb	r3, [r7, #31]
 800a26c:	e144      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a83      	ldr	r2, [pc, #524]	@ (800a480 <UART_SetConfig+0x2d0>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d132      	bne.n	800a2de <UART_SetConfig+0x12e>
 800a278:	4b80      	ldr	r3, [pc, #512]	@ (800a47c <UART_SetConfig+0x2cc>)
 800a27a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a27e:	f003 030c 	and.w	r3, r3, #12
 800a282:	2b0c      	cmp	r3, #12
 800a284:	d828      	bhi.n	800a2d8 <UART_SetConfig+0x128>
 800a286:	a201      	add	r2, pc, #4	@ (adr r2, 800a28c <UART_SetConfig+0xdc>)
 800a288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a28c:	0800a2c1 	.word	0x0800a2c1
 800a290:	0800a2d9 	.word	0x0800a2d9
 800a294:	0800a2d9 	.word	0x0800a2d9
 800a298:	0800a2d9 	.word	0x0800a2d9
 800a29c:	0800a2cd 	.word	0x0800a2cd
 800a2a0:	0800a2d9 	.word	0x0800a2d9
 800a2a4:	0800a2d9 	.word	0x0800a2d9
 800a2a8:	0800a2d9 	.word	0x0800a2d9
 800a2ac:	0800a2c7 	.word	0x0800a2c7
 800a2b0:	0800a2d9 	.word	0x0800a2d9
 800a2b4:	0800a2d9 	.word	0x0800a2d9
 800a2b8:	0800a2d9 	.word	0x0800a2d9
 800a2bc:	0800a2d3 	.word	0x0800a2d3
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	77fb      	strb	r3, [r7, #31]
 800a2c4:	e118      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a2c6:	2302      	movs	r3, #2
 800a2c8:	77fb      	strb	r3, [r7, #31]
 800a2ca:	e115      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a2cc:	2304      	movs	r3, #4
 800a2ce:	77fb      	strb	r3, [r7, #31]
 800a2d0:	e112      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a2d2:	2308      	movs	r3, #8
 800a2d4:	77fb      	strb	r3, [r7, #31]
 800a2d6:	e10f      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a2d8:	2310      	movs	r3, #16
 800a2da:	77fb      	strb	r3, [r7, #31]
 800a2dc:	e10c      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a68      	ldr	r2, [pc, #416]	@ (800a484 <UART_SetConfig+0x2d4>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d120      	bne.n	800a32a <UART_SetConfig+0x17a>
 800a2e8:	4b64      	ldr	r3, [pc, #400]	@ (800a47c <UART_SetConfig+0x2cc>)
 800a2ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2ee:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a2f2:	2b30      	cmp	r3, #48	@ 0x30
 800a2f4:	d013      	beq.n	800a31e <UART_SetConfig+0x16e>
 800a2f6:	2b30      	cmp	r3, #48	@ 0x30
 800a2f8:	d814      	bhi.n	800a324 <UART_SetConfig+0x174>
 800a2fa:	2b20      	cmp	r3, #32
 800a2fc:	d009      	beq.n	800a312 <UART_SetConfig+0x162>
 800a2fe:	2b20      	cmp	r3, #32
 800a300:	d810      	bhi.n	800a324 <UART_SetConfig+0x174>
 800a302:	2b00      	cmp	r3, #0
 800a304:	d002      	beq.n	800a30c <UART_SetConfig+0x15c>
 800a306:	2b10      	cmp	r3, #16
 800a308:	d006      	beq.n	800a318 <UART_SetConfig+0x168>
 800a30a:	e00b      	b.n	800a324 <UART_SetConfig+0x174>
 800a30c:	2300      	movs	r3, #0
 800a30e:	77fb      	strb	r3, [r7, #31]
 800a310:	e0f2      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a312:	2302      	movs	r3, #2
 800a314:	77fb      	strb	r3, [r7, #31]
 800a316:	e0ef      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a318:	2304      	movs	r3, #4
 800a31a:	77fb      	strb	r3, [r7, #31]
 800a31c:	e0ec      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a31e:	2308      	movs	r3, #8
 800a320:	77fb      	strb	r3, [r7, #31]
 800a322:	e0e9      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a324:	2310      	movs	r3, #16
 800a326:	77fb      	strb	r3, [r7, #31]
 800a328:	e0e6      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	4a56      	ldr	r2, [pc, #344]	@ (800a488 <UART_SetConfig+0x2d8>)
 800a330:	4293      	cmp	r3, r2
 800a332:	d120      	bne.n	800a376 <UART_SetConfig+0x1c6>
 800a334:	4b51      	ldr	r3, [pc, #324]	@ (800a47c <UART_SetConfig+0x2cc>)
 800a336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a33a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a33e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a340:	d013      	beq.n	800a36a <UART_SetConfig+0x1ba>
 800a342:	2bc0      	cmp	r3, #192	@ 0xc0
 800a344:	d814      	bhi.n	800a370 <UART_SetConfig+0x1c0>
 800a346:	2b80      	cmp	r3, #128	@ 0x80
 800a348:	d009      	beq.n	800a35e <UART_SetConfig+0x1ae>
 800a34a:	2b80      	cmp	r3, #128	@ 0x80
 800a34c:	d810      	bhi.n	800a370 <UART_SetConfig+0x1c0>
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d002      	beq.n	800a358 <UART_SetConfig+0x1a8>
 800a352:	2b40      	cmp	r3, #64	@ 0x40
 800a354:	d006      	beq.n	800a364 <UART_SetConfig+0x1b4>
 800a356:	e00b      	b.n	800a370 <UART_SetConfig+0x1c0>
 800a358:	2300      	movs	r3, #0
 800a35a:	77fb      	strb	r3, [r7, #31]
 800a35c:	e0cc      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a35e:	2302      	movs	r3, #2
 800a360:	77fb      	strb	r3, [r7, #31]
 800a362:	e0c9      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a364:	2304      	movs	r3, #4
 800a366:	77fb      	strb	r3, [r7, #31]
 800a368:	e0c6      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a36a:	2308      	movs	r3, #8
 800a36c:	77fb      	strb	r3, [r7, #31]
 800a36e:	e0c3      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a370:	2310      	movs	r3, #16
 800a372:	77fb      	strb	r3, [r7, #31]
 800a374:	e0c0      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a44      	ldr	r2, [pc, #272]	@ (800a48c <UART_SetConfig+0x2dc>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d125      	bne.n	800a3cc <UART_SetConfig+0x21c>
 800a380:	4b3e      	ldr	r3, [pc, #248]	@ (800a47c <UART_SetConfig+0x2cc>)
 800a382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a386:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a38a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a38e:	d017      	beq.n	800a3c0 <UART_SetConfig+0x210>
 800a390:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a394:	d817      	bhi.n	800a3c6 <UART_SetConfig+0x216>
 800a396:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a39a:	d00b      	beq.n	800a3b4 <UART_SetConfig+0x204>
 800a39c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3a0:	d811      	bhi.n	800a3c6 <UART_SetConfig+0x216>
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d003      	beq.n	800a3ae <UART_SetConfig+0x1fe>
 800a3a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3aa:	d006      	beq.n	800a3ba <UART_SetConfig+0x20a>
 800a3ac:	e00b      	b.n	800a3c6 <UART_SetConfig+0x216>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	77fb      	strb	r3, [r7, #31]
 800a3b2:	e0a1      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a3b4:	2302      	movs	r3, #2
 800a3b6:	77fb      	strb	r3, [r7, #31]
 800a3b8:	e09e      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a3ba:	2304      	movs	r3, #4
 800a3bc:	77fb      	strb	r3, [r7, #31]
 800a3be:	e09b      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a3c0:	2308      	movs	r3, #8
 800a3c2:	77fb      	strb	r3, [r7, #31]
 800a3c4:	e098      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a3c6:	2310      	movs	r3, #16
 800a3c8:	77fb      	strb	r3, [r7, #31]
 800a3ca:	e095      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a2f      	ldr	r2, [pc, #188]	@ (800a490 <UART_SetConfig+0x2e0>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d125      	bne.n	800a422 <UART_SetConfig+0x272>
 800a3d6:	4b29      	ldr	r3, [pc, #164]	@ (800a47c <UART_SetConfig+0x2cc>)
 800a3d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a3e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3e4:	d017      	beq.n	800a416 <UART_SetConfig+0x266>
 800a3e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3ea:	d817      	bhi.n	800a41c <UART_SetConfig+0x26c>
 800a3ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3f0:	d00b      	beq.n	800a40a <UART_SetConfig+0x25a>
 800a3f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3f6:	d811      	bhi.n	800a41c <UART_SetConfig+0x26c>
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d003      	beq.n	800a404 <UART_SetConfig+0x254>
 800a3fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a400:	d006      	beq.n	800a410 <UART_SetConfig+0x260>
 800a402:	e00b      	b.n	800a41c <UART_SetConfig+0x26c>
 800a404:	2301      	movs	r3, #1
 800a406:	77fb      	strb	r3, [r7, #31]
 800a408:	e076      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a40a:	2302      	movs	r3, #2
 800a40c:	77fb      	strb	r3, [r7, #31]
 800a40e:	e073      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a410:	2304      	movs	r3, #4
 800a412:	77fb      	strb	r3, [r7, #31]
 800a414:	e070      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a416:	2308      	movs	r3, #8
 800a418:	77fb      	strb	r3, [r7, #31]
 800a41a:	e06d      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a41c:	2310      	movs	r3, #16
 800a41e:	77fb      	strb	r3, [r7, #31]
 800a420:	e06a      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	4a1b      	ldr	r2, [pc, #108]	@ (800a494 <UART_SetConfig+0x2e4>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d138      	bne.n	800a49e <UART_SetConfig+0x2ee>
 800a42c:	4b13      	ldr	r3, [pc, #76]	@ (800a47c <UART_SetConfig+0x2cc>)
 800a42e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a432:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a436:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a43a:	d017      	beq.n	800a46c <UART_SetConfig+0x2bc>
 800a43c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a440:	d82a      	bhi.n	800a498 <UART_SetConfig+0x2e8>
 800a442:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a446:	d00b      	beq.n	800a460 <UART_SetConfig+0x2b0>
 800a448:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a44c:	d824      	bhi.n	800a498 <UART_SetConfig+0x2e8>
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d003      	beq.n	800a45a <UART_SetConfig+0x2aa>
 800a452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a456:	d006      	beq.n	800a466 <UART_SetConfig+0x2b6>
 800a458:	e01e      	b.n	800a498 <UART_SetConfig+0x2e8>
 800a45a:	2300      	movs	r3, #0
 800a45c:	77fb      	strb	r3, [r7, #31]
 800a45e:	e04b      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a460:	2302      	movs	r3, #2
 800a462:	77fb      	strb	r3, [r7, #31]
 800a464:	e048      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a466:	2304      	movs	r3, #4
 800a468:	77fb      	strb	r3, [r7, #31]
 800a46a:	e045      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a46c:	2308      	movs	r3, #8
 800a46e:	77fb      	strb	r3, [r7, #31]
 800a470:	e042      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a472:	bf00      	nop
 800a474:	efff69f3 	.word	0xefff69f3
 800a478:	40011000 	.word	0x40011000
 800a47c:	40023800 	.word	0x40023800
 800a480:	40004400 	.word	0x40004400
 800a484:	40004800 	.word	0x40004800
 800a488:	40004c00 	.word	0x40004c00
 800a48c:	40005000 	.word	0x40005000
 800a490:	40011400 	.word	0x40011400
 800a494:	40007800 	.word	0x40007800
 800a498:	2310      	movs	r3, #16
 800a49a:	77fb      	strb	r3, [r7, #31]
 800a49c:	e02c      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a72      	ldr	r2, [pc, #456]	@ (800a66c <UART_SetConfig+0x4bc>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d125      	bne.n	800a4f4 <UART_SetConfig+0x344>
 800a4a8:	4b71      	ldr	r3, [pc, #452]	@ (800a670 <UART_SetConfig+0x4c0>)
 800a4aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4ae:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a4b2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a4b6:	d017      	beq.n	800a4e8 <UART_SetConfig+0x338>
 800a4b8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a4bc:	d817      	bhi.n	800a4ee <UART_SetConfig+0x33e>
 800a4be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4c2:	d00b      	beq.n	800a4dc <UART_SetConfig+0x32c>
 800a4c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4c8:	d811      	bhi.n	800a4ee <UART_SetConfig+0x33e>
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d003      	beq.n	800a4d6 <UART_SetConfig+0x326>
 800a4ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4d2:	d006      	beq.n	800a4e2 <UART_SetConfig+0x332>
 800a4d4:	e00b      	b.n	800a4ee <UART_SetConfig+0x33e>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	77fb      	strb	r3, [r7, #31]
 800a4da:	e00d      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a4dc:	2302      	movs	r3, #2
 800a4de:	77fb      	strb	r3, [r7, #31]
 800a4e0:	e00a      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a4e2:	2304      	movs	r3, #4
 800a4e4:	77fb      	strb	r3, [r7, #31]
 800a4e6:	e007      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a4e8:	2308      	movs	r3, #8
 800a4ea:	77fb      	strb	r3, [r7, #31]
 800a4ec:	e004      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a4ee:	2310      	movs	r3, #16
 800a4f0:	77fb      	strb	r3, [r7, #31]
 800a4f2:	e001      	b.n	800a4f8 <UART_SetConfig+0x348>
 800a4f4:	2310      	movs	r3, #16
 800a4f6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	69db      	ldr	r3, [r3, #28]
 800a4fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a500:	d15b      	bne.n	800a5ba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a502:	7ffb      	ldrb	r3, [r7, #31]
 800a504:	2b08      	cmp	r3, #8
 800a506:	d828      	bhi.n	800a55a <UART_SetConfig+0x3aa>
 800a508:	a201      	add	r2, pc, #4	@ (adr r2, 800a510 <UART_SetConfig+0x360>)
 800a50a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a50e:	bf00      	nop
 800a510:	0800a535 	.word	0x0800a535
 800a514:	0800a53d 	.word	0x0800a53d
 800a518:	0800a545 	.word	0x0800a545
 800a51c:	0800a55b 	.word	0x0800a55b
 800a520:	0800a54b 	.word	0x0800a54b
 800a524:	0800a55b 	.word	0x0800a55b
 800a528:	0800a55b 	.word	0x0800a55b
 800a52c:	0800a55b 	.word	0x0800a55b
 800a530:	0800a553 	.word	0x0800a553
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a534:	f7fb f97c 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 800a538:	61b8      	str	r0, [r7, #24]
        break;
 800a53a:	e013      	b.n	800a564 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a53c:	f7fb f98c 	bl	8005858 <HAL_RCC_GetPCLK2Freq>
 800a540:	61b8      	str	r0, [r7, #24]
        break;
 800a542:	e00f      	b.n	800a564 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a544:	4b4b      	ldr	r3, [pc, #300]	@ (800a674 <UART_SetConfig+0x4c4>)
 800a546:	61bb      	str	r3, [r7, #24]
        break;
 800a548:	e00c      	b.n	800a564 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a54a:	f7fb f89f 	bl	800568c <HAL_RCC_GetSysClockFreq>
 800a54e:	61b8      	str	r0, [r7, #24]
        break;
 800a550:	e008      	b.n	800a564 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a556:	61bb      	str	r3, [r7, #24]
        break;
 800a558:	e004      	b.n	800a564 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a55a:	2300      	movs	r3, #0
 800a55c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a55e:	2301      	movs	r3, #1
 800a560:	77bb      	strb	r3, [r7, #30]
        break;
 800a562:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a564:	69bb      	ldr	r3, [r7, #24]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d074      	beq.n	800a654 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a56a:	69bb      	ldr	r3, [r7, #24]
 800a56c:	005a      	lsls	r2, r3, #1
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	085b      	lsrs	r3, r3, #1
 800a574:	441a      	add	r2, r3
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a57e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	2b0f      	cmp	r3, #15
 800a584:	d916      	bls.n	800a5b4 <UART_SetConfig+0x404>
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a58c:	d212      	bcs.n	800a5b4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	b29b      	uxth	r3, r3
 800a592:	f023 030f 	bic.w	r3, r3, #15
 800a596:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a598:	693b      	ldr	r3, [r7, #16]
 800a59a:	085b      	lsrs	r3, r3, #1
 800a59c:	b29b      	uxth	r3, r3
 800a59e:	f003 0307 	and.w	r3, r3, #7
 800a5a2:	b29a      	uxth	r2, r3
 800a5a4:	89fb      	ldrh	r3, [r7, #14]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	89fa      	ldrh	r2, [r7, #14]
 800a5b0:	60da      	str	r2, [r3, #12]
 800a5b2:	e04f      	b.n	800a654 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	77bb      	strb	r3, [r7, #30]
 800a5b8:	e04c      	b.n	800a654 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a5ba:	7ffb      	ldrb	r3, [r7, #31]
 800a5bc:	2b08      	cmp	r3, #8
 800a5be:	d828      	bhi.n	800a612 <UART_SetConfig+0x462>
 800a5c0:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c8 <UART_SetConfig+0x418>)
 800a5c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5c6:	bf00      	nop
 800a5c8:	0800a5ed 	.word	0x0800a5ed
 800a5cc:	0800a5f5 	.word	0x0800a5f5
 800a5d0:	0800a5fd 	.word	0x0800a5fd
 800a5d4:	0800a613 	.word	0x0800a613
 800a5d8:	0800a603 	.word	0x0800a603
 800a5dc:	0800a613 	.word	0x0800a613
 800a5e0:	0800a613 	.word	0x0800a613
 800a5e4:	0800a613 	.word	0x0800a613
 800a5e8:	0800a60b 	.word	0x0800a60b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5ec:	f7fb f920 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 800a5f0:	61b8      	str	r0, [r7, #24]
        break;
 800a5f2:	e013      	b.n	800a61c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5f4:	f7fb f930 	bl	8005858 <HAL_RCC_GetPCLK2Freq>
 800a5f8:	61b8      	str	r0, [r7, #24]
        break;
 800a5fa:	e00f      	b.n	800a61c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a5fc:	4b1d      	ldr	r3, [pc, #116]	@ (800a674 <UART_SetConfig+0x4c4>)
 800a5fe:	61bb      	str	r3, [r7, #24]
        break;
 800a600:	e00c      	b.n	800a61c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a602:	f7fb f843 	bl	800568c <HAL_RCC_GetSysClockFreq>
 800a606:	61b8      	str	r0, [r7, #24]
        break;
 800a608:	e008      	b.n	800a61c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a60a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a60e:	61bb      	str	r3, [r7, #24]
        break;
 800a610:	e004      	b.n	800a61c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a612:	2300      	movs	r3, #0
 800a614:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a616:	2301      	movs	r3, #1
 800a618:	77bb      	strb	r3, [r7, #30]
        break;
 800a61a:	bf00      	nop
    }

    if (pclk != 0U)
 800a61c:	69bb      	ldr	r3, [r7, #24]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d018      	beq.n	800a654 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	685b      	ldr	r3, [r3, #4]
 800a626:	085a      	lsrs	r2, r3, #1
 800a628:	69bb      	ldr	r3, [r7, #24]
 800a62a:	441a      	add	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	fbb2 f3f3 	udiv	r3, r2, r3
 800a634:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	2b0f      	cmp	r3, #15
 800a63a:	d909      	bls.n	800a650 <UART_SetConfig+0x4a0>
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a642:	d205      	bcs.n	800a650 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	b29a      	uxth	r2, r3
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	60da      	str	r2, [r3, #12]
 800a64e:	e001      	b.n	800a654 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a650:	2301      	movs	r3, #1
 800a652:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a660:	7fbb      	ldrb	r3, [r7, #30]
}
 800a662:	4618      	mov	r0, r3
 800a664:	3720      	adds	r7, #32
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
 800a66a:	bf00      	nop
 800a66c:	40007c00 	.word	0x40007c00
 800a670:	40023800 	.word	0x40023800
 800a674:	00f42400 	.word	0x00f42400

0800a678 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a678:	b480      	push	{r7}
 800a67a:	b083      	sub	sp, #12
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a684:	f003 0308 	and.w	r3, r3, #8
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d00a      	beq.n	800a6a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	685b      	ldr	r3, [r3, #4]
 800a692:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	430a      	orrs	r2, r1
 800a6a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6a6:	f003 0301 	and.w	r3, r3, #1
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d00a      	beq.n	800a6c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	430a      	orrs	r2, r1
 800a6c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6c8:	f003 0302 	and.w	r3, r3, #2
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00a      	beq.n	800a6e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	430a      	orrs	r2, r1
 800a6e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6ea:	f003 0304 	and.w	r3, r3, #4
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d00a      	beq.n	800a708 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	430a      	orrs	r2, r1
 800a706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a70c:	f003 0310 	and.w	r3, r3, #16
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00a      	beq.n	800a72a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	430a      	orrs	r2, r1
 800a728:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a72e:	f003 0320 	and.w	r3, r3, #32
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00a      	beq.n	800a74c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	430a      	orrs	r2, r1
 800a74a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a754:	2b00      	cmp	r3, #0
 800a756:	d01a      	beq.n	800a78e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	685b      	ldr	r3, [r3, #4]
 800a75e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a772:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a776:	d10a      	bne.n	800a78e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	685b      	ldr	r3, [r3, #4]
 800a77e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	430a      	orrs	r2, r1
 800a78c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a796:	2b00      	cmp	r3, #0
 800a798:	d00a      	beq.n	800a7b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	430a      	orrs	r2, r1
 800a7ae:	605a      	str	r2, [r3, #4]
  }
}
 800a7b0:	bf00      	nop
 800a7b2:	370c      	adds	r7, #12
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr

0800a7bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b08c      	sub	sp, #48	@ 0x30
 800a7c0:	af02      	add	r7, sp, #8
 800a7c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a7cc:	f7f9 f9d0 	bl	8003b70 <HAL_GetTick>
 800a7d0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f003 0308 	and.w	r3, r3, #8
 800a7dc:	2b08      	cmp	r3, #8
 800a7de:	d12e      	bne.n	800a83e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a7e4:	9300      	str	r3, [sp, #0]
 800a7e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 f83b 	bl	800a86a <UART_WaitOnFlagUntilTimeout>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d021      	beq.n	800a83e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	e853 3f00 	ldrex	r3, [r3]
 800a806:	60fb      	str	r3, [r7, #12]
   return(result);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a80e:	623b      	str	r3, [r7, #32]
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	461a      	mov	r2, r3
 800a816:	6a3b      	ldr	r3, [r7, #32]
 800a818:	61fb      	str	r3, [r7, #28]
 800a81a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a81c:	69b9      	ldr	r1, [r7, #24]
 800a81e:	69fa      	ldr	r2, [r7, #28]
 800a820:	e841 2300 	strex	r3, r2, [r1]
 800a824:	617b      	str	r3, [r7, #20]
   return(result);
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d1e6      	bne.n	800a7fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2220      	movs	r2, #32
 800a830:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a83a:	2303      	movs	r3, #3
 800a83c:	e011      	b.n	800a862 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2220      	movs	r2, #32
 800a842:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2220      	movs	r2, #32
 800a848:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2200      	movs	r2, #0
 800a850:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2200      	movs	r2, #0
 800a856:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a860:	2300      	movs	r3, #0
}
 800a862:	4618      	mov	r0, r3
 800a864:	3728      	adds	r7, #40	@ 0x28
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}

0800a86a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a86a:	b580      	push	{r7, lr}
 800a86c:	b084      	sub	sp, #16
 800a86e:	af00      	add	r7, sp, #0
 800a870:	60f8      	str	r0, [r7, #12]
 800a872:	60b9      	str	r1, [r7, #8]
 800a874:	603b      	str	r3, [r7, #0]
 800a876:	4613      	mov	r3, r2
 800a878:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a87a:	e04f      	b.n	800a91c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a87c:	69bb      	ldr	r3, [r7, #24]
 800a87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a882:	d04b      	beq.n	800a91c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a884:	f7f9 f974 	bl	8003b70 <HAL_GetTick>
 800a888:	4602      	mov	r2, r0
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	69ba      	ldr	r2, [r7, #24]
 800a890:	429a      	cmp	r2, r3
 800a892:	d302      	bcc.n	800a89a <UART_WaitOnFlagUntilTimeout+0x30>
 800a894:	69bb      	ldr	r3, [r7, #24]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d101      	bne.n	800a89e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a89a:	2303      	movs	r3, #3
 800a89c:	e04e      	b.n	800a93c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f003 0304 	and.w	r3, r3, #4
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d037      	beq.n	800a91c <UART_WaitOnFlagUntilTimeout+0xb2>
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	2b80      	cmp	r3, #128	@ 0x80
 800a8b0:	d034      	beq.n	800a91c <UART_WaitOnFlagUntilTimeout+0xb2>
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	2b40      	cmp	r3, #64	@ 0x40
 800a8b6:	d031      	beq.n	800a91c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	69db      	ldr	r3, [r3, #28]
 800a8be:	f003 0308 	and.w	r3, r3, #8
 800a8c2:	2b08      	cmp	r3, #8
 800a8c4:	d110      	bne.n	800a8e8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	2208      	movs	r2, #8
 800a8cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a8ce:	68f8      	ldr	r0, [r7, #12]
 800a8d0:	f000 f838 	bl	800a944 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2208      	movs	r2, #8
 800a8d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	e029      	b.n	800a93c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	69db      	ldr	r3, [r3, #28]
 800a8ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a8f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8f6:	d111      	bne.n	800a91c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a900:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a902:	68f8      	ldr	r0, [r7, #12]
 800a904:	f000 f81e 	bl	800a944 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2220      	movs	r2, #32
 800a90c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a918:	2303      	movs	r3, #3
 800a91a:	e00f      	b.n	800a93c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	69da      	ldr	r2, [r3, #28]
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	4013      	ands	r3, r2
 800a926:	68ba      	ldr	r2, [r7, #8]
 800a928:	429a      	cmp	r2, r3
 800a92a:	bf0c      	ite	eq
 800a92c:	2301      	moveq	r3, #1
 800a92e:	2300      	movne	r3, #0
 800a930:	b2db      	uxtb	r3, r3
 800a932:	461a      	mov	r2, r3
 800a934:	79fb      	ldrb	r3, [r7, #7]
 800a936:	429a      	cmp	r2, r3
 800a938:	d0a0      	beq.n	800a87c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a93a:	2300      	movs	r3, #0
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3710      	adds	r7, #16
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a944:	b480      	push	{r7}
 800a946:	b095      	sub	sp, #84	@ 0x54
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a954:	e853 3f00 	ldrex	r3, [r3]
 800a958:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a95c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a960:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	461a      	mov	r2, r3
 800a968:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a96a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a96c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a96e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a970:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a972:	e841 2300 	strex	r3, r2, [r1]
 800a976:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d1e6      	bne.n	800a94c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	3308      	adds	r3, #8
 800a984:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a986:	6a3b      	ldr	r3, [r7, #32]
 800a988:	e853 3f00 	ldrex	r3, [r3]
 800a98c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a98e:	69fb      	ldr	r3, [r7, #28]
 800a990:	f023 0301 	bic.w	r3, r3, #1
 800a994:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	3308      	adds	r3, #8
 800a99c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a99e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a9a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a9a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9a6:	e841 2300 	strex	r3, r2, [r1]
 800a9aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1e5      	bne.n	800a97e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9b6:	2b01      	cmp	r3, #1
 800a9b8:	d118      	bne.n	800a9ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	e853 3f00 	ldrex	r3, [r3]
 800a9c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	f023 0310 	bic.w	r3, r3, #16
 800a9ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9d8:	61bb      	str	r3, [r7, #24]
 800a9da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9dc:	6979      	ldr	r1, [r7, #20]
 800a9de:	69ba      	ldr	r2, [r7, #24]
 800a9e0:	e841 2300 	strex	r3, r2, [r1]
 800a9e4:	613b      	str	r3, [r7, #16]
   return(result);
 800a9e6:	693b      	ldr	r3, [r7, #16]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d1e6      	bne.n	800a9ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2220      	movs	r2, #32
 800a9f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800aa00:	bf00      	nop
 800aa02:	3754      	adds	r7, #84	@ 0x54
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800aa0c:	b084      	sub	sp, #16
 800aa0e:	b480      	push	{r7}
 800aa10:	b085      	sub	sp, #20
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
 800aa16:	f107 001c 	add.w	r0, r7, #28
 800aa1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800aa22:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800aa24:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800aa26:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800aa28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800aa2a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800aa2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800aa2e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800aa30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800aa32:	431a      	orrs	r2, r3
             Init.ClockDiv
 800aa34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800aa36:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800aa38:	68fa      	ldr	r2, [r7, #12]
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	685a      	ldr	r2, [r3, #4]
 800aa42:	4b07      	ldr	r3, [pc, #28]	@ (800aa60 <SDMMC_Init+0x54>)
 800aa44:	4013      	ands	r3, r2
 800aa46:	68fa      	ldr	r2, [r7, #12]
 800aa48:	431a      	orrs	r2, r3
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800aa4e:	2300      	movs	r3, #0
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3714      	adds	r7, #20
 800aa54:	46bd      	mov	sp, r7
 800aa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5a:	b004      	add	sp, #16
 800aa5c:	4770      	bx	lr
 800aa5e:	bf00      	nop
 800aa60:	ffff8100 	.word	0xffff8100

0800aa64 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800aa64:	b480      	push	{r7}
 800aa66:	b083      	sub	sp, #12
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	370c      	adds	r7, #12
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr

0800aa7e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800aa7e:	b480      	push	{r7}
 800aa80:	b083      	sub	sp, #12
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	6078      	str	r0, [r7, #4]
 800aa86:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800aa92:	2300      	movs	r3, #0
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	370c      	adds	r7, #12
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr

0800aaa0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800aaa0:	b480      	push	{r7}
 800aaa2:	b083      	sub	sp, #12
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2203      	movs	r2, #3
 800aaac:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800aaae:	2300      	movs	r3, #0
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDMMCx->POWER = (uint32_t)0x00000000;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2200      	movs	r2, #0
 800aac8:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 800aaca:	2300      	movs	r3, #0
}
 800aacc:	4618      	mov	r0, r3
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 0303 	and.w	r3, r3, #3
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	370c      	adds	r7, #12
 800aaec:	46bd      	mov	sp, r7
 800aaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf2:	4770      	bx	lr

0800aaf4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b085      	sub	sp, #20
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800aafe:	2300      	movs	r3, #0
 800ab00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab12:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800ab18:	431a      	orrs	r2, r3
                       Command->CPSM);
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800ab1e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab20:	68fa      	ldr	r2, [r7, #12]
 800ab22:	4313      	orrs	r3, r2
 800ab24:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	68da      	ldr	r2, [r3, #12]
 800ab2a:	4b06      	ldr	r3, [pc, #24]	@ (800ab44 <SDMMC_SendCommand+0x50>)
 800ab2c:	4013      	ands	r3, r2
 800ab2e:	68fa      	ldr	r2, [r7, #12]
 800ab30:	431a      	orrs	r2, r3
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800ab36:	2300      	movs	r3, #0
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3714      	adds	r7, #20
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr
 800ab44:	fffff000 	.word	0xfffff000

0800ab48 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b083      	sub	sp, #12
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	691b      	ldr	r3, [r3, #16]
 800ab54:	b2db      	uxtb	r3, r3
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	370c      	adds	r7, #12
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800ab62:	b480      	push	{r7}
 800ab64:	b085      	sub	sp, #20
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
 800ab6a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	3314      	adds	r3, #20
 800ab70:	461a      	mov	r2, r3
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	4413      	add	r3, r2
 800ab76:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
}  
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3714      	adds	r7, #20
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b085      	sub	sp, #20
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ab92:	2300      	movs	r3, #0
 800ab94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	685a      	ldr	r2, [r3, #4]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abae:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800abb4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800abba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc6:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	431a      	orrs	r2, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800abd2:	2300      	movs	r3, #0

}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3714      	adds	r7, #20
 800abd8:	46bd      	mov	sp, r7
 800abda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abde:	4770      	bx	lr

0800abe0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b088      	sub	sp, #32
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
 800abe8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800abee:	2310      	movs	r3, #16
 800abf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800abf2:	2340      	movs	r3, #64	@ 0x40
 800abf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800abf6:	2300      	movs	r3, #0
 800abf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800abfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800abfe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac00:	f107 0308 	add.w	r3, r7, #8
 800ac04:	4619      	mov	r1, r3
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f7ff ff74 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800ac0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac10:	2110      	movs	r1, #16
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f000 fa1a 	bl	800b04c <SDMMC_GetCmdResp1>
 800ac18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac1a:	69fb      	ldr	r3, [r7, #28]
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3720      	adds	r7, #32
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b088      	sub	sp, #32
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
 800ac2c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ac32:	2311      	movs	r3, #17
 800ac34:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac36:	2340      	movs	r3, #64	@ 0x40
 800ac38:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac42:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac44:	f107 0308 	add.w	r3, r7, #8
 800ac48:	4619      	mov	r1, r3
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f7ff ff52 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ac50:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac54:	2111      	movs	r1, #17
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f000 f9f8 	bl	800b04c <SDMMC_GetCmdResp1>
 800ac5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac5e:	69fb      	ldr	r3, [r7, #28]
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3720      	adds	r7, #32
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b088      	sub	sp, #32
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ac76:	2312      	movs	r3, #18
 800ac78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac7a:	2340      	movs	r3, #64	@ 0x40
 800ac7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac88:	f107 0308 	add.w	r3, r7, #8
 800ac8c:	4619      	mov	r1, r3
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f7ff ff30 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ac94:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac98:	2112      	movs	r1, #18
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f000 f9d6 	bl	800b04c <SDMMC_GetCmdResp1>
 800aca0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aca2:	69fb      	ldr	r3, [r7, #28]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3720      	adds	r7, #32
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b088      	sub	sp, #32
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800acba:	2318      	movs	r3, #24
 800acbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800acbe:	2340      	movs	r3, #64	@ 0x40
 800acc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800acc2:	2300      	movs	r3, #0
 800acc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800acc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800accc:	f107 0308 	add.w	r3, r7, #8
 800acd0:	4619      	mov	r1, r3
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f7ff ff0e 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800acd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acdc:	2118      	movs	r1, #24
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f000 f9b4 	bl	800b04c <SDMMC_GetCmdResp1>
 800ace4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ace6:	69fb      	ldr	r3, [r7, #28]
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3720      	adds	r7, #32
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}

0800acf0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b088      	sub	sp, #32
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800acfe:	2319      	movs	r3, #25
 800ad00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad02:	2340      	movs	r3, #64	@ 0x40
 800ad04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad06:	2300      	movs	r3, #0
 800ad08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad0e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad10:	f107 0308 	add.w	r3, r7, #8
 800ad14:	4619      	mov	r1, r3
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f7ff feec 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ad1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad20:	2119      	movs	r1, #25
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f000 f992 	bl	800b04c <SDMMC_GetCmdResp1>
 800ad28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad2a:	69fb      	ldr	r3, [r7, #28]
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3720      	adds	r7, #32
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b088      	sub	sp, #32
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ad40:	230c      	movs	r3, #12
 800ad42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad44:	2340      	movs	r3, #64	@ 0x40
 800ad46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad52:	f107 0308 	add.w	r3, r7, #8
 800ad56:	4619      	mov	r1, r3
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f7ff fecb 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800ad5e:	4a05      	ldr	r2, [pc, #20]	@ (800ad74 <SDMMC_CmdStopTransfer+0x40>)
 800ad60:	210c      	movs	r1, #12
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f000 f972 	bl	800b04c <SDMMC_GetCmdResp1>
 800ad68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad6a:	69fb      	ldr	r3, [r7, #28]
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3720      	adds	r7, #32
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	05f5e100 	.word	0x05f5e100

0800ad78 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b08a      	sub	sp, #40	@ 0x28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60f8      	str	r0, [r7, #12]
 800ad80:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ad88:	2307      	movs	r3, #7
 800ad8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad8c:	2340      	movs	r3, #64	@ 0x40
 800ad8e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad90:	2300      	movs	r3, #0
 800ad92:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad98:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad9a:	f107 0310 	add.w	r3, r7, #16
 800ad9e:	4619      	mov	r1, r3
 800ada0:	68f8      	ldr	r0, [r7, #12]
 800ada2:	f7ff fea7 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800ada6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800adaa:	2107      	movs	r1, #7
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f000 f94d 	bl	800b04c <SDMMC_GetCmdResp1>
 800adb2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800adb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3728      	adds	r7, #40	@ 0x28
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}

0800adbe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800adbe:	b580      	push	{r7, lr}
 800adc0:	b088      	sub	sp, #32
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800adc6:	2300      	movs	r3, #0
 800adc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800adca:	2300      	movs	r3, #0
 800adcc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800adce:	2300      	movs	r3, #0
 800add0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800add2:	2300      	movs	r3, #0
 800add4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800add6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800adda:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800addc:	f107 0308 	add.w	r3, r7, #8
 800ade0:	4619      	mov	r1, r3
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f7ff fe86 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 fb67 	bl	800b4bc <SDMMC_GetCmdError>
 800adee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800adf0:	69fb      	ldr	r3, [r7, #28]
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3720      	adds	r7, #32
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}

0800adfa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800adfa:	b580      	push	{r7, lr}
 800adfc:	b088      	sub	sp, #32
 800adfe:	af00      	add	r7, sp, #0
 800ae00:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ae02:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800ae06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ae08:	2308      	movs	r3, #8
 800ae0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ae0c:	2340      	movs	r3, #64	@ 0x40
 800ae0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ae10:	2300      	movs	r3, #0
 800ae12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ae14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae18:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ae1a:	f107 0308 	add.w	r3, r7, #8
 800ae1e:	4619      	mov	r1, r3
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f7ff fe67 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 fafa 	bl	800b420 <SDMMC_GetCmdResp7>
 800ae2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae2e:	69fb      	ldr	r3, [r7, #28]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3720      	adds	r7, #32
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b088      	sub	sp, #32
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ae46:	2337      	movs	r3, #55	@ 0x37
 800ae48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ae4a:	2340      	movs	r3, #64	@ 0x40
 800ae4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ae52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ae58:	f107 0308 	add.w	r3, r7, #8
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f7ff fe48 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800ae64:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae68:	2137      	movs	r1, #55	@ 0x37
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 f8ee 	bl	800b04c <SDMMC_GetCmdResp1>
 800ae70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae72:	69fb      	ldr	r3, [r7, #28]
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3720      	adds	r7, #32
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}

0800ae7c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b088      	sub	sp, #32
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ae86:	683a      	ldr	r2, [r7, #0]
 800ae88:	4b0d      	ldr	r3, [pc, #52]	@ (800aec0 <SDMMC_CmdAppOperCommand+0x44>)
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ae8e:	2329      	movs	r3, #41	@ 0x29
 800ae90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ae92:	2340      	movs	r3, #64	@ 0x40
 800ae94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ae96:	2300      	movs	r3, #0
 800ae98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ae9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aea0:	f107 0308 	add.w	r3, r7, #8
 800aea4:	4619      	mov	r1, r3
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f7ff fe24 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f000 fa03 	bl	800b2b8 <SDMMC_GetCmdResp3>
 800aeb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aeb4:	69fb      	ldr	r3, [r7, #28]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	3720      	adds	r7, #32
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	80100000 	.word	0x80100000

0800aec4 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b088      	sub	sp, #32
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800aed2:	2306      	movs	r3, #6
 800aed4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aed6:	2340      	movs	r3, #64	@ 0x40
 800aed8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aeda:	2300      	movs	r3, #0
 800aedc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aede:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aee2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aee4:	f107 0308 	add.w	r3, r7, #8
 800aee8:	4619      	mov	r1, r3
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f7ff fe02 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800aef0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aef4:	2106      	movs	r1, #6
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f000 f8a8 	bl	800b04c <SDMMC_GetCmdResp1>
 800aefc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aefe:	69fb      	ldr	r3, [r7, #28]
}
 800af00:	4618      	mov	r0, r3
 800af02:	3720      	adds	r7, #32
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}

0800af08 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b088      	sub	sp, #32
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800af10:	2300      	movs	r3, #0
 800af12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800af14:	2333      	movs	r3, #51	@ 0x33
 800af16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800af18:	2340      	movs	r3, #64	@ 0x40
 800af1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800af1c:	2300      	movs	r3, #0
 800af1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800af20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af24:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800af26:	f107 0308 	add.w	r3, r7, #8
 800af2a:	4619      	mov	r1, r3
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	f7ff fde1 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800af32:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af36:	2133      	movs	r1, #51	@ 0x33
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f000 f887 	bl	800b04c <SDMMC_GetCmdResp1>
 800af3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af40:	69fb      	ldr	r3, [r7, #28]
}
 800af42:	4618      	mov	r0, r3
 800af44:	3720      	adds	r7, #32
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800af4a:	b580      	push	{r7, lr}
 800af4c:	b088      	sub	sp, #32
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800af52:	2300      	movs	r3, #0
 800af54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800af56:	2302      	movs	r3, #2
 800af58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800af5a:	23c0      	movs	r3, #192	@ 0xc0
 800af5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800af5e:	2300      	movs	r3, #0
 800af60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800af62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800af68:	f107 0308 	add.w	r3, r7, #8
 800af6c:	4619      	mov	r1, r3
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f7ff fdc0 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f957 	bl	800b228 <SDMMC_GetCmdResp2>
 800af7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af7c:	69fb      	ldr	r3, [r7, #28]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3720      	adds	r7, #32
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800af86:	b580      	push	{r7, lr}
 800af88:	b088      	sub	sp, #32
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
 800af8e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800af94:	2309      	movs	r3, #9
 800af96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800af98:	23c0      	movs	r3, #192	@ 0xc0
 800af9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800af9c:	2300      	movs	r3, #0
 800af9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800afa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800afa4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800afa6:	f107 0308 	add.w	r3, r7, #8
 800afaa:	4619      	mov	r1, r3
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f7ff fda1 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f938 	bl	800b228 <SDMMC_GetCmdResp2>
 800afb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afba:	69fb      	ldr	r3, [r7, #28]
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3720      	adds	r7, #32
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b088      	sub	sp, #32
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800afce:	2300      	movs	r3, #0
 800afd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800afd2:	2303      	movs	r3, #3
 800afd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800afd6:	2340      	movs	r3, #64	@ 0x40
 800afd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800afda:	2300      	movs	r3, #0
 800afdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800afde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800afe2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800afe4:	f107 0308 	add.w	r3, r7, #8
 800afe8:	4619      	mov	r1, r3
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f7ff fd82 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800aff0:	683a      	ldr	r2, [r7, #0]
 800aff2:	2103      	movs	r1, #3
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 f99d 	bl	800b334 <SDMMC_GetCmdResp6>
 800affa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800affc:	69fb      	ldr	r3, [r7, #28]
}
 800affe:	4618      	mov	r0, r3
 800b000:	3720      	adds	r7, #32
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}

0800b006 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b006:	b580      	push	{r7, lr}
 800b008:	b088      	sub	sp, #32
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
 800b00e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b014:	230d      	movs	r3, #13
 800b016:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b018:	2340      	movs	r3, #64	@ 0x40
 800b01a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b01c:	2300      	movs	r3, #0
 800b01e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b020:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b024:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b026:	f107 0308 	add.w	r3, r7, #8
 800b02a:	4619      	mov	r1, r3
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f7ff fd61 	bl	800aaf4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800b032:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b036:	210d      	movs	r1, #13
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f000 f807 	bl	800b04c <SDMMC_GetCmdResp1>
 800b03e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b040:	69fb      	ldr	r3, [r7, #28]
}
 800b042:	4618      	mov	r0, r3
 800b044:	3720      	adds	r7, #32
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}
	...

0800b04c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b088      	sub	sp, #32
 800b050:	af00      	add	r7, sp, #0
 800b052:	60f8      	str	r0, [r7, #12]
 800b054:	460b      	mov	r3, r1
 800b056:	607a      	str	r2, [r7, #4]
 800b058:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b05a:	4b70      	ldr	r3, [pc, #448]	@ (800b21c <SDMMC_GetCmdResp1+0x1d0>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	4a70      	ldr	r2, [pc, #448]	@ (800b220 <SDMMC_GetCmdResp1+0x1d4>)
 800b060:	fba2 2303 	umull	r2, r3, r2, r3
 800b064:	0a5a      	lsrs	r2, r3, #9
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	fb02 f303 	mul.w	r3, r2, r3
 800b06c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b06e:	69fb      	ldr	r3, [r7, #28]
 800b070:	1e5a      	subs	r2, r3, #1
 800b072:	61fa      	str	r2, [r7, #28]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d102      	bne.n	800b07e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b078:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b07c:	e0c9      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b082:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b084:	69bb      	ldr	r3, [r7, #24]
 800b086:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d0ef      	beq.n	800b06e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b08e:	69bb      	ldr	r3, [r7, #24]
 800b090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b094:	2b00      	cmp	r3, #0
 800b096:	d1ea      	bne.n	800b06e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b09c:	f003 0304 	and.w	r3, r3, #4
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d004      	beq.n	800b0ae <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2204      	movs	r2, #4
 800b0a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b0aa:	2304      	movs	r3, #4
 800b0ac:	e0b1      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0b2:	f003 0301 	and.w	r3, r3, #1
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d004      	beq.n	800b0c4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e0a6      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	22c5      	movs	r2, #197	@ 0xc5
 800b0c8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b0ca:	68f8      	ldr	r0, [r7, #12]
 800b0cc:	f7ff fd3c 	bl	800ab48 <SDMMC_GetCommandResponse>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	461a      	mov	r2, r3
 800b0d4:	7afb      	ldrb	r3, [r7, #11]
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d001      	beq.n	800b0de <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0da:	2301      	movs	r3, #1
 800b0dc:	e099      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b0de:	2100      	movs	r1, #0
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f7ff fd3e 	bl	800ab62 <SDMMC_GetResponse>
 800b0e6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b0e8:	697a      	ldr	r2, [r7, #20]
 800b0ea:	4b4e      	ldr	r3, [pc, #312]	@ (800b224 <SDMMC_GetCmdResp1+0x1d8>)
 800b0ec:	4013      	ands	r3, r2
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d101      	bne.n	800b0f6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	e08d      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	da02      	bge.n	800b102 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b0fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b100:	e087      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d001      	beq.n	800b110 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b10c:	2340      	movs	r3, #64	@ 0x40
 800b10e:	e080      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b116:	2b00      	cmp	r3, #0
 800b118:	d001      	beq.n	800b11e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b11a:	2380      	movs	r3, #128	@ 0x80
 800b11c:	e079      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b124:	2b00      	cmp	r3, #0
 800b126:	d002      	beq.n	800b12e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b128:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b12c:	e071      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b12e:	697b      	ldr	r3, [r7, #20]
 800b130:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b134:	2b00      	cmp	r3, #0
 800b136:	d002      	beq.n	800b13e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b138:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b13c:	e069      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b144:	2b00      	cmp	r3, #0
 800b146:	d002      	beq.n	800b14e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b148:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b14c:	e061      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b154:	2b00      	cmp	r3, #0
 800b156:	d002      	beq.n	800b15e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b158:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b15c:	e059      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b164:	2b00      	cmp	r3, #0
 800b166:	d002      	beq.n	800b16e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b16c:	e051      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b174:	2b00      	cmp	r3, #0
 800b176:	d002      	beq.n	800b17e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b178:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b17c:	e049      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b184:	2b00      	cmp	r3, #0
 800b186:	d002      	beq.n	800b18e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b188:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b18c:	e041      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b194:	2b00      	cmp	r3, #0
 800b196:	d002      	beq.n	800b19e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b198:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b19c:	e039      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d002      	beq.n	800b1ae <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b1a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b1ac:	e031      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d002      	beq.n	800b1be <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b1b8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800b1bc:	e029      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d002      	beq.n	800b1ce <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b1c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b1cc:	e021      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d002      	beq.n	800b1de <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b1d8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b1dc:	e019      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d002      	beq.n	800b1ee <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b1e8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b1ec:	e011      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d002      	beq.n	800b1fe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b1f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b1fc:	e009      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	f003 0308 	and.w	r3, r3, #8
 800b204:	2b00      	cmp	r3, #0
 800b206:	d002      	beq.n	800b20e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b208:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800b20c:	e001      	b.n	800b212 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b20e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b212:	4618      	mov	r0, r3
 800b214:	3720      	adds	r7, #32
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}
 800b21a:	bf00      	nop
 800b21c:	20000000 	.word	0x20000000
 800b220:	10624dd3 	.word	0x10624dd3
 800b224:	fdffe008 	.word	0xfdffe008

0800b228 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800b228:	b480      	push	{r7}
 800b22a:	b085      	sub	sp, #20
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b230:	4b1f      	ldr	r3, [pc, #124]	@ (800b2b0 <SDMMC_GetCmdResp2+0x88>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4a1f      	ldr	r2, [pc, #124]	@ (800b2b4 <SDMMC_GetCmdResp2+0x8c>)
 800b236:	fba2 2303 	umull	r2, r3, r2, r3
 800b23a:	0a5b      	lsrs	r3, r3, #9
 800b23c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b240:	fb02 f303 	mul.w	r3, r2, r3
 800b244:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	1e5a      	subs	r2, r3, #1
 800b24a:	60fa      	str	r2, [r7, #12]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d102      	bne.n	800b256 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b250:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b254:	e026      	b.n	800b2a4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b25a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b262:	2b00      	cmp	r3, #0
 800b264:	d0ef      	beq.n	800b246 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d1ea      	bne.n	800b246 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b274:	f003 0304 	and.w	r3, r3, #4
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d004      	beq.n	800b286 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2204      	movs	r2, #4
 800b280:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b282:	2304      	movs	r3, #4
 800b284:	e00e      	b.n	800b2a4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b28a:	f003 0301 	and.w	r3, r3, #1
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d004      	beq.n	800b29c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2201      	movs	r2, #1
 800b296:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b298:	2301      	movs	r3, #1
 800b29a:	e003      	b.n	800b2a4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	22c5      	movs	r2, #197	@ 0xc5
 800b2a0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b2a2:	2300      	movs	r3, #0
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	3714      	adds	r7, #20
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr
 800b2b0:	20000000 	.word	0x20000000
 800b2b4:	10624dd3 	.word	0x10624dd3

0800b2b8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b085      	sub	sp, #20
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b2c0:	4b1a      	ldr	r3, [pc, #104]	@ (800b32c <SDMMC_GetCmdResp3+0x74>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a1a      	ldr	r2, [pc, #104]	@ (800b330 <SDMMC_GetCmdResp3+0x78>)
 800b2c6:	fba2 2303 	umull	r2, r3, r2, r3
 800b2ca:	0a5b      	lsrs	r3, r3, #9
 800b2cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2d0:	fb02 f303 	mul.w	r3, r2, r3
 800b2d4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	1e5a      	subs	r2, r3, #1
 800b2da:	60fa      	str	r2, [r7, #12]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d102      	bne.n	800b2e6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b2e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b2e4:	e01b      	b.n	800b31e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2ea:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d0ef      	beq.n	800b2d6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d1ea      	bne.n	800b2d6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b304:	f003 0304 	and.w	r3, r3, #4
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d004      	beq.n	800b316 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2204      	movs	r2, #4
 800b310:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b312:	2304      	movs	r3, #4
 800b314:	e003      	b.n	800b31e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	22c5      	movs	r2, #197	@ 0xc5
 800b31a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b31c:	2300      	movs	r3, #0
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3714      	adds	r7, #20
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	20000000 	.word	0x20000000
 800b330:	10624dd3 	.word	0x10624dd3

0800b334 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b088      	sub	sp, #32
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	460b      	mov	r3, r1
 800b33e:	607a      	str	r2, [r7, #4]
 800b340:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b342:	4b35      	ldr	r3, [pc, #212]	@ (800b418 <SDMMC_GetCmdResp6+0xe4>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	4a35      	ldr	r2, [pc, #212]	@ (800b41c <SDMMC_GetCmdResp6+0xe8>)
 800b348:	fba2 2303 	umull	r2, r3, r2, r3
 800b34c:	0a5b      	lsrs	r3, r3, #9
 800b34e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b352:	fb02 f303 	mul.w	r3, r2, r3
 800b356:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b358:	69fb      	ldr	r3, [r7, #28]
 800b35a:	1e5a      	subs	r2, r3, #1
 800b35c:	61fa      	str	r2, [r7, #28]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d102      	bne.n	800b368 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b362:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b366:	e052      	b.n	800b40e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b36c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b36e:	69bb      	ldr	r3, [r7, #24]
 800b370:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b374:	2b00      	cmp	r3, #0
 800b376:	d0ef      	beq.n	800b358 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d1ea      	bne.n	800b358 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b386:	f003 0304 	and.w	r3, r3, #4
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d004      	beq.n	800b398 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2204      	movs	r2, #4
 800b392:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b394:	2304      	movs	r3, #4
 800b396:	e03a      	b.n	800b40e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b39c:	f003 0301 	and.w	r3, r3, #1
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d004      	beq.n	800b3ae <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2201      	movs	r2, #1
 800b3a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	e02f      	b.n	800b40e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b3ae:	68f8      	ldr	r0, [r7, #12]
 800b3b0:	f7ff fbca 	bl	800ab48 <SDMMC_GetCommandResponse>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	7afb      	ldrb	r3, [r7, #11]
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d001      	beq.n	800b3c2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b3be:	2301      	movs	r3, #1
 800b3c0:	e025      	b.n	800b40e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	22c5      	movs	r2, #197	@ 0xc5
 800b3c6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	68f8      	ldr	r0, [r7, #12]
 800b3cc:	f7ff fbc9 	bl	800ab62 <SDMMC_GetResponse>
 800b3d0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d106      	bne.n	800b3ea <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	0c1b      	lsrs	r3, r3, #16
 800b3e0:	b29a      	uxth	r2, r3
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	e011      	b.n	800b40e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b3ea:	697b      	ldr	r3, [r7, #20]
 800b3ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d002      	beq.n	800b3fa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b3f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3f8:	e009      	b.n	800b40e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b400:	2b00      	cmp	r3, #0
 800b402:	d002      	beq.n	800b40a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b404:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b408:	e001      	b.n	800b40e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b40a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3720      	adds	r7, #32
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
 800b416:	bf00      	nop
 800b418:	20000000 	.word	0x20000000
 800b41c:	10624dd3 	.word	0x10624dd3

0800b420 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800b420:	b480      	push	{r7}
 800b422:	b085      	sub	sp, #20
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b428:	4b22      	ldr	r3, [pc, #136]	@ (800b4b4 <SDMMC_GetCmdResp7+0x94>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	4a22      	ldr	r2, [pc, #136]	@ (800b4b8 <SDMMC_GetCmdResp7+0x98>)
 800b42e:	fba2 2303 	umull	r2, r3, r2, r3
 800b432:	0a5b      	lsrs	r3, r3, #9
 800b434:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b438:	fb02 f303 	mul.w	r3, r2, r3
 800b43c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	1e5a      	subs	r2, r3, #1
 800b442:	60fa      	str	r2, [r7, #12]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d102      	bne.n	800b44e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b448:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b44c:	e02c      	b.n	800b4a8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b452:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d0ef      	beq.n	800b43e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b464:	2b00      	cmp	r3, #0
 800b466:	d1ea      	bne.n	800b43e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b46c:	f003 0304 	and.w	r3, r3, #4
 800b470:	2b00      	cmp	r3, #0
 800b472:	d004      	beq.n	800b47e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2204      	movs	r2, #4
 800b478:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b47a:	2304      	movs	r3, #4
 800b47c:	e014      	b.n	800b4a8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b482:	f003 0301 	and.w	r3, r3, #1
 800b486:	2b00      	cmp	r3, #0
 800b488:	d004      	beq.n	800b494 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2201      	movs	r2, #1
 800b48e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b490:	2301      	movs	r3, #1
 800b492:	e009      	b.n	800b4a8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d002      	beq.n	800b4a6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2240      	movs	r2, #64	@ 0x40
 800b4a4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b4a6:	2300      	movs	r3, #0
  
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3714      	adds	r7, #20
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b2:	4770      	bx	lr
 800b4b4:	20000000 	.word	0x20000000
 800b4b8:	10624dd3 	.word	0x10624dd3

0800b4bc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b085      	sub	sp, #20
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b4c4:	4b11      	ldr	r3, [pc, #68]	@ (800b50c <SDMMC_GetCmdError+0x50>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4a11      	ldr	r2, [pc, #68]	@ (800b510 <SDMMC_GetCmdError+0x54>)
 800b4ca:	fba2 2303 	umull	r2, r3, r2, r3
 800b4ce:	0a5b      	lsrs	r3, r3, #9
 800b4d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b4d4:	fb02 f303 	mul.w	r3, r2, r3
 800b4d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	1e5a      	subs	r2, r3, #1
 800b4de:	60fa      	str	r2, [r7, #12]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d102      	bne.n	800b4ea <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b4e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b4e8:	e009      	b.n	800b4fe <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d0f1      	beq.n	800b4da <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	22c5      	movs	r2, #197	@ 0xc5
 800b4fa:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b4fc:	2300      	movs	r3, #0
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3714      	adds	r7, #20
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr
 800b50a:	bf00      	nop
 800b50c:	20000000 	.word	0x20000000
 800b510:	10624dd3 	.word	0x10624dd3

0800b514 <ethernet_init>:
 * @param mul_ip Pointer to multicast IP address.
 * @param mul_port Multicast port number.
 * @param port Local port number.
 */
void ethernet_init(void)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	af00      	add	r7, sp, #0
  do
  {
    // Reset hw w5500
    SET_BIT(GPIOC->BSRR, GPIO_BSRR_BR5); // W5500 pin reset to low state
 800b518:	4b20      	ldr	r3, [pc, #128]	@ (800b59c <ethernet_init+0x88>)
 800b51a:	699b      	ldr	r3, [r3, #24]
 800b51c:	4a1f      	ldr	r2, [pc, #124]	@ (800b59c <ethernet_init+0x88>)
 800b51e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b522:	6193      	str	r3, [r2, #24]
    ethernet_delay(100);
 800b524:	2064      	movs	r0, #100	@ 0x64
 800b526:	f7f6 fc58 	bl	8001dda <ethernet_delay>
    SET_BIT(GPIOC->BSRR, GPIO_BSRR_BS5); // W5500 pin reset to high state
 800b52a:	4b1c      	ldr	r3, [pc, #112]	@ (800b59c <ethernet_init+0x88>)
 800b52c:	699b      	ldr	r3, [r3, #24]
 800b52e:	4a1b      	ldr	r2, [pc, #108]	@ (800b59c <ethernet_init+0x88>)
 800b530:	f043 0320 	orr.w	r3, r3, #32
 800b534:	6193      	str	r3, [r2, #24]
    ethernet_delay(2000);
 800b536:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b53a:	f7f6 fc4e 	bl	8001dda <ethernet_delay>
  } while (w5500_get_phylink() != PHY_LINK_ON);
 800b53e:	f001 f926 	bl	800c78e <w5500_get_phylink>
 800b542:	4603      	mov	r3, r0
 800b544:	2b01      	cmp	r3, #1
 800b546:	d1e7      	bne.n	800b518 <ethernet_init+0x4>

  // Perform software reset and initialize W5500 module with buffer sizes
  w5500_init(tx_buf_size, rx_buf_size);
 800b548:	4915      	ldr	r1, [pc, #84]	@ (800b5a0 <ethernet_init+0x8c>)
 800b54a:	4816      	ldr	r0, [pc, #88]	@ (800b5a4 <ethernet_init+0x90>)
 800b54c:	f001 f8f8 	bl	800c740 <w5500_init>

  // Set MAC address and configure EXTI interrupt priority for W5500 interrupt pin
  if (dev_addr_get() == DEV_ADDR_A) // DEV_ADDR_A
 800b550:	f7f7 ff8e 	bl	8003470 <dev_addr_get>
 800b554:	4603      	mov	r3, r0
 800b556:	2b00      	cmp	r3, #0
 800b558:	d109      	bne.n	800b56e <ethernet_init+0x5a>
  {
    w5500_net_info.ip[3] = 101;
 800b55a:	4b13      	ldr	r3, [pc, #76]	@ (800b5a8 <ethernet_init+0x94>)
 800b55c:	2265      	movs	r2, #101	@ 0x65
 800b55e:	725a      	strb	r2, [r3, #9]
    w5500_net_info.mac[5] = 101;
 800b560:	4b11      	ldr	r3, [pc, #68]	@ (800b5a8 <ethernet_init+0x94>)
 800b562:	2265      	movs	r2, #101	@ 0x65
 800b564:	715a      	strb	r2, [r3, #5]
    ip_dest[3] = 102;
 800b566:	4b11      	ldr	r3, [pc, #68]	@ (800b5ac <ethernet_init+0x98>)
 800b568:	2266      	movs	r2, #102	@ 0x66
 800b56a:	70da      	strb	r2, [r3, #3]
 800b56c:	e008      	b.n	800b580 <ethernet_init+0x6c>
  }
  else // DEV_ADDR_B
  {
    w5500_net_info.ip[3] = 102;
 800b56e:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a8 <ethernet_init+0x94>)
 800b570:	2266      	movs	r2, #102	@ 0x66
 800b572:	725a      	strb	r2, [r3, #9]
    w5500_net_info.mac[5] = 102;
 800b574:	4b0c      	ldr	r3, [pc, #48]	@ (800b5a8 <ethernet_init+0x94>)
 800b576:	2266      	movs	r2, #102	@ 0x66
 800b578:	715a      	strb	r2, [r3, #5]
    ip_dest[3] = 101;
 800b57a:	4b0c      	ldr	r3, [pc, #48]	@ (800b5ac <ethernet_init+0x98>)
 800b57c:	2265      	movs	r2, #101	@ 0x65
 800b57e:	70da      	strb	r2, [r3, #3]
  }
  w5500_set_shar(w5500_net_info.mac);
 800b580:	4809      	ldr	r0, [pc, #36]	@ (800b5a8 <ethernet_init+0x94>)
 800b582:	f000 fe6a 	bl	800c25a <w5500_set_shar>
  // Configure network settings
  w5500_set_sipr(w5500_net_info.ip);
 800b586:	480a      	ldr	r0, [pc, #40]	@ (800b5b0 <ethernet_init+0x9c>)
 800b588:	f000 fe83 	bl	800c292 <w5500_set_sipr>
  w5500_set_gar(w5500_net_info.gw);
 800b58c:	4809      	ldr	r0, [pc, #36]	@ (800b5b4 <ethernet_init+0xa0>)
 800b58e:	f000 fe2c 	bl	800c1ea <w5500_set_gar>
  w5500_set_subr(w5500_net_info.sn);
 800b592:	4809      	ldr	r0, [pc, #36]	@ (800b5b8 <ethernet_init+0xa4>)
 800b594:	f000 fe45 	bl	800c222 <w5500_set_subr>
}
 800b598:	bf00      	nop
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	40020800 	.word	0x40020800
 800b5a0:	20000050 	.word	0x20000050
 800b5a4:	20000048 	.word	0x20000048
 800b5a8:	20000030 	.word	0x20000030
 800b5ac:	2000002c 	.word	0x2000002c
 800b5b0:	20000036 	.word	0x20000036
 800b5b4:	2000003e 	.word	0x2000003e
 800b5b8:	2000003a 	.word	0x2000003a

0800b5bc <udp_socket_open>:
 * configures it for UDP communication with multicast IP and port, sets up
 * necessary configurations including multicast MAC address, socket mode,
 * and interrupt masks.
 */
void udp_socket_open(void)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af00      	add	r7, sp, #0
  int32_t ret;

  if (w5500_get_sn_sr(UDP_SOCKET) == SOCK_CLOSED)
 800b5c2:	2000      	movs	r0, #0
 800b5c4:	f000 ff2d 	bl	800c422 <w5500_get_sn_sr>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d116      	bne.n	800b5fc <udp_socket_open+0x40>
  {
    if ((ret = socket(UDP_SOCKET, Sn_MR_UDP, UDP_PORT, 0x00)) != UDP_SOCKET)
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b5d4:	2102      	movs	r1, #2
 800b5d6:	2000      	movs	r0, #0
 800b5d8:	f000 f862 	bl	800b6a0 <socket>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	607b      	str	r3, [r7, #4]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d10a      	bne.n	800b5fc <udp_socket_open+0x40>
    {
    }
    else
    {
      w5500_set_simr(1 << UDP_SOCKET);
 800b5e6:	2001      	movs	r0, #1
 800b5e8:	f000 fe6f 	bl	800c2ca <w5500_set_simr>
      w5500_set_sn_imr(UDP_SOCKET, SOCKET_INT_RECV);
 800b5ec:	2104      	movs	r1, #4
 800b5ee:	2000      	movs	r0, #0
 800b5f0:	f000 feff 	bl	800c3f2 <w5500_set_sn_imr>
      w5500_set_sn_ir(UDP_SOCKET, SOCKET_INT_RECV);
 800b5f4:	2104      	movs	r1, #4
 800b5f6:	2000      	movs	r0, #0
 800b5f8:	f000 fed0 	bl	800c39c <w5500_set_sn_ir>
    }
  }
}
 800b5fc:	bf00      	nop
 800b5fe:	3708      	adds	r7, #8
 800b600:	46bd      	mov	sp, r7
 800b602:	bd80      	pop	{r7, pc}

0800b604 <udp_socket_send>:
 *
 * @param data Pointer to the data to be sent.
 * @param len Length of the data to be sent.
 */
void udp_socket_send(uint8_t *data, uint16_t len)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b084      	sub	sp, #16
 800b608:	af02      	add	r7, sp, #8
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	460b      	mov	r3, r1
 800b60e:	807b      	strh	r3, [r7, #2]
  if (w5500_get_phylink() == PHY_LINK_ON)
 800b610:	f001 f8bd 	bl	800c78e <w5500_get_phylink>
 800b614:	4603      	mov	r3, r0
 800b616:	2b01      	cmp	r3, #1
 800b618:	d10e      	bne.n	800b638 <udp_socket_send+0x34>
  {
    // Check if DHCP is enabled in the network info
    if (w5500_get_sn_sr(UDP_SOCKET) == SOCK_UDP)
 800b61a:	2000      	movs	r0, #0
 800b61c:	f000 ff01 	bl	800c422 <w5500_get_sn_sr>
 800b620:	4603      	mov	r3, r0
 800b622:	2b22      	cmp	r3, #34	@ 0x22
 800b624:	d108      	bne.n	800b638 <udp_socket_send+0x34>
    {
      // Send data to the multicast IP and port
      sendto(UDP_SOCKET, data, len, ip_dest, UDP_PORT);
 800b626:	887a      	ldrh	r2, [r7, #2]
 800b628:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800b62c:	9300      	str	r3, [sp, #0]
 800b62e:	4b04      	ldr	r3, [pc, #16]	@ (800b640 <udp_socket_send+0x3c>)
 800b630:	6879      	ldr	r1, [r7, #4]
 800b632:	2000      	movs	r0, #0
 800b634:	f000 f968 	bl	800b908 <sendto>
    }
  }
}
 800b638:	bf00      	nop
 800b63a:	3708      	adds	r7, #8
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bd80      	pop	{r7, pc}
 800b640:	2000002c 	.word	0x2000002c

0800b644 <udp_socket_receive>:
 * @brief
 * @param data
 * @param len
 */
uint16_t udp_socket_receive(uint8_t *data)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b088      	sub	sp, #32
 800b648:	af02      	add	r7, sp, #8
 800b64a:	6078      	str	r0, [r7, #4]
  uint16_t pack_len = 0;
 800b64c:	2300      	movs	r3, #0
 800b64e:	82fb      	strh	r3, [r7, #22]
  uint16_t size = 0;
 800b650:	2300      	movs	r3, #0
 800b652:	82bb      	strh	r3, [r7, #20]
  uint8_t destip[4];
  uint16_t destport;

  if ((size = w5500_get_sn_rx_rsr(UDP_SOCKET)) > 0)
 800b654:	2000      	movs	r0, #0
 800b656:	f000 fce7 	bl	800c028 <w5500_get_sn_rx_rsr>
 800b65a:	4603      	mov	r3, r0
 800b65c:	82bb      	strh	r3, [r7, #20]
 800b65e:	8abb      	ldrh	r3, [r7, #20]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d013      	beq.n	800b68c <udp_socket_receive+0x48>
  {
    if (size > DATA_BUF_SIZE)
 800b664:	8abb      	ldrh	r3, [r7, #20]
 800b666:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b66a:	d902      	bls.n	800b672 <udp_socket_receive+0x2e>
    {
      size = DATA_BUF_SIZE;
 800b66c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b670:	82bb      	strh	r3, [r7, #20]
    }
    pack_len = recvfrom(UDP_SOCKET, data, size, destip, (uint16_t *)&destport);
 800b672:	f107 0110 	add.w	r1, r7, #16
 800b676:	8aba      	ldrh	r2, [r7, #20]
 800b678:	f107 030e 	add.w	r3, r7, #14
 800b67c:	9300      	str	r3, [sp, #0]
 800b67e:	460b      	mov	r3, r1
 800b680:	6879      	ldr	r1, [r7, #4]
 800b682:	2000      	movs	r0, #0
 800b684:	f000 fa24 	bl	800bad0 <recvfrom>
 800b688:	4603      	mov	r3, r0
 800b68a:	82fb      	strh	r3, [r7, #22]
  }

  w5500_set_sn_ir(UDP_SOCKET, SOCKET_INT_RECV);
 800b68c:	2104      	movs	r1, #4
 800b68e:	2000      	movs	r0, #0
 800b690:	f000 fe84 	bl	800c39c <w5500_set_sn_ir>

  return pack_len;
 800b694:	8afb      	ldrh	r3, [r7, #22]
}
 800b696:	4618      	mov	r0, r3
 800b698:	3718      	adds	r7, #24
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
	...

0800b6a0 <socket>:
 * @param port
 * @param flag
 * @return
 */
int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800b6a0:	b590      	push	{r4, r7, lr}
 800b6a2:	b085      	sub	sp, #20
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	4604      	mov	r4, r0
 800b6a8:	4608      	mov	r0, r1
 800b6aa:	4611      	mov	r1, r2
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	4623      	mov	r3, r4
 800b6b0:	71fb      	strb	r3, [r7, #7]
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	71bb      	strb	r3, [r7, #6]
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	80bb      	strh	r3, [r7, #4]
 800b6ba:	4613      	mov	r3, r2
 800b6bc:	70fb      	strb	r3, [r7, #3]
  CHECK_SOCKNUM();
 800b6be:	79fb      	ldrb	r3, [r7, #7]
 800b6c0:	2b08      	cmp	r3, #8
 800b6c2:	d902      	bls.n	800b6ca <socket+0x2a>
 800b6c4:	f04f 33ff 	mov.w	r3, #4294967295
 800b6c8:	e0b7      	b.n	800b83a <socket+0x19a>
  switch (protocol)
 800b6ca:	79bb      	ldrb	r3, [r7, #6]
 800b6cc:	2b01      	cmp	r3, #1
 800b6ce:	d005      	beq.n	800b6dc <socket+0x3c>
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	dd0e      	ble.n	800b6f2 <socket+0x52>
 800b6d4:	3b02      	subs	r3, #2
 800b6d6:	2b02      	cmp	r3, #2
 800b6d8:	d80b      	bhi.n	800b6f2 <socket+0x52>
    w5500_get_sipr((uint8_t *)&taddr);
    if (taddr == 0) return SOCKERR_SOCKINIT;
    break;
  case Sn_MR_UDP:
  case Sn_MR_MACRAW:
  case Sn_MR_IPRAW: break;
 800b6da:	e00e      	b.n	800b6fa <socket+0x5a>
    w5500_get_sipr((uint8_t *)&taddr);
 800b6dc:	f107 030c 	add.w	r3, r7, #12
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	f000 fde4 	bl	800c2ae <w5500_get_sipr>
    if (taddr == 0) return SOCKERR_SOCKINIT;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d105      	bne.n	800b6f8 <socket+0x58>
 800b6ec:	f06f 0302 	mvn.w	r3, #2
 800b6f0:	e0a3      	b.n	800b83a <socket+0x19a>
  default: return SOCKERR_SOCKMODE;
 800b6f2:	f06f 0304 	mvn.w	r3, #4
 800b6f6:	e0a0      	b.n	800b83a <socket+0x19a>
    break;
 800b6f8:	bf00      	nop
  }
  if ((flag & 0x04) != 0)
 800b6fa:	78fb      	ldrb	r3, [r7, #3]
 800b6fc:	f003 0304 	and.w	r3, r3, #4
 800b700:	2b00      	cmp	r3, #0
 800b702:	d002      	beq.n	800b70a <socket+0x6a>
  {
    return SOCKERR_SOCKFLAG;
 800b704:	f06f 0305 	mvn.w	r3, #5
 800b708:	e097      	b.n	800b83a <socket+0x19a>
  }

  if (flag != 0)
 800b70a:	78fb      	ldrb	r3, [r7, #3]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d028      	beq.n	800b762 <socket+0xc2>
  {
    switch (protocol)
 800b710:	79bb      	ldrb	r3, [r7, #6]
 800b712:	2b01      	cmp	r3, #1
 800b714:	d002      	beq.n	800b71c <socket+0x7c>
 800b716:	2b02      	cmp	r3, #2
 800b718:	d008      	beq.n	800b72c <socket+0x8c>
      if (flag & SF_UNI_BLOCK)
      {
        if ((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      }
      break;
    default: break;
 800b71a:	e022      	b.n	800b762 <socket+0xc2>
      if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0)
 800b71c:	78fb      	ldrb	r3, [r7, #3]
 800b71e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800b722:	2b00      	cmp	r3, #0
 800b724:	d11a      	bne.n	800b75c <socket+0xbc>
        return SOCKERR_SOCKFLAG;
 800b726:	f06f 0305 	mvn.w	r3, #5
 800b72a:	e086      	b.n	800b83a <socket+0x19a>
      if (flag & SF_IGMP_VER2)
 800b72c:	78fb      	ldrb	r3, [r7, #3]
 800b72e:	f003 0320 	and.w	r3, r3, #32
 800b732:	2b00      	cmp	r3, #0
 800b734:	d006      	beq.n	800b744 <socket+0xa4>
        if ((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800b736:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	db02      	blt.n	800b744 <socket+0xa4>
 800b73e:	f06f 0305 	mvn.w	r3, #5
 800b742:	e07a      	b.n	800b83a <socket+0x19a>
      if (flag & SF_UNI_BLOCK)
 800b744:	78fb      	ldrb	r3, [r7, #3]
 800b746:	f003 0310 	and.w	r3, r3, #16
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d008      	beq.n	800b760 <socket+0xc0>
        if ((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800b74e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b752:	2b00      	cmp	r3, #0
 800b754:	db04      	blt.n	800b760 <socket+0xc0>
 800b756:	f06f 0305 	mvn.w	r3, #5
 800b75a:	e06e      	b.n	800b83a <socket+0x19a>
      break;
 800b75c:	bf00      	nop
 800b75e:	e000      	b.n	800b762 <socket+0xc2>
      break;
 800b760:	bf00      	nop
    }
  }

  close(sn);
 800b762:	79fb      	ldrb	r3, [r7, #7]
 800b764:	4618      	mov	r0, r3
 800b766:	f000 f875 	bl	800b854 <close>
  w5500_set_sn_mr(sn, (protocol | (flag & 0xF0)));
 800b76a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b76e:	f023 030f 	bic.w	r3, r3, #15
 800b772:	b25a      	sxtb	r2, r3
 800b774:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b778:	4313      	orrs	r3, r2
 800b77a:	b25b      	sxtb	r3, r3
 800b77c:	b2da      	uxtb	r2, r3
 800b77e:	79fb      	ldrb	r3, [r7, #7]
 800b780:	4611      	mov	r1, r2
 800b782:	4618      	mov	r0, r3
 800b784:	f000 fdb9 	bl	800c2fa <w5500_set_sn_mr>

  if (!port)
 800b788:	88bb      	ldrh	r3, [r7, #4]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d102      	bne.n	800b794 <socket+0xf4>
  {
    port = DEFAULT_PORT;
 800b78e:	f240 736c 	movw	r3, #1900	@ 0x76c
 800b792:	80bb      	strh	r3, [r7, #4]
  }

  w5500_set_sn_port(sn, port);
 800b794:	88ba      	ldrh	r2, [r7, #4]
 800b796:	79fb      	ldrb	r3, [r7, #7]
 800b798:	4611      	mov	r1, r2
 800b79a:	4618      	mov	r0, r3
 800b79c:	f000 fe54 	bl	800c448 <w5500_set_sn_port>
  w5500_set_sn_cr(sn, Sn_CR_OPEN);
 800b7a0:	79fb      	ldrb	r3, [r7, #7]
 800b7a2:	2101      	movs	r1, #1
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	f000 fdce 	bl	800c346 <w5500_set_sn_cr>

  while (w5500_get_sn_cr(sn));
 800b7aa:	bf00      	nop
 800b7ac:	79fb      	ldrb	r3, [r7, #7]
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f000 fde1 	bl	800c376 <w5500_get_sn_cr>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d1f8      	bne.n	800b7ac <socket+0x10c>
  sock_io_mode &= ~(1 << sn);
 800b7ba:	79fb      	ldrb	r3, [r7, #7]
 800b7bc:	2201      	movs	r2, #1
 800b7be:	fa02 f303 	lsl.w	r3, r2, r3
 800b7c2:	b21b      	sxth	r3, r3
 800b7c4:	43db      	mvns	r3, r3
 800b7c6:	b21a      	sxth	r2, r3
 800b7c8:	4b1e      	ldr	r3, [pc, #120]	@ (800b844 <socket+0x1a4>)
 800b7ca:	881b      	ldrh	r3, [r3, #0]
 800b7cc:	b21b      	sxth	r3, r3
 800b7ce:	4013      	ands	r3, r2
 800b7d0:	b21b      	sxth	r3, r3
 800b7d2:	b29a      	uxth	r2, r3
 800b7d4:	4b1b      	ldr	r3, [pc, #108]	@ (800b844 <socket+0x1a4>)
 800b7d6:	801a      	strh	r2, [r3, #0]
  sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 800b7d8:	78fb      	ldrb	r3, [r7, #3]
 800b7da:	f003 0201 	and.w	r2, r3, #1
 800b7de:	79fb      	ldrb	r3, [r7, #7]
 800b7e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7e4:	b21a      	sxth	r2, r3
 800b7e6:	4b17      	ldr	r3, [pc, #92]	@ (800b844 <socket+0x1a4>)
 800b7e8:	881b      	ldrh	r3, [r3, #0]
 800b7ea:	b21b      	sxth	r3, r3
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	b21b      	sxth	r3, r3
 800b7f0:	b29a      	uxth	r2, r3
 800b7f2:	4b14      	ldr	r3, [pc, #80]	@ (800b844 <socket+0x1a4>)
 800b7f4:	801a      	strh	r2, [r3, #0]
  sock_is_sending &= ~(1 << sn);
 800b7f6:	79fb      	ldrb	r3, [r7, #7]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b7fe:	b21b      	sxth	r3, r3
 800b800:	43db      	mvns	r3, r3
 800b802:	b21a      	sxth	r2, r3
 800b804:	4b10      	ldr	r3, [pc, #64]	@ (800b848 <socket+0x1a8>)
 800b806:	881b      	ldrh	r3, [r3, #0]
 800b808:	b21b      	sxth	r3, r3
 800b80a:	4013      	ands	r3, r2
 800b80c:	b21b      	sxth	r3, r3
 800b80e:	b29a      	uxth	r2, r3
 800b810:	4b0d      	ldr	r3, [pc, #52]	@ (800b848 <socket+0x1a8>)
 800b812:	801a      	strh	r2, [r3, #0]
  sock_remained_size[sn] = 0;
 800b814:	79fb      	ldrb	r3, [r7, #7]
 800b816:	4a0d      	ldr	r2, [pc, #52]	@ (800b84c <socket+0x1ac>)
 800b818:	2100      	movs	r1, #0
 800b81a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  sock_pack_info[sn] = PACK_COMPLETED;
 800b81e:	79fb      	ldrb	r3, [r7, #7]
 800b820:	4a0b      	ldr	r2, [pc, #44]	@ (800b850 <socket+0x1b0>)
 800b822:	2100      	movs	r1, #0
 800b824:	54d1      	strb	r1, [r2, r3]

  while (w5500_get_sn_sr(sn) == SOCK_CLOSED);
 800b826:	bf00      	nop
 800b828:	79fb      	ldrb	r3, [r7, #7]
 800b82a:	4618      	mov	r0, r3
 800b82c:	f000 fdf9 	bl	800c422 <w5500_get_sn_sr>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	d0f8      	beq.n	800b828 <socket+0x188>
  return (int8_t)sn;
 800b836:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3714      	adds	r7, #20
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd90      	pop	{r4, r7, pc}
 800b842:	bf00      	nop
 800b844:	2000ae68 	.word	0x2000ae68
 800b848:	2000ae6a 	.word	0x2000ae6a
 800b84c:	2000ae6c 	.word	0x2000ae6c
 800b850:	2000ae7c 	.word	0x2000ae7c

0800b854 <close>:
 * @brief
 * @param sn
 * @return
 */
int8_t close(uint8_t sn)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	4603      	mov	r3, r0
 800b85c:	71fb      	strb	r3, [r7, #7]
  CHECK_SOCKNUM();
 800b85e:	79fb      	ldrb	r3, [r7, #7]
 800b860:	2b08      	cmp	r3, #8
 800b862:	d902      	bls.n	800b86a <close+0x16>
 800b864:	f04f 33ff 	mov.w	r3, #4294967295
 800b868:	e041      	b.n	800b8ee <close+0x9a>

  w5500_set_sn_cr(sn, Sn_CR_CLOSE);
 800b86a:	79fb      	ldrb	r3, [r7, #7]
 800b86c:	2110      	movs	r1, #16
 800b86e:	4618      	mov	r0, r3
 800b870:	f000 fd69 	bl	800c346 <w5500_set_sn_cr>
  /* wait to process the command... */
  while (w5500_get_sn_cr(sn));
 800b874:	bf00      	nop
 800b876:	79fb      	ldrb	r3, [r7, #7]
 800b878:	4618      	mov	r0, r3
 800b87a:	f000 fd7c 	bl	800c376 <w5500_get_sn_cr>
 800b87e:	4603      	mov	r3, r0
 800b880:	2b00      	cmp	r3, #0
 800b882:	d1f8      	bne.n	800b876 <close+0x22>
  /* clear all interrupt of the socket. */
  w5500_set_sn_ir(sn, 0xFF);
 800b884:	79fb      	ldrb	r3, [r7, #7]
 800b886:	21ff      	movs	r1, #255	@ 0xff
 800b888:	4618      	mov	r0, r3
 800b88a:	f000 fd87 	bl	800c39c <w5500_set_sn_ir>
  sock_io_mode &= ~(1 << sn);
 800b88e:	79fb      	ldrb	r3, [r7, #7]
 800b890:	2201      	movs	r2, #1
 800b892:	fa02 f303 	lsl.w	r3, r2, r3
 800b896:	b21b      	sxth	r3, r3
 800b898:	43db      	mvns	r3, r3
 800b89a:	b21a      	sxth	r2, r3
 800b89c:	4b16      	ldr	r3, [pc, #88]	@ (800b8f8 <close+0xa4>)
 800b89e:	881b      	ldrh	r3, [r3, #0]
 800b8a0:	b21b      	sxth	r3, r3
 800b8a2:	4013      	ands	r3, r2
 800b8a4:	b21b      	sxth	r3, r3
 800b8a6:	b29a      	uxth	r2, r3
 800b8a8:	4b13      	ldr	r3, [pc, #76]	@ (800b8f8 <close+0xa4>)
 800b8aa:	801a      	strh	r2, [r3, #0]
  sock_is_sending &= ~(1 << sn);
 800b8ac:	79fb      	ldrb	r3, [r7, #7]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	fa02 f303 	lsl.w	r3, r2, r3
 800b8b4:	b21b      	sxth	r3, r3
 800b8b6:	43db      	mvns	r3, r3
 800b8b8:	b21a      	sxth	r2, r3
 800b8ba:	4b10      	ldr	r3, [pc, #64]	@ (800b8fc <close+0xa8>)
 800b8bc:	881b      	ldrh	r3, [r3, #0]
 800b8be:	b21b      	sxth	r3, r3
 800b8c0:	4013      	ands	r3, r2
 800b8c2:	b21b      	sxth	r3, r3
 800b8c4:	b29a      	uxth	r2, r3
 800b8c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b8fc <close+0xa8>)
 800b8c8:	801a      	strh	r2, [r3, #0]
  sock_remained_size[sn] = 0;
 800b8ca:	79fb      	ldrb	r3, [r7, #7]
 800b8cc:	4a0c      	ldr	r2, [pc, #48]	@ (800b900 <close+0xac>)
 800b8ce:	2100      	movs	r1, #0
 800b8d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  sock_pack_info[sn] = 0;
 800b8d4:	79fb      	ldrb	r3, [r7, #7]
 800b8d6:	4a0b      	ldr	r2, [pc, #44]	@ (800b904 <close+0xb0>)
 800b8d8:	2100      	movs	r1, #0
 800b8da:	54d1      	strb	r1, [r2, r3]
  while (w5500_get_sn_sr(sn) != SOCK_CLOSED);
 800b8dc:	bf00      	nop
 800b8de:	79fb      	ldrb	r3, [r7, #7]
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f000 fd9e 	bl	800c422 <w5500_get_sn_sr>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d1f8      	bne.n	800b8de <close+0x8a>
  return SOCK_OK;
 800b8ec:	2301      	movs	r3, #1
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3708      	adds	r7, #8
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}
 800b8f6:	bf00      	nop
 800b8f8:	2000ae68 	.word	0x2000ae68
 800b8fc:	2000ae6a 	.word	0x2000ae6a
 800b900:	2000ae6c 	.word	0x2000ae6c
 800b904:	2000ae7c 	.word	0x2000ae7c

0800b908 <sendto>:
 * @param addr
 * @param port
 * @return
 */
int32_t sendto(uint8_t sn, uint8_t *buf, uint16_t len, uint8_t *addr, uint16_t port)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b086      	sub	sp, #24
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	60b9      	str	r1, [r7, #8]
 800b910:	607b      	str	r3, [r7, #4]
 800b912:	4603      	mov	r3, r0
 800b914:	73fb      	strb	r3, [r7, #15]
 800b916:	4613      	mov	r3, r2
 800b918:	81bb      	strh	r3, [r7, #12]
  uint8_t tmp = 0;
 800b91a:	2300      	movs	r3, #0
 800b91c:	75fb      	strb	r3, [r7, #23]
  uint16_t freesize = 0;
 800b91e:	2300      	movs	r3, #0
 800b920:	82bb      	strh	r3, [r7, #20]
  uint32_t taddr;

  CHECK_SOCKNUM();
 800b922:	7bfb      	ldrb	r3, [r7, #15]
 800b924:	2b08      	cmp	r3, #8
 800b926:	d902      	bls.n	800b92e <sendto+0x26>
 800b928:	f04f 33ff 	mov.w	r3, #4294967295
 800b92c:	e0ca      	b.n	800bac4 <sendto+0x1bc>

  switch (w5500_get_sn_mr(sn) & 0x0F)
 800b92e:	7bfb      	ldrb	r3, [r7, #15]
 800b930:	4618      	mov	r0, r3
 800b932:	f000 fcf7 	bl	800c324 <w5500_get_sn_mr>
 800b936:	4603      	mov	r3, r0
 800b938:	f003 030f 	and.w	r3, r3, #15
 800b93c:	3b02      	subs	r3, #2
 800b93e:	2b02      	cmp	r3, #2
 800b940:	d902      	bls.n	800b948 <sendto+0x40>
  {
  case Sn_MR_UDP:
  case Sn_MR_MACRAW:
  case Sn_MR_IPRAW: break;
  default: return SOCKERR_SOCKMODE;
 800b942:	f06f 0304 	mvn.w	r3, #4
 800b946:	e0bd      	b.n	800bac4 <sendto+0x1bc>
  case Sn_MR_IPRAW: break;
 800b948:	bf00      	nop
  }

  CHECK_SOCKDATA();
 800b94a:	89bb      	ldrh	r3, [r7, #12]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d102      	bne.n	800b956 <sendto+0x4e>
 800b950:	f06f 030d 	mvn.w	r3, #13
 800b954:	e0b6      	b.n	800bac4 <sendto+0x1bc>

  taddr = ((uint32_t)addr[0]) & 0x000000FF;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	613b      	str	r3, [r7, #16]
  taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	021b      	lsls	r3, r3, #8
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	3201      	adds	r2, #1
 800b964:	7812      	ldrb	r2, [r2, #0]
 800b966:	4413      	add	r3, r2
 800b968:	613b      	str	r3, [r7, #16]
  taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	021b      	lsls	r3, r3, #8
 800b96e:	687a      	ldr	r2, [r7, #4]
 800b970:	3202      	adds	r2, #2
 800b972:	7812      	ldrb	r2, [r2, #0]
 800b974:	4413      	add	r3, r2
 800b976:	613b      	str	r3, [r7, #16]
  taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	021b      	lsls	r3, r3, #8
 800b97c:	687a      	ldr	r2, [r7, #4]
 800b97e:	3203      	adds	r2, #3
 800b980:	7812      	ldrb	r2, [r2, #0]
 800b982:	4413      	add	r3, r2
 800b984:	613b      	str	r3, [r7, #16]

  if ((taddr == 0) && ((w5500_get_sn_mr(sn) & Sn_MR_MACRAW) != Sn_MR_MACRAW))
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d10b      	bne.n	800b9a4 <sendto+0x9c>
 800b98c:	7bfb      	ldrb	r3, [r7, #15]
 800b98e:	4618      	mov	r0, r3
 800b990:	f000 fcc8 	bl	800c324 <w5500_get_sn_mr>
 800b994:	4603      	mov	r3, r0
 800b996:	f003 0304 	and.w	r3, r3, #4
 800b99a:	2b04      	cmp	r3, #4
 800b99c:	d002      	beq.n	800b9a4 <sendto+0x9c>
  {
    return SOCKERR_IPINVALID;
 800b99e:	f06f 030b 	mvn.w	r3, #11
 800b9a2:	e08f      	b.n	800bac4 <sendto+0x1bc>
  }
  if ((port == 0) && ((w5500_get_sn_mr(sn) & Sn_MR_MACRAW) != Sn_MR_MACRAW))
 800b9a4:	8c3b      	ldrh	r3, [r7, #32]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d10b      	bne.n	800b9c2 <sendto+0xba>
 800b9aa:	7bfb      	ldrb	r3, [r7, #15]
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f000 fcb9 	bl	800c324 <w5500_get_sn_mr>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	f003 0304 	and.w	r3, r3, #4
 800b9b8:	2b04      	cmp	r3, #4
 800b9ba:	d002      	beq.n	800b9c2 <sendto+0xba>
  {
    return SOCKERR_PORTZERO;
 800b9bc:	f06f 030a 	mvn.w	r3, #10
 800b9c0:	e080      	b.n	800bac4 <sendto+0x1bc>
  }
  tmp = w5500_get_sn_sr(sn);
 800b9c2:	7bfb      	ldrb	r3, [r7, #15]
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f000 fd2c 	bl	800c422 <w5500_get_sn_sr>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	75fb      	strb	r3, [r7, #23]

  if ((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW))
 800b9ce:	7dfb      	ldrb	r3, [r7, #23]
 800b9d0:	2b42      	cmp	r3, #66	@ 0x42
 800b9d2:	d008      	beq.n	800b9e6 <sendto+0xde>
 800b9d4:	7dfb      	ldrb	r3, [r7, #23]
 800b9d6:	2b22      	cmp	r3, #34	@ 0x22
 800b9d8:	d005      	beq.n	800b9e6 <sendto+0xde>
 800b9da:	7dfb      	ldrb	r3, [r7, #23]
 800b9dc:	2b32      	cmp	r3, #50	@ 0x32
 800b9de:	d002      	beq.n	800b9e6 <sendto+0xde>
  {
    return SOCKERR_SOCKSTATUS;
 800b9e0:	f06f 0306 	mvn.w	r3, #6
 800b9e4:	e06e      	b.n	800bac4 <sendto+0x1bc>
  }

  w5500_set_sn_dipr(sn, addr);
 800b9e6:	7bfb      	ldrb	r3, [r7, #15]
 800b9e8:	6879      	ldr	r1, [r7, #4]
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f000 fd54 	bl	800c498 <w5500_set_sn_dipr>
  w5500_set_sn_dport(sn, port);
 800b9f0:	8c3a      	ldrh	r2, [r7, #32]
 800b9f2:	7bfb      	ldrb	r3, [r7, #15]
 800b9f4:	4611      	mov	r1, r2
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f000 fd63 	bl	800c4c2 <w5500_set_sn_dport>
  freesize = w5500_get_sn_tx_max(sn);
 800b9fc:	7bfb      	ldrb	r3, [r7, #15]
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f000 fe5c 	bl	800c6bc <w5500_get_sn_tx_max>
 800ba04:	4603      	mov	r3, r0
 800ba06:	82bb      	strh	r3, [r7, #20]
  if (len > freesize)
 800ba08:	89ba      	ldrh	r2, [r7, #12]
 800ba0a:	8abb      	ldrh	r3, [r7, #20]
 800ba0c:	429a      	cmp	r2, r3
 800ba0e:	d901      	bls.n	800ba14 <sendto+0x10c>
  {
    len = freesize; // check size not to exceed MAX size.
 800ba10:	8abb      	ldrh	r3, [r7, #20]
 800ba12:	81bb      	strh	r3, [r7, #12]
  }
  while (1)
  {
    freesize = w5500_get_sn_tx_fsr(sn);
 800ba14:	7bfb      	ldrb	r3, [r7, #15]
 800ba16:	4618      	mov	r0, r3
 800ba18:	f000 fabd 	bl	800bf96 <w5500_get_sn_tx_fsr>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	82bb      	strh	r3, [r7, #20]
    if (w5500_get_sn_sr(sn) == SOCK_CLOSED)
 800ba20:	7bfb      	ldrb	r3, [r7, #15]
 800ba22:	4618      	mov	r0, r3
 800ba24:	f000 fcfd 	bl	800c422 <w5500_get_sn_sr>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d102      	bne.n	800ba34 <sendto+0x12c>
    {
      return SOCKERR_SOCKCLOSED;
 800ba2e:	f06f 0303 	mvn.w	r3, #3
 800ba32:	e047      	b.n	800bac4 <sendto+0x1bc>
    }
    if ((sock_io_mode & (1 << sn)) && (len > freesize))
 800ba34:	4b25      	ldr	r3, [pc, #148]	@ (800bacc <sendto+0x1c4>)
 800ba36:	881b      	ldrh	r3, [r3, #0]
 800ba38:	461a      	mov	r2, r3
 800ba3a:	7bfb      	ldrb	r3, [r7, #15]
 800ba3c:	fa42 f303 	asr.w	r3, r2, r3
 800ba40:	f003 0301 	and.w	r3, r3, #1
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d005      	beq.n	800ba54 <sendto+0x14c>
 800ba48:	89ba      	ldrh	r2, [r7, #12]
 800ba4a:	8abb      	ldrh	r3, [r7, #20]
 800ba4c:	429a      	cmp	r2, r3
 800ba4e:	d901      	bls.n	800ba54 <sendto+0x14c>
    {
      return SOCK_BUSY;
 800ba50:	2300      	movs	r3, #0
 800ba52:	e037      	b.n	800bac4 <sendto+0x1bc>
    }
    if (len <= freesize)
 800ba54:	89ba      	ldrh	r2, [r7, #12]
 800ba56:	8abb      	ldrh	r3, [r7, #20]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d900      	bls.n	800ba5e <sendto+0x156>
    freesize = w5500_get_sn_tx_fsr(sn);
 800ba5c:	e7da      	b.n	800ba14 <sendto+0x10c>
    {
      break;
 800ba5e:	bf00      	nop
    }
  };

  w5500_send_data(sn, buf, len);
 800ba60:	89ba      	ldrh	r2, [r7, #12]
 800ba62:	7bfb      	ldrb	r3, [r7, #15]
 800ba64:	68b9      	ldr	r1, [r7, #8]
 800ba66:	4618      	mov	r0, r3
 800ba68:	f000 fb27 	bl	800c0ba <w5500_send_data>

  w5500_set_sn_cr(sn, Sn_CR_SEND);
 800ba6c:	7bfb      	ldrb	r3, [r7, #15]
 800ba6e:	2120      	movs	r1, #32
 800ba70:	4618      	mov	r0, r3
 800ba72:	f000 fc68 	bl	800c346 <w5500_set_sn_cr>
  /* wait to process the command... */
  while (w5500_get_sn_cr(sn));
 800ba76:	bf00      	nop
 800ba78:	7bfb      	ldrb	r3, [r7, #15]
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	f000 fc7b 	bl	800c376 <w5500_get_sn_cr>
 800ba80:	4603      	mov	r3, r0
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d1f8      	bne.n	800ba78 <sendto+0x170>
  while (1)
  {
    tmp = w5500_get_sn_ir(sn);
 800ba86:	7bfb      	ldrb	r3, [r7, #15]
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f000 fc9f 	bl	800c3cc <w5500_get_sn_ir>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	75fb      	strb	r3, [r7, #23]
    if (tmp & Sn_IR_SENDOK)
 800ba92:	7dfb      	ldrb	r3, [r7, #23]
 800ba94:	f003 0310 	and.w	r3, r3, #16
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d007      	beq.n	800baac <sendto+0x1a4>
    {
      w5500_set_sn_ir(sn, Sn_IR_SENDOK);
 800ba9c:	7bfb      	ldrb	r3, [r7, #15]
 800ba9e:	2110      	movs	r1, #16
 800baa0:	4618      	mov	r0, r3
 800baa2:	f000 fc7b 	bl	800c39c <w5500_set_sn_ir>
      break;
 800baa6:	bf00      	nop
      w5500_set_sn_ir(sn, Sn_IR_TIMEOUT);
      return SOCKERR_TIMEOUT;
    }
  }

  return (int32_t)len;
 800baa8:	89bb      	ldrh	r3, [r7, #12]
 800baaa:	e00b      	b.n	800bac4 <sendto+0x1bc>
    else if (tmp & Sn_IR_TIMEOUT)
 800baac:	7dfb      	ldrb	r3, [r7, #23]
 800baae:	f003 0308 	and.w	r3, r3, #8
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d0e7      	beq.n	800ba86 <sendto+0x17e>
      w5500_set_sn_ir(sn, Sn_IR_TIMEOUT);
 800bab6:	7bfb      	ldrb	r3, [r7, #15]
 800bab8:	2108      	movs	r1, #8
 800baba:	4618      	mov	r0, r3
 800babc:	f000 fc6e 	bl	800c39c <w5500_set_sn_ir>
      return SOCKERR_TIMEOUT;
 800bac0:	f06f 030c 	mvn.w	r3, #12
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}
 800bacc:	2000ae68 	.word	0x2000ae68

0800bad0 <recvfrom>:
 * @param addr
 * @param port
 * @return
 */
int32_t recvfrom(uint8_t sn, uint8_t *buf, uint16_t len, uint8_t *addr, uint16_t *port)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b088      	sub	sp, #32
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	60b9      	str	r1, [r7, #8]
 800bad8:	607b      	str	r3, [r7, #4]
 800bada:	4603      	mov	r3, r0
 800badc:	73fb      	strb	r3, [r7, #15]
 800bade:	4613      	mov	r3, r2
 800bae0:	81bb      	strh	r3, [r7, #12]
  uint8_t mr;

  uint8_t head[8];
  uint16_t pack_len = 0;
 800bae2:	2300      	movs	r3, #0
 800bae4:	83fb      	strh	r3, [r7, #30]

  CHECK_SOCKNUM();
 800bae6:	7bfb      	ldrb	r3, [r7, #15]
 800bae8:	2b08      	cmp	r3, #8
 800baea:	d902      	bls.n	800baf2 <recvfrom+0x22>
 800baec:	f04f 33ff 	mov.w	r3, #4294967295
 800baf0:	e1a1      	b.n	800be36 <recvfrom+0x366>

  switch ((mr = w5500_get_sn_mr(sn)) & 0x0F)
 800baf2:	7bfb      	ldrb	r3, [r7, #15]
 800baf4:	4618      	mov	r0, r3
 800baf6:	f000 fc15 	bl	800c324 <w5500_get_sn_mr>
 800bafa:	4603      	mov	r3, r0
 800bafc:	777b      	strb	r3, [r7, #29]
 800bafe:	7f7b      	ldrb	r3, [r7, #29]
 800bb00:	f003 030f 	and.w	r3, r3, #15
 800bb04:	3b02      	subs	r3, #2
 800bb06:	2b02      	cmp	r3, #2
 800bb08:	d902      	bls.n	800bb10 <recvfrom+0x40>
  {
  case Sn_MR_UDP:
  case Sn_MR_IPRAW:
  case Sn_MR_MACRAW: break;
  default: return SOCKERR_SOCKMODE;
 800bb0a:	f06f 0304 	mvn.w	r3, #4
 800bb0e:	e192      	b.n	800be36 <recvfrom+0x366>
  case Sn_MR_MACRAW: break;
 800bb10:	bf00      	nop
  }

  CHECK_SOCKDATA();
 800bb12:	89bb      	ldrh	r3, [r7, #12]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d102      	bne.n	800bb1e <recvfrom+0x4e>
 800bb18:	f06f 030d 	mvn.w	r3, #13
 800bb1c:	e18b      	b.n	800be36 <recvfrom+0x366>

  if (sock_remained_size[sn] == 0)
 800bb1e:	7bfb      	ldrb	r3, [r7, #15]
 800bb20:	4aa5      	ldr	r2, [pc, #660]	@ (800bdb8 <recvfrom+0x2e8>)
 800bb22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d123      	bne.n	800bb72 <recvfrom+0xa2>
  {
    while (1)
    {
      pack_len = w5500_get_sn_rx_rsr(sn);
 800bb2a:	7bfb      	ldrb	r3, [r7, #15]
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f000 fa7b 	bl	800c028 <w5500_get_sn_rx_rsr>
 800bb32:	4603      	mov	r3, r0
 800bb34:	83fb      	strh	r3, [r7, #30]
      if (w5500_get_sn_sr(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 800bb36:	7bfb      	ldrb	r3, [r7, #15]
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f000 fc72 	bl	800c422 <w5500_get_sn_sr>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d102      	bne.n	800bb4a <recvfrom+0x7a>
 800bb44:	f06f 0303 	mvn.w	r3, #3
 800bb48:	e175      	b.n	800be36 <recvfrom+0x366>
      if ((sock_io_mode & (1 << sn)) && (pack_len == 0)) return SOCK_BUSY;
 800bb4a:	4b9c      	ldr	r3, [pc, #624]	@ (800bdbc <recvfrom+0x2ec>)
 800bb4c:	881b      	ldrh	r3, [r3, #0]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	7bfb      	ldrb	r3, [r7, #15]
 800bb52:	fa42 f303 	asr.w	r3, r2, r3
 800bb56:	f003 0301 	and.w	r3, r3, #1
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d004      	beq.n	800bb68 <recvfrom+0x98>
 800bb5e:	8bfb      	ldrh	r3, [r7, #30]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d101      	bne.n	800bb68 <recvfrom+0x98>
 800bb64:	2300      	movs	r3, #0
 800bb66:	e166      	b.n	800be36 <recvfrom+0x366>
      if (pack_len != 0) break;
 800bb68:	8bfb      	ldrh	r3, [r7, #30]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d100      	bne.n	800bb70 <recvfrom+0xa0>
      pack_len = w5500_get_sn_rx_rsr(sn);
 800bb6e:	e7dc      	b.n	800bb2a <recvfrom+0x5a>
      if (pack_len != 0) break;
 800bb70:	bf00      	nop
    };
  }
  switch (mr & 0x07)
 800bb72:	7f7b      	ldrb	r3, [r7, #29]
 800bb74:	f003 0307 	and.w	r3, r3, #7
 800bb78:	2b04      	cmp	r3, #4
 800bb7a:	d06e      	beq.n	800bc5a <recvfrom+0x18a>
 800bb7c:	2b04      	cmp	r3, #4
 800bb7e:	f300 8121 	bgt.w	800bdc4 <recvfrom+0x2f4>
 800bb82:	2b02      	cmp	r3, #2
 800bb84:	d003      	beq.n	800bb8e <recvfrom+0xbe>
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	f000 80bf 	beq.w	800bd0a <recvfrom+0x23a>
 800bb8c:	e11a      	b.n	800bdc4 <recvfrom+0x2f4>
  {
  case Sn_MR_UDP:
    if (sock_remained_size[sn] == 0)
 800bb8e:	7bfb      	ldrb	r3, [r7, #15]
 800bb90:	4a89      	ldr	r2, [pc, #548]	@ (800bdb8 <recvfrom+0x2e8>)
 800bb92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d147      	bne.n	800bc2a <recvfrom+0x15a>
    {
      w5500_recv_data(sn, head, 8);
 800bb9a:	f107 0114 	add.w	r1, r7, #20
 800bb9e:	7bfb      	ldrb	r3, [r7, #15]
 800bba0:	2208      	movs	r2, #8
 800bba2:	4618      	mov	r0, r3
 800bba4:	f000 fabb 	bl	800c11e <w5500_recv_data>
      w5500_set_sn_cr(sn, Sn_CR_RECV);
 800bba8:	7bfb      	ldrb	r3, [r7, #15]
 800bbaa:	2140      	movs	r1, #64	@ 0x40
 800bbac:	4618      	mov	r0, r3
 800bbae:	f000 fbca 	bl	800c346 <w5500_set_sn_cr>
      while (w5500_get_sn_cr(sn));
 800bbb2:	bf00      	nop
 800bbb4:	7bfb      	ldrb	r3, [r7, #15]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f000 fbdd 	bl	800c376 <w5500_get_sn_cr>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d1f8      	bne.n	800bbb4 <recvfrom+0xe4>
      addr[0] = head[0];
 800bbc2:	7d3a      	ldrb	r2, [r7, #20]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	701a      	strb	r2, [r3, #0]
      addr[1] = head[1];
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	7d7a      	ldrb	r2, [r7, #21]
 800bbce:	701a      	strb	r2, [r3, #0]
      addr[2] = head[2];
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	3302      	adds	r3, #2
 800bbd4:	7dba      	ldrb	r2, [r7, #22]
 800bbd6:	701a      	strb	r2, [r3, #0]
      addr[3] = head[3];
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	3303      	adds	r3, #3
 800bbdc:	7dfa      	ldrb	r2, [r7, #23]
 800bbde:	701a      	strb	r2, [r3, #0]
      *port = head[4];
 800bbe0:	7e3b      	ldrb	r3, [r7, #24]
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe6:	801a      	strh	r2, [r3, #0]
      *port = (*port << 8) + head[5];
 800bbe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbea:	881b      	ldrh	r3, [r3, #0]
 800bbec:	021b      	lsls	r3, r3, #8
 800bbee:	b29b      	uxth	r3, r3
 800bbf0:	7e7a      	ldrb	r2, [r7, #25]
 800bbf2:	4413      	add	r3, r2
 800bbf4:	b29a      	uxth	r2, r3
 800bbf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbf8:	801a      	strh	r2, [r3, #0]
      sock_remained_size[sn] = head[6];
 800bbfa:	7eba      	ldrb	r2, [r7, #26]
 800bbfc:	7bfb      	ldrb	r3, [r7, #15]
 800bbfe:	4611      	mov	r1, r2
 800bc00:	4a6d      	ldr	r2, [pc, #436]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc02:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 800bc06:	7bfb      	ldrb	r3, [r7, #15]
 800bc08:	4a6b      	ldr	r2, [pc, #428]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc0e:	021b      	lsls	r3, r3, #8
 800bc10:	b29a      	uxth	r2, r3
 800bc12:	7efb      	ldrb	r3, [r7, #27]
 800bc14:	4619      	mov	r1, r3
 800bc16:	7bfb      	ldrb	r3, [r7, #15]
 800bc18:	440a      	add	r2, r1
 800bc1a:	b291      	uxth	r1, r2
 800bc1c:	4a66      	ldr	r2, [pc, #408]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_pack_info[sn] = PACK_FIRST;
 800bc22:	7bfb      	ldrb	r3, [r7, #15]
 800bc24:	4a66      	ldr	r2, [pc, #408]	@ (800bdc0 <recvfrom+0x2f0>)
 800bc26:	2180      	movs	r1, #128	@ 0x80
 800bc28:	54d1      	strb	r1, [r2, r3]
    }
    if (len < sock_remained_size[sn])
 800bc2a:	7bfb      	ldrb	r3, [r7, #15]
 800bc2c:	4a62      	ldr	r2, [pc, #392]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc32:	89ba      	ldrh	r2, [r7, #12]
 800bc34:	429a      	cmp	r2, r3
 800bc36:	d202      	bcs.n	800bc3e <recvfrom+0x16e>
    {
      pack_len = len;
 800bc38:	89bb      	ldrh	r3, [r7, #12]
 800bc3a:	83fb      	strh	r3, [r7, #30]
 800bc3c:	e004      	b.n	800bc48 <recvfrom+0x178>
    }
    else
    {
      pack_len = sock_remained_size[sn];
 800bc3e:	7bfb      	ldrb	r3, [r7, #15]
 800bc40:	4a5d      	ldr	r2, [pc, #372]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc46:	83fb      	strh	r3, [r7, #30]
    }
    len = pack_len;
 800bc48:	8bfb      	ldrh	r3, [r7, #30]
 800bc4a:	81bb      	strh	r3, [r7, #12]
    //
    // Need to packet length check (default 1472)
    //
    w5500_recv_data(sn, buf, pack_len); // data copy.
 800bc4c:	8bfa      	ldrh	r2, [r7, #30]
 800bc4e:	7bfb      	ldrb	r3, [r7, #15]
 800bc50:	68b9      	ldr	r1, [r7, #8]
 800bc52:	4618      	mov	r0, r3
 800bc54:	f000 fa63 	bl	800c11e <w5500_recv_data>
    break;
 800bc58:	e0c0      	b.n	800bddc <recvfrom+0x30c>
  case Sn_MR_MACRAW:
    if (sock_remained_size[sn] == 0)
 800bc5a:	7bfb      	ldrb	r3, [r7, #15]
 800bc5c:	4a56      	ldr	r2, [pc, #344]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d13b      	bne.n	800bcde <recvfrom+0x20e>
    {
      w5500_recv_data(sn, head, 2);
 800bc66:	f107 0114 	add.w	r1, r7, #20
 800bc6a:	7bfb      	ldrb	r3, [r7, #15]
 800bc6c:	2202      	movs	r2, #2
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f000 fa55 	bl	800c11e <w5500_recv_data>
      w5500_set_sn_cr(sn, Sn_CR_RECV);
 800bc74:	7bfb      	ldrb	r3, [r7, #15]
 800bc76:	2140      	movs	r1, #64	@ 0x40
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f000 fb64 	bl	800c346 <w5500_set_sn_cr>
      while (w5500_get_sn_cr(sn));
 800bc7e:	bf00      	nop
 800bc80:	7bfb      	ldrb	r3, [r7, #15]
 800bc82:	4618      	mov	r0, r3
 800bc84:	f000 fb77 	bl	800c376 <w5500_get_sn_cr>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d1f8      	bne.n	800bc80 <recvfrom+0x1b0>
      // read peer's IP address, port number & packet length
      sock_remained_size[sn] = head[0];
 800bc8e:	7d3a      	ldrb	r2, [r7, #20]
 800bc90:	7bfb      	ldrb	r3, [r7, #15]
 800bc92:	4611      	mov	r1, r2
 800bc94:	4a48      	ldr	r2, [pc, #288]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc96:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2;
 800bc9a:	7bfb      	ldrb	r3, [r7, #15]
 800bc9c:	4a46      	ldr	r2, [pc, #280]	@ (800bdb8 <recvfrom+0x2e8>)
 800bc9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bca2:	021b      	lsls	r3, r3, #8
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	7d7a      	ldrb	r2, [r7, #21]
 800bca8:	4413      	add	r3, r2
 800bcaa:	b29a      	uxth	r2, r3
 800bcac:	7bfb      	ldrb	r3, [r7, #15]
 800bcae:	3a02      	subs	r2, #2
 800bcb0:	b291      	uxth	r1, r2
 800bcb2:	4a41      	ldr	r2, [pc, #260]	@ (800bdb8 <recvfrom+0x2e8>)
 800bcb4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      if (sock_remained_size[sn] > 1514)
 800bcb8:	7bfb      	ldrb	r3, [r7, #15]
 800bcba:	4a3f      	ldr	r2, [pc, #252]	@ (800bdb8 <recvfrom+0x2e8>)
 800bcbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcc0:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d906      	bls.n	800bcd6 <recvfrom+0x206>
      {
        close(sn);
 800bcc8:	7bfb      	ldrb	r3, [r7, #15]
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7ff fdc2 	bl	800b854 <close>
        return SOCKFATAL_PACKLEN;
 800bcd0:	f46f 737a 	mvn.w	r3, #1000	@ 0x3e8
 800bcd4:	e0af      	b.n	800be36 <recvfrom+0x366>
      }
      sock_pack_info[sn] = PACK_FIRST;
 800bcd6:	7bfb      	ldrb	r3, [r7, #15]
 800bcd8:	4a39      	ldr	r2, [pc, #228]	@ (800bdc0 <recvfrom+0x2f0>)
 800bcda:	2180      	movs	r1, #128	@ 0x80
 800bcdc:	54d1      	strb	r1, [r2, r3]
    }
    if (len < sock_remained_size[sn])
 800bcde:	7bfb      	ldrb	r3, [r7, #15]
 800bce0:	4a35      	ldr	r2, [pc, #212]	@ (800bdb8 <recvfrom+0x2e8>)
 800bce2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bce6:	89ba      	ldrh	r2, [r7, #12]
 800bce8:	429a      	cmp	r2, r3
 800bcea:	d202      	bcs.n	800bcf2 <recvfrom+0x222>
    {
      pack_len = len;
 800bcec:	89bb      	ldrh	r3, [r7, #12]
 800bcee:	83fb      	strh	r3, [r7, #30]
 800bcf0:	e004      	b.n	800bcfc <recvfrom+0x22c>
    }
    else
    {
      pack_len = sock_remained_size[sn];
 800bcf2:	7bfb      	ldrb	r3, [r7, #15]
 800bcf4:	4a30      	ldr	r2, [pc, #192]	@ (800bdb8 <recvfrom+0x2e8>)
 800bcf6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcfa:	83fb      	strh	r3, [r7, #30]
    }
    w5500_recv_data(sn, buf, pack_len);
 800bcfc:	8bfa      	ldrh	r2, [r7, #30]
 800bcfe:	7bfb      	ldrb	r3, [r7, #15]
 800bd00:	68b9      	ldr	r1, [r7, #8]
 800bd02:	4618      	mov	r0, r3
 800bd04:	f000 fa0b 	bl	800c11e <w5500_recv_data>
    break;
 800bd08:	e068      	b.n	800bddc <recvfrom+0x30c>
  case Sn_MR_IPRAW:
    if (sock_remained_size[sn] == 0)
 800bd0a:	7bfb      	ldrb	r3, [r7, #15]
 800bd0c:	4a2a      	ldr	r2, [pc, #168]	@ (800bdb8 <recvfrom+0x2e8>)
 800bd0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d13a      	bne.n	800bd8c <recvfrom+0x2bc>
    {
      w5500_recv_data(sn, head, 6);
 800bd16:	f107 0114 	add.w	r1, r7, #20
 800bd1a:	7bfb      	ldrb	r3, [r7, #15]
 800bd1c:	2206      	movs	r2, #6
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f000 f9fd 	bl	800c11e <w5500_recv_data>
      w5500_set_sn_cr(sn, Sn_CR_RECV);
 800bd24:	7bfb      	ldrb	r3, [r7, #15]
 800bd26:	2140      	movs	r1, #64	@ 0x40
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f000 fb0c 	bl	800c346 <w5500_set_sn_cr>
      while (w5500_get_sn_cr(sn));
 800bd2e:	bf00      	nop
 800bd30:	7bfb      	ldrb	r3, [r7, #15]
 800bd32:	4618      	mov	r0, r3
 800bd34:	f000 fb1f 	bl	800c376 <w5500_get_sn_cr>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d1f8      	bne.n	800bd30 <recvfrom+0x260>
      addr[0] = head[0];
 800bd3e:	7d3a      	ldrb	r2, [r7, #20]
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	701a      	strb	r2, [r3, #0]
      addr[1] = head[1];
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	3301      	adds	r3, #1
 800bd48:	7d7a      	ldrb	r2, [r7, #21]
 800bd4a:	701a      	strb	r2, [r3, #0]
      addr[2] = head[2];
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	3302      	adds	r3, #2
 800bd50:	7dba      	ldrb	r2, [r7, #22]
 800bd52:	701a      	strb	r2, [r3, #0]
      addr[3] = head[3];
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	3303      	adds	r3, #3
 800bd58:	7dfa      	ldrb	r2, [r7, #23]
 800bd5a:	701a      	strb	r2, [r3, #0]
      sock_remained_size[sn] = head[4];
 800bd5c:	7e3a      	ldrb	r2, [r7, #24]
 800bd5e:	7bfb      	ldrb	r3, [r7, #15]
 800bd60:	4611      	mov	r1, r2
 800bd62:	4a15      	ldr	r2, [pc, #84]	@ (800bdb8 <recvfrom+0x2e8>)
 800bd64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 800bd68:	7bfb      	ldrb	r3, [r7, #15]
 800bd6a:	4a13      	ldr	r2, [pc, #76]	@ (800bdb8 <recvfrom+0x2e8>)
 800bd6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd70:	021b      	lsls	r3, r3, #8
 800bd72:	b29a      	uxth	r2, r3
 800bd74:	7e7b      	ldrb	r3, [r7, #25]
 800bd76:	4619      	mov	r1, r3
 800bd78:	7bfb      	ldrb	r3, [r7, #15]
 800bd7a:	440a      	add	r2, r1
 800bd7c:	b291      	uxth	r1, r2
 800bd7e:	4a0e      	ldr	r2, [pc, #56]	@ (800bdb8 <recvfrom+0x2e8>)
 800bd80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_pack_info[sn] = PACK_FIRST;
 800bd84:	7bfb      	ldrb	r3, [r7, #15]
 800bd86:	4a0e      	ldr	r2, [pc, #56]	@ (800bdc0 <recvfrom+0x2f0>)
 800bd88:	2180      	movs	r1, #128	@ 0x80
 800bd8a:	54d1      	strb	r1, [r2, r3]
    }
    //
    // Need to packet length check
    //
    if (len < sock_remained_size[sn])
 800bd8c:	7bfb      	ldrb	r3, [r7, #15]
 800bd8e:	4a0a      	ldr	r2, [pc, #40]	@ (800bdb8 <recvfrom+0x2e8>)
 800bd90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd94:	89ba      	ldrh	r2, [r7, #12]
 800bd96:	429a      	cmp	r2, r3
 800bd98:	d202      	bcs.n	800bda0 <recvfrom+0x2d0>
    {
      pack_len = len;
 800bd9a:	89bb      	ldrh	r3, [r7, #12]
 800bd9c:	83fb      	strh	r3, [r7, #30]
 800bd9e:	e004      	b.n	800bdaa <recvfrom+0x2da>
    }
    else
    {
      pack_len = sock_remained_size[sn];
 800bda0:	7bfb      	ldrb	r3, [r7, #15]
 800bda2:	4a05      	ldr	r2, [pc, #20]	@ (800bdb8 <recvfrom+0x2e8>)
 800bda4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bda8:	83fb      	strh	r3, [r7, #30]
    }
    w5500_recv_data(sn, buf, pack_len); // data copy.
 800bdaa:	8bfa      	ldrh	r2, [r7, #30]
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
 800bdae:	68b9      	ldr	r1, [r7, #8]
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f000 f9b4 	bl	800c11e <w5500_recv_data>
    break;
 800bdb6:	e011      	b.n	800bddc <recvfrom+0x30c>
 800bdb8:	2000ae6c 	.word	0x2000ae6c
 800bdbc:	2000ae68 	.word	0x2000ae68
 800bdc0:	2000ae7c 	.word	0x2000ae7c
  default:
    w5500_recv_ignore(sn, pack_len); // data copy.
 800bdc4:	8bfa      	ldrh	r2, [r7, #30]
 800bdc6:	7bfb      	ldrb	r3, [r7, #15]
 800bdc8:	4611      	mov	r1, r2
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f000 f9d9 	bl	800c182 <w5500_recv_ignore>
    sock_remained_size[sn] = pack_len;
 800bdd0:	7bfb      	ldrb	r3, [r7, #15]
 800bdd2:	491b      	ldr	r1, [pc, #108]	@ (800be40 <recvfrom+0x370>)
 800bdd4:	8bfa      	ldrh	r2, [r7, #30]
 800bdd6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    break;
 800bdda:	bf00      	nop
  }
  w5500_set_sn_cr(sn, Sn_CR_RECV);
 800bddc:	7bfb      	ldrb	r3, [r7, #15]
 800bdde:	2140      	movs	r1, #64	@ 0x40
 800bde0:	4618      	mov	r0, r3
 800bde2:	f000 fab0 	bl	800c346 <w5500_set_sn_cr>
  /* wait to process the command... */
  while (w5500_get_sn_cr(sn));
 800bde6:	bf00      	nop
 800bde8:	7bfb      	ldrb	r3, [r7, #15]
 800bdea:	4618      	mov	r0, r3
 800bdec:	f000 fac3 	bl	800c376 <w5500_get_sn_cr>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d1f8      	bne.n	800bde8 <recvfrom+0x318>
  sock_remained_size[sn] -= pack_len;
 800bdf6:	7bfb      	ldrb	r3, [r7, #15]
 800bdf8:	4a11      	ldr	r2, [pc, #68]	@ (800be40 <recvfrom+0x370>)
 800bdfa:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bdfe:	7bfb      	ldrb	r3, [r7, #15]
 800be00:	8bfa      	ldrh	r2, [r7, #30]
 800be02:	1a8a      	subs	r2, r1, r2
 800be04:	b291      	uxth	r1, r2
 800be06:	4a0e      	ldr	r2, [pc, #56]	@ (800be40 <recvfrom+0x370>)
 800be08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  if (sock_remained_size[sn] != 0)
 800be0c:	7bfb      	ldrb	r3, [r7, #15]
 800be0e:	4a0c      	ldr	r2, [pc, #48]	@ (800be40 <recvfrom+0x370>)
 800be10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d009      	beq.n	800be2c <recvfrom+0x35c>
  {
    sock_pack_info[sn] |= PACK_REMAINED;
 800be18:	7bfb      	ldrb	r3, [r7, #15]
 800be1a:	4a0a      	ldr	r2, [pc, #40]	@ (800be44 <recvfrom+0x374>)
 800be1c:	5cd2      	ldrb	r2, [r2, r3]
 800be1e:	7bfb      	ldrb	r3, [r7, #15]
 800be20:	f042 0201 	orr.w	r2, r2, #1
 800be24:	b2d1      	uxtb	r1, r2
 800be26:	4a07      	ldr	r2, [pc, #28]	@ (800be44 <recvfrom+0x374>)
 800be28:	54d1      	strb	r1, [r2, r3]
 800be2a:	e003      	b.n	800be34 <recvfrom+0x364>
  }
  else
  {
    sock_pack_info[sn] = PACK_COMPLETED;
 800be2c:	7bfb      	ldrb	r3, [r7, #15]
 800be2e:	4a05      	ldr	r2, [pc, #20]	@ (800be44 <recvfrom+0x374>)
 800be30:	2100      	movs	r1, #0
 800be32:	54d1      	strb	r1, [r2, r3]
  }

  return (int32_t)pack_len;
 800be34:	8bfb      	ldrh	r3, [r7, #30]
}
 800be36:	4618      	mov	r0, r3
 800be38:	3720      	adds	r7, #32
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop
 800be40:	2000ae6c 	.word	0x2000ae6c
 800be44:	2000ae7c 	.word	0x2000ae7c

0800be48 <w5500_read>:
 * @brief It reads 1 byte value from a register
 * @param addr Register address
 * @return The value of register
 */
uint8_t w5500_read(uint32_t addr)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  uint8_t ret;
  uint8_t data[3];

  w5500_critcical_enter();
 800be50:	f000 fcb1 	bl	800c7b6 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800be54:	f000 fcbe 	bl	800c7d4 <w5500_spi_cs_low>

  addr |= (W5500_SPI_READ | W5500_SPI_VDM_OP);

  data[0] = (addr & 0x00FF0000) >> 16;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	0c1b      	lsrs	r3, r3, #16
 800be5c:	b2db      	uxtb	r3, r3
 800be5e:	733b      	strb	r3, [r7, #12]
  data[1] = (addr & 0x0000FF00) >> 8;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	0a1b      	lsrs	r3, r3, #8
 800be64:	b2db      	uxtb	r3, r3
 800be66:	737b      	strb	r3, [r7, #13]
  data[2] = (addr & 0x000000FF) >> 0;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	b2db      	uxtb	r3, r3
 800be6c:	73bb      	strb	r3, [r7, #14]

  w5500_spi_write(data, 3);
 800be6e:	f107 030c 	add.w	r3, r7, #12
 800be72:	2103      	movs	r1, #3
 800be74:	4618      	mov	r0, r3
 800be76:	f000 fcd7 	bl	800c828 <w5500_spi_write>
  w5500_spi_read(&ret, 1);
 800be7a:	f107 030f 	add.w	r3, r7, #15
 800be7e:	2101      	movs	r1, #1
 800be80:	4618      	mov	r0, r3
 800be82:	f000 fcbf 	bl	800c804 <w5500_spi_read>

  w5500_spi_cs_hi();
 800be86:	f000 fcb1 	bl	800c7ec <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800be8a:	f000 fc9b 	bl	800c7c4 <w5500_critcical_exit>

  return ret;
 800be8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3710      	adds	r7, #16
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}

0800be98 <w5500_write>:
 * @brief It writes 1 byte value to a register
 * @param addr Register address
 * @param wb Write data
 */
void w5500_write(uint32_t addr, uint8_t wb)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b084      	sub	sp, #16
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
 800bea0:	460b      	mov	r3, r1
 800bea2:	70fb      	strb	r3, [r7, #3]
  uint8_t data[4];

  w5500_critcical_enter();
 800bea4:	f000 fc87 	bl	800c7b6 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800bea8:	f000 fc94 	bl	800c7d4 <w5500_spi_cs_low>

  addr |= (W5500_SPI_WRITE | W5500_SPI_VDM_OP);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f043 0304 	orr.w	r3, r3, #4
 800beb2:	607b      	str	r3, [r7, #4]

  data[0] = (addr & 0x00FF0000) >> 16;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	0c1b      	lsrs	r3, r3, #16
 800beb8:	b2db      	uxtb	r3, r3
 800beba:	733b      	strb	r3, [r7, #12]
  data[1] = (addr & 0x0000FF00) >> 8;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	0a1b      	lsrs	r3, r3, #8
 800bec0:	b2db      	uxtb	r3, r3
 800bec2:	737b      	strb	r3, [r7, #13]
  data[2] = (addr & 0x000000FF) >> 0;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	b2db      	uxtb	r3, r3
 800bec8:	73bb      	strb	r3, [r7, #14]
  data[3] = wb;
 800beca:	78fb      	ldrb	r3, [r7, #3]
 800becc:	73fb      	strb	r3, [r7, #15]
  w5500_spi_write(data, 4);
 800bece:	f107 030c 	add.w	r3, r7, #12
 800bed2:	2104      	movs	r1, #4
 800bed4:	4618      	mov	r0, r3
 800bed6:	f000 fca7 	bl	800c828 <w5500_spi_write>

  w5500_spi_cs_hi();
 800beda:	f000 fc87 	bl	800c7ec <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800bede:	f000 fc71 	bl	800c7c4 <w5500_critcical_exit>
}
 800bee2:	bf00      	nop
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}

0800beea <w5500_read_buf>:
 * @param addr Register address
 * @param p_buf Pointer buffer to read data
 * @param len Data length
 */
void w5500_read_buf(uint32_t addr, uint8_t *p_buf, uint16_t len)
{
 800beea:	b580      	push	{r7, lr}
 800beec:	b086      	sub	sp, #24
 800beee:	af00      	add	r7, sp, #0
 800bef0:	60f8      	str	r0, [r7, #12]
 800bef2:	60b9      	str	r1, [r7, #8]
 800bef4:	4613      	mov	r3, r2
 800bef6:	80fb      	strh	r3, [r7, #6]
  uint8_t data[3];

  w5500_critcical_enter();
 800bef8:	f000 fc5d 	bl	800c7b6 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800befc:	f000 fc6a 	bl	800c7d4 <w5500_spi_cs_low>

  addr |= (W5500_SPI_READ | W5500_SPI_VDM_OP);

  data[0] = (addr & 0x00FF0000) >> 16;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	0c1b      	lsrs	r3, r3, #16
 800bf04:	b2db      	uxtb	r3, r3
 800bf06:	753b      	strb	r3, [r7, #20]
  data[1] = (addr & 0x0000FF00) >> 8;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	0a1b      	lsrs	r3, r3, #8
 800bf0c:	b2db      	uxtb	r3, r3
 800bf0e:	757b      	strb	r3, [r7, #21]
  data[2] = (addr & 0x000000FF) >> 0;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	75bb      	strb	r3, [r7, #22]

  w5500_spi_write(data, 3);
 800bf16:	f107 0314 	add.w	r3, r7, #20
 800bf1a:	2103      	movs	r1, #3
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f000 fc83 	bl	800c828 <w5500_spi_write>
  w5500_spi_read(p_buf, len);
 800bf22:	88fb      	ldrh	r3, [r7, #6]
 800bf24:	4619      	mov	r1, r3
 800bf26:	68b8      	ldr	r0, [r7, #8]
 800bf28:	f000 fc6c 	bl	800c804 <w5500_spi_read>

  w5500_spi_cs_hi();
 800bf2c:	f000 fc5e 	bl	800c7ec <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800bf30:	f000 fc48 	bl	800c7c4 <w5500_critcical_exit>
}
 800bf34:	bf00      	nop
 800bf36:	3718      	adds	r7, #24
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <w5500_write_buf>:
 * @param addr Register address
 * @param p_buf Pointer buffer to write data
 * @param len Data length
 */
void w5500_write_buf(uint32_t addr, uint8_t *p_buf, uint16_t len)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b086      	sub	sp, #24
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	60f8      	str	r0, [r7, #12]
 800bf44:	60b9      	str	r1, [r7, #8]
 800bf46:	4613      	mov	r3, r2
 800bf48:	80fb      	strh	r3, [r7, #6]
  uint8_t data[4];

  w5500_critcical_enter();
 800bf4a:	f000 fc34 	bl	800c7b6 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800bf4e:	f000 fc41 	bl	800c7d4 <w5500_spi_cs_low>

  addr |= (W5500_SPI_WRITE | W5500_SPI_VDM_OP);
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	f043 0304 	orr.w	r3, r3, #4
 800bf58:	60fb      	str	r3, [r7, #12]

  data[0] = (addr & 0x00FF0000) >> 16;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	0c1b      	lsrs	r3, r3, #16
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	753b      	strb	r3, [r7, #20]
  data[1] = (addr & 0x0000FF00) >> 8;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	0a1b      	lsrs	r3, r3, #8
 800bf66:	b2db      	uxtb	r3, r3
 800bf68:	757b      	strb	r3, [r7, #21]
  data[2] = (addr & 0x000000FF) >> 0;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	b2db      	uxtb	r3, r3
 800bf6e:	75bb      	strb	r3, [r7, #22]
  w5500_spi_write(data, 3);
 800bf70:	f107 0314 	add.w	r3, r7, #20
 800bf74:	2103      	movs	r1, #3
 800bf76:	4618      	mov	r0, r3
 800bf78:	f000 fc56 	bl	800c828 <w5500_spi_write>
  w5500_spi_write(p_buf, len);
 800bf7c:	88fb      	ldrh	r3, [r7, #6]
 800bf7e:	4619      	mov	r1, r3
 800bf80:	68b8      	ldr	r0, [r7, #8]
 800bf82:	f000 fc51 	bl	800c828 <w5500_spi_write>

  w5500_spi_cs_hi();
 800bf86:	f000 fc31 	bl	800c7ec <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800bf8a:	f000 fc1b 	bl	800c7c4 <w5500_critcical_exit>
}
 800bf8e:	bf00      	nop
 800bf90:	3718      	adds	r7, #24
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}

0800bf96 <w5500_get_sn_tx_fsr>:
 * @brief Get Sn_TX_FSR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_TX_FSR
 */
uint16_t w5500_get_sn_tx_fsr(uint8_t sn)
{
 800bf96:	b590      	push	{r4, r7, lr}
 800bf98:	b085      	sub	sp, #20
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	71fb      	strb	r3, [r7, #7]
  uint16_t val = 0, val1 = 0;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	81fb      	strh	r3, [r7, #14]
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	81bb      	strh	r3, [r7, #12]

  do
  {
    val1 = w5500_read(W5500_SOCKETn_REG_TX_FSR_ADDR(sn));
 800bfa8:	79fb      	ldrb	r3, [r7, #7]
 800bfaa:	009b      	lsls	r3, r3, #2
 800bfac:	3301      	adds	r3, #1
 800bfae:	00db      	lsls	r3, r3, #3
 800bfb0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f7ff ff47 	bl	800be48 <w5500_read>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	81bb      	strh	r3, [r7, #12]
    val1 = (val1 << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_FSR_ADDR(sn), 1));
 800bfbe:	89bb      	ldrh	r3, [r7, #12]
 800bfc0:	021b      	lsls	r3, r3, #8
 800bfc2:	b29c      	uxth	r4, r3
 800bfc4:	79fb      	ldrb	r3, [r7, #7]
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	3301      	adds	r3, #1
 800bfca:	00db      	lsls	r3, r3, #3
 800bfcc:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f7ff ff39 	bl	800be48 <w5500_read>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	4423      	add	r3, r4
 800bfda:	81bb      	strh	r3, [r7, #12]
    if (val1 != 0)
 800bfdc:	89bb      	ldrh	r3, [r7, #12]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d019      	beq.n	800c016 <w5500_get_sn_tx_fsr+0x80>
    {
      val = w5500_read(W5500_SOCKETn_REG_TX_FSR_ADDR(sn));
 800bfe2:	79fb      	ldrb	r3, [r7, #7]
 800bfe4:	009b      	lsls	r3, r3, #2
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	00db      	lsls	r3, r3, #3
 800bfea:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800bfee:	4618      	mov	r0, r3
 800bff0:	f7ff ff2a 	bl	800be48 <w5500_read>
 800bff4:	4603      	mov	r3, r0
 800bff6:	81fb      	strh	r3, [r7, #14]
      val = (val << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_FSR_ADDR(sn), 1));
 800bff8:	89fb      	ldrh	r3, [r7, #14]
 800bffa:	021b      	lsls	r3, r3, #8
 800bffc:	b29c      	uxth	r4, r3
 800bffe:	79fb      	ldrb	r3, [r7, #7]
 800c000:	009b      	lsls	r3, r3, #2
 800c002:	3301      	adds	r3, #1
 800c004:	00db      	lsls	r3, r3, #3
 800c006:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7ff ff1c 	bl	800be48 <w5500_read>
 800c010:	4603      	mov	r3, r0
 800c012:	4423      	add	r3, r4
 800c014:	81fb      	strh	r3, [r7, #14]
    }
  } while (val != val1);
 800c016:	89fa      	ldrh	r2, [r7, #14]
 800c018:	89bb      	ldrh	r3, [r7, #12]
 800c01a:	429a      	cmp	r2, r3
 800c01c:	d1c4      	bne.n	800bfa8 <w5500_get_sn_tx_fsr+0x12>

  return val;
 800c01e:	89fb      	ldrh	r3, [r7, #14]
}
 800c020:	4618      	mov	r0, r3
 800c022:	3714      	adds	r7, #20
 800c024:	46bd      	mov	sp, r7
 800c026:	bd90      	pop	{r4, r7, pc}

0800c028 <w5500_get_sn_rx_rsr>:
 * @brief Get Sn_RX_RSR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of @ref Sn_RX_RSR
 */
uint16_t w5500_get_sn_rx_rsr(uint8_t sn)
{
 800c028:	b590      	push	{r4, r7, lr}
 800c02a:	b085      	sub	sp, #20
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	4603      	mov	r3, r0
 800c030:	71fb      	strb	r3, [r7, #7]
  uint16_t val = 0, val1 = 0;
 800c032:	2300      	movs	r3, #0
 800c034:	81fb      	strh	r3, [r7, #14]
 800c036:	2300      	movs	r3, #0
 800c038:	81bb      	strh	r3, [r7, #12]

  do
  {
    val1 = w5500_read(W5500_SOCKETn_REG_RX_RSR_ADDR(sn));
 800c03a:	79fb      	ldrb	r3, [r7, #7]
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	3301      	adds	r3, #1
 800c040:	00db      	lsls	r3, r3, #3
 800c042:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800c046:	4618      	mov	r0, r3
 800c048:	f7ff fefe 	bl	800be48 <w5500_read>
 800c04c:	4603      	mov	r3, r0
 800c04e:	81bb      	strh	r3, [r7, #12]
    val1 = (val1 << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RSR_ADDR(sn), 1));
 800c050:	89bb      	ldrh	r3, [r7, #12]
 800c052:	021b      	lsls	r3, r3, #8
 800c054:	b29c      	uxth	r4, r3
 800c056:	79fb      	ldrb	r3, [r7, #7]
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	3301      	adds	r3, #1
 800c05c:	00db      	lsls	r3, r3, #3
 800c05e:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800c062:	4618      	mov	r0, r3
 800c064:	f7ff fef0 	bl	800be48 <w5500_read>
 800c068:	4603      	mov	r3, r0
 800c06a:	4423      	add	r3, r4
 800c06c:	81bb      	strh	r3, [r7, #12]
    if (val1 != 0)
 800c06e:	89bb      	ldrh	r3, [r7, #12]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d019      	beq.n	800c0a8 <w5500_get_sn_rx_rsr+0x80>
    {
      val = w5500_read(W5500_SOCKETn_REG_RX_RSR_ADDR(sn));
 800c074:	79fb      	ldrb	r3, [r7, #7]
 800c076:	009b      	lsls	r3, r3, #2
 800c078:	3301      	adds	r3, #1
 800c07a:	00db      	lsls	r3, r3, #3
 800c07c:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800c080:	4618      	mov	r0, r3
 800c082:	f7ff fee1 	bl	800be48 <w5500_read>
 800c086:	4603      	mov	r3, r0
 800c088:	81fb      	strh	r3, [r7, #14]
      val = (val << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RSR_ADDR(sn), 1));
 800c08a:	89fb      	ldrh	r3, [r7, #14]
 800c08c:	021b      	lsls	r3, r3, #8
 800c08e:	b29c      	uxth	r4, r3
 800c090:	79fb      	ldrb	r3, [r7, #7]
 800c092:	009b      	lsls	r3, r3, #2
 800c094:	3301      	adds	r3, #1
 800c096:	00db      	lsls	r3, r3, #3
 800c098:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800c09c:	4618      	mov	r0, r3
 800c09e:	f7ff fed3 	bl	800be48 <w5500_read>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	4423      	add	r3, r4
 800c0a6:	81fb      	strh	r3, [r7, #14]
    }
  } while (val != val1);
 800c0a8:	89fa      	ldrh	r2, [r7, #14]
 800c0aa:	89bb      	ldrh	r3, [r7, #12]
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d1c4      	bne.n	800c03a <w5500_get_sn_rx_rsr+0x12>
  return val;
 800c0b0:	89fb      	ldrh	r3, [r7, #14]
}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	3714      	adds	r7, #20
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd90      	pop	{r4, r7, pc}

0800c0ba <w5500_send_data>:
 * @param sn Socket number. It should be 0 - 7
 * @param data Pointer buffer to write data
 * @param len Data length
 */
void w5500_send_data(uint8_t sn, uint8_t *data, uint16_t len)
{
 800c0ba:	b580      	push	{r7, lr}
 800c0bc:	b084      	sub	sp, #16
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	6039      	str	r1, [r7, #0]
 800c0c4:	71fb      	strb	r3, [r7, #7]
 800c0c6:	4613      	mov	r3, r2
 800c0c8:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr = 0;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	81fb      	strh	r3, [r7, #14]
  uint32_t addr = 0;
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	60bb      	str	r3, [r7, #8]

  if (len == 0) return;
 800c0d2:	88bb      	ldrh	r3, [r7, #4]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d01e      	beq.n	800c116 <w5500_send_data+0x5c>

  ptr = w5500_get_tx_wr(sn);
 800c0d8:	79fb      	ldrb	r3, [r7, #7]
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f000 fa84 	bl	800c5e8 <w5500_get_tx_wr>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	81fb      	strh	r3, [r7, #14]
  addr = ((uint32_t)ptr << 8) + (W5500_TXBUF_BLOCK(sn) << 3);
 800c0e4:	89fb      	ldrh	r3, [r7, #14]
 800c0e6:	021a      	lsls	r2, r3, #8
 800c0e8:	79fb      	ldrb	r3, [r7, #7]
 800c0ea:	009b      	lsls	r3, r3, #2
 800c0ec:	3302      	adds	r3, #2
 800c0ee:	00db      	lsls	r3, r3, #3
 800c0f0:	4413      	add	r3, r2
 800c0f2:	60bb      	str	r3, [r7, #8]

  w5500_write_buf(addr, data, len);
 800c0f4:	88bb      	ldrh	r3, [r7, #4]
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	6839      	ldr	r1, [r7, #0]
 800c0fa:	68b8      	ldr	r0, [r7, #8]
 800c0fc:	f7ff ff1e 	bl	800bf3c <w5500_write_buf>

  ptr += len;
 800c100:	89fa      	ldrh	r2, [r7, #14]
 800c102:	88bb      	ldrh	r3, [r7, #4]
 800c104:	4413      	add	r3, r2
 800c106:	81fb      	strh	r3, [r7, #14]
  w5500_set_tx_wr(sn, ptr);
 800c108:	89fa      	ldrh	r2, [r7, #14]
 800c10a:	79fb      	ldrb	r3, [r7, #7]
 800c10c:	4611      	mov	r1, r2
 800c10e:	4618      	mov	r0, r3
 800c110:	f000 fa42 	bl	800c598 <w5500_set_tx_wr>
 800c114:	e000      	b.n	800c118 <w5500_send_data+0x5e>
  if (len == 0) return;
 800c116:	bf00      	nop
}
 800c118:	3710      	adds	r7, #16
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}

0800c11e <w5500_recv_data>:
 * @param sn Socket number. It should be 0 - 7
 * @param data Pointer buffer to read data
 * @param len Data length
 */
void w5500_recv_data(uint8_t sn, uint8_t *data, uint16_t len)
{
 800c11e:	b580      	push	{r7, lr}
 800c120:	b084      	sub	sp, #16
 800c122:	af00      	add	r7, sp, #0
 800c124:	4603      	mov	r3, r0
 800c126:	6039      	str	r1, [r7, #0]
 800c128:	71fb      	strb	r3, [r7, #7]
 800c12a:	4613      	mov	r3, r2
 800c12c:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr = 0;
 800c12e:	2300      	movs	r3, #0
 800c130:	81fb      	strh	r3, [r7, #14]
  uint32_t addr = 0;
 800c132:	2300      	movs	r3, #0
 800c134:	60bb      	str	r3, [r7, #8]

  if (len == 0) return;
 800c136:	88bb      	ldrh	r3, [r7, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d01e      	beq.n	800c17a <w5500_recv_data+0x5c>

  ptr = w5500_get_rx_rd(sn);
 800c13c:	79fb      	ldrb	r3, [r7, #7]
 800c13e:	4618      	mov	r0, r3
 800c140:	f000 fa9b 	bl	800c67a <w5500_get_rx_rd>
 800c144:	4603      	mov	r3, r0
 800c146:	81fb      	strh	r3, [r7, #14]
  addr = ((uint32_t)ptr << 8) + (W5500_RXBUF_BLOCK(sn) << 3);
 800c148:	89fb      	ldrh	r3, [r7, #14]
 800c14a:	021a      	lsls	r2, r3, #8
 800c14c:	79fb      	ldrb	r3, [r7, #7]
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	3303      	adds	r3, #3
 800c152:	00db      	lsls	r3, r3, #3
 800c154:	4413      	add	r3, r2
 800c156:	60bb      	str	r3, [r7, #8]

  w5500_read_buf(addr, data, len);
 800c158:	88bb      	ldrh	r3, [r7, #4]
 800c15a:	461a      	mov	r2, r3
 800c15c:	6839      	ldr	r1, [r7, #0]
 800c15e:	68b8      	ldr	r0, [r7, #8]
 800c160:	f7ff fec3 	bl	800beea <w5500_read_buf>
  ptr += len;
 800c164:	89fa      	ldrh	r2, [r7, #14]
 800c166:	88bb      	ldrh	r3, [r7, #4]
 800c168:	4413      	add	r3, r2
 800c16a:	81fb      	strh	r3, [r7, #14]

  w5500_set_rx_rd(sn, ptr);
 800c16c:	89fa      	ldrh	r2, [r7, #14]
 800c16e:	79fb      	ldrb	r3, [r7, #7]
 800c170:	4611      	mov	r1, r2
 800c172:	4618      	mov	r0, r3
 800c174:	f000 fa59 	bl	800c62a <w5500_set_rx_rd>
 800c178:	e000      	b.n	800c17c <w5500_recv_data+0x5e>
  if (len == 0) return;
 800c17a:	bf00      	nop
}
 800c17c:	3710      	adds	r7, #16
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}

0800c182 <w5500_recv_ignore>:
 * @brief It discard the received data in RX memory
 * @param sn Socket number. It should be 0 - 7
 * @param len Data length
 */
void w5500_recv_ignore(uint8_t sn, uint16_t len)
{
 800c182:	b580      	push	{r7, lr}
 800c184:	b084      	sub	sp, #16
 800c186:	af00      	add	r7, sp, #0
 800c188:	4603      	mov	r3, r0
 800c18a:	460a      	mov	r2, r1
 800c18c:	71fb      	strb	r3, [r7, #7]
 800c18e:	4613      	mov	r3, r2
 800c190:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr = 0;
 800c192:	2300      	movs	r3, #0
 800c194:	81fb      	strh	r3, [r7, #14]

  ptr = w5500_get_rx_rd(sn);
 800c196:	79fb      	ldrb	r3, [r7, #7]
 800c198:	4618      	mov	r0, r3
 800c19a:	f000 fa6e 	bl	800c67a <w5500_get_rx_rd>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	81fb      	strh	r3, [r7, #14]
  ptr += len;
 800c1a2:	89fa      	ldrh	r2, [r7, #14]
 800c1a4:	88bb      	ldrh	r3, [r7, #4]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	81fb      	strh	r3, [r7, #14]
  w5500_set_rx_rd(sn, ptr);
 800c1aa:	89fa      	ldrh	r2, [r7, #14]
 800c1ac:	79fb      	ldrb	r3, [r7, #7]
 800c1ae:	4611      	mov	r1, r2
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	f000 fa3a 	bl	800c62a <w5500_set_rx_rd>
}
 800c1b6:	bf00      	nop
 800c1b8:	3710      	adds	r7, #16
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <w5500_set_mr>:
/**
 * @brief Set Mode Register
 * @param data The value to be set
 */
void w5500_set_mr(uint8_t data)
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b082      	sub	sp, #8
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	71fb      	strb	r3, [r7, #7]
  w5500_write(W5500_COMMON_REG_MR_ADDR, data);
 800c1c8:	79fb      	ldrb	r3, [r7, #7]
 800c1ca:	4619      	mov	r1, r3
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	f7ff fe63 	bl	800be98 <w5500_write>
}
 800c1d2:	bf00      	nop
 800c1d4:	3708      	adds	r7, #8
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}

0800c1da <w5500_get_mr>:
/**
 * @brief Get Mode Register
 * @return The value of Mode register
 */
uint8_t w5500_get_mr(void)
{
 800c1da:	b580      	push	{r7, lr}
 800c1dc:	af00      	add	r7, sp, #0
  return w5500_read(W5500_COMMON_REG_MR_ADDR);
 800c1de:	2000      	movs	r0, #0
 800c1e0:	f7ff fe32 	bl	800be48 <w5500_read>
 800c1e4:	4603      	mov	r3, r0
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	bd80      	pop	{r7, pc}

0800c1ea <w5500_set_gar>:
/**
 * @brief Set gateway IP address
 * @param data Pointer variable to set gateway IP address. It should be allocated 4 bytes
 */
void w5500_set_gar(uint8_t *data)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b082      	sub	sp, #8
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_GAR_ADDR, data, 4);
 800c1f2:	2204      	movs	r2, #4
 800c1f4:	6879      	ldr	r1, [r7, #4]
 800c1f6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c1fa:	f7ff fe9f 	bl	800bf3c <w5500_write_buf>
}
 800c1fe:	bf00      	nop
 800c200:	3708      	adds	r7, #8
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}

0800c206 <w5500_get_gar>:
/**
 * @brief Get gateway IP address
 * @param data Pointer variable to get gateway IP address. It should be allocated 4 bytes
 */
void w5500_get_gar(uint8_t *data)
{
 800c206:	b580      	push	{r7, lr}
 800c208:	b082      	sub	sp, #8
 800c20a:	af00      	add	r7, sp, #0
 800c20c:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_GAR_ADDR, data, 4);
 800c20e:	2204      	movs	r2, #4
 800c210:	6879      	ldr	r1, [r7, #4]
 800c212:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c216:	f7ff fe68 	bl	800beea <w5500_read_buf>
}
 800c21a:	bf00      	nop
 800c21c:	3708      	adds	r7, #8
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}

0800c222 <w5500_set_subr>:
/**
 * @brief Set subnet mask address
 * @param data Pointer variable to set subnet mask address. It should be allocated 4 bytes
 */
void w5500_set_subr(uint8_t *data)
{
 800c222:	b580      	push	{r7, lr}
 800c224:	b082      	sub	sp, #8
 800c226:	af00      	add	r7, sp, #0
 800c228:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_SUBR_ADDR, data, 4);
 800c22a:	2204      	movs	r2, #4
 800c22c:	6879      	ldr	r1, [r7, #4]
 800c22e:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800c232:	f7ff fe83 	bl	800bf3c <w5500_write_buf>
}
 800c236:	bf00      	nop
 800c238:	3708      	adds	r7, #8
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}

0800c23e <w5500_get_subr>:
/**
 * @brief Get subnet mask address
 * @param data Pointer variable to get subnet mask address. It should be allocated 4 bytes
 */
void w5500_get_subr(uint8_t *data)
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	b082      	sub	sp, #8
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_SUBR_ADDR, data, 4);
 800c246:	2204      	movs	r2, #4
 800c248:	6879      	ldr	r1, [r7, #4]
 800c24a:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800c24e:	f7ff fe4c 	bl	800beea <w5500_read_buf>
}
 800c252:	bf00      	nop
 800c254:	3708      	adds	r7, #8
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}

0800c25a <w5500_set_shar>:
/**
 * @brief Set local MAC address
 * @param data Pointer variable to set local MAC address. It should be allocated 6 bytes
 */
void w5500_set_shar(uint8_t *data)
{
 800c25a:	b580      	push	{r7, lr}
 800c25c:	b082      	sub	sp, #8
 800c25e:	af00      	add	r7, sp, #0
 800c260:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_SHAR_ADDR, data, 6);
 800c262:	2206      	movs	r2, #6
 800c264:	6879      	ldr	r1, [r7, #4]
 800c266:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800c26a:	f7ff fe67 	bl	800bf3c <w5500_write_buf>
}
 800c26e:	bf00      	nop
 800c270:	3708      	adds	r7, #8
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}

0800c276 <w5500_get_shar>:
/**
 * @brief Get local MAC address
 * @param data Pointer variable to set local MAC address. It should be allocated 6 bytes
 */
void w5500_get_shar(uint8_t *data)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b082      	sub	sp, #8
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_SHAR_ADDR, data, 6);
 800c27e:	2206      	movs	r2, #6
 800c280:	6879      	ldr	r1, [r7, #4]
 800c282:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800c286:	f7ff fe30 	bl	800beea <w5500_read_buf>
}
 800c28a:	bf00      	nop
 800c28c:	3708      	adds	r7, #8
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}

0800c292 <w5500_set_sipr>:
/**
 * @brief Set local IP address
 * @param data Pointer variable to set local IP address. It should be allocated 4 bytes
 */
void w5500_set_sipr(uint8_t *data)
{
 800c292:	b580      	push	{r7, lr}
 800c294:	b082      	sub	sp, #8
 800c296:	af00      	add	r7, sp, #0
 800c298:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_SIPR_ADDR, data, 4);
 800c29a:	2204      	movs	r2, #4
 800c29c:	6879      	ldr	r1, [r7, #4]
 800c29e:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800c2a2:	f7ff fe4b 	bl	800bf3c <w5500_write_buf>
}
 800c2a6:	bf00      	nop
 800c2a8:	3708      	adds	r7, #8
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}

0800c2ae <w5500_get_sipr>:
/**
 * @brief Get local IP address
 * @param data Pointer variable to set local IP address. It should be allocated 4 bytes
 */
void w5500_get_sipr(uint8_t *data)
{
 800c2ae:	b580      	push	{r7, lr}
 800c2b0:	b082      	sub	sp, #8
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_SIPR_ADDR, data, 4);
 800c2b6:	2204      	movs	r2, #4
 800c2b8:	6879      	ldr	r1, [r7, #4]
 800c2ba:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800c2be:	f7ff fe14 	bl	800beea <w5500_read_buf>
}
 800c2c2:	bf00      	nop
 800c2c4:	3708      	adds	r7, #8
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}

0800c2ca <w5500_set_simr>:
/**
 * @brief Set SIMR register
 * @param data Value to set SIMR register
 */
void w5500_set_simr(uint8_t data)
{
 800c2ca:	b580      	push	{r7, lr}
 800c2cc:	b082      	sub	sp, #8
 800c2ce:	af00      	add	r7, sp, #0
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	71fb      	strb	r3, [r7, #7]
  w5500_write(W5500_COMMON_REG_SIMR_ADDR, data);
 800c2d4:	79fb      	ldrb	r3, [r7, #7]
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800c2dc:	f7ff fddc 	bl	800be98 <w5500_write>
}
 800c2e0:	bf00      	nop
 800c2e2:	3708      	adds	r7, #8
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <w5500_get_phycfgr>:
/**
 * @brief Get PHYCFGR register
 * @return Value of PHYCFGR register
 */
uint8_t w5500_get_phycfgr(void)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	af00      	add	r7, sp, #0
  return w5500_read(W5500_COMMON_REG_PHYCFGR_ADDR);
 800c2ec:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800c2f0:	f7ff fdaa 	bl	800be48 <w5500_read>
 800c2f4:	4603      	mov	r3, r0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	bd80      	pop	{r7, pc}

0800c2fa <w5500_set_sn_mr>:
 * @brief Set Sn_MR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_MR register
 */
void w5500_set_sn_mr(uint8_t sn, uint8_t data)
{
 800c2fa:	b580      	push	{r7, lr}
 800c2fc:	b082      	sub	sp, #8
 800c2fe:	af00      	add	r7, sp, #0
 800c300:	4603      	mov	r3, r0
 800c302:	460a      	mov	r2, r1
 800c304:	71fb      	strb	r3, [r7, #7]
 800c306:	4613      	mov	r3, r2
 800c308:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_MR_ADDR(sn), data);
 800c30a:	79fb      	ldrb	r3, [r7, #7]
 800c30c:	009b      	lsls	r3, r3, #2
 800c30e:	3301      	adds	r3, #1
 800c310:	00db      	lsls	r3, r3, #3
 800c312:	79ba      	ldrb	r2, [r7, #6]
 800c314:	4611      	mov	r1, r2
 800c316:	4618      	mov	r0, r3
 800c318:	f7ff fdbe 	bl	800be98 <w5500_write>
}
 800c31c:	bf00      	nop
 800c31e:	3708      	adds	r7, #8
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <w5500_get_sn_mr>:
 * @brief Get Sn_MR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_MR register
 */
uint8_t w5500_get_sn_mr(uint8_t sn)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b082      	sub	sp, #8
 800c328:	af00      	add	r7, sp, #0
 800c32a:	4603      	mov	r3, r0
 800c32c:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_MR_ADDR(sn));
 800c32e:	79fb      	ldrb	r3, [r7, #7]
 800c330:	009b      	lsls	r3, r3, #2
 800c332:	3301      	adds	r3, #1
 800c334:	00db      	lsls	r3, r3, #3
 800c336:	4618      	mov	r0, r3
 800c338:	f7ff fd86 	bl	800be48 <w5500_read>
 800c33c:	4603      	mov	r3, r0
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3708      	adds	r7, #8
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}

0800c346 <w5500_set_sn_cr>:
 * @brief Set Sn_CR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_CR register
 */
void w5500_set_sn_cr(uint8_t sn, uint8_t data)
{
 800c346:	b580      	push	{r7, lr}
 800c348:	b082      	sub	sp, #8
 800c34a:	af00      	add	r7, sp, #0
 800c34c:	4603      	mov	r3, r0
 800c34e:	460a      	mov	r2, r1
 800c350:	71fb      	strb	r3, [r7, #7]
 800c352:	4613      	mov	r3, r2
 800c354:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_CR_ADDR(sn), data);
 800c356:	79fb      	ldrb	r3, [r7, #7]
 800c358:	009b      	lsls	r3, r3, #2
 800c35a:	3301      	adds	r3, #1
 800c35c:	00db      	lsls	r3, r3, #3
 800c35e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800c362:	461a      	mov	r2, r3
 800c364:	79bb      	ldrb	r3, [r7, #6]
 800c366:	4619      	mov	r1, r3
 800c368:	4610      	mov	r0, r2
 800c36a:	f7ff fd95 	bl	800be98 <w5500_write>
}
 800c36e:	bf00      	nop
 800c370:	3708      	adds	r7, #8
 800c372:	46bd      	mov	sp, r7
 800c374:	bd80      	pop	{r7, pc}

0800c376 <w5500_get_sn_cr>:
 * @brief Get Sn_CR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_CR register
 */
uint8_t w5500_get_sn_cr(uint8_t sn)
{
 800c376:	b580      	push	{r7, lr}
 800c378:	b082      	sub	sp, #8
 800c37a:	af00      	add	r7, sp, #0
 800c37c:	4603      	mov	r3, r0
 800c37e:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_CR_ADDR(sn));
 800c380:	79fb      	ldrb	r3, [r7, #7]
 800c382:	009b      	lsls	r3, r3, #2
 800c384:	3301      	adds	r3, #1
 800c386:	00db      	lsls	r3, r3, #3
 800c388:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800c38c:	4618      	mov	r0, r3
 800c38e:	f7ff fd5b 	bl	800be48 <w5500_read>
 800c392:	4603      	mov	r3, r0
}
 800c394:	4618      	mov	r0, r3
 800c396:	3708      	adds	r7, #8
 800c398:	46bd      	mov	sp, r7
 800c39a:	bd80      	pop	{r7, pc}

0800c39c <w5500_set_sn_ir>:
 * @brief Set Sn_IR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_IR register
 */
void w5500_set_sn_ir(uint8_t sn, uint8_t data)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	460a      	mov	r2, r1
 800c3a6:	71fb      	strb	r3, [r7, #7]
 800c3a8:	4613      	mov	r3, r2
 800c3aa:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_IR_ADDR(sn), data);
 800c3ac:	79fb      	ldrb	r3, [r7, #7]
 800c3ae:	009b      	lsls	r3, r3, #2
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	00db      	lsls	r3, r3, #3
 800c3b4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800c3b8:	461a      	mov	r2, r3
 800c3ba:	79bb      	ldrb	r3, [r7, #6]
 800c3bc:	4619      	mov	r1, r3
 800c3be:	4610      	mov	r0, r2
 800c3c0:	f7ff fd6a 	bl	800be98 <w5500_write>
}
 800c3c4:	bf00      	nop
 800c3c6:	3708      	adds	r7, #8
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <w5500_get_sn_ir>:
 * @brief Get Sn_IR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_IR register
 */
uint8_t w5500_get_sn_ir(uint8_t sn)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_IR_ADDR(sn));
 800c3d6:	79fb      	ldrb	r3, [r7, #7]
 800c3d8:	009b      	lsls	r3, r3, #2
 800c3da:	3301      	adds	r3, #1
 800c3dc:	00db      	lsls	r3, r3, #3
 800c3de:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	f7ff fd30 	bl	800be48 <w5500_read>
 800c3e8:	4603      	mov	r3, r0
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3708      	adds	r7, #8
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <w5500_set_sn_imr>:
 * @brief Set Sn_IMR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_IMR register
 */
void w5500_set_sn_imr(uint8_t sn, uint8_t data)
{
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b082      	sub	sp, #8
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	460a      	mov	r2, r1
 800c3fc:	71fb      	strb	r3, [r7, #7]
 800c3fe:	4613      	mov	r3, r2
 800c400:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_IMR_ADDR(sn), data);
 800c402:	79fb      	ldrb	r3, [r7, #7]
 800c404:	009b      	lsls	r3, r3, #2
 800c406:	3301      	adds	r3, #1
 800c408:	00db      	lsls	r3, r3, #3
 800c40a:	f503 5330 	add.w	r3, r3, #11264	@ 0x2c00
 800c40e:	461a      	mov	r2, r3
 800c410:	79bb      	ldrb	r3, [r7, #6]
 800c412:	4619      	mov	r1, r3
 800c414:	4610      	mov	r0, r2
 800c416:	f7ff fd3f 	bl	800be98 <w5500_write>
}
 800c41a:	bf00      	nop
 800c41c:	3708      	adds	r7, #8
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}

0800c422 <w5500_get_sn_sr>:
 * @brief Get Sn_SR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_SR register
 */
uint8_t w5500_get_sn_sr(uint8_t sn)
{
 800c422:	b580      	push	{r7, lr}
 800c424:	b082      	sub	sp, #8
 800c426:	af00      	add	r7, sp, #0
 800c428:	4603      	mov	r3, r0
 800c42a:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_SR_ADDR(sn));
 800c42c:	79fb      	ldrb	r3, [r7, #7]
 800c42e:	009b      	lsls	r3, r3, #2
 800c430:	3301      	adds	r3, #1
 800c432:	00db      	lsls	r3, r3, #3
 800c434:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800c438:	4618      	mov	r0, r3
 800c43a:	f7ff fd05 	bl	800be48 <w5500_read>
 800c43e:	4603      	mov	r3, r0
}
 800c440:	4618      	mov	r0, r3
 800c442:	3708      	adds	r7, #8
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <w5500_set_sn_port>:
 * @brief Set Sn_PORT register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_PORT register
 */
void w5500_set_sn_port(uint8_t sn, uint16_t data)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b082      	sub	sp, #8
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	4603      	mov	r3, r0
 800c450:	460a      	mov	r2, r1
 800c452:	71fb      	strb	r3, [r7, #7]
 800c454:	4613      	mov	r3, r2
 800c456:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_PORT_ADDR(sn), (uint8_t)(data >> 8));
 800c458:	79fb      	ldrb	r3, [r7, #7]
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	3301      	adds	r3, #1
 800c45e:	00db      	lsls	r3, r3, #3
 800c460:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c464:	461a      	mov	r2, r3
 800c466:	88bb      	ldrh	r3, [r7, #4]
 800c468:	0a1b      	lsrs	r3, r3, #8
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	b2db      	uxtb	r3, r3
 800c46e:	4619      	mov	r1, r3
 800c470:	4610      	mov	r0, r2
 800c472:	f7ff fd11 	bl	800be98 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_PORT_ADDR(sn), 1), (uint8_t)data);
 800c476:	79fb      	ldrb	r3, [r7, #7]
 800c478:	009b      	lsls	r3, r3, #2
 800c47a:	3301      	adds	r3, #1
 800c47c:	00db      	lsls	r3, r3, #3
 800c47e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c482:	461a      	mov	r2, r3
 800c484:	88bb      	ldrh	r3, [r7, #4]
 800c486:	b2db      	uxtb	r3, r3
 800c488:	4619      	mov	r1, r3
 800c48a:	4610      	mov	r0, r2
 800c48c:	f7ff fd04 	bl	800be98 <w5500_write>
}
 800c490:	bf00      	nop
 800c492:	3708      	adds	r7, #8
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}

0800c498 <w5500_set_sn_dipr>:
 * @brief Set Sn_DIPR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_DIPR register
 */
void w5500_set_sn_dipr(uint8_t sn, uint8_t *data)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	4603      	mov	r3, r0
 800c4a0:	6039      	str	r1, [r7, #0]
 800c4a2:	71fb      	strb	r3, [r7, #7]
  w5500_write_buf(W5500_SOCKETn_REG_DIPR_ADDR(sn), data, 4);
 800c4a4:	79fb      	ldrb	r3, [r7, #7]
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	00db      	lsls	r3, r3, #3
 800c4ac:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800c4b0:	2204      	movs	r2, #4
 800c4b2:	6839      	ldr	r1, [r7, #0]
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f7ff fd41 	bl	800bf3c <w5500_write_buf>
}
 800c4ba:	bf00      	nop
 800c4bc:	3708      	adds	r7, #8
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}

0800c4c2 <w5500_set_sn_dport>:
 * @brief Set Sn_DPORT register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_DPORT register
 */
void w5500_set_sn_dport(uint8_t sn, uint16_t data)
{
 800c4c2:	b580      	push	{r7, lr}
 800c4c4:	b082      	sub	sp, #8
 800c4c6:	af00      	add	r7, sp, #0
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	460a      	mov	r2, r1
 800c4cc:	71fb      	strb	r3, [r7, #7]
 800c4ce:	4613      	mov	r3, r2
 800c4d0:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_DPORT_ADDR(sn), (uint8_t)(data >> 8));
 800c4d2:	79fb      	ldrb	r3, [r7, #7]
 800c4d4:	009b      	lsls	r3, r3, #2
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	00db      	lsls	r3, r3, #3
 800c4da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c4de:	461a      	mov	r2, r3
 800c4e0:	88bb      	ldrh	r3, [r7, #4]
 800c4e2:	0a1b      	lsrs	r3, r3, #8
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	b2db      	uxtb	r3, r3
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	4610      	mov	r0, r2
 800c4ec:	f7ff fcd4 	bl	800be98 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_DPORT_ADDR(sn), 1), (uint8_t)data);
 800c4f0:	79fb      	ldrb	r3, [r7, #7]
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	00db      	lsls	r3, r3, #3
 800c4f8:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 800c4fc:	461a      	mov	r2, r3
 800c4fe:	88bb      	ldrh	r3, [r7, #4]
 800c500:	b2db      	uxtb	r3, r3
 800c502:	4619      	mov	r1, r3
 800c504:	4610      	mov	r0, r2
 800c506:	f7ff fcc7 	bl	800be98 <w5500_write>
}
 800c50a:	bf00      	nop
 800c50c:	3708      	adds	r7, #8
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}

0800c512 <w5500_set_sn_rxbuf_size>:
 * @brief Set Sn_RXBUF_SIZE register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_RXBUF_SIZE register
 */
void w5500_set_sn_rxbuf_size(uint8_t sn, uint8_t data)
{
 800c512:	b580      	push	{r7, lr}
 800c514:	b082      	sub	sp, #8
 800c516:	af00      	add	r7, sp, #0
 800c518:	4603      	mov	r3, r0
 800c51a:	460a      	mov	r2, r1
 800c51c:	71fb      	strb	r3, [r7, #7]
 800c51e:	4613      	mov	r3, r2
 800c520:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_RXBUF_SIZE_ADDR(sn), data);
 800c522:	79fb      	ldrb	r3, [r7, #7]
 800c524:	009b      	lsls	r3, r3, #2
 800c526:	3301      	adds	r3, #1
 800c528:	00db      	lsls	r3, r3, #3
 800c52a:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 800c52e:	461a      	mov	r2, r3
 800c530:	79bb      	ldrb	r3, [r7, #6]
 800c532:	4619      	mov	r1, r3
 800c534:	4610      	mov	r0, r2
 800c536:	f7ff fcaf 	bl	800be98 <w5500_write>
}
 800c53a:	bf00      	nop
 800c53c:	3708      	adds	r7, #8
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}

0800c542 <w5500_set_sn_txbuf_size>:
 * @brief Set Sn_TXBUF_SIZE register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_TXBUF_SIZE register
 */
void w5500_set_sn_txbuf_size(uint8_t sn, uint8_t data)
{
 800c542:	b580      	push	{r7, lr}
 800c544:	b082      	sub	sp, #8
 800c546:	af00      	add	r7, sp, #0
 800c548:	4603      	mov	r3, r0
 800c54a:	460a      	mov	r2, r1
 800c54c:	71fb      	strb	r3, [r7, #7]
 800c54e:	4613      	mov	r3, r2
 800c550:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_TXBUF_SIZE_ADDR(sn), data);
 800c552:	79fb      	ldrb	r3, [r7, #7]
 800c554:	009b      	lsls	r3, r3, #2
 800c556:	3301      	adds	r3, #1
 800c558:	00db      	lsls	r3, r3, #3
 800c55a:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800c55e:	461a      	mov	r2, r3
 800c560:	79bb      	ldrb	r3, [r7, #6]
 800c562:	4619      	mov	r1, r3
 800c564:	4610      	mov	r0, r2
 800c566:	f7ff fc97 	bl	800be98 <w5500_write>
}
 800c56a:	bf00      	nop
 800c56c:	3708      	adds	r7, #8
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <w5500_get_sn_txbuf_size>:
 * @brief Get Sn_TXBUF_SIZE register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_TXBUF_SIZE register
 */
uint8_t w5500_get_sn_txbuf_size(uint8_t sn)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b082      	sub	sp, #8
 800c576:	af00      	add	r7, sp, #0
 800c578:	4603      	mov	r3, r0
 800c57a:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_TXBUF_SIZE_ADDR(sn));
 800c57c:	79fb      	ldrb	r3, [r7, #7]
 800c57e:	009b      	lsls	r3, r3, #2
 800c580:	3301      	adds	r3, #1
 800c582:	00db      	lsls	r3, r3, #3
 800c584:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800c588:	4618      	mov	r0, r3
 800c58a:	f7ff fc5d 	bl	800be48 <w5500_read>
 800c58e:	4603      	mov	r3, r0
}
 800c590:	4618      	mov	r0, r3
 800c592:	3708      	adds	r7, #8
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <w5500_set_tx_wr>:
 * @brief Set Sn_TX_WR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_TX_WR register
 */
void w5500_set_tx_wr(uint8_t sn, uint16_t data)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b082      	sub	sp, #8
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	4603      	mov	r3, r0
 800c5a0:	460a      	mov	r2, r1
 800c5a2:	71fb      	strb	r3, [r7, #7]
 800c5a4:	4613      	mov	r3, r2
 800c5a6:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_TX_WR_ADDR(sn), (uint8_t)(data >> 8));
 800c5a8:	79fb      	ldrb	r3, [r7, #7]
 800c5aa:	009b      	lsls	r3, r3, #2
 800c5ac:	3301      	adds	r3, #1
 800c5ae:	00db      	lsls	r3, r3, #3
 800c5b0:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	88bb      	ldrh	r3, [r7, #4]
 800c5b8:	0a1b      	lsrs	r3, r3, #8
 800c5ba:	b29b      	uxth	r3, r3
 800c5bc:	b2db      	uxtb	r3, r3
 800c5be:	4619      	mov	r1, r3
 800c5c0:	4610      	mov	r0, r2
 800c5c2:	f7ff fc69 	bl	800be98 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_WR_ADDR(sn), 1), (uint8_t)data);
 800c5c6:	79fb      	ldrb	r3, [r7, #7]
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	3301      	adds	r3, #1
 800c5cc:	00db      	lsls	r3, r3, #3
 800c5ce:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	88bb      	ldrh	r3, [r7, #4]
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	4619      	mov	r1, r3
 800c5da:	4610      	mov	r0, r2
 800c5dc:	f7ff fc5c 	bl	800be98 <w5500_write>
}
 800c5e0:	bf00      	nop
 800c5e2:	3708      	adds	r7, #8
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}

0800c5e8 <w5500_get_tx_wr>:
 * @brief Get Sn_TX_WR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_TX_WR register
 */
uint16_t w5500_get_tx_wr(uint8_t sn)
{
 800c5e8:	b590      	push	{r4, r7, lr}
 800c5ea:	b083      	sub	sp, #12
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	71fb      	strb	r3, [r7, #7]
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_TX_WR_ADDR(sn)) << 8)) +
 800c5f2:	79fb      	ldrb	r3, [r7, #7]
 800c5f4:	009b      	lsls	r3, r3, #2
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	00db      	lsls	r3, r3, #3
 800c5fa:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800c5fe:	4618      	mov	r0, r3
 800c600:	f7ff fc22 	bl	800be48 <w5500_read>
 800c604:	4603      	mov	r3, r0
 800c606:	021b      	lsls	r3, r3, #8
 800c608:	b29c      	uxth	r4, r3
         w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_WR_ADDR(sn), 1));
 800c60a:	79fb      	ldrb	r3, [r7, #7]
 800c60c:	009b      	lsls	r3, r3, #2
 800c60e:	3301      	adds	r3, #1
 800c610:	00db      	lsls	r3, r3, #3
 800c612:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 800c616:	4618      	mov	r0, r3
 800c618:	f7ff fc16 	bl	800be48 <w5500_read>
 800c61c:	4603      	mov	r3, r0
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_TX_WR_ADDR(sn)) << 8)) +
 800c61e:	4423      	add	r3, r4
 800c620:	b29b      	uxth	r3, r3
}
 800c622:	4618      	mov	r0, r3
 800c624:	370c      	adds	r7, #12
 800c626:	46bd      	mov	sp, r7
 800c628:	bd90      	pop	{r4, r7, pc}

0800c62a <w5500_set_rx_rd>:
 * @brief Set Sn_RX_RD register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_RX_RD register
 */
void w5500_set_rx_rd(uint8_t sn, uint16_t data)
{
 800c62a:	b580      	push	{r7, lr}
 800c62c:	b082      	sub	sp, #8
 800c62e:	af00      	add	r7, sp, #0
 800c630:	4603      	mov	r3, r0
 800c632:	460a      	mov	r2, r1
 800c634:	71fb      	strb	r3, [r7, #7]
 800c636:	4613      	mov	r3, r2
 800c638:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_RX_RD_ADDR(sn), (uint8_t)(data >> 8));
 800c63a:	79fb      	ldrb	r3, [r7, #7]
 800c63c:	009b      	lsls	r3, r3, #2
 800c63e:	3301      	adds	r3, #1
 800c640:	00db      	lsls	r3, r3, #3
 800c642:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800c646:	461a      	mov	r2, r3
 800c648:	88bb      	ldrh	r3, [r7, #4]
 800c64a:	0a1b      	lsrs	r3, r3, #8
 800c64c:	b29b      	uxth	r3, r3
 800c64e:	b2db      	uxtb	r3, r3
 800c650:	4619      	mov	r1, r3
 800c652:	4610      	mov	r0, r2
 800c654:	f7ff fc20 	bl	800be98 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RD_ADDR(sn), 1), (uint8_t)data);
 800c658:	79fb      	ldrb	r3, [r7, #7]
 800c65a:	009b      	lsls	r3, r3, #2
 800c65c:	3301      	adds	r3, #1
 800c65e:	00db      	lsls	r3, r3, #3
 800c660:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800c664:	461a      	mov	r2, r3
 800c666:	88bb      	ldrh	r3, [r7, #4]
 800c668:	b2db      	uxtb	r3, r3
 800c66a:	4619      	mov	r1, r3
 800c66c:	4610      	mov	r0, r2
 800c66e:	f7ff fc13 	bl	800be98 <w5500_write>
}
 800c672:	bf00      	nop
 800c674:	3708      	adds	r7, #8
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}

0800c67a <w5500_get_rx_rd>:
 * @brief Get Sn_RX_RD register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_RX_RD register
 */
uint16_t w5500_get_rx_rd(uint8_t sn)
{
 800c67a:	b590      	push	{r4, r7, lr}
 800c67c:	b083      	sub	sp, #12
 800c67e:	af00      	add	r7, sp, #0
 800c680:	4603      	mov	r3, r0
 800c682:	71fb      	strb	r3, [r7, #7]
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_RX_RD_ADDR(sn)) << 8)) +
 800c684:	79fb      	ldrb	r3, [r7, #7]
 800c686:	009b      	lsls	r3, r3, #2
 800c688:	3301      	adds	r3, #1
 800c68a:	00db      	lsls	r3, r3, #3
 800c68c:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800c690:	4618      	mov	r0, r3
 800c692:	f7ff fbd9 	bl	800be48 <w5500_read>
 800c696:	4603      	mov	r3, r0
 800c698:	021b      	lsls	r3, r3, #8
 800c69a:	b29c      	uxth	r4, r3
         w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RD_ADDR(sn), 1));
 800c69c:	79fb      	ldrb	r3, [r7, #7]
 800c69e:	009b      	lsls	r3, r3, #2
 800c6a0:	3301      	adds	r3, #1
 800c6a2:	00db      	lsls	r3, r3, #3
 800c6a4:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	f7ff fbcd 	bl	800be48 <w5500_read>
 800c6ae:	4603      	mov	r3, r0
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_RX_RD_ADDR(sn)) << 8)) +
 800c6b0:	4423      	add	r3, r4
 800c6b2:	b29b      	uxth	r3, r3
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	370c      	adds	r7, #12
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd90      	pop	{r4, r7, pc}

0800c6bc <w5500_get_sn_tx_max>:
 * @brief Gets the max buffer size of socket sn passed as parameters
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Socket n TX max buffer size
 */
uint16_t w5500_get_sn_tx_max(uint8_t sn)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b082      	sub	sp, #8
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	71fb      	strb	r3, [r7, #7]
  return (((uint16_t)w5500_get_sn_txbuf_size(sn)) << 10);
 800c6c6:	79fb      	ldrb	r3, [r7, #7]
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	f7ff ff52 	bl	800c572 <w5500_get_sn_txbuf_size>
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	029b      	lsls	r3, r3, #10
 800c6d2:	b29b      	uxth	r3, r3
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3708      	adds	r7, #8
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <w5500_sw_reset>:
///* Configuration functions *///
/**
 * @brief Reset W5500 by softly
 */
void w5500_sw_reset(void)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b086      	sub	sp, #24
 800c6e0:	af00      	add	r7, sp, #0
  uint8_t gw[4], sn[4], sip[4];
  uint8_t mac[6];

  w5500_get_shar(mac); // get Source Hardware Address Register
 800c6e2:	1d3b      	adds	r3, r7, #4
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7ff fdc6 	bl	800c276 <w5500_get_shar>
  w5500_get_gar(gw);   // get Gateway IP Address Register
 800c6ea:	f107 0314 	add.w	r3, r7, #20
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f7ff fd89 	bl	800c206 <w5500_get_gar>
  w5500_get_subr(sn);  // get Subnet Mask Register
 800c6f4:	f107 0310 	add.w	r3, r7, #16
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f7ff fda0 	bl	800c23e <w5500_get_subr>
  w5500_get_sipr(sip); // get Source IP Address Register
 800c6fe:	f107 030c 	add.w	r3, r7, #12
 800c702:	4618      	mov	r0, r3
 800c704:	f7ff fdd3 	bl	800c2ae <w5500_get_sipr>

  w5500_set_mr(MR_RST); // reset chip
 800c708:	2080      	movs	r0, #128	@ 0x80
 800c70a:	f7ff fd58 	bl	800c1be <w5500_set_mr>
  w5500_get_mr();       // for delay
 800c70e:	f7ff fd64 	bl	800c1da <w5500_get_mr>

  w5500_set_shar(mac); // set Source Hardware Address Register
 800c712:	1d3b      	adds	r3, r7, #4
 800c714:	4618      	mov	r0, r3
 800c716:	f7ff fda0 	bl	800c25a <w5500_set_shar>
  w5500_set_gar(gw);   // set Gateway IP Address Register
 800c71a:	f107 0314 	add.w	r3, r7, #20
 800c71e:	4618      	mov	r0, r3
 800c720:	f7ff fd63 	bl	800c1ea <w5500_set_gar>
  w5500_set_subr(sn);  // set Subnet Mask Register
 800c724:	f107 0310 	add.w	r3, r7, #16
 800c728:	4618      	mov	r0, r3
 800c72a:	f7ff fd7a 	bl	800c222 <w5500_set_subr>
  w5500_set_sipr(sip); // set Source IP Address Register
 800c72e:	f107 030c 	add.w	r3, r7, #12
 800c732:	4618      	mov	r0, r3
 800c734:	f7ff fdad 	bl	800c292 <w5500_set_sipr>
}
 800c738:	bf00      	nop
 800c73a:	3718      	adds	r7, #24
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}

0800c740 <w5500_init>:
 * @brief Initializes W5500 with socket buffer size
 * @param txsize Socket tx buffer sizes
 * @param rxsize Socket rx buffer sizes
 */
void w5500_init(uint8_t *txsize, uint8_t *rxsize)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  w5500_sw_reset();
 800c74a:	f7ff ffc7 	bl	800c6dc <w5500_sw_reset>

  for (uint8_t i = 0; i < W5500_SOCK_NUM; i++)
 800c74e:	2300      	movs	r3, #0
 800c750:	73fb      	strb	r3, [r7, #15]
 800c752:	e014      	b.n	800c77e <w5500_init+0x3e>
  {
    w5500_set_sn_txbuf_size(i, txsize[i]);
 800c754:	7bfb      	ldrb	r3, [r7, #15]
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	4413      	add	r3, r2
 800c75a:	781a      	ldrb	r2, [r3, #0]
 800c75c:	7bfb      	ldrb	r3, [r7, #15]
 800c75e:	4611      	mov	r1, r2
 800c760:	4618      	mov	r0, r3
 800c762:	f7ff feee 	bl	800c542 <w5500_set_sn_txbuf_size>
    w5500_set_sn_rxbuf_size(i, rxsize[i]);
 800c766:	7bfb      	ldrb	r3, [r7, #15]
 800c768:	683a      	ldr	r2, [r7, #0]
 800c76a:	4413      	add	r3, r2
 800c76c:	781a      	ldrb	r2, [r3, #0]
 800c76e:	7bfb      	ldrb	r3, [r7, #15]
 800c770:	4611      	mov	r1, r2
 800c772:	4618      	mov	r0, r3
 800c774:	f7ff fecd 	bl	800c512 <w5500_set_sn_rxbuf_size>
  for (uint8_t i = 0; i < W5500_SOCK_NUM; i++)
 800c778:	7bfb      	ldrb	r3, [r7, #15]
 800c77a:	3301      	adds	r3, #1
 800c77c:	73fb      	strb	r3, [r7, #15]
 800c77e:	7bfb      	ldrb	r3, [r7, #15]
 800c780:	2b07      	cmp	r3, #7
 800c782:	d9e7      	bls.n	800c754 <w5500_init+0x14>
  }
}
 800c784:	bf00      	nop
 800c786:	bf00      	nop
 800c788:	3710      	adds	r7, #16
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}

0800c78e <w5500_get_phylink>:
/**
 * @brief Get the link status of phy in W5500
 * @return PHY_LINK_ON or PHY_LINK_OFF
 */
int8_t w5500_get_phylink(void)
{
 800c78e:	b580      	push	{r7, lr}
 800c790:	b082      	sub	sp, #8
 800c792:	af00      	add	r7, sp, #0
  int8_t link = PHY_LINK_OFF;
 800c794:	2300      	movs	r3, #0
 800c796:	71fb      	strb	r3, [r7, #7]

  if (w5500_get_phycfgr() & PHYCFGR_LNK_ON)
 800c798:	f7ff fda6 	bl	800c2e8 <w5500_get_phycfgr>
 800c79c:	4603      	mov	r3, r0
 800c79e:	f003 0301 	and.w	r3, r3, #1
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d001      	beq.n	800c7aa <w5500_get_phylink+0x1c>
  {
    link = PHY_LINK_ON;
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	71fb      	strb	r3, [r7, #7]
  }

  return link;
 800c7aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3708      	adds	r7, #8
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <w5500_critcical_enter>:
 *
 * This function can be overridden to disable interrupts or perform
 * other protection before accessing W5500 shared resources.
 */
__WEAK void w5500_critcical_enter(void)
{
 800c7b6:	b480      	push	{r7}
 800c7b8:	af00      	add	r7, sp, #0
  // Default implementation: do nothing
}
 800c7ba:	bf00      	nop
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c2:	4770      	bx	lr

0800c7c4 <w5500_critcical_exit>:
 *
 * This function can be overridden to re-enable interrupts or
 * finalize protection after accessing W5500 shared resources.
 */
__WEAK void w5500_critcical_exit(void)
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	af00      	add	r7, sp, #0
  // Default implementation: do nothing
}
 800c7c8:	bf00      	nop
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d0:	4770      	bx	lr
	...

0800c7d4 <w5500_spi_cs_low>:
 * @brief Set W5500 chip select (CS) pin low.
 *
 * Activates the W5500 SPI interface by pulling the CS pin low.
 */
void w5500_spi_cs_low(void)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 800c7d8:	2200      	movs	r2, #0
 800c7da:	2110      	movs	r1, #16
 800c7dc:	4802      	ldr	r0, [pc, #8]	@ (800c7e8 <w5500_spi_cs_low+0x14>)
 800c7de:	f7f8 fac7 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800c7e2:	bf00      	nop
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	40020000 	.word	0x40020000

0800c7ec <w5500_spi_cs_hi>:
 * @brief Set W5500 chip select (CS) pin high.
 *
 * Deactivates the W5500 SPI interface by releasing the CS pin.
 */
void w5500_spi_cs_hi(void)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_SET);
 800c7f0:	2201      	movs	r2, #1
 800c7f2:	2110      	movs	r1, #16
 800c7f4:	4802      	ldr	r0, [pc, #8]	@ (800c800 <w5500_spi_cs_hi+0x14>)
 800c7f6:	f7f8 fabb 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800c7fa:	bf00      	nop
 800c7fc:	bd80      	pop	{r7, pc}
 800c7fe:	bf00      	nop
 800c800:	40020000 	.word	0x40020000

0800c804 <w5500_spi_read>:
 *
 * @param data Pointer to the buffer where received data will be stored.
 * @param len  Number of bytes to receive.
 */
void w5500_spi_read(uint8_t *data, uint16_t len)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b082      	sub	sp, #8
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
 800c80c:	460b      	mov	r3, r1
 800c80e:	807b      	strh	r3, [r7, #2]
  HAL_SPI_Receive(&hspi1, data, len, 100);
 800c810:	887a      	ldrh	r2, [r7, #2]
 800c812:	2364      	movs	r3, #100	@ 0x64
 800c814:	6879      	ldr	r1, [r7, #4]
 800c816:	4803      	ldr	r0, [pc, #12]	@ (800c824 <w5500_spi_read+0x20>)
 800c818:	f7fc fc53 	bl	80090c2 <HAL_SPI_Receive>
}
 800c81c:	bf00      	nop
 800c81e:	3708      	adds	r7, #8
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}
 800c824:	2000ad0c 	.word	0x2000ad0c

0800c828 <w5500_spi_write>:
 *
 * @param data Pointer to the buffer containing data to be sent.
 * @param len  Number of bytes to transmit.
 */
void w5500_spi_write(uint8_t *data, uint16_t len)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b082      	sub	sp, #8
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	460b      	mov	r3, r1
 800c832:	807b      	strh	r3, [r7, #2]
  HAL_SPI_Transmit(&hspi1, data, len, 100);
 800c834:	887a      	ldrh	r2, [r7, #2]
 800c836:	2364      	movs	r3, #100	@ 0x64
 800c838:	6879      	ldr	r1, [r7, #4]
 800c83a:	4803      	ldr	r0, [pc, #12]	@ (800c848 <w5500_spi_write+0x20>)
 800c83c:	f7fc facb 	bl	8008dd6 <HAL_SPI_Transmit>
}
 800c840:	bf00      	nop
 800c842:	3708      	adds	r7, #8
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}
 800c848:	2000ad0c 	.word	0x2000ad0c

0800c84c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */
#include "rtc.h"
/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c850:	4904      	ldr	r1, [pc, #16]	@ (800c864 <MX_FATFS_Init+0x18>)
 800c852:	4805      	ldr	r0, [pc, #20]	@ (800c868 <MX_FATFS_Init+0x1c>)
 800c854:	f004 fa50 	bl	8010cf8 <FATFS_LinkDriver>
 800c858:	4603      	mov	r3, r0
 800c85a:	461a      	mov	r2, r3
 800c85c:	4b03      	ldr	r3, [pc, #12]	@ (800c86c <MX_FATFS_Init+0x20>)
 800c85e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c860:	bf00      	nop
 800c862:	bd80      	pop	{r7, pc}
 800c864:	2000ae88 	.word	0x2000ae88
 800c868:	080232d0 	.word	0x080232d0
 800c86c:	2000ae84 	.word	0x2000ae84

0800c870 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b086      	sub	sp, #24
 800c874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800c876:	1d3b      	adds	r3, r7, #4
 800c878:	2200      	movs	r2, #0
 800c87a:	4619      	mov	r1, r3
 800c87c:	480f      	ldr	r0, [pc, #60]	@ (800c8bc <get_fattime+0x4c>)
 800c87e:	f7f9 fe7d 	bl	800657c <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800c882:	463b      	mov	r3, r7
 800c884:	2200      	movs	r2, #0
 800c886:	4619      	mov	r1, r3
 800c888:	480c      	ldr	r0, [pc, #48]	@ (800c8bc <get_fattime+0x4c>)
 800c88a:	f7f9 ff59 	bl	8006740 <HAL_RTC_GetDate>

  return ((DWORD)(sDate.Year + 2000 - 1980) << 25) | ((DWORD)(sDate.Month) << 21) | ((DWORD)(sDate.Date) << 16) |
 800c88e:	78fb      	ldrb	r3, [r7, #3]
 800c890:	3314      	adds	r3, #20
 800c892:	065a      	lsls	r2, r3, #25
 800c894:	787b      	ldrb	r3, [r7, #1]
 800c896:	055b      	lsls	r3, r3, #21
 800c898:	431a      	orrs	r2, r3
 800c89a:	78bb      	ldrb	r3, [r7, #2]
 800c89c:	041b      	lsls	r3, r3, #16
 800c89e:	431a      	orrs	r2, r3
         ((DWORD)(sTime.Hours) << 11) | ((DWORD)(sTime.Minutes) << 5) | ((DWORD)(sTime.Seconds / 2));
 800c8a0:	793b      	ldrb	r3, [r7, #4]
 800c8a2:	02db      	lsls	r3, r3, #11
  return ((DWORD)(sDate.Year + 2000 - 1980) << 25) | ((DWORD)(sDate.Month) << 21) | ((DWORD)(sDate.Date) << 16) |
 800c8a4:	431a      	orrs	r2, r3
         ((DWORD)(sTime.Hours) << 11) | ((DWORD)(sTime.Minutes) << 5) | ((DWORD)(sTime.Seconds / 2));
 800c8a6:	797b      	ldrb	r3, [r7, #5]
 800c8a8:	015b      	lsls	r3, r3, #5
 800c8aa:	4313      	orrs	r3, r2
 800c8ac:	79ba      	ldrb	r2, [r7, #6]
 800c8ae:	0852      	lsrs	r2, r2, #1
 800c8b0:	b2d2      	uxtb	r2, r2
 800c8b2:	4313      	orrs	r3, r2
  /* USER CODE END get_fattime */
}
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	3718      	adds	r7, #24
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}
 800c8bc:	2000a9dc 	.word	0x2000a9dc

0800c8c0 <MX_FATFS_DeInit>:

/* USER CODE BEGIN Application */
void MX_FATFS_DeInit(void)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	af00      	add	r7, sp, #0
  retSD = FATFS_UnLinkDriverEx(SDPath, 0);
 800c8c4:	2100      	movs	r1, #0
 800c8c6:	4804      	ldr	r0, [pc, #16]	@ (800c8d8 <MX_FATFS_DeInit+0x18>)
 800c8c8:	f004 fa26 	bl	8010d18 <FATFS_UnLinkDriverEx>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	4b02      	ldr	r3, [pc, #8]	@ (800c8dc <MX_FATFS_DeInit+0x1c>)
 800c8d2:	701a      	strb	r2, [r3, #0]
}
 800c8d4:	bf00      	nop
 800c8d6:	bd80      	pop	{r7, pc}
 800c8d8:	2000ae88 	.word	0x2000ae88
 800c8dc:	2000ae84 	.word	0x2000ae84

0800c8e0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c8ea:	f000 f896 	bl	800ca1a <BSP_SD_IsDetected>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	d001      	beq.n	800c8f8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c8f4:	2302      	movs	r3, #2
 800c8f6:	e012      	b.n	800c91e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c8f8:	480b      	ldr	r0, [pc, #44]	@ (800c928 <BSP_SD_Init+0x48>)
 800c8fa:	f7fa fe71 	bl	80075e0 <HAL_SD_Init>
 800c8fe:	4603      	mov	r3, r0
 800c900:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c902:	79fb      	ldrb	r3, [r7, #7]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d109      	bne.n	800c91c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c908:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c90c:	4806      	ldr	r0, [pc, #24]	@ (800c928 <BSP_SD_Init+0x48>)
 800c90e:	f7fb fc4f 	bl	80081b0 <HAL_SD_ConfigWideBusOperation>
 800c912:	4603      	mov	r3, r0
 800c914:	2b00      	cmp	r3, #0
 800c916:	d001      	beq.n	800c91c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c918:	2301      	movs	r3, #1
 800c91a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c91c:	79fb      	ldrb	r3, [r7, #7]
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3708      	adds	r7, #8
 800c922:	46bd      	mov	sp, r7
 800c924:	bd80      	pop	{r7, pc}
 800c926:	bf00      	nop
 800c928:	2000abc8 	.word	0x2000abc8

0800c92c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b086      	sub	sp, #24
 800c930:	af00      	add	r7, sp, #0
 800c932:	60f8      	str	r0, [r7, #12]
 800c934:	60b9      	str	r1, [r7, #8]
 800c936:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c938:	2300      	movs	r3, #0
 800c93a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	68ba      	ldr	r2, [r7, #8]
 800c940:	68f9      	ldr	r1, [r7, #12]
 800c942:	4806      	ldr	r0, [pc, #24]	@ (800c95c <BSP_SD_ReadBlocks_DMA+0x30>)
 800c944:	f7fa ff1c 	bl	8007780 <HAL_SD_ReadBlocks_DMA>
 800c948:	4603      	mov	r3, r0
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d001      	beq.n	800c952 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c94e:	2301      	movs	r3, #1
 800c950:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c952:	7dfb      	ldrb	r3, [r7, #23]
}
 800c954:	4618      	mov	r0, r3
 800c956:	3718      	adds	r7, #24
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	2000abc8 	.word	0x2000abc8

0800c960 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b086      	sub	sp, #24
 800c964:	af00      	add	r7, sp, #0
 800c966:	60f8      	str	r0, [r7, #12]
 800c968:	60b9      	str	r1, [r7, #8]
 800c96a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c96c:	2300      	movs	r3, #0
 800c96e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	68ba      	ldr	r2, [r7, #8]
 800c974:	68f9      	ldr	r1, [r7, #12]
 800c976:	4806      	ldr	r0, [pc, #24]	@ (800c990 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c978:	f7fa ffe4 	bl	8007944 <HAL_SD_WriteBlocks_DMA>
 800c97c:	4603      	mov	r3, r0
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d001      	beq.n	800c986 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c982:	2301      	movs	r3, #1
 800c984:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c986:	7dfb      	ldrb	r3, [r7, #23]
}
 800c988:	4618      	mov	r0, r3
 800c98a:	3718      	adds	r7, #24
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bd80      	pop	{r7, pc}
 800c990:	2000abc8 	.word	0x2000abc8

0800c994 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c998:	4805      	ldr	r0, [pc, #20]	@ (800c9b0 <BSP_SD_GetCardState+0x1c>)
 800c99a:	f7fb fca3 	bl	80082e4 <HAL_SD_GetCardState>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	2b04      	cmp	r3, #4
 800c9a2:	bf14      	ite	ne
 800c9a4:	2301      	movne	r3, #1
 800c9a6:	2300      	moveq	r3, #0
 800c9a8:	b2db      	uxtb	r3, r3
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	2000abc8 	.word	0x2000abc8

0800c9b4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b082      	sub	sp, #8
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c9bc:	6879      	ldr	r1, [r7, #4]
 800c9be:	4803      	ldr	r0, [pc, #12]	@ (800c9cc <BSP_SD_GetCardInfo+0x18>)
 800c9c0:	f7fb fbca 	bl	8008158 <HAL_SD_GetCardInfo>
}
 800c9c4:	bf00      	nop
 800c9c6:	3708      	adds	r7, #8
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}
 800c9cc:	2000abc8 	.word	0x2000abc8

0800c9d0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b082      	sub	sp, #8
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800c9d8:	f000 f818 	bl	800ca0c <BSP_SD_AbortCallback>
}
 800c9dc:	bf00      	nop
 800c9de:	3708      	adds	r7, #8
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd80      	pop	{r7, pc}

0800c9e4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800c9ec:	f000 f998 	bl	800cd20 <BSP_SD_WriteCpltCallback>
}
 800c9f0:	bf00      	nop
 800c9f2:	3708      	adds	r7, #8
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	bd80      	pop	{r7, pc}

0800c9f8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b082      	sub	sp, #8
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ca00:	f000 f9a0 	bl	800cd44 <BSP_SD_ReadCpltCallback>
}
 800ca04:	bf00      	nop
 800ca06:	3708      	adds	r7, #8
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bd80      	pop	{r7, pc}

0800ca0c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	af00      	add	r7, sp, #0

}
 800ca10:	bf00      	nop
 800ca12:	46bd      	mov	sp, r7
 800ca14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca18:	4770      	bx	lr

0800ca1a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ca1a:	b480      	push	{r7}
 800ca1c:	b083      	sub	sp, #12
 800ca1e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ca20:	2301      	movs	r3, #1
 800ca22:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800ca24:	79fb      	ldrb	r3, [r7, #7]
 800ca26:	b2db      	uxtb	r3, r3
}
 800ca28:	4618      	mov	r0, r3
 800ca2a:	370c      	adds	r7, #12
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca32:	4770      	bx	lr

0800ca34 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b084      	sub	sp, #16
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800ca3c:	f004 fa7e 	bl	8010f3c <osKernelGetTickCount>
 800ca40:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800ca42:	e006      	b.n	800ca52 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ca44:	f7ff ffa6 	bl	800c994 <BSP_SD_GetCardState>
 800ca48:	4603      	mov	r3, r0
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d101      	bne.n	800ca52 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	e009      	b.n	800ca66 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800ca52:	f004 fa73 	bl	8010f3c <osKernelGetTickCount>
 800ca56:	4602      	mov	r2, r0
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	1ad3      	subs	r3, r2, r3
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d8f0      	bhi.n	800ca44 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ca62:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ca66:	4618      	mov	r0, r3
 800ca68:	3710      	adds	r7, #16
 800ca6a:	46bd      	mov	sp, r7
 800ca6c:	bd80      	pop	{r7, pc}
	...

0800ca70 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b082      	sub	sp, #8
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	4603      	mov	r3, r0
 800ca78:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ca7a:	4b0b      	ldr	r3, [pc, #44]	@ (800caa8 <SD_CheckStatus+0x38>)
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ca80:	f7ff ff88 	bl	800c994 <BSP_SD_GetCardState>
 800ca84:	4603      	mov	r3, r0
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d107      	bne.n	800ca9a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ca8a:	4b07      	ldr	r3, [pc, #28]	@ (800caa8 <SD_CheckStatus+0x38>)
 800ca8c:	781b      	ldrb	r3, [r3, #0]
 800ca8e:	b2db      	uxtb	r3, r3
 800ca90:	f023 0301 	bic.w	r3, r3, #1
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	4b04      	ldr	r3, [pc, #16]	@ (800caa8 <SD_CheckStatus+0x38>)
 800ca98:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ca9a:	4b03      	ldr	r3, [pc, #12]	@ (800caa8 <SD_CheckStatus+0x38>)
 800ca9c:	781b      	ldrb	r3, [r3, #0]
 800ca9e:	b2db      	uxtb	r3, r3
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	3708      	adds	r7, #8
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}
 800caa8:	20000058 	.word	0x20000058

0800caac <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b082      	sub	sp, #8
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	4603      	mov	r3, r0
 800cab4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800cab6:	4b1c      	ldr	r3, [pc, #112]	@ (800cb28 <SD_initialize+0x7c>)
 800cab8:	2201      	movs	r2, #1
 800caba:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800cabc:	f004 f9e6 	bl	8010e8c <osKernelGetState>
 800cac0:	4603      	mov	r3, r0
 800cac2:	2b02      	cmp	r3, #2
 800cac4:	d129      	bne.n	800cb1a <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800cac6:	f7ff ff0b 	bl	800c8e0 <BSP_SD_Init>
 800caca:	4603      	mov	r3, r0
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d107      	bne.n	800cae0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800cad0:	79fb      	ldrb	r3, [r7, #7]
 800cad2:	4618      	mov	r0, r3
 800cad4:	f7ff ffcc 	bl	800ca70 <SD_CheckStatus>
 800cad8:	4603      	mov	r3, r0
 800cada:	461a      	mov	r2, r3
 800cadc:	4b12      	ldr	r3, [pc, #72]	@ (800cb28 <SD_initialize+0x7c>)
 800cade:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800cae0:	4b11      	ldr	r3, [pc, #68]	@ (800cb28 <SD_initialize+0x7c>)
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	b2db      	uxtb	r3, r3
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d017      	beq.n	800cb1a <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800caea:	4b10      	ldr	r3, [pc, #64]	@ (800cb2c <SD_initialize+0x80>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d107      	bne.n	800cb02 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800caf2:	2200      	movs	r2, #0
 800caf4:	2102      	movs	r1, #2
 800caf6:	200a      	movs	r0, #10
 800caf8:	f004 fdd0 	bl	801169c <osMessageQueueNew>
 800cafc:	4603      	mov	r3, r0
 800cafe:	4a0b      	ldr	r2, [pc, #44]	@ (800cb2c <SD_initialize+0x80>)
 800cb00:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800cb02:	4b0a      	ldr	r3, [pc, #40]	@ (800cb2c <SD_initialize+0x80>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d107      	bne.n	800cb1a <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800cb0a:	4b07      	ldr	r3, [pc, #28]	@ (800cb28 <SD_initialize+0x7c>)
 800cb0c:	781b      	ldrb	r3, [r3, #0]
 800cb0e:	b2db      	uxtb	r3, r3
 800cb10:	f043 0301 	orr.w	r3, r3, #1
 800cb14:	b2da      	uxtb	r2, r3
 800cb16:	4b04      	ldr	r3, [pc, #16]	@ (800cb28 <SD_initialize+0x7c>)
 800cb18:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800cb1a:	4b03      	ldr	r3, [pc, #12]	@ (800cb28 <SD_initialize+0x7c>)
 800cb1c:	781b      	ldrb	r3, [r3, #0]
 800cb1e:	b2db      	uxtb	r3, r3
}
 800cb20:	4618      	mov	r0, r3
 800cb22:	3708      	adds	r7, #8
 800cb24:	46bd      	mov	sp, r7
 800cb26:	bd80      	pop	{r7, pc}
 800cb28:	20000058 	.word	0x20000058
 800cb2c:	2000ae8c 	.word	0x2000ae8c

0800cb30 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	4603      	mov	r3, r0
 800cb38:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800cb3a:	79fb      	ldrb	r3, [r7, #7]
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f7ff ff97 	bl	800ca70 <SD_CheckStatus>
 800cb42:	4603      	mov	r3, r0
}
 800cb44:	4618      	mov	r0, r3
 800cb46:	3708      	adds	r7, #8
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b088      	sub	sp, #32
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	60b9      	str	r1, [r7, #8]
 800cb54:	607a      	str	r2, [r7, #4]
 800cb56:	603b      	str	r3, [r7, #0]
 800cb58:	4603      	mov	r3, r0
 800cb5a:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800cb60:	f247 5030 	movw	r0, #30000	@ 0x7530
 800cb64:	f7ff ff66 	bl	800ca34 <SD_CheckStatusWithTimeout>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	da01      	bge.n	800cb72 <SD_read+0x26>
  {
    return res;
 800cb6e:	7ffb      	ldrb	r3, [r7, #31]
 800cb70:	e02f      	b.n	800cbd2 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800cb72:	683a      	ldr	r2, [r7, #0]
 800cb74:	6879      	ldr	r1, [r7, #4]
 800cb76:	68b8      	ldr	r0, [r7, #8]
 800cb78:	f7ff fed8 	bl	800c92c <BSP_SD_ReadBlocks_DMA>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800cb80:	7fbb      	ldrb	r3, [r7, #30]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d124      	bne.n	800cbd0 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800cb86:	4b15      	ldr	r3, [pc, #84]	@ (800cbdc <SD_read+0x90>)
 800cb88:	6818      	ldr	r0, [r3, #0]
 800cb8a:	f107 0112 	add.w	r1, r7, #18
 800cb8e:	f247 5330 	movw	r3, #30000	@ 0x7530
 800cb92:	2200      	movs	r2, #0
 800cb94:	f004 fe7c 	bl	8011890 <osMessageQueueGet>
 800cb98:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800cb9a:	69bb      	ldr	r3, [r7, #24]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d117      	bne.n	800cbd0 <SD_read+0x84>
 800cba0:	8a7b      	ldrh	r3, [r7, #18]
 800cba2:	2b01      	cmp	r3, #1
 800cba4:	d114      	bne.n	800cbd0 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800cba6:	f004 f9c9 	bl	8010f3c <osKernelGetTickCount>
 800cbaa:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800cbac:	e007      	b.n	800cbbe <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cbae:	f7ff fef1 	bl	800c994 <BSP_SD_GetCardState>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d102      	bne.n	800cbbe <SD_read+0x72>
              {
                res = RES_OK;
 800cbb8:	2300      	movs	r3, #0
 800cbba:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800cbbc:	e008      	b.n	800cbd0 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800cbbe:	f004 f9bd 	bl	8010f3c <osKernelGetTickCount>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	1ad3      	subs	r3, r2, r3
 800cbc8:	f247 522f 	movw	r2, #29999	@ 0x752f
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d9ee      	bls.n	800cbae <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800cbd0:	7ffb      	ldrb	r3, [r7, #31]
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3720      	adds	r7, #32
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}
 800cbda:	bf00      	nop
 800cbdc:	2000ae8c 	.word	0x2000ae8c

0800cbe0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b088      	sub	sp, #32
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	60b9      	str	r1, [r7, #8]
 800cbe8:	607a      	str	r2, [r7, #4]
 800cbea:	603b      	str	r3, [r7, #0]
 800cbec:	4603      	mov	r3, r0
 800cbee:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800cbf4:	f247 5030 	movw	r0, #30000	@ 0x7530
 800cbf8:	f7ff ff1c 	bl	800ca34 <SD_CheckStatusWithTimeout>
 800cbfc:	4603      	mov	r3, r0
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	da01      	bge.n	800cc06 <SD_write+0x26>
  {
    return res;
 800cc02:	7ffb      	ldrb	r3, [r7, #31]
 800cc04:	e02d      	b.n	800cc62 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800cc06:	683a      	ldr	r2, [r7, #0]
 800cc08:	6879      	ldr	r1, [r7, #4]
 800cc0a:	68b8      	ldr	r0, [r7, #8]
 800cc0c:	f7ff fea8 	bl	800c960 <BSP_SD_WriteBlocks_DMA>
 800cc10:	4603      	mov	r3, r0
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d124      	bne.n	800cc60 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800cc16:	4b15      	ldr	r3, [pc, #84]	@ (800cc6c <SD_write+0x8c>)
 800cc18:	6818      	ldr	r0, [r3, #0]
 800cc1a:	f107 0112 	add.w	r1, r7, #18
 800cc1e:	f247 5330 	movw	r3, #30000	@ 0x7530
 800cc22:	2200      	movs	r2, #0
 800cc24:	f004 fe34 	bl	8011890 <osMessageQueueGet>
 800cc28:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800cc2a:	69bb      	ldr	r3, [r7, #24]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d117      	bne.n	800cc60 <SD_write+0x80>
 800cc30:	8a7b      	ldrh	r3, [r7, #18]
 800cc32:	2b02      	cmp	r3, #2
 800cc34:	d114      	bne.n	800cc60 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800cc36:	f004 f981 	bl	8010f3c <osKernelGetTickCount>
 800cc3a:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800cc3c:	e007      	b.n	800cc4e <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cc3e:	f7ff fea9 	bl	800c994 <BSP_SD_GetCardState>
 800cc42:	4603      	mov	r3, r0
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d102      	bne.n	800cc4e <SD_write+0x6e>
          {
            res = RES_OK;
 800cc48:	2300      	movs	r3, #0
 800cc4a:	77fb      	strb	r3, [r7, #31]
            break;
 800cc4c:	e008      	b.n	800cc60 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800cc4e:	f004 f975 	bl	8010f3c <osKernelGetTickCount>
 800cc52:	4602      	mov	r2, r0
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	1ad3      	subs	r3, r2, r3
 800cc58:	f247 522f 	movw	r2, #29999	@ 0x752f
 800cc5c:	4293      	cmp	r3, r2
 800cc5e:	d9ee      	bls.n	800cc3e <SD_write+0x5e>
        res = RES_OK;
    }

#endif

  return res;
 800cc60:	7ffb      	ldrb	r3, [r7, #31]
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3720      	adds	r7, #32
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}
 800cc6a:	bf00      	nop
 800cc6c:	2000ae8c 	.word	0x2000ae8c

0800cc70 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b08c      	sub	sp, #48	@ 0x30
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	4603      	mov	r3, r0
 800cc78:	603a      	str	r2, [r7, #0]
 800cc7a:	71fb      	strb	r3, [r7, #7]
 800cc7c:	460b      	mov	r3, r1
 800cc7e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800cc80:	2301      	movs	r3, #1
 800cc82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800cc86:	4b25      	ldr	r3, [pc, #148]	@ (800cd1c <SD_ioctl+0xac>)
 800cc88:	781b      	ldrb	r3, [r3, #0]
 800cc8a:	b2db      	uxtb	r3, r3
 800cc8c:	f003 0301 	and.w	r3, r3, #1
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d001      	beq.n	800cc98 <SD_ioctl+0x28>
 800cc94:	2303      	movs	r3, #3
 800cc96:	e03c      	b.n	800cd12 <SD_ioctl+0xa2>

  switch (cmd)
 800cc98:	79bb      	ldrb	r3, [r7, #6]
 800cc9a:	2b03      	cmp	r3, #3
 800cc9c:	d834      	bhi.n	800cd08 <SD_ioctl+0x98>
 800cc9e:	a201      	add	r2, pc, #4	@ (adr r2, 800cca4 <SD_ioctl+0x34>)
 800cca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cca4:	0800ccb5 	.word	0x0800ccb5
 800cca8:	0800ccbd 	.word	0x0800ccbd
 800ccac:	0800ccd5 	.word	0x0800ccd5
 800ccb0:	0800ccef 	.word	0x0800ccef
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ccba:	e028      	b.n	800cd0e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ccbc:	f107 030c 	add.w	r3, r7, #12
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7ff fe77 	bl	800c9b4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ccc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccc8:	683b      	ldr	r3, [r7, #0]
 800ccca:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cccc:	2300      	movs	r3, #0
 800ccce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ccd2:	e01c      	b.n	800cd0e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ccd4:	f107 030c 	add.w	r3, r7, #12
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f7ff fe6b 	bl	800c9b4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ccde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cce0:	b29a      	uxth	r2, r3
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800cce6:	2300      	movs	r3, #0
 800cce8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ccec:	e00f      	b.n	800cd0e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ccee:	f107 030c 	add.w	r3, r7, #12
 800ccf2:	4618      	mov	r0, r3
 800ccf4:	f7ff fe5e 	bl	800c9b4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ccf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccfa:	0a5a      	lsrs	r2, r3, #9
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cd00:	2300      	movs	r3, #0
 800cd02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800cd06:	e002      	b.n	800cd0e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800cd08:	2304      	movs	r3, #4
 800cd0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800cd0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	3730      	adds	r7, #48	@ 0x30
 800cd16:	46bd      	mov	sp, r7
 800cd18:	bd80      	pop	{r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	20000058 	.word	0x20000058

0800cd20 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b082      	sub	sp, #8
 800cd24:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800cd26:	2302      	movs	r3, #2
 800cd28:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800cd2a:	4b05      	ldr	r3, [pc, #20]	@ (800cd40 <BSP_SD_WriteCpltCallback+0x20>)
 800cd2c:	6818      	ldr	r0, [r3, #0]
 800cd2e:	1db9      	adds	r1, r7, #6
 800cd30:	2300      	movs	r3, #0
 800cd32:	2200      	movs	r2, #0
 800cd34:	f004 fd38 	bl	80117a8 <osMessageQueuePut>
#endif
}
 800cd38:	bf00      	nop
 800cd3a:	3708      	adds	r7, #8
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}
 800cd40:	2000ae8c 	.word	0x2000ae8c

0800cd44 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b082      	sub	sp, #8
 800cd48:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800cd4e:	4b05      	ldr	r3, [pc, #20]	@ (800cd64 <BSP_SD_ReadCpltCallback+0x20>)
 800cd50:	6818      	ldr	r0, [r3, #0]
 800cd52:	1db9      	adds	r1, r7, #6
 800cd54:	2300      	movs	r3, #0
 800cd56:	2200      	movs	r2, #0
 800cd58:	f004 fd26 	bl	80117a8 <osMessageQueuePut>
#endif
}
 800cd5c:	bf00      	nop
 800cd5e:	3708      	adds	r7, #8
 800cd60:	46bd      	mov	sp, r7
 800cd62:	bd80      	pop	{r7, pc}
 800cd64:	2000ae8c 	.word	0x2000ae8c

0800cd68 <heap_pool_lock>:

/**
 * @brief Enter critical section. Can be overridden.
 */
__attribute__((weak)) void heap_pool_lock(void)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	af00      	add	r7, sp, #0
  // Default: do nothing (non-thread-safe)
}
 800cd6c:	bf00      	nop
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd74:	4770      	bx	lr

0800cd76 <heap_pool_unlock>:

/**
 * @brief Exit critical section. Can be overridden.
 */
__attribute__((weak)) void heap_pool_unlock(void)
{
 800cd76:	b480      	push	{r7}
 800cd78:	af00      	add	r7, sp, #0
  // Default: do nothing (non-thread-safe)
}
 800cd7a:	bf00      	nop
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr

0800cd84 <heap_pool_init>:
 * @param bitmap       Pointer to bitmap buffer [(block_count + 7) / 8] bytes.
 * @param block_size   Size of each block in bytes.
 * @param block_count  Number of blocks.
 */
void heap_pool_init(heap_pool_t *pool, uint8_t *memory, uint8_t *bitmap, uint16_t block_size, uint16_t block_count)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b086      	sub	sp, #24
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	60f8      	str	r0, [r7, #12]
 800cd8c:	60b9      	str	r1, [r7, #8]
 800cd8e:	607a      	str	r2, [r7, #4]
 800cd90:	807b      	strh	r3, [r7, #2]
  pool->memory = memory;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	68ba      	ldr	r2, [r7, #8]
 800cd96:	601a      	str	r2, [r3, #0]
  pool->used_bitmap = bitmap;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	687a      	ldr	r2, [r7, #4]
 800cd9c:	605a      	str	r2, [r3, #4]
  pool->block_size = block_size;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	887a      	ldrh	r2, [r7, #2]
 800cda2:	811a      	strh	r2, [r3, #8]
  pool->block_count = block_count;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	8c3a      	ldrh	r2, [r7, #32]
 800cda8:	815a      	strh	r2, [r3, #10]

  uint16_t bitmap_size = (block_count + 7) / 8;
 800cdaa:	8c3b      	ldrh	r3, [r7, #32]
 800cdac:	3307      	adds	r3, #7
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	da00      	bge.n	800cdb4 <heap_pool_init+0x30>
 800cdb2:	3307      	adds	r3, #7
 800cdb4:	10db      	asrs	r3, r3, #3
 800cdb6:	82fb      	strh	r3, [r7, #22]
  memset(pool->used_bitmap, 0, bitmap_size);
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	685b      	ldr	r3, [r3, #4]
 800cdbc:	8afa      	ldrh	r2, [r7, #22]
 800cdbe:	2100      	movs	r1, #0
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	f008 fb21 	bl	8015408 <memset>
}
 800cdc6:	bf00      	nop
 800cdc8:	3718      	adds	r7, #24
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}

0800cdce <heap_pool_alloc>:
 *
 * @param pool Pointer to heap structure.
 * @return Pointer to the allocated block, or NULL if none available.
 */
void *heap_pool_alloc(heap_pool_t *pool)
{
 800cdce:	b580      	push	{r7, lr}
 800cdd0:	b084      	sub	sp, #16
 800cdd2:	af00      	add	r7, sp, #0
 800cdd4:	6078      	str	r0, [r7, #4]
  heap_pool_lock();
 800cdd6:	f7ff ffc7 	bl	800cd68 <heap_pool_lock>

  for (uint16_t i = 0; i < pool->block_count; ++i)
 800cdda:	2300      	movs	r3, #0
 800cddc:	81fb      	strh	r3, [r7, #14]
 800cdde:	e033      	b.n	800ce48 <heap_pool_alloc+0x7a>
  {
    if (!BITMAP_GET(pool->used_bitmap, i))
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	685b      	ldr	r3, [r3, #4]
 800cde4:	89fa      	ldrh	r2, [r7, #14]
 800cde6:	08d2      	lsrs	r2, r2, #3
 800cde8:	b292      	uxth	r2, r2
 800cdea:	4413      	add	r3, r2
 800cdec:	781b      	ldrb	r3, [r3, #0]
 800cdee:	461a      	mov	r2, r3
 800cdf0:	89fb      	ldrh	r3, [r7, #14]
 800cdf2:	f003 0307 	and.w	r3, r3, #7
 800cdf6:	fa42 f303 	asr.w	r3, r2, r3
 800cdfa:	f003 0301 	and.w	r3, r3, #1
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d11f      	bne.n	800ce42 <heap_pool_alloc+0x74>
    {
      BITMAP_SET(pool->used_bitmap, i);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	685b      	ldr	r3, [r3, #4]
 800ce06:	89fa      	ldrh	r2, [r7, #14]
 800ce08:	08d2      	lsrs	r2, r2, #3
 800ce0a:	b290      	uxth	r0, r2
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	4413      	add	r3, r2
 800ce10:	7819      	ldrb	r1, [r3, #0]
 800ce12:	89fb      	ldrh	r3, [r7, #14]
 800ce14:	f003 0307 	and.w	r3, r3, #7
 800ce18:	2201      	movs	r2, #1
 800ce1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ce1e:	b2da      	uxtb	r2, r3
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	685b      	ldr	r3, [r3, #4]
 800ce24:	4403      	add	r3, r0
 800ce26:	430a      	orrs	r2, r1
 800ce28:	b2d2      	uxtb	r2, r2
 800ce2a:	701a      	strb	r2, [r3, #0]
      heap_pool_unlock();
 800ce2c:	f7ff ffa3 	bl	800cd76 <heap_pool_unlock>
      return pool->memory + i * pool->block_size;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	89fa      	ldrh	r2, [r7, #14]
 800ce36:	6879      	ldr	r1, [r7, #4]
 800ce38:	8909      	ldrh	r1, [r1, #8]
 800ce3a:	fb01 f202 	mul.w	r2, r1, r2
 800ce3e:	4413      	add	r3, r2
 800ce40:	e00a      	b.n	800ce58 <heap_pool_alloc+0x8a>
  for (uint16_t i = 0; i < pool->block_count; ++i)
 800ce42:	89fb      	ldrh	r3, [r7, #14]
 800ce44:	3301      	adds	r3, #1
 800ce46:	81fb      	strh	r3, [r7, #14]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	895b      	ldrh	r3, [r3, #10]
 800ce4c:	89fa      	ldrh	r2, [r7, #14]
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d3c6      	bcc.n	800cde0 <heap_pool_alloc+0x12>
    }
  }

  heap_pool_unlock();
 800ce52:	f7ff ff90 	bl	800cd76 <heap_pool_unlock>
  return NULL;
 800ce56:	2300      	movs	r3, #0
}
 800ce58:	4618      	mov	r0, r3
 800ce5a:	3710      	adds	r7, #16
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}

0800ce60 <heap_pool_free>:
 *
 * @param pool Pointer to heap structure.
 * @param ptr  Pointer to block to be freed.
 */
void heap_pool_free(heap_pool_t *pool, void *ptr)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b084      	sub	sp, #16
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
 800ce68:	6039      	str	r1, [r7, #0]
  heap_pool_lock();
 800ce6a:	f7ff ff7d 	bl	800cd68 <heap_pool_lock>

  uintptr_t offset = (uint8_t *)ptr - pool->memory;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	683a      	ldr	r2, [r7, #0]
 800ce74:	1ad3      	subs	r3, r2, r3
 800ce76:	60fb      	str	r3, [r7, #12]

  if (offset % pool->block_size == 0)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	891b      	ldrh	r3, [r3, #8]
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	fbb3 f1f2 	udiv	r1, r3, r2
 800ce84:	fb01 f202 	mul.w	r2, r1, r2
 800ce88:	1a9b      	subs	r3, r3, r2
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d122      	bne.n	800ced4 <heap_pool_free+0x74>
  {
    uint16_t index = offset / pool->block_size;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	891b      	ldrh	r3, [r3, #8]
 800ce92:	461a      	mov	r2, r3
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce9a:	817b      	strh	r3, [r7, #10]
    if (index < pool->block_count)
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	895b      	ldrh	r3, [r3, #10]
 800cea0:	897a      	ldrh	r2, [r7, #10]
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d216      	bcs.n	800ced4 <heap_pool_free+0x74>
    {
      BITMAP_CLR(pool->used_bitmap, index);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	897a      	ldrh	r2, [r7, #10]
 800ceac:	08d2      	lsrs	r2, r2, #3
 800ceae:	b290      	uxth	r0, r2
 800ceb0:	4602      	mov	r2, r0
 800ceb2:	4413      	add	r3, r2
 800ceb4:	7819      	ldrb	r1, [r3, #0]
 800ceb6:	897b      	ldrh	r3, [r7, #10]
 800ceb8:	f003 0307 	and.w	r3, r3, #7
 800cebc:	2201      	movs	r2, #1
 800cebe:	fa02 f303 	lsl.w	r3, r2, r3
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	43db      	mvns	r3, r3
 800cec6:	b2da      	uxtb	r2, r3
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	4403      	add	r3, r0
 800cece:	400a      	ands	r2, r1
 800ced0:	b2d2      	uxtb	r2, r2
 800ced2:	701a      	strb	r2, [r3, #0]
    }
  }

  heap_pool_unlock();
 800ced4:	f7ff ff4f 	bl	800cd76 <heap_pool_unlock>
}
 800ced8:	bf00      	nop
 800ceda:	3710      	adds	r7, #16
 800cedc:	46bd      	mov	sp, r7
 800cede:	bd80      	pop	{r7, pc}

0800cee0 <vocoder_enable>:
 * @brief  Enable vocoder power/control line.
 * @note   Sets the PCM_PUI pin to logical high level.
 * @retval None
 */
void vocoder_enable(void)
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PCM_PUI_GPIO_Port, PCM_PUI_Pin, GPIO_PIN_SET);
 800cee4:	2201      	movs	r2, #1
 800cee6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ceea:	4802      	ldr	r0, [pc, #8]	@ (800cef4 <vocoder_enable+0x14>)
 800ceec:	f7f7 ff40 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800cef0:	bf00      	nop
 800cef2:	bd80      	pop	{r7, pc}
 800cef4:	40020800 	.word	0x40020800

0800cef8 <vocoder_disable>:
 * @brief  Disable vocoder power/control line.
 * @note   Sets the PCM_PUI pin to logical low level.
 * @retval None
 */
void vocoder_disable(void)
{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PCM_PUI_GPIO_Port, PCM_PUI_Pin, GPIO_PIN_RESET);
 800cefc:	2200      	movs	r2, #0
 800cefe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cf02:	4802      	ldr	r0, [pc, #8]	@ (800cf0c <vocoder_disable+0x14>)
 800cf04:	f7f7 ff34 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800cf08:	bf00      	nop
 800cf0a:	bd80      	pop	{r7, pc}
 800cf0c:	40020800 	.word	0x40020800

0800cf10 <BCLKR_Set_Low>:
 * @brief  Configure PE1 as output and set logical low level.
 * @note   This mode pulls BCLKR input to GND (16-bit data format select).
 * @retval None
 */
void BCLKR_Set_Low(void)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b086      	sub	sp, #24
 800cf14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf16:	1d3b      	adds	r3, r7, #4
 800cf18:	2200      	movs	r2, #0
 800cf1a:	601a      	str	r2, [r3, #0]
 800cf1c:	605a      	str	r2, [r3, #4]
 800cf1e:	609a      	str	r2, [r3, #8]
 800cf20:	60da      	str	r2, [r3, #12]
 800cf22:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = BCLKR_CTRL_Pin;
 800cf24:	2302      	movs	r3, #2
 800cf26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cf28:	2301      	movs	r3, #1
 800cf2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cf30:	2300      	movs	r3, #0
 800cf32:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BCLKR_CTRL_GPIO_Port, &GPIO_InitStruct);
 800cf34:	1d3b      	adds	r3, r7, #4
 800cf36:	4619      	mov	r1, r3
 800cf38:	4805      	ldr	r0, [pc, #20]	@ (800cf50 <BCLKR_Set_Low+0x40>)
 800cf3a:	f7f7 fc49 	bl	80047d0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(BCLKR_CTRL_GPIO_Port, BCLKR_CTRL_Pin, GPIO_PIN_RESET);
 800cf3e:	2200      	movs	r2, #0
 800cf40:	2102      	movs	r1, #2
 800cf42:	4803      	ldr	r0, [pc, #12]	@ (800cf50 <BCLKR_Set_Low+0x40>)
 800cf44:	f7f7 ff14 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800cf48:	bf00      	nop
 800cf4a:	3718      	adds	r7, #24
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	bd80      	pop	{r7, pc}
 800cf50:	40021000 	.word	0x40021000

0800cf54 <sd_cd_state_get>:
  if (bit > 7) return;
  flags &= ~(1U << bit);
}

sd_cd_state_t sd_cd_state_get(void)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b082      	sub	sp, #8
 800cf58:	af00      	add	r7, sp, #0
  GPIO_PinState pin_state = HAL_GPIO_ReadPin(SD_CD_GPIO_Port, SD_CD_Pin);
 800cf5a:	2104      	movs	r1, #4
 800cf5c:	4807      	ldr	r0, [pc, #28]	@ (800cf7c <sd_cd_state_get+0x28>)
 800cf5e:	f7f7 feef 	bl	8004d40 <HAL_GPIO_ReadPin>
 800cf62:	4603      	mov	r3, r0
 800cf64:	71fb      	strb	r3, [r7, #7]

  if (pin_state == GPIO_PIN_RESET)
 800cf66:	79fb      	ldrb	r3, [r7, #7]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d101      	bne.n	800cf70 <sd_cd_state_get+0x1c>
  {
    return SD_CD_LOW;
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	e000      	b.n	800cf72 <sd_cd_state_get+0x1e>
  }
  else
  {
    return SD_CD_HI;
 800cf70:	2301      	movs	r3, #1
  }
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3708      	adds	r7, #8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	40020800 	.word	0x40020800

0800cf80 <ptt_state_get>:
 *
 * @note   This function reads the GPIO pin associated with the PTT input.
 *         The pin and port must be properly configured before calling this function.
 */
ptt_state_t ptt_state_get(void)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b082      	sub	sp, #8
 800cf84:	af00      	add	r7, sp, #0
  GPIO_PinState pin_state = HAL_GPIO_ReadPin(PTT_GPIO_Port, PTT_Pin);
 800cf86:	2110      	movs	r1, #16
 800cf88:	4807      	ldr	r0, [pc, #28]	@ (800cfa8 <ptt_state_get+0x28>)
 800cf8a:	f7f7 fed9 	bl	8004d40 <HAL_GPIO_ReadPin>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	71fb      	strb	r3, [r7, #7]

  if (pin_state == GPIO_PIN_RESET)
 800cf92:	79fb      	ldrb	r3, [r7, #7]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d101      	bne.n	800cf9c <ptt_state_get+0x1c>
  {
    return PTT_ACTIVE;
 800cf98:	2301      	movs	r3, #1
 800cf9a:	e000      	b.n	800cf9e <ptt_state_get+0x1e>
  }
  else
  {
    return PTT_INACTIVE;
 800cf9c:	2300      	movs	r3, #0
  }
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3708      	adds	r7, #8
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}
 800cfa6:	bf00      	nop
 800cfa8:	40021400 	.word	0x40021400

0800cfac <group_led_on>:

/**
 * @brief
 */
void group_led_on(void)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_GROUP_SENSOR_GPIO_Port, LED_GROUP_SENSOR_Pin, GPIO_PIN_RESET); // LED ON
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cfb6:	4802      	ldr	r0, [pc, #8]	@ (800cfc0 <group_led_on+0x14>)
 800cfb8:	f7f7 feda 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800cfbc:	bf00      	nop
 800cfbe:	bd80      	pop	{r7, pc}
 800cfc0:	40020400 	.word	0x40020400

0800cfc4 <group_led_off>:

/**
 * @brief
 */
void group_led_off(void)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_GROUP_SENSOR_GPIO_Port, LED_GROUP_SENSOR_Pin, GPIO_PIN_SET); // LED OFF
 800cfc8:	2201      	movs	r2, #1
 800cfca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cfce:	4802      	ldr	r0, [pc, #8]	@ (800cfd8 <group_led_off+0x14>)
 800cfd0:	f7f7 fece 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800cfd4:	bf00      	nop
 800cfd6:	bd80      	pop	{r7, pc}
 800cfd8:	40020400 	.word	0x40020400

0800cfdc <sensor_1_led_on>:

/**
 * @brief
 */
void sensor_1_led_on(void)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin, GPIO_PIN_RESET); // LED ON
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800cfe6:	4802      	ldr	r0, [pc, #8]	@ (800cff0 <sensor_1_led_on+0x14>)
 800cfe8:	f7f7 fec2 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800cfec:	bf00      	nop
 800cfee:	bd80      	pop	{r7, pc}
 800cff0:	40020400 	.word	0x40020400

0800cff4 <sensor_1_led_off>:

/**
 * @brief
 */
void sensor_1_led_off(void)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin, GPIO_PIN_SET); // LED OFF
 800cff8:	2201      	movs	r2, #1
 800cffa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800cffe:	4802      	ldr	r0, [pc, #8]	@ (800d008 <sensor_1_led_off+0x14>)
 800d000:	f7f7 feb6 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d004:	bf00      	nop
 800d006:	bd80      	pop	{r7, pc}
 800d008:	40020400 	.word	0x40020400

0800d00c <sensor_2_led_on>:

/**
 * @brief
 */
void sensor_2_led_on(void)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin, GPIO_PIN_RESET); // LED ON
 800d010:	2200      	movs	r2, #0
 800d012:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d016:	4802      	ldr	r0, [pc, #8]	@ (800d020 <sensor_2_led_on+0x14>)
 800d018:	f7f7 feaa 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d01c:	bf00      	nop
 800d01e:	bd80      	pop	{r7, pc}
 800d020:	40020400 	.word	0x40020400

0800d024 <sensor_2_led_off>:

/**
 * @brief
 */
void sensor_2_led_off(void)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin, GPIO_PIN_SET); // LED OFF
 800d028:	2201      	movs	r2, #1
 800d02a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d02e:	4802      	ldr	r0, [pc, #8]	@ (800d038 <sensor_2_led_off+0x14>)
 800d030:	f7f7 fe9e 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d034:	bf00      	nop
 800d036:	bd80      	pop	{r7, pc}
 800d038:	40020400 	.word	0x40020400

0800d03c <sensor_3_led_on>:

/**
 * @brief
 */
void sensor_3_led_on(void)
{
 800d03c:	b580      	push	{r7, lr}
 800d03e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin, GPIO_PIN_RESET); // LED ON
 800d040:	2200      	movs	r2, #0
 800d042:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800d046:	4802      	ldr	r0, [pc, #8]	@ (800d050 <sensor_3_led_on+0x14>)
 800d048:	f7f7 fe92 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d04c:	bf00      	nop
 800d04e:	bd80      	pop	{r7, pc}
 800d050:	40020400 	.word	0x40020400

0800d054 <sensor_3_led_off>:

/**
 * @brief
 */
void sensor_3_led_off(void)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin, GPIO_PIN_SET); // LED OFF
 800d058:	2201      	movs	r2, #1
 800d05a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800d05e:	4802      	ldr	r0, [pc, #8]	@ (800d068 <sensor_3_led_off+0x14>)
 800d060:	f7f7 fe86 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d064:	bf00      	nop
 800d066:	bd80      	pop	{r7, pc}
 800d068:	40020400 	.word	0x40020400

0800d06c <sensor_4_led_on>:

/**
 * @brief
 */
void sensor_4_led_on(void)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin, GPIO_PIN_RESET); // LED ON
 800d070:	2200      	movs	r2, #0
 800d072:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800d076:	4802      	ldr	r0, [pc, #8]	@ (800d080 <sensor_4_led_on+0x14>)
 800d078:	f7f7 fe7a 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d07c:	bf00      	nop
 800d07e:	bd80      	pop	{r7, pc}
 800d080:	40020400 	.word	0x40020400

0800d084 <sensor_4_led_off>:

/**
 * @brief
 */
void sensor_4_led_off(void)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin, GPIO_PIN_SET); // LED OFF
 800d088:	2201      	movs	r2, #1
 800d08a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800d08e:	4802      	ldr	r0, [pc, #8]	@ (800d098 <sensor_4_led_off+0x14>)
 800d090:	f7f7 fe6e 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d094:	bf00      	nop
 800d096:	bd80      	pop	{r7, pc}
 800d098:	40020400 	.word	0x40020400

0800d09c <sensor_5_led_on>:

/**
 * @brief
 */
void sensor_5_led_on(void)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_5_GPIO_Port, LED_SENSOR_5_Pin, GPIO_PIN_RESET); // LED ON
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d0a6:	4802      	ldr	r0, [pc, #8]	@ (800d0b0 <sensor_5_led_on+0x14>)
 800d0a8:	f7f7 fe62 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d0ac:	bf00      	nop
 800d0ae:	bd80      	pop	{r7, pc}
 800d0b0:	40020400 	.word	0x40020400

0800d0b4 <sensor_5_led_off>:

/**
 * @brief
 */
void sensor_5_led_off(void)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_5_GPIO_Port, LED_SENSOR_5_Pin, GPIO_PIN_SET); // LED OFF
 800d0b8:	2201      	movs	r2, #1
 800d0ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d0be:	4802      	ldr	r0, [pc, #8]	@ (800d0c8 <sensor_5_led_off+0x14>)
 800d0c0:	f7f7 fe56 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d0c4:	bf00      	nop
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	40020400 	.word	0x40020400

0800d0cc <alarm_led_on>:
 * @brief  Turn ON the ALARM LED.
 * @note   LED ON corresponds to logic 0: alarm active.
 * @retval None
 */
void alarm_led_on(void)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_RESET); // 0 → LED ON
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d0d6:	4802      	ldr	r0, [pc, #8]	@ (800d0e0 <alarm_led_on+0x14>)
 800d0d8:	f7f7 fe4a 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d0dc:	bf00      	nop
 800d0de:	bd80      	pop	{r7, pc}
 800d0e0:	40020c00 	.word	0x40020c00

0800d0e4 <alarm_led_off>:
 * @brief  Turn OFF the ALARM LED.
 * @note   LED OFF corresponds to logic 1: no alarm.
 * @retval None
 */
void alarm_led_off(void)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_SET); // 1 → LED OFF
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d0ee:	4802      	ldr	r0, [pc, #8]	@ (800d0f8 <alarm_led_off+0x14>)
 800d0f0:	f7f7 fe3e 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d0f4:	bf00      	nop
 800d0f6:	bd80      	pop	{r7, pc}
 800d0f8:	40020c00 	.word	0x40020c00

0800d0fc <call_led_on>:
 * @brief  Turn ON the CALL LED.
 * @note   LED ON corresponds to logic 0: alarm active.
 * @retval None
 */
void call_led_on(void)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_CALL_GPIO_Port, LED_CALL_Pin, GPIO_PIN_RESET); // 0 → LED ON
 800d100:	2200      	movs	r2, #0
 800d102:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d106:	4802      	ldr	r0, [pc, #8]	@ (800d110 <call_led_on+0x14>)
 800d108:	f7f7 fe32 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d10c:	bf00      	nop
 800d10e:	bd80      	pop	{r7, pc}
 800d110:	40020c00 	.word	0x40020c00

0800d114 <call_led_off>:
 * @brief  Turn OFF the CALL LED.
 * @note   LED OFF corresponds to logic 1: no alarm.
 * @retval None
 */
void call_led_off(void)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_CALL_GPIO_Port, LED_CALL_Pin, GPIO_PIN_SET); // 1 → LED OFF
 800d118:	2201      	movs	r2, #1
 800d11a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d11e:	4802      	ldr	r0, [pc, #8]	@ (800d128 <call_led_off+0x14>)
 800d120:	f7f7 fe26 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d124:	bf00      	nop
 800d126:	bd80      	pop	{r7, pc}
 800d128:	40020c00 	.word	0x40020c00

0800d12c <sd_card_led_on>:
 * @brief  Turn ON the SD Card Status LED.
 * @note   LED ON corresponds to logic 1: SD card OK.
 * @retval None
 */
void sd_card_led_on(void)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SD_CARD_GPIO_Port, LED_SD_CARD_Pin, GPIO_PIN_SET); // 1 → LED ON
 800d130:	2201      	movs	r2, #1
 800d132:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d136:	4802      	ldr	r0, [pc, #8]	@ (800d140 <sd_card_led_on+0x14>)
 800d138:	f7f7 fe1a 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d13c:	bf00      	nop
 800d13e:	bd80      	pop	{r7, pc}
 800d140:	40020c00 	.word	0x40020c00

0800d144 <sd_card_led_off>:
 * @brief  Turn OFF the SD Card Status LED.
 * @note   LED OFF corresponds to logic 0: SD card absent or error.
 * @retval None
 */
void sd_card_led_off(void)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SD_CARD_GPIO_Port, LED_SD_CARD_Pin, GPIO_PIN_RESET); // 0 → LED OFF
 800d148:	2200      	movs	r2, #0
 800d14a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d14e:	4802      	ldr	r0, [pc, #8]	@ (800d158 <sd_card_led_off+0x14>)
 800d150:	f7f7 fe0e 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d154:	bf00      	nop
 800d156:	bd80      	pop	{r7, pc}
 800d158:	40020c00 	.word	0x40020c00

0800d15c <sp_on>:
 * @brief  Turn ON the speaker amplifier.
 * @note   Logic 0 → amplifier enabled
 * @retval None
 */
void sp_on(void)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SP_GPIO_Port, SP_Pin, GPIO_PIN_RESET); // 0 → amplifier ON
 800d160:	2200      	movs	r2, #0
 800d162:	2101      	movs	r1, #1
 800d164:	4802      	ldr	r0, [pc, #8]	@ (800d170 <sp_on+0x14>)
 800d166:	f7f7 fe03 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d16a:	bf00      	nop
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	bf00      	nop
 800d170:	40021400 	.word	0x40021400

0800d174 <sp_off>:
 * @brief  Turn OFF the speaker amplifier.
 * @note   Logic 1 → amplifier disabled
 * @retval None
 */
void sp_off(void)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SP_GPIO_Port, SP_Pin, GPIO_PIN_SET); // 1 → amplifier OFF
 800d178:	2201      	movs	r2, #1
 800d17a:	2101      	movs	r1, #1
 800d17c:	4802      	ldr	r0, [pc, #8]	@ (800d188 <sp_off+0x14>)
 800d17e:	f7f7 fdf7 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d182:	bf00      	nop
 800d184:	bd80      	pop	{r7, pc}
 800d186:	bf00      	nop
 800d188:	40021400 	.word	0x40021400

0800d18c <hp_on>:
 * @brief  Turn ON the handset speaker amplifier.
 * @note   Logic 0 → amplifier enabled
 * @retval None
 */
void hp_on(void)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(HP_GPIO_Port, HP_Pin, GPIO_PIN_RESET); // 0 → amplifier ON
 800d190:	2200      	movs	r2, #0
 800d192:	2102      	movs	r1, #2
 800d194:	4802      	ldr	r0, [pc, #8]	@ (800d1a0 <hp_on+0x14>)
 800d196:	f7f7 fdeb 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d19a:	bf00      	nop
 800d19c:	bd80      	pop	{r7, pc}
 800d19e:	bf00      	nop
 800d1a0:	40021400 	.word	0x40021400

0800d1a4 <hp_off>:
 * @brief  Turn OFF the handset speaker amplifier.
 * @note   Logic 1 → amplifier disabled
 * @retval None
 */
void hp_off(void)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(HP_GPIO_Port, HP_Pin, GPIO_PIN_SET); // 1 → amplifier OFF
 800d1a8:	2201      	movs	r2, #1
 800d1aa:	2102      	movs	r1, #2
 800d1ac:	4802      	ldr	r0, [pc, #8]	@ (800d1b8 <hp_off+0x14>)
 800d1ae:	f7f7 fddf 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d1b2:	bf00      	nop
 800d1b4:	bd80      	pop	{r7, pc}
 800d1b6:	bf00      	nop
 800d1b8:	40021400 	.word	0x40021400

0800d1bc <mic_on>:
 * @brief  Turn ON the microphone amplifier.
 * @note   MIC = 1 → MIC enabled, only during voice session.
 * @retval None
 */
void mic_on(void)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(MIC_GPIO_Port, MIC_Pin, GPIO_PIN_SET);
 800d1c0:	2201      	movs	r2, #1
 800d1c2:	2120      	movs	r1, #32
 800d1c4:	4802      	ldr	r0, [pc, #8]	@ (800d1d0 <mic_on+0x14>)
 800d1c6:	f7f7 fdd3 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d1ca:	bf00      	nop
 800d1cc:	bd80      	pop	{r7, pc}
 800d1ce:	bf00      	nop
 800d1d0:	40021400 	.word	0x40021400

0800d1d4 <mic_off>:
 * @brief  Turn OFF the microphone amplifier.
 * @note   MIC = 0 → MIC disabled.
 * @retval None
 */
void mic_off(void)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(MIC_GPIO_Port, MIC_Pin, GPIO_PIN_RESET);
 800d1d8:	2200      	movs	r2, #0
 800d1da:	2120      	movs	r1, #32
 800d1dc:	4802      	ldr	r0, [pc, #8]	@ (800d1e8 <mic_off+0x14>)
 800d1de:	f7f7 fdc7 	bl	8004d70 <HAL_GPIO_WritePin>
}
 800d1e2:	bf00      	nop
 800d1e4:	bd80      	pop	{r7, pc}
 800d1e6:	bf00      	nop
 800d1e8:	40021400 	.word	0x40021400

0800d1ec <mic_ar_set>:
 * @brief  Set the AGC speed for the microphone amplifier.
 * @param  speed Desired AGC speed (AR_FAST, AR_MED, AR_SLOW)
 * @retval None
 */
void mic_ar_set(ar_speed_t speed)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b088      	sub	sp, #32
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1f6:	f107 030c 	add.w	r3, r7, #12
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	601a      	str	r2, [r3, #0]
 800d1fe:	605a      	str	r2, [r3, #4]
 800d200:	609a      	str	r2, [r3, #8]
 800d202:	60da      	str	r2, [r3, #12]
 800d204:	611a      	str	r2, [r3, #16]

  switch (speed)
 800d206:	79fb      	ldrb	r3, [r7, #7]
 800d208:	2b02      	cmp	r3, #2
 800d20a:	d02e      	beq.n	800d26a <mic_ar_set+0x7e>
 800d20c:	2b02      	cmp	r3, #2
 800d20e:	dc39      	bgt.n	800d284 <mic_ar_set+0x98>
 800d210:	2b00      	cmp	r3, #0
 800d212:	d002      	beq.n	800d21a <mic_ar_set+0x2e>
 800d214:	2b01      	cmp	r3, #1
 800d216:	d014      	beq.n	800d242 <mic_ar_set+0x56>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
    break;
  }
}
 800d218:	e034      	b.n	800d284 <mic_ar_set+0x98>
    GPIO_InitStruct.Pin = MIC_A_R_Pin;
 800d21a:	2304      	movs	r3, #4
 800d21c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d21e:	2301      	movs	r3, #1
 800d220:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d222:	2300      	movs	r3, #0
 800d224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d226:	2300      	movs	r3, #0
 800d228:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
 800d22a:	f107 030c 	add.w	r3, r7, #12
 800d22e:	4619      	mov	r1, r3
 800d230:	4816      	ldr	r0, [pc, #88]	@ (800d28c <mic_ar_set+0xa0>)
 800d232:	f7f7 facd 	bl	80047d0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(MIC_A_R_GPIO_Port, MIC_A_R_Pin, GPIO_PIN_RESET); // 0 → fast
 800d236:	2200      	movs	r2, #0
 800d238:	2104      	movs	r1, #4
 800d23a:	4814      	ldr	r0, [pc, #80]	@ (800d28c <mic_ar_set+0xa0>)
 800d23c:	f7f7 fd98 	bl	8004d70 <HAL_GPIO_WritePin>
    break;
 800d240:	e020      	b.n	800d284 <mic_ar_set+0x98>
    GPIO_InitStruct.Pin = MIC_A_R_Pin;
 800d242:	2304      	movs	r3, #4
 800d244:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d246:	2301      	movs	r3, #1
 800d248:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d24a:	2300      	movs	r3, #0
 800d24c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d24e:	2300      	movs	r3, #0
 800d250:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
 800d252:	f107 030c 	add.w	r3, r7, #12
 800d256:	4619      	mov	r1, r3
 800d258:	480c      	ldr	r0, [pc, #48]	@ (800d28c <mic_ar_set+0xa0>)
 800d25a:	f7f7 fab9 	bl	80047d0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(MIC_A_R_GPIO_Port, MIC_A_R_Pin, GPIO_PIN_SET); // 1 → medium
 800d25e:	2201      	movs	r2, #1
 800d260:	2104      	movs	r1, #4
 800d262:	480a      	ldr	r0, [pc, #40]	@ (800d28c <mic_ar_set+0xa0>)
 800d264:	f7f7 fd84 	bl	8004d70 <HAL_GPIO_WritePin>
    break;
 800d268:	e00c      	b.n	800d284 <mic_ar_set+0x98>
    GPIO_InitStruct.Pin = MIC_A_R_Pin;
 800d26a:	2304      	movs	r3, #4
 800d26c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d26e:	2300      	movs	r3, #0
 800d270:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d272:	2300      	movs	r3, #0
 800d274:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
 800d276:	f107 030c 	add.w	r3, r7, #12
 800d27a:	4619      	mov	r1, r3
 800d27c:	4803      	ldr	r0, [pc, #12]	@ (800d28c <mic_ar_set+0xa0>)
 800d27e:	f7f7 faa7 	bl	80047d0 <HAL_GPIO_Init>
    break;
 800d282:	bf00      	nop
}
 800d284:	bf00      	nop
 800d286:	3720      	adds	r7, #32
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	40021400 	.word	0x40021400

0800d290 <mic_gain_set>:
 * @brief  Set the gain of the microphone amplifier.
 * @param  gain Desired gain (GAIN_40DB, GAIN_50DB, GAIN_60DB)
 * @retval None
 */
void mic_gain_set(mic_gain_t gain)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b088      	sub	sp, #32
 800d294:	af00      	add	r7, sp, #0
 800d296:	4603      	mov	r3, r0
 800d298:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d29a:	f107 030c 	add.w	r3, r7, #12
 800d29e:	2200      	movs	r2, #0
 800d2a0:	601a      	str	r2, [r3, #0]
 800d2a2:	605a      	str	r2, [r3, #4]
 800d2a4:	609a      	str	r2, [r3, #8]
 800d2a6:	60da      	str	r2, [r3, #12]
 800d2a8:	611a      	str	r2, [r3, #16]

  switch (gain)
 800d2aa:	79fb      	ldrb	r3, [r7, #7]
 800d2ac:	2b02      	cmp	r3, #2
 800d2ae:	d02d      	beq.n	800d30c <mic_gain_set+0x7c>
 800d2b0:	2b02      	cmp	r3, #2
 800d2b2:	dc38      	bgt.n	800d326 <mic_gain_set+0x96>
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d015      	beq.n	800d2e4 <mic_gain_set+0x54>
 800d2b8:	2b01      	cmp	r3, #1
 800d2ba:	d134      	bne.n	800d326 <mic_gain_set+0x96>
  {
  case GAIN_40DB:
    GPIO_InitStruct.Pin = GAIN_Pin;
 800d2bc:	2308      	movs	r3, #8
 800d2be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GAIN_GPIO_Port, &GPIO_InitStruct);
 800d2cc:	f107 030c 	add.w	r3, r7, #12
 800d2d0:	4619      	mov	r1, r3
 800d2d2:	4817      	ldr	r0, [pc, #92]	@ (800d330 <mic_gain_set+0xa0>)
 800d2d4:	f7f7 fa7c 	bl	80047d0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GAIN_GPIO_Port, GAIN_Pin, GPIO_PIN_SET);
 800d2d8:	2201      	movs	r2, #1
 800d2da:	2108      	movs	r1, #8
 800d2dc:	4814      	ldr	r0, [pc, #80]	@ (800d330 <mic_gain_set+0xa0>)
 800d2de:	f7f7 fd47 	bl	8004d70 <HAL_GPIO_WritePin>
    break;
 800d2e2:	e020      	b.n	800d326 <mic_gain_set+0x96>
  case GAIN_50DB:
    GPIO_InitStruct.Pin = GAIN_Pin;
 800d2e4:	2308      	movs	r3, #8
 800d2e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GAIN_GPIO_Port, &GPIO_InitStruct);
 800d2f4:	f107 030c 	add.w	r3, r7, #12
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	480d      	ldr	r0, [pc, #52]	@ (800d330 <mic_gain_set+0xa0>)
 800d2fc:	f7f7 fa68 	bl	80047d0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GAIN_GPIO_Port, GAIN_Pin, GPIO_PIN_RESET);
 800d300:	2200      	movs	r2, #0
 800d302:	2108      	movs	r1, #8
 800d304:	480a      	ldr	r0, [pc, #40]	@ (800d330 <mic_gain_set+0xa0>)
 800d306:	f7f7 fd33 	bl	8004d70 <HAL_GPIO_WritePin>
    break;
 800d30a:	e00c      	b.n	800d326 <mic_gain_set+0x96>
  case GAIN_60DB:
    // High-Z mode
    GPIO_InitStruct.Pin = GAIN_Pin;
 800d30c:	2308      	movs	r3, #8
 800d30e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d310:	2300      	movs	r3, #0
 800d312:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d314:	2300      	movs	r3, #0
 800d316:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GAIN_GPIO_Port, &GPIO_InitStruct);
 800d318:	f107 030c 	add.w	r3, r7, #12
 800d31c:	4619      	mov	r1, r3
 800d31e:	4804      	ldr	r0, [pc, #16]	@ (800d330 <mic_gain_set+0xa0>)
 800d320:	f7f7 fa56 	bl	80047d0 <HAL_GPIO_Init>
    break;
 800d324:	bf00      	nop
  }
}
 800d326:	bf00      	nop
 800d328:	3720      	adds	r7, #32
 800d32a:	46bd      	mov	sp, r7
 800d32c:	bd80      	pop	{r7, pc}
 800d32e:	bf00      	nop
 800d330:	40021400 	.word	0x40021400

0800d334 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b084      	sub	sp, #16
 800d338:	af00      	add	r7, sp, #0
 800d33a:	4603      	mov	r3, r0
 800d33c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d33e:	79fb      	ldrb	r3, [r7, #7]
 800d340:	4a08      	ldr	r2, [pc, #32]	@ (800d364 <disk_status+0x30>)
 800d342:	009b      	lsls	r3, r3, #2
 800d344:	4413      	add	r3, r2
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	685b      	ldr	r3, [r3, #4]
 800d34a:	79fa      	ldrb	r2, [r7, #7]
 800d34c:	4905      	ldr	r1, [pc, #20]	@ (800d364 <disk_status+0x30>)
 800d34e:	440a      	add	r2, r1
 800d350:	7a12      	ldrb	r2, [r2, #8]
 800d352:	4610      	mov	r0, r2
 800d354:	4798      	blx	r3
 800d356:	4603      	mov	r3, r0
 800d358:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d35a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3710      	adds	r7, #16
 800d360:	46bd      	mov	sp, r7
 800d362:	bd80      	pop	{r7, pc}
 800d364:	2000aeb8 	.word	0x2000aeb8

0800d368 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b084      	sub	sp, #16
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	4603      	mov	r3, r0
 800d370:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d372:	2300      	movs	r3, #0
 800d374:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d376:	79fb      	ldrb	r3, [r7, #7]
 800d378:	4a0d      	ldr	r2, [pc, #52]	@ (800d3b0 <disk_initialize+0x48>)
 800d37a:	5cd3      	ldrb	r3, [r2, r3]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d111      	bne.n	800d3a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d380:	79fb      	ldrb	r3, [r7, #7]
 800d382:	4a0b      	ldr	r2, [pc, #44]	@ (800d3b0 <disk_initialize+0x48>)
 800d384:	2101      	movs	r1, #1
 800d386:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d388:	79fb      	ldrb	r3, [r7, #7]
 800d38a:	4a09      	ldr	r2, [pc, #36]	@ (800d3b0 <disk_initialize+0x48>)
 800d38c:	009b      	lsls	r3, r3, #2
 800d38e:	4413      	add	r3, r2
 800d390:	685b      	ldr	r3, [r3, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	79fa      	ldrb	r2, [r7, #7]
 800d396:	4906      	ldr	r1, [pc, #24]	@ (800d3b0 <disk_initialize+0x48>)
 800d398:	440a      	add	r2, r1
 800d39a:	7a12      	ldrb	r2, [r2, #8]
 800d39c:	4610      	mov	r0, r2
 800d39e:	4798      	blx	r3
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d3a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3710      	adds	r7, #16
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	bf00      	nop
 800d3b0:	2000aeb8 	.word	0x2000aeb8

0800d3b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d3b4:	b590      	push	{r4, r7, lr}
 800d3b6:	b087      	sub	sp, #28
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	60b9      	str	r1, [r7, #8]
 800d3bc:	607a      	str	r2, [r7, #4]
 800d3be:	603b      	str	r3, [r7, #0]
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d3c4:	7bfb      	ldrb	r3, [r7, #15]
 800d3c6:	4a0a      	ldr	r2, [pc, #40]	@ (800d3f0 <disk_read+0x3c>)
 800d3c8:	009b      	lsls	r3, r3, #2
 800d3ca:	4413      	add	r3, r2
 800d3cc:	685b      	ldr	r3, [r3, #4]
 800d3ce:	689c      	ldr	r4, [r3, #8]
 800d3d0:	7bfb      	ldrb	r3, [r7, #15]
 800d3d2:	4a07      	ldr	r2, [pc, #28]	@ (800d3f0 <disk_read+0x3c>)
 800d3d4:	4413      	add	r3, r2
 800d3d6:	7a18      	ldrb	r0, [r3, #8]
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	687a      	ldr	r2, [r7, #4]
 800d3dc:	68b9      	ldr	r1, [r7, #8]
 800d3de:	47a0      	blx	r4
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	75fb      	strb	r3, [r7, #23]
  return res;
 800d3e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	371c      	adds	r7, #28
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd90      	pop	{r4, r7, pc}
 800d3ee:	bf00      	nop
 800d3f0:	2000aeb8 	.word	0x2000aeb8

0800d3f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d3f4:	b590      	push	{r4, r7, lr}
 800d3f6:	b087      	sub	sp, #28
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	60b9      	str	r1, [r7, #8]
 800d3fc:	607a      	str	r2, [r7, #4]
 800d3fe:	603b      	str	r3, [r7, #0]
 800d400:	4603      	mov	r3, r0
 800d402:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d404:	7bfb      	ldrb	r3, [r7, #15]
 800d406:	4a0a      	ldr	r2, [pc, #40]	@ (800d430 <disk_write+0x3c>)
 800d408:	009b      	lsls	r3, r3, #2
 800d40a:	4413      	add	r3, r2
 800d40c:	685b      	ldr	r3, [r3, #4]
 800d40e:	68dc      	ldr	r4, [r3, #12]
 800d410:	7bfb      	ldrb	r3, [r7, #15]
 800d412:	4a07      	ldr	r2, [pc, #28]	@ (800d430 <disk_write+0x3c>)
 800d414:	4413      	add	r3, r2
 800d416:	7a18      	ldrb	r0, [r3, #8]
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	687a      	ldr	r2, [r7, #4]
 800d41c:	68b9      	ldr	r1, [r7, #8]
 800d41e:	47a0      	blx	r4
 800d420:	4603      	mov	r3, r0
 800d422:	75fb      	strb	r3, [r7, #23]
  return res;
 800d424:	7dfb      	ldrb	r3, [r7, #23]
}
 800d426:	4618      	mov	r0, r3
 800d428:	371c      	adds	r7, #28
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bd90      	pop	{r4, r7, pc}
 800d42e:	bf00      	nop
 800d430:	2000aeb8 	.word	0x2000aeb8

0800d434 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b084      	sub	sp, #16
 800d438:	af00      	add	r7, sp, #0
 800d43a:	4603      	mov	r3, r0
 800d43c:	603a      	str	r2, [r7, #0]
 800d43e:	71fb      	strb	r3, [r7, #7]
 800d440:	460b      	mov	r3, r1
 800d442:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d444:	79fb      	ldrb	r3, [r7, #7]
 800d446:	4a09      	ldr	r2, [pc, #36]	@ (800d46c <disk_ioctl+0x38>)
 800d448:	009b      	lsls	r3, r3, #2
 800d44a:	4413      	add	r3, r2
 800d44c:	685b      	ldr	r3, [r3, #4]
 800d44e:	691b      	ldr	r3, [r3, #16]
 800d450:	79fa      	ldrb	r2, [r7, #7]
 800d452:	4906      	ldr	r1, [pc, #24]	@ (800d46c <disk_ioctl+0x38>)
 800d454:	440a      	add	r2, r1
 800d456:	7a10      	ldrb	r0, [r2, #8]
 800d458:	79b9      	ldrb	r1, [r7, #6]
 800d45a:	683a      	ldr	r2, [r7, #0]
 800d45c:	4798      	blx	r3
 800d45e:	4603      	mov	r3, r0
 800d460:	73fb      	strb	r3, [r7, #15]
  return res;
 800d462:	7bfb      	ldrb	r3, [r7, #15]
}
 800d464:	4618      	mov	r0, r3
 800d466:	3710      	adds	r7, #16
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}
 800d46c:	2000aeb8 	.word	0x2000aeb8

0800d470 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d470:	b480      	push	{r7}
 800d472:	b085      	sub	sp, #20
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	3301      	adds	r3, #1
 800d47c:	781b      	ldrb	r3, [r3, #0]
 800d47e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d480:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d484:	021b      	lsls	r3, r3, #8
 800d486:	b21a      	sxth	r2, r3
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	781b      	ldrb	r3, [r3, #0]
 800d48c:	b21b      	sxth	r3, r3
 800d48e:	4313      	orrs	r3, r2
 800d490:	b21b      	sxth	r3, r3
 800d492:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d494:	89fb      	ldrh	r3, [r7, #14]
}
 800d496:	4618      	mov	r0, r3
 800d498:	3714      	adds	r7, #20
 800d49a:	46bd      	mov	sp, r7
 800d49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a0:	4770      	bx	lr

0800d4a2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d4a2:	b480      	push	{r7}
 800d4a4:	b085      	sub	sp, #20
 800d4a6:	af00      	add	r7, sp, #0
 800d4a8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	3303      	adds	r3, #3
 800d4ae:	781b      	ldrb	r3, [r3, #0]
 800d4b0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	021b      	lsls	r3, r3, #8
 800d4b6:	687a      	ldr	r2, [r7, #4]
 800d4b8:	3202      	adds	r2, #2
 800d4ba:	7812      	ldrb	r2, [r2, #0]
 800d4bc:	4313      	orrs	r3, r2
 800d4be:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	021b      	lsls	r3, r3, #8
 800d4c4:	687a      	ldr	r2, [r7, #4]
 800d4c6:	3201      	adds	r2, #1
 800d4c8:	7812      	ldrb	r2, [r2, #0]
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	021b      	lsls	r3, r3, #8
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	7812      	ldrb	r2, [r2, #0]
 800d4d6:	4313      	orrs	r3, r2
 800d4d8:	60fb      	str	r3, [r7, #12]
	return rv;
 800d4da:	68fb      	ldr	r3, [r7, #12]
}
 800d4dc:	4618      	mov	r0, r3
 800d4de:	3714      	adds	r7, #20
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e6:	4770      	bx	lr

0800d4e8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d4e8:	b480      	push	{r7}
 800d4ea:	b083      	sub	sp, #12
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
 800d4f0:	460b      	mov	r3, r1
 800d4f2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	1c5a      	adds	r2, r3, #1
 800d4f8:	607a      	str	r2, [r7, #4]
 800d4fa:	887a      	ldrh	r2, [r7, #2]
 800d4fc:	b2d2      	uxtb	r2, r2
 800d4fe:	701a      	strb	r2, [r3, #0]
 800d500:	887b      	ldrh	r3, [r7, #2]
 800d502:	0a1b      	lsrs	r3, r3, #8
 800d504:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	1c5a      	adds	r2, r3, #1
 800d50a:	607a      	str	r2, [r7, #4]
 800d50c:	887a      	ldrh	r2, [r7, #2]
 800d50e:	b2d2      	uxtb	r2, r2
 800d510:	701a      	strb	r2, [r3, #0]
}
 800d512:	bf00      	nop
 800d514:	370c      	adds	r7, #12
 800d516:	46bd      	mov	sp, r7
 800d518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51c:	4770      	bx	lr

0800d51e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d51e:	b480      	push	{r7}
 800d520:	b083      	sub	sp, #12
 800d522:	af00      	add	r7, sp, #0
 800d524:	6078      	str	r0, [r7, #4]
 800d526:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	1c5a      	adds	r2, r3, #1
 800d52c:	607a      	str	r2, [r7, #4]
 800d52e:	683a      	ldr	r2, [r7, #0]
 800d530:	b2d2      	uxtb	r2, r2
 800d532:	701a      	strb	r2, [r3, #0]
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	0a1b      	lsrs	r3, r3, #8
 800d538:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	1c5a      	adds	r2, r3, #1
 800d53e:	607a      	str	r2, [r7, #4]
 800d540:	683a      	ldr	r2, [r7, #0]
 800d542:	b2d2      	uxtb	r2, r2
 800d544:	701a      	strb	r2, [r3, #0]
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	0a1b      	lsrs	r3, r3, #8
 800d54a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	1c5a      	adds	r2, r3, #1
 800d550:	607a      	str	r2, [r7, #4]
 800d552:	683a      	ldr	r2, [r7, #0]
 800d554:	b2d2      	uxtb	r2, r2
 800d556:	701a      	strb	r2, [r3, #0]
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	0a1b      	lsrs	r3, r3, #8
 800d55c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	1c5a      	adds	r2, r3, #1
 800d562:	607a      	str	r2, [r7, #4]
 800d564:	683a      	ldr	r2, [r7, #0]
 800d566:	b2d2      	uxtb	r2, r2
 800d568:	701a      	strb	r2, [r3, #0]
}
 800d56a:	bf00      	nop
 800d56c:	370c      	adds	r7, #12
 800d56e:	46bd      	mov	sp, r7
 800d570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d574:	4770      	bx	lr

0800d576 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d576:	b480      	push	{r7}
 800d578:	b087      	sub	sp, #28
 800d57a:	af00      	add	r7, sp, #0
 800d57c:	60f8      	str	r0, [r7, #12]
 800d57e:	60b9      	str	r1, [r7, #8]
 800d580:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d586:	68bb      	ldr	r3, [r7, #8]
 800d588:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d00d      	beq.n	800d5ac <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d590:	693a      	ldr	r2, [r7, #16]
 800d592:	1c53      	adds	r3, r2, #1
 800d594:	613b      	str	r3, [r7, #16]
 800d596:	697b      	ldr	r3, [r7, #20]
 800d598:	1c59      	adds	r1, r3, #1
 800d59a:	6179      	str	r1, [r7, #20]
 800d59c:	7812      	ldrb	r2, [r2, #0]
 800d59e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	3b01      	subs	r3, #1
 800d5a4:	607b      	str	r3, [r7, #4]
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d1f1      	bne.n	800d590 <mem_cpy+0x1a>
	}
}
 800d5ac:	bf00      	nop
 800d5ae:	371c      	adds	r7, #28
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr

0800d5b8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d5b8:	b480      	push	{r7}
 800d5ba:	b087      	sub	sp, #28
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	60f8      	str	r0, [r7, #12]
 800d5c0:	60b9      	str	r1, [r7, #8]
 800d5c2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d5c8:	697b      	ldr	r3, [r7, #20]
 800d5ca:	1c5a      	adds	r2, r3, #1
 800d5cc:	617a      	str	r2, [r7, #20]
 800d5ce:	68ba      	ldr	r2, [r7, #8]
 800d5d0:	b2d2      	uxtb	r2, r2
 800d5d2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	3b01      	subs	r3, #1
 800d5d8:	607b      	str	r3, [r7, #4]
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d1f3      	bne.n	800d5c8 <mem_set+0x10>
}
 800d5e0:	bf00      	nop
 800d5e2:	bf00      	nop
 800d5e4:	371c      	adds	r7, #28
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ec:	4770      	bx	lr

0800d5ee <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d5ee:	b480      	push	{r7}
 800d5f0:	b089      	sub	sp, #36	@ 0x24
 800d5f2:	af00      	add	r7, sp, #0
 800d5f4:	60f8      	str	r0, [r7, #12]
 800d5f6:	60b9      	str	r1, [r7, #8]
 800d5f8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	61fb      	str	r3, [r7, #28]
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d602:	2300      	movs	r3, #0
 800d604:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d606:	69fb      	ldr	r3, [r7, #28]
 800d608:	1c5a      	adds	r2, r3, #1
 800d60a:	61fa      	str	r2, [r7, #28]
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	4619      	mov	r1, r3
 800d610:	69bb      	ldr	r3, [r7, #24]
 800d612:	1c5a      	adds	r2, r3, #1
 800d614:	61ba      	str	r2, [r7, #24]
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	1acb      	subs	r3, r1, r3
 800d61a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	3b01      	subs	r3, #1
 800d620:	607b      	str	r3, [r7, #4]
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d002      	beq.n	800d62e <mem_cmp+0x40>
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d0eb      	beq.n	800d606 <mem_cmp+0x18>

	return r;
 800d62e:	697b      	ldr	r3, [r7, #20]
}
 800d630:	4618      	mov	r0, r3
 800d632:	3724      	adds	r7, #36	@ 0x24
 800d634:	46bd      	mov	sp, r7
 800d636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63a:	4770      	bx	lr

0800d63c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d63c:	b480      	push	{r7}
 800d63e:	b083      	sub	sp, #12
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
 800d644:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d646:	e002      	b.n	800d64e <chk_chr+0x12>
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	3301      	adds	r3, #1
 800d64c:	607b      	str	r3, [r7, #4]
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d005      	beq.n	800d662 <chk_chr+0x26>
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	781b      	ldrb	r3, [r3, #0]
 800d65a:	461a      	mov	r2, r3
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	4293      	cmp	r3, r2
 800d660:	d1f2      	bne.n	800d648 <chk_chr+0xc>
	return *str;
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	781b      	ldrb	r3, [r3, #0]
}
 800d666:	4618      	mov	r0, r3
 800d668:	370c      	adds	r7, #12
 800d66a:	46bd      	mov	sp, r7
 800d66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d670:	4770      	bx	lr

0800d672 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800d672:	b580      	push	{r7, lr}
 800d674:	b082      	sub	sp, #8
 800d676:	af00      	add	r7, sp, #0
 800d678:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d009      	beq.n	800d694 <lock_fs+0x22>
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	691b      	ldr	r3, [r3, #16]
 800d684:	4618      	mov	r0, r3
 800d686:	f003 fba6 	bl	8010dd6 <ff_req_grant>
 800d68a:	4603      	mov	r3, r0
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d001      	beq.n	800d694 <lock_fs+0x22>
 800d690:	2301      	movs	r3, #1
 800d692:	e000      	b.n	800d696 <lock_fs+0x24>
 800d694:	2300      	movs	r3, #0
}
 800d696:	4618      	mov	r0, r3
 800d698:	3708      	adds	r7, #8
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}

0800d69e <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800d69e:	b580      	push	{r7, lr}
 800d6a0:	b082      	sub	sp, #8
 800d6a2:	af00      	add	r7, sp, #0
 800d6a4:	6078      	str	r0, [r7, #4]
 800d6a6:	460b      	mov	r3, r1
 800d6a8:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d00d      	beq.n	800d6cc <unlock_fs+0x2e>
 800d6b0:	78fb      	ldrb	r3, [r7, #3]
 800d6b2:	2b0c      	cmp	r3, #12
 800d6b4:	d00a      	beq.n	800d6cc <unlock_fs+0x2e>
 800d6b6:	78fb      	ldrb	r3, [r7, #3]
 800d6b8:	2b0b      	cmp	r3, #11
 800d6ba:	d007      	beq.n	800d6cc <unlock_fs+0x2e>
 800d6bc:	78fb      	ldrb	r3, [r7, #3]
 800d6be:	2b0f      	cmp	r3, #15
 800d6c0:	d004      	beq.n	800d6cc <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	691b      	ldr	r3, [r3, #16]
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f003 fb9a 	bl	8010e00 <ff_rel_grant>
	}
}
 800d6cc:	bf00      	nop
 800d6ce:	3708      	adds	r7, #8
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b085      	sub	sp, #20
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
 800d6dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d6de:	2300      	movs	r3, #0
 800d6e0:	60bb      	str	r3, [r7, #8]
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	60fb      	str	r3, [r7, #12]
 800d6e6:	e029      	b.n	800d73c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d6e8:	4a27      	ldr	r2, [pc, #156]	@ (800d788 <chk_lock+0xb4>)
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	011b      	lsls	r3, r3, #4
 800d6ee:	4413      	add	r3, r2
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d01d      	beq.n	800d732 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d6f6:	4a24      	ldr	r2, [pc, #144]	@ (800d788 <chk_lock+0xb4>)
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	011b      	lsls	r3, r3, #4
 800d6fc:	4413      	add	r3, r2
 800d6fe:	681a      	ldr	r2, [r3, #0]
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	429a      	cmp	r2, r3
 800d706:	d116      	bne.n	800d736 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d708:	4a1f      	ldr	r2, [pc, #124]	@ (800d788 <chk_lock+0xb4>)
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	011b      	lsls	r3, r3, #4
 800d70e:	4413      	add	r3, r2
 800d710:	3304      	adds	r3, #4
 800d712:	681a      	ldr	r2, [r3, #0]
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d718:	429a      	cmp	r2, r3
 800d71a:	d10c      	bne.n	800d736 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d71c:	4a1a      	ldr	r2, [pc, #104]	@ (800d788 <chk_lock+0xb4>)
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	011b      	lsls	r3, r3, #4
 800d722:	4413      	add	r3, r2
 800d724:	3308      	adds	r3, #8
 800d726:	681a      	ldr	r2, [r3, #0]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d72c:	429a      	cmp	r2, r3
 800d72e:	d102      	bne.n	800d736 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d730:	e007      	b.n	800d742 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d732:	2301      	movs	r3, #1
 800d734:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	3301      	adds	r3, #1
 800d73a:	60fb      	str	r3, [r7, #12]
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	2b01      	cmp	r3, #1
 800d740:	d9d2      	bls.n	800d6e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	2b02      	cmp	r3, #2
 800d746:	d109      	bne.n	800d75c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d748:	68bb      	ldr	r3, [r7, #8]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d102      	bne.n	800d754 <chk_lock+0x80>
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	2b02      	cmp	r3, #2
 800d752:	d101      	bne.n	800d758 <chk_lock+0x84>
 800d754:	2300      	movs	r3, #0
 800d756:	e010      	b.n	800d77a <chk_lock+0xa6>
 800d758:	2312      	movs	r3, #18
 800d75a:	e00e      	b.n	800d77a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d108      	bne.n	800d774 <chk_lock+0xa0>
 800d762:	4a09      	ldr	r2, [pc, #36]	@ (800d788 <chk_lock+0xb4>)
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	011b      	lsls	r3, r3, #4
 800d768:	4413      	add	r3, r2
 800d76a:	330c      	adds	r3, #12
 800d76c:	881b      	ldrh	r3, [r3, #0]
 800d76e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d772:	d101      	bne.n	800d778 <chk_lock+0xa4>
 800d774:	2310      	movs	r3, #16
 800d776:	e000      	b.n	800d77a <chk_lock+0xa6>
 800d778:	2300      	movs	r3, #0
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3714      	adds	r7, #20
 800d77e:	46bd      	mov	sp, r7
 800d780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d784:	4770      	bx	lr
 800d786:	bf00      	nop
 800d788:	2000ae98 	.word	0x2000ae98

0800d78c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d78c:	b480      	push	{r7}
 800d78e:	b083      	sub	sp, #12
 800d790:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d792:	2300      	movs	r3, #0
 800d794:	607b      	str	r3, [r7, #4]
 800d796:	e002      	b.n	800d79e <enq_lock+0x12>
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	3301      	adds	r3, #1
 800d79c:	607b      	str	r3, [r7, #4]
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2b01      	cmp	r3, #1
 800d7a2:	d806      	bhi.n	800d7b2 <enq_lock+0x26>
 800d7a4:	4a09      	ldr	r2, [pc, #36]	@ (800d7cc <enq_lock+0x40>)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	011b      	lsls	r3, r3, #4
 800d7aa:	4413      	add	r3, r2
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d1f2      	bne.n	800d798 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2b02      	cmp	r3, #2
 800d7b6:	bf14      	ite	ne
 800d7b8:	2301      	movne	r3, #1
 800d7ba:	2300      	moveq	r3, #0
 800d7bc:	b2db      	uxtb	r3, r3
}
 800d7be:	4618      	mov	r0, r3
 800d7c0:	370c      	adds	r7, #12
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c8:	4770      	bx	lr
 800d7ca:	bf00      	nop
 800d7cc:	2000ae98 	.word	0x2000ae98

0800d7d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b085      	sub	sp, #20
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d7da:	2300      	movs	r3, #0
 800d7dc:	60fb      	str	r3, [r7, #12]
 800d7de:	e01f      	b.n	800d820 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d7e0:	4a41      	ldr	r2, [pc, #260]	@ (800d8e8 <inc_lock+0x118>)
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	011b      	lsls	r3, r3, #4
 800d7e6:	4413      	add	r3, r2
 800d7e8:	681a      	ldr	r2, [r3, #0]
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	429a      	cmp	r2, r3
 800d7f0:	d113      	bne.n	800d81a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d7f2:	4a3d      	ldr	r2, [pc, #244]	@ (800d8e8 <inc_lock+0x118>)
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	011b      	lsls	r3, r3, #4
 800d7f8:	4413      	add	r3, r2
 800d7fa:	3304      	adds	r3, #4
 800d7fc:	681a      	ldr	r2, [r3, #0]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d802:	429a      	cmp	r2, r3
 800d804:	d109      	bne.n	800d81a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d806:	4a38      	ldr	r2, [pc, #224]	@ (800d8e8 <inc_lock+0x118>)
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	011b      	lsls	r3, r3, #4
 800d80c:	4413      	add	r3, r2
 800d80e:	3308      	adds	r3, #8
 800d810:	681a      	ldr	r2, [r3, #0]
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d816:	429a      	cmp	r2, r3
 800d818:	d006      	beq.n	800d828 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	3301      	adds	r3, #1
 800d81e:	60fb      	str	r3, [r7, #12]
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	2b01      	cmp	r3, #1
 800d824:	d9dc      	bls.n	800d7e0 <inc_lock+0x10>
 800d826:	e000      	b.n	800d82a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d828:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	2b02      	cmp	r3, #2
 800d82e:	d132      	bne.n	800d896 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d830:	2300      	movs	r3, #0
 800d832:	60fb      	str	r3, [r7, #12]
 800d834:	e002      	b.n	800d83c <inc_lock+0x6c>
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	3301      	adds	r3, #1
 800d83a:	60fb      	str	r3, [r7, #12]
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d806      	bhi.n	800d850 <inc_lock+0x80>
 800d842:	4a29      	ldr	r2, [pc, #164]	@ (800d8e8 <inc_lock+0x118>)
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	011b      	lsls	r3, r3, #4
 800d848:	4413      	add	r3, r2
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d1f2      	bne.n	800d836 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2b02      	cmp	r3, #2
 800d854:	d101      	bne.n	800d85a <inc_lock+0x8a>
 800d856:	2300      	movs	r3, #0
 800d858:	e040      	b.n	800d8dc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	681a      	ldr	r2, [r3, #0]
 800d85e:	4922      	ldr	r1, [pc, #136]	@ (800d8e8 <inc_lock+0x118>)
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	011b      	lsls	r3, r3, #4
 800d864:	440b      	add	r3, r1
 800d866:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	689a      	ldr	r2, [r3, #8]
 800d86c:	491e      	ldr	r1, [pc, #120]	@ (800d8e8 <inc_lock+0x118>)
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	011b      	lsls	r3, r3, #4
 800d872:	440b      	add	r3, r1
 800d874:	3304      	adds	r3, #4
 800d876:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	695a      	ldr	r2, [r3, #20]
 800d87c:	491a      	ldr	r1, [pc, #104]	@ (800d8e8 <inc_lock+0x118>)
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	011b      	lsls	r3, r3, #4
 800d882:	440b      	add	r3, r1
 800d884:	3308      	adds	r3, #8
 800d886:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d888:	4a17      	ldr	r2, [pc, #92]	@ (800d8e8 <inc_lock+0x118>)
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	011b      	lsls	r3, r3, #4
 800d88e:	4413      	add	r3, r2
 800d890:	330c      	adds	r3, #12
 800d892:	2200      	movs	r2, #0
 800d894:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d009      	beq.n	800d8b0 <inc_lock+0xe0>
 800d89c:	4a12      	ldr	r2, [pc, #72]	@ (800d8e8 <inc_lock+0x118>)
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	011b      	lsls	r3, r3, #4
 800d8a2:	4413      	add	r3, r2
 800d8a4:	330c      	adds	r3, #12
 800d8a6:	881b      	ldrh	r3, [r3, #0]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d001      	beq.n	800d8b0 <inc_lock+0xe0>
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	e015      	b.n	800d8dc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d108      	bne.n	800d8c8 <inc_lock+0xf8>
 800d8b6:	4a0c      	ldr	r2, [pc, #48]	@ (800d8e8 <inc_lock+0x118>)
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	011b      	lsls	r3, r3, #4
 800d8bc:	4413      	add	r3, r2
 800d8be:	330c      	adds	r3, #12
 800d8c0:	881b      	ldrh	r3, [r3, #0]
 800d8c2:	3301      	adds	r3, #1
 800d8c4:	b29a      	uxth	r2, r3
 800d8c6:	e001      	b.n	800d8cc <inc_lock+0xfc>
 800d8c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d8cc:	4906      	ldr	r1, [pc, #24]	@ (800d8e8 <inc_lock+0x118>)
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	011b      	lsls	r3, r3, #4
 800d8d2:	440b      	add	r3, r1
 800d8d4:	330c      	adds	r3, #12
 800d8d6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	3301      	adds	r3, #1
}
 800d8dc:	4618      	mov	r0, r3
 800d8de:	3714      	adds	r7, #20
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e6:	4770      	bx	lr
 800d8e8:	2000ae98 	.word	0x2000ae98

0800d8ec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d8ec:	b480      	push	{r7}
 800d8ee:	b085      	sub	sp, #20
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	3b01      	subs	r3, #1
 800d8f8:	607b      	str	r3, [r7, #4]
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2b01      	cmp	r3, #1
 800d8fe:	d825      	bhi.n	800d94c <dec_lock+0x60>
		n = Files[i].ctr;
 800d900:	4a17      	ldr	r2, [pc, #92]	@ (800d960 <dec_lock+0x74>)
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	011b      	lsls	r3, r3, #4
 800d906:	4413      	add	r3, r2
 800d908:	330c      	adds	r3, #12
 800d90a:	881b      	ldrh	r3, [r3, #0]
 800d90c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d90e:	89fb      	ldrh	r3, [r7, #14]
 800d910:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d914:	d101      	bne.n	800d91a <dec_lock+0x2e>
 800d916:	2300      	movs	r3, #0
 800d918:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d91a:	89fb      	ldrh	r3, [r7, #14]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d002      	beq.n	800d926 <dec_lock+0x3a>
 800d920:	89fb      	ldrh	r3, [r7, #14]
 800d922:	3b01      	subs	r3, #1
 800d924:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d926:	4a0e      	ldr	r2, [pc, #56]	@ (800d960 <dec_lock+0x74>)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	011b      	lsls	r3, r3, #4
 800d92c:	4413      	add	r3, r2
 800d92e:	330c      	adds	r3, #12
 800d930:	89fa      	ldrh	r2, [r7, #14]
 800d932:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d934:	89fb      	ldrh	r3, [r7, #14]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d105      	bne.n	800d946 <dec_lock+0x5a>
 800d93a:	4a09      	ldr	r2, [pc, #36]	@ (800d960 <dec_lock+0x74>)
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	011b      	lsls	r3, r3, #4
 800d940:	4413      	add	r3, r2
 800d942:	2200      	movs	r2, #0
 800d944:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d946:	2300      	movs	r3, #0
 800d948:	737b      	strb	r3, [r7, #13]
 800d94a:	e001      	b.n	800d950 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d94c:	2302      	movs	r3, #2
 800d94e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d950:	7b7b      	ldrb	r3, [r7, #13]
}
 800d952:	4618      	mov	r0, r3
 800d954:	3714      	adds	r7, #20
 800d956:	46bd      	mov	sp, r7
 800d958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95c:	4770      	bx	lr
 800d95e:	bf00      	nop
 800d960:	2000ae98 	.word	0x2000ae98

0800d964 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d964:	b480      	push	{r7}
 800d966:	b085      	sub	sp, #20
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d96c:	2300      	movs	r3, #0
 800d96e:	60fb      	str	r3, [r7, #12]
 800d970:	e010      	b.n	800d994 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d972:	4a0d      	ldr	r2, [pc, #52]	@ (800d9a8 <clear_lock+0x44>)
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	011b      	lsls	r3, r3, #4
 800d978:	4413      	add	r3, r2
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	687a      	ldr	r2, [r7, #4]
 800d97e:	429a      	cmp	r2, r3
 800d980:	d105      	bne.n	800d98e <clear_lock+0x2a>
 800d982:	4a09      	ldr	r2, [pc, #36]	@ (800d9a8 <clear_lock+0x44>)
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	011b      	lsls	r3, r3, #4
 800d988:	4413      	add	r3, r2
 800d98a:	2200      	movs	r2, #0
 800d98c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	3301      	adds	r3, #1
 800d992:	60fb      	str	r3, [r7, #12]
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2b01      	cmp	r3, #1
 800d998:	d9eb      	bls.n	800d972 <clear_lock+0xe>
	}
}
 800d99a:	bf00      	nop
 800d99c:	bf00      	nop
 800d99e:	3714      	adds	r7, #20
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a6:	4770      	bx	lr
 800d9a8:	2000ae98 	.word	0x2000ae98

0800d9ac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b086      	sub	sp, #24
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	78db      	ldrb	r3, [r3, #3]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d034      	beq.n	800da2a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9c4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	7858      	ldrb	r0, [r3, #1]
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	697a      	ldr	r2, [r7, #20]
 800d9d4:	f7ff fd0e 	bl	800d3f4 <disk_write>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d002      	beq.n	800d9e4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d9de:	2301      	movs	r3, #1
 800d9e0:	73fb      	strb	r3, [r7, #15]
 800d9e2:	e022      	b.n	800da2a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ee:	697a      	ldr	r2, [r7, #20]
 800d9f0:	1ad2      	subs	r2, r2, r3
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	6a1b      	ldr	r3, [r3, #32]
 800d9f6:	429a      	cmp	r2, r3
 800d9f8:	d217      	bcs.n	800da2a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	789b      	ldrb	r3, [r3, #2]
 800d9fe:	613b      	str	r3, [r7, #16]
 800da00:	e010      	b.n	800da24 <sync_window+0x78>
					wsect += fs->fsize;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6a1b      	ldr	r3, [r3, #32]
 800da06:	697a      	ldr	r2, [r7, #20]
 800da08:	4413      	add	r3, r2
 800da0a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	7858      	ldrb	r0, [r3, #1]
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800da16:	2301      	movs	r3, #1
 800da18:	697a      	ldr	r2, [r7, #20]
 800da1a:	f7ff fceb 	bl	800d3f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	3b01      	subs	r3, #1
 800da22:	613b      	str	r3, [r7, #16]
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	2b01      	cmp	r3, #1
 800da28:	d8eb      	bhi.n	800da02 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800da2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800da2c:	4618      	mov	r0, r3
 800da2e:	3718      	adds	r7, #24
 800da30:	46bd      	mov	sp, r7
 800da32:	bd80      	pop	{r7, pc}

0800da34 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800da34:	b580      	push	{r7, lr}
 800da36:	b084      	sub	sp, #16
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
 800da3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800da3e:	2300      	movs	r3, #0
 800da40:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da46:	683a      	ldr	r2, [r7, #0]
 800da48:	429a      	cmp	r2, r3
 800da4a:	d01b      	beq.n	800da84 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800da4c:	6878      	ldr	r0, [r7, #4]
 800da4e:	f7ff ffad 	bl	800d9ac <sync_window>
 800da52:	4603      	mov	r3, r0
 800da54:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800da56:	7bfb      	ldrb	r3, [r7, #15]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d113      	bne.n	800da84 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	7858      	ldrb	r0, [r3, #1]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800da66:	2301      	movs	r3, #1
 800da68:	683a      	ldr	r2, [r7, #0]
 800da6a:	f7ff fca3 	bl	800d3b4 <disk_read>
 800da6e:	4603      	mov	r3, r0
 800da70:	2b00      	cmp	r3, #0
 800da72:	d004      	beq.n	800da7e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800da74:	f04f 33ff 	mov.w	r3, #4294967295
 800da78:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800da7a:	2301      	movs	r3, #1
 800da7c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	683a      	ldr	r2, [r7, #0]
 800da82:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800da84:	7bfb      	ldrb	r3, [r7, #15]
}
 800da86:	4618      	mov	r0, r3
 800da88:	3710      	adds	r7, #16
 800da8a:	46bd      	mov	sp, r7
 800da8c:	bd80      	pop	{r7, pc}
	...

0800da90 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b084      	sub	sp, #16
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800da98:	6878      	ldr	r0, [r7, #4]
 800da9a:	f7ff ff87 	bl	800d9ac <sync_window>
 800da9e:	4603      	mov	r3, r0
 800daa0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800daa2:	7bfb      	ldrb	r3, [r7, #15]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d159      	bne.n	800db5c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	781b      	ldrb	r3, [r3, #0]
 800daac:	2b03      	cmp	r3, #3
 800daae:	d149      	bne.n	800db44 <sync_fs+0xb4>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	791b      	ldrb	r3, [r3, #4]
 800dab4:	2b01      	cmp	r3, #1
 800dab6:	d145      	bne.n	800db44 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	899b      	ldrh	r3, [r3, #12]
 800dac2:	461a      	mov	r2, r3
 800dac4:	2100      	movs	r1, #0
 800dac6:	f7ff fd77 	bl	800d5b8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	3338      	adds	r3, #56	@ 0x38
 800dace:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800dad2:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800dad6:	4618      	mov	r0, r3
 800dad8:	f7ff fd06 	bl	800d4e8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	3338      	adds	r3, #56	@ 0x38
 800dae0:	4921      	ldr	r1, [pc, #132]	@ (800db68 <sync_fs+0xd8>)
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7ff fd1b 	bl	800d51e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	3338      	adds	r3, #56	@ 0x38
 800daec:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800daf0:	491e      	ldr	r1, [pc, #120]	@ (800db6c <sync_fs+0xdc>)
 800daf2:	4618      	mov	r0, r3
 800daf4:	f7ff fd13 	bl	800d51e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	3338      	adds	r3, #56	@ 0x38
 800dafc:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	699b      	ldr	r3, [r3, #24]
 800db04:	4619      	mov	r1, r3
 800db06:	4610      	mov	r0, r2
 800db08:	f7ff fd09 	bl	800d51e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	3338      	adds	r3, #56	@ 0x38
 800db10:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	695b      	ldr	r3, [r3, #20]
 800db18:	4619      	mov	r1, r3
 800db1a:	4610      	mov	r0, r2
 800db1c:	f7ff fcff 	bl	800d51e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db24:	1c5a      	adds	r2, r3, #1
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	7858      	ldrb	r0, [r3, #1]
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800db38:	2301      	movs	r3, #1
 800db3a:	f7ff fc5b 	bl	800d3f4 <disk_write>
			fs->fsi_flag = 0;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2200      	movs	r2, #0
 800db42:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	785b      	ldrb	r3, [r3, #1]
 800db48:	2200      	movs	r2, #0
 800db4a:	2100      	movs	r1, #0
 800db4c:	4618      	mov	r0, r3
 800db4e:	f7ff fc71 	bl	800d434 <disk_ioctl>
 800db52:	4603      	mov	r3, r0
 800db54:	2b00      	cmp	r3, #0
 800db56:	d001      	beq.n	800db5c <sync_fs+0xcc>
 800db58:	2301      	movs	r3, #1
 800db5a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800db5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3710      	adds	r7, #16
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
 800db66:	bf00      	nop
 800db68:	41615252 	.word	0x41615252
 800db6c:	61417272 	.word	0x61417272

0800db70 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800db70:	b480      	push	{r7}
 800db72:	b083      	sub	sp, #12
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
 800db78:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	3b02      	subs	r3, #2
 800db7e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	69db      	ldr	r3, [r3, #28]
 800db84:	3b02      	subs	r3, #2
 800db86:	683a      	ldr	r2, [r7, #0]
 800db88:	429a      	cmp	r2, r3
 800db8a:	d301      	bcc.n	800db90 <clust2sect+0x20>
 800db8c:	2300      	movs	r3, #0
 800db8e:	e008      	b.n	800dba2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	895b      	ldrh	r3, [r3, #10]
 800db94:	461a      	mov	r2, r3
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	fb03 f202 	mul.w	r2, r3, r2
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dba0:	4413      	add	r3, r2
}
 800dba2:	4618      	mov	r0, r3
 800dba4:	370c      	adds	r7, #12
 800dba6:	46bd      	mov	sp, r7
 800dba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbac:	4770      	bx	lr

0800dbae <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800dbae:	b580      	push	{r7, lr}
 800dbb0:	b086      	sub	sp, #24
 800dbb2:	af00      	add	r7, sp, #0
 800dbb4:	6078      	str	r0, [r7, #4]
 800dbb6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	2b01      	cmp	r3, #1
 800dbc2:	d904      	bls.n	800dbce <get_fat+0x20>
 800dbc4:	693b      	ldr	r3, [r7, #16]
 800dbc6:	69db      	ldr	r3, [r3, #28]
 800dbc8:	683a      	ldr	r2, [r7, #0]
 800dbca:	429a      	cmp	r2, r3
 800dbcc:	d302      	bcc.n	800dbd4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800dbce:	2301      	movs	r3, #1
 800dbd0:	617b      	str	r3, [r7, #20]
 800dbd2:	e0ba      	b.n	800dd4a <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800dbd4:	f04f 33ff 	mov.w	r3, #4294967295
 800dbd8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800dbda:	693b      	ldr	r3, [r7, #16]
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	2b03      	cmp	r3, #3
 800dbe0:	f000 8082 	beq.w	800dce8 <get_fat+0x13a>
 800dbe4:	2b03      	cmp	r3, #3
 800dbe6:	f300 80a6 	bgt.w	800dd36 <get_fat+0x188>
 800dbea:	2b01      	cmp	r3, #1
 800dbec:	d002      	beq.n	800dbf4 <get_fat+0x46>
 800dbee:	2b02      	cmp	r3, #2
 800dbf0:	d055      	beq.n	800dc9e <get_fat+0xf0>
 800dbf2:	e0a0      	b.n	800dd36 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	60fb      	str	r3, [r7, #12]
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	085b      	lsrs	r3, r3, #1
 800dbfc:	68fa      	ldr	r2, [r7, #12]
 800dbfe:	4413      	add	r3, r2
 800dc00:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dc02:	693b      	ldr	r3, [r7, #16]
 800dc04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dc06:	693b      	ldr	r3, [r7, #16]
 800dc08:	899b      	ldrh	r3, [r3, #12]
 800dc0a:	4619      	mov	r1, r3
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	fbb3 f3f1 	udiv	r3, r3, r1
 800dc12:	4413      	add	r3, r2
 800dc14:	4619      	mov	r1, r3
 800dc16:	6938      	ldr	r0, [r7, #16]
 800dc18:	f7ff ff0c 	bl	800da34 <move_window>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	f040 808c 	bne.w	800dd3c <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	1c5a      	adds	r2, r3, #1
 800dc28:	60fa      	str	r2, [r7, #12]
 800dc2a:	693a      	ldr	r2, [r7, #16]
 800dc2c:	8992      	ldrh	r2, [r2, #12]
 800dc2e:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc32:	fb01 f202 	mul.w	r2, r1, r2
 800dc36:	1a9b      	subs	r3, r3, r2
 800dc38:	693a      	ldr	r2, [r7, #16]
 800dc3a:	4413      	add	r3, r2
 800dc3c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800dc40:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dc46:	693b      	ldr	r3, [r7, #16]
 800dc48:	899b      	ldrh	r3, [r3, #12]
 800dc4a:	4619      	mov	r1, r3
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	fbb3 f3f1 	udiv	r3, r3, r1
 800dc52:	4413      	add	r3, r2
 800dc54:	4619      	mov	r1, r3
 800dc56:	6938      	ldr	r0, [r7, #16]
 800dc58:	f7ff feec 	bl	800da34 <move_window>
 800dc5c:	4603      	mov	r3, r0
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d16e      	bne.n	800dd40 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800dc62:	693b      	ldr	r3, [r7, #16]
 800dc64:	899b      	ldrh	r3, [r3, #12]
 800dc66:	461a      	mov	r2, r3
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc6e:	fb01 f202 	mul.w	r2, r1, r2
 800dc72:	1a9b      	subs	r3, r3, r2
 800dc74:	693a      	ldr	r2, [r7, #16]
 800dc76:	4413      	add	r3, r2
 800dc78:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800dc7c:	021b      	lsls	r3, r3, #8
 800dc7e:	68ba      	ldr	r2, [r7, #8]
 800dc80:	4313      	orrs	r3, r2
 800dc82:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800dc84:	683b      	ldr	r3, [r7, #0]
 800dc86:	f003 0301 	and.w	r3, r3, #1
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d002      	beq.n	800dc94 <get_fat+0xe6>
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	091b      	lsrs	r3, r3, #4
 800dc92:	e002      	b.n	800dc9a <get_fat+0xec>
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800dc9a:	617b      	str	r3, [r7, #20]
			break;
 800dc9c:	e055      	b.n	800dd4a <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800dc9e:	693b      	ldr	r3, [r7, #16]
 800dca0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	899b      	ldrh	r3, [r3, #12]
 800dca6:	085b      	lsrs	r3, r3, #1
 800dca8:	b29b      	uxth	r3, r3
 800dcaa:	4619      	mov	r1, r3
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	fbb3 f3f1 	udiv	r3, r3, r1
 800dcb2:	4413      	add	r3, r2
 800dcb4:	4619      	mov	r1, r3
 800dcb6:	6938      	ldr	r0, [r7, #16]
 800dcb8:	f7ff febc 	bl	800da34 <move_window>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d140      	bne.n	800dd44 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dcc8:	683b      	ldr	r3, [r7, #0]
 800dcca:	005b      	lsls	r3, r3, #1
 800dccc:	693a      	ldr	r2, [r7, #16]
 800dcce:	8992      	ldrh	r2, [r2, #12]
 800dcd0:	fbb3 f0f2 	udiv	r0, r3, r2
 800dcd4:	fb00 f202 	mul.w	r2, r0, r2
 800dcd8:	1a9b      	subs	r3, r3, r2
 800dcda:	440b      	add	r3, r1
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f7ff fbc7 	bl	800d470 <ld_word>
 800dce2:	4603      	mov	r3, r0
 800dce4:	617b      	str	r3, [r7, #20]
			break;
 800dce6:	e030      	b.n	800dd4a <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800dce8:	693b      	ldr	r3, [r7, #16]
 800dcea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dcec:	693b      	ldr	r3, [r7, #16]
 800dcee:	899b      	ldrh	r3, [r3, #12]
 800dcf0:	089b      	lsrs	r3, r3, #2
 800dcf2:	b29b      	uxth	r3, r3
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	fbb3 f3f1 	udiv	r3, r3, r1
 800dcfc:	4413      	add	r3, r2
 800dcfe:	4619      	mov	r1, r3
 800dd00:	6938      	ldr	r0, [r7, #16]
 800dd02:	f7ff fe97 	bl	800da34 <move_window>
 800dd06:	4603      	mov	r3, r0
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d11d      	bne.n	800dd48 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800dd0c:	693b      	ldr	r3, [r7, #16]
 800dd0e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	009b      	lsls	r3, r3, #2
 800dd16:	693a      	ldr	r2, [r7, #16]
 800dd18:	8992      	ldrh	r2, [r2, #12]
 800dd1a:	fbb3 f0f2 	udiv	r0, r3, r2
 800dd1e:	fb00 f202 	mul.w	r2, r0, r2
 800dd22:	1a9b      	subs	r3, r3, r2
 800dd24:	440b      	add	r3, r1
 800dd26:	4618      	mov	r0, r3
 800dd28:	f7ff fbbb 	bl	800d4a2 <ld_dword>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800dd32:	617b      	str	r3, [r7, #20]
			break;
 800dd34:	e009      	b.n	800dd4a <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800dd36:	2301      	movs	r3, #1
 800dd38:	617b      	str	r3, [r7, #20]
 800dd3a:	e006      	b.n	800dd4a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dd3c:	bf00      	nop
 800dd3e:	e004      	b.n	800dd4a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dd40:	bf00      	nop
 800dd42:	e002      	b.n	800dd4a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800dd44:	bf00      	nop
 800dd46:	e000      	b.n	800dd4a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800dd48:	bf00      	nop
		}
	}

	return val;
 800dd4a:	697b      	ldr	r3, [r7, #20]
}
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	3718      	adds	r7, #24
 800dd50:	46bd      	mov	sp, r7
 800dd52:	bd80      	pop	{r7, pc}

0800dd54 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800dd54:	b590      	push	{r4, r7, lr}
 800dd56:	b089      	sub	sp, #36	@ 0x24
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	60f8      	str	r0, [r7, #12]
 800dd5c:	60b9      	str	r1, [r7, #8]
 800dd5e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800dd60:	2302      	movs	r3, #2
 800dd62:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800dd64:	68bb      	ldr	r3, [r7, #8]
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	f240 8109 	bls.w	800df7e <put_fat+0x22a>
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	69db      	ldr	r3, [r3, #28]
 800dd70:	68ba      	ldr	r2, [r7, #8]
 800dd72:	429a      	cmp	r2, r3
 800dd74:	f080 8103 	bcs.w	800df7e <put_fat+0x22a>
		switch (fs->fs_type) {
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	781b      	ldrb	r3, [r3, #0]
 800dd7c:	2b03      	cmp	r3, #3
 800dd7e:	f000 80b6 	beq.w	800deee <put_fat+0x19a>
 800dd82:	2b03      	cmp	r3, #3
 800dd84:	f300 80fb 	bgt.w	800df7e <put_fat+0x22a>
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	d003      	beq.n	800dd94 <put_fat+0x40>
 800dd8c:	2b02      	cmp	r3, #2
 800dd8e:	f000 8083 	beq.w	800de98 <put_fat+0x144>
 800dd92:	e0f4      	b.n	800df7e <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800dd94:	68bb      	ldr	r3, [r7, #8]
 800dd96:	61bb      	str	r3, [r7, #24]
 800dd98:	69bb      	ldr	r3, [r7, #24]
 800dd9a:	085b      	lsrs	r3, r3, #1
 800dd9c:	69ba      	ldr	r2, [r7, #24]
 800dd9e:	4413      	add	r3, r2
 800dda0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	899b      	ldrh	r3, [r3, #12]
 800ddaa:	4619      	mov	r1, r3
 800ddac:	69bb      	ldr	r3, [r7, #24]
 800ddae:	fbb3 f3f1 	udiv	r3, r3, r1
 800ddb2:	4413      	add	r3, r2
 800ddb4:	4619      	mov	r1, r3
 800ddb6:	68f8      	ldr	r0, [r7, #12]
 800ddb8:	f7ff fe3c 	bl	800da34 <move_window>
 800ddbc:	4603      	mov	r3, r0
 800ddbe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ddc0:	7ffb      	ldrb	r3, [r7, #31]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	f040 80d4 	bne.w	800df70 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800ddce:	69bb      	ldr	r3, [r7, #24]
 800ddd0:	1c5a      	adds	r2, r3, #1
 800ddd2:	61ba      	str	r2, [r7, #24]
 800ddd4:	68fa      	ldr	r2, [r7, #12]
 800ddd6:	8992      	ldrh	r2, [r2, #12]
 800ddd8:	fbb3 f0f2 	udiv	r0, r3, r2
 800dddc:	fb00 f202 	mul.w	r2, r0, r2
 800dde0:	1a9b      	subs	r3, r3, r2
 800dde2:	440b      	add	r3, r1
 800dde4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800dde6:	68bb      	ldr	r3, [r7, #8]
 800dde8:	f003 0301 	and.w	r3, r3, #1
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d00d      	beq.n	800de0c <put_fat+0xb8>
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	b25b      	sxtb	r3, r3
 800ddf6:	f003 030f 	and.w	r3, r3, #15
 800ddfa:	b25a      	sxtb	r2, r3
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	b25b      	sxtb	r3, r3
 800de00:	011b      	lsls	r3, r3, #4
 800de02:	b25b      	sxtb	r3, r3
 800de04:	4313      	orrs	r3, r2
 800de06:	b25b      	sxtb	r3, r3
 800de08:	b2db      	uxtb	r3, r3
 800de0a:	e001      	b.n	800de10 <put_fat+0xbc>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	b2db      	uxtb	r3, r3
 800de10:	697a      	ldr	r2, [r7, #20]
 800de12:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	2201      	movs	r2, #1
 800de18:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	899b      	ldrh	r3, [r3, #12]
 800de22:	4619      	mov	r1, r3
 800de24:	69bb      	ldr	r3, [r7, #24]
 800de26:	fbb3 f3f1 	udiv	r3, r3, r1
 800de2a:	4413      	add	r3, r2
 800de2c:	4619      	mov	r1, r3
 800de2e:	68f8      	ldr	r0, [r7, #12]
 800de30:	f7ff fe00 	bl	800da34 <move_window>
 800de34:	4603      	mov	r3, r0
 800de36:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800de38:	7ffb      	ldrb	r3, [r7, #31]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	f040 809a 	bne.w	800df74 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	899b      	ldrh	r3, [r3, #12]
 800de4a:	461a      	mov	r2, r3
 800de4c:	69bb      	ldr	r3, [r7, #24]
 800de4e:	fbb3 f0f2 	udiv	r0, r3, r2
 800de52:	fb00 f202 	mul.w	r2, r0, r2
 800de56:	1a9b      	subs	r3, r3, r2
 800de58:	440b      	add	r3, r1
 800de5a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	f003 0301 	and.w	r3, r3, #1
 800de62:	2b00      	cmp	r3, #0
 800de64:	d003      	beq.n	800de6e <put_fat+0x11a>
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	091b      	lsrs	r3, r3, #4
 800de6a:	b2db      	uxtb	r3, r3
 800de6c:	e00e      	b.n	800de8c <put_fat+0x138>
 800de6e:	697b      	ldr	r3, [r7, #20]
 800de70:	781b      	ldrb	r3, [r3, #0]
 800de72:	b25b      	sxtb	r3, r3
 800de74:	f023 030f 	bic.w	r3, r3, #15
 800de78:	b25a      	sxtb	r2, r3
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	0a1b      	lsrs	r3, r3, #8
 800de7e:	b25b      	sxtb	r3, r3
 800de80:	f003 030f 	and.w	r3, r3, #15
 800de84:	b25b      	sxtb	r3, r3
 800de86:	4313      	orrs	r3, r2
 800de88:	b25b      	sxtb	r3, r3
 800de8a:	b2db      	uxtb	r3, r3
 800de8c:	697a      	ldr	r2, [r7, #20]
 800de8e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	2201      	movs	r2, #1
 800de94:	70da      	strb	r2, [r3, #3]
			break;
 800de96:	e072      	b.n	800df7e <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	899b      	ldrh	r3, [r3, #12]
 800dea0:	085b      	lsrs	r3, r3, #1
 800dea2:	b29b      	uxth	r3, r3
 800dea4:	4619      	mov	r1, r3
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	fbb3 f3f1 	udiv	r3, r3, r1
 800deac:	4413      	add	r3, r2
 800deae:	4619      	mov	r1, r3
 800deb0:	68f8      	ldr	r0, [r7, #12]
 800deb2:	f7ff fdbf 	bl	800da34 <move_window>
 800deb6:	4603      	mov	r3, r0
 800deb8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800deba:	7ffb      	ldrb	r3, [r7, #31]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d15b      	bne.n	800df78 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	005b      	lsls	r3, r3, #1
 800deca:	68fa      	ldr	r2, [r7, #12]
 800decc:	8992      	ldrh	r2, [r2, #12]
 800dece:	fbb3 f0f2 	udiv	r0, r3, r2
 800ded2:	fb00 f202 	mul.w	r2, r0, r2
 800ded6:	1a9b      	subs	r3, r3, r2
 800ded8:	440b      	add	r3, r1
 800deda:	687a      	ldr	r2, [r7, #4]
 800dedc:	b292      	uxth	r2, r2
 800dede:	4611      	mov	r1, r2
 800dee0:	4618      	mov	r0, r3
 800dee2:	f7ff fb01 	bl	800d4e8 <st_word>
			fs->wflag = 1;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	2201      	movs	r2, #1
 800deea:	70da      	strb	r2, [r3, #3]
			break;
 800deec:	e047      	b.n	800df7e <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	899b      	ldrh	r3, [r3, #12]
 800def6:	089b      	lsrs	r3, r3, #2
 800def8:	b29b      	uxth	r3, r3
 800defa:	4619      	mov	r1, r3
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	fbb3 f3f1 	udiv	r3, r3, r1
 800df02:	4413      	add	r3, r2
 800df04:	4619      	mov	r1, r3
 800df06:	68f8      	ldr	r0, [r7, #12]
 800df08:	f7ff fd94 	bl	800da34 <move_window>
 800df0c:	4603      	mov	r3, r0
 800df0e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800df10:	7ffb      	ldrb	r3, [r7, #31]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d132      	bne.n	800df7c <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	009b      	lsls	r3, r3, #2
 800df26:	68fa      	ldr	r2, [r7, #12]
 800df28:	8992      	ldrh	r2, [r2, #12]
 800df2a:	fbb3 f0f2 	udiv	r0, r3, r2
 800df2e:	fb00 f202 	mul.w	r2, r0, r2
 800df32:	1a9b      	subs	r3, r3, r2
 800df34:	440b      	add	r3, r1
 800df36:	4618      	mov	r0, r3
 800df38:	f7ff fab3 	bl	800d4a2 <ld_dword>
 800df3c:	4603      	mov	r3, r0
 800df3e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800df42:	4323      	orrs	r3, r4
 800df44:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	68fa      	ldr	r2, [r7, #12]
 800df52:	8992      	ldrh	r2, [r2, #12]
 800df54:	fbb3 f0f2 	udiv	r0, r3, r2
 800df58:	fb00 f202 	mul.w	r2, r0, r2
 800df5c:	1a9b      	subs	r3, r3, r2
 800df5e:	440b      	add	r3, r1
 800df60:	6879      	ldr	r1, [r7, #4]
 800df62:	4618      	mov	r0, r3
 800df64:	f7ff fadb 	bl	800d51e <st_dword>
			fs->wflag = 1;
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	2201      	movs	r2, #1
 800df6c:	70da      	strb	r2, [r3, #3]
			break;
 800df6e:	e006      	b.n	800df7e <put_fat+0x22a>
			if (res != FR_OK) break;
 800df70:	bf00      	nop
 800df72:	e004      	b.n	800df7e <put_fat+0x22a>
			if (res != FR_OK) break;
 800df74:	bf00      	nop
 800df76:	e002      	b.n	800df7e <put_fat+0x22a>
			if (res != FR_OK) break;
 800df78:	bf00      	nop
 800df7a:	e000      	b.n	800df7e <put_fat+0x22a>
			if (res != FR_OK) break;
 800df7c:	bf00      	nop
		}
	}
	return res;
 800df7e:	7ffb      	ldrb	r3, [r7, #31]
}
 800df80:	4618      	mov	r0, r3
 800df82:	3724      	adds	r7, #36	@ 0x24
 800df84:	46bd      	mov	sp, r7
 800df86:	bd90      	pop	{r4, r7, pc}

0800df88 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b088      	sub	sp, #32
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	60f8      	str	r0, [r7, #12]
 800df90:	60b9      	str	r1, [r7, #8]
 800df92:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800df94:	2300      	movs	r3, #0
 800df96:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	2b01      	cmp	r3, #1
 800dfa2:	d904      	bls.n	800dfae <remove_chain+0x26>
 800dfa4:	69bb      	ldr	r3, [r7, #24]
 800dfa6:	69db      	ldr	r3, [r3, #28]
 800dfa8:	68ba      	ldr	r2, [r7, #8]
 800dfaa:	429a      	cmp	r2, r3
 800dfac:	d301      	bcc.n	800dfb2 <remove_chain+0x2a>
 800dfae:	2302      	movs	r3, #2
 800dfb0:	e04b      	b.n	800e04a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d00c      	beq.n	800dfd2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800dfb8:	f04f 32ff 	mov.w	r2, #4294967295
 800dfbc:	6879      	ldr	r1, [r7, #4]
 800dfbe:	69b8      	ldr	r0, [r7, #24]
 800dfc0:	f7ff fec8 	bl	800dd54 <put_fat>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800dfc8:	7ffb      	ldrb	r3, [r7, #31]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d001      	beq.n	800dfd2 <remove_chain+0x4a>
 800dfce:	7ffb      	ldrb	r3, [r7, #31]
 800dfd0:	e03b      	b.n	800e04a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800dfd2:	68b9      	ldr	r1, [r7, #8]
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f7ff fdea 	bl	800dbae <get_fat>
 800dfda:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dfdc:	697b      	ldr	r3, [r7, #20]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d031      	beq.n	800e046 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	2b01      	cmp	r3, #1
 800dfe6:	d101      	bne.n	800dfec <remove_chain+0x64>
 800dfe8:	2302      	movs	r3, #2
 800dfea:	e02e      	b.n	800e04a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800dfec:	697b      	ldr	r3, [r7, #20]
 800dfee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dff2:	d101      	bne.n	800dff8 <remove_chain+0x70>
 800dff4:	2301      	movs	r3, #1
 800dff6:	e028      	b.n	800e04a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800dff8:	2200      	movs	r2, #0
 800dffa:	68b9      	ldr	r1, [r7, #8]
 800dffc:	69b8      	ldr	r0, [r7, #24]
 800dffe:	f7ff fea9 	bl	800dd54 <put_fat>
 800e002:	4603      	mov	r3, r0
 800e004:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800e006:	7ffb      	ldrb	r3, [r7, #31]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d001      	beq.n	800e010 <remove_chain+0x88>
 800e00c:	7ffb      	ldrb	r3, [r7, #31]
 800e00e:	e01c      	b.n	800e04a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800e010:	69bb      	ldr	r3, [r7, #24]
 800e012:	699a      	ldr	r2, [r3, #24]
 800e014:	69bb      	ldr	r3, [r7, #24]
 800e016:	69db      	ldr	r3, [r3, #28]
 800e018:	3b02      	subs	r3, #2
 800e01a:	429a      	cmp	r2, r3
 800e01c:	d20b      	bcs.n	800e036 <remove_chain+0xae>
			fs->free_clst++;
 800e01e:	69bb      	ldr	r3, [r7, #24]
 800e020:	699b      	ldr	r3, [r3, #24]
 800e022:	1c5a      	adds	r2, r3, #1
 800e024:	69bb      	ldr	r3, [r7, #24]
 800e026:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800e028:	69bb      	ldr	r3, [r7, #24]
 800e02a:	791b      	ldrb	r3, [r3, #4]
 800e02c:	f043 0301 	orr.w	r3, r3, #1
 800e030:	b2da      	uxtb	r2, r3
 800e032:	69bb      	ldr	r3, [r7, #24]
 800e034:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800e036:	697b      	ldr	r3, [r7, #20]
 800e038:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800e03a:	69bb      	ldr	r3, [r7, #24]
 800e03c:	69db      	ldr	r3, [r3, #28]
 800e03e:	68ba      	ldr	r2, [r7, #8]
 800e040:	429a      	cmp	r2, r3
 800e042:	d3c6      	bcc.n	800dfd2 <remove_chain+0x4a>
 800e044:	e000      	b.n	800e048 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800e046:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800e048:	2300      	movs	r3, #0
}
 800e04a:	4618      	mov	r0, r3
 800e04c:	3720      	adds	r7, #32
 800e04e:	46bd      	mov	sp, r7
 800e050:	bd80      	pop	{r7, pc}

0800e052 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800e052:	b580      	push	{r7, lr}
 800e054:	b088      	sub	sp, #32
 800e056:	af00      	add	r7, sp, #0
 800e058:	6078      	str	r0, [r7, #4]
 800e05a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d10d      	bne.n	800e084 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800e068:	693b      	ldr	r3, [r7, #16]
 800e06a:	695b      	ldr	r3, [r3, #20]
 800e06c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e06e:	69bb      	ldr	r3, [r7, #24]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d004      	beq.n	800e07e <create_chain+0x2c>
 800e074:	693b      	ldr	r3, [r7, #16]
 800e076:	69db      	ldr	r3, [r3, #28]
 800e078:	69ba      	ldr	r2, [r7, #24]
 800e07a:	429a      	cmp	r2, r3
 800e07c:	d31b      	bcc.n	800e0b6 <create_chain+0x64>
 800e07e:	2301      	movs	r3, #1
 800e080:	61bb      	str	r3, [r7, #24]
 800e082:	e018      	b.n	800e0b6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e084:	6839      	ldr	r1, [r7, #0]
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f7ff fd91 	bl	800dbae <get_fat>
 800e08c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2b01      	cmp	r3, #1
 800e092:	d801      	bhi.n	800e098 <create_chain+0x46>
 800e094:	2301      	movs	r3, #1
 800e096:	e070      	b.n	800e17a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e09e:	d101      	bne.n	800e0a4 <create_chain+0x52>
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	e06a      	b.n	800e17a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e0a4:	693b      	ldr	r3, [r7, #16]
 800e0a6:	69db      	ldr	r3, [r3, #28]
 800e0a8:	68fa      	ldr	r2, [r7, #12]
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	d201      	bcs.n	800e0b2 <create_chain+0x60>
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	e063      	b.n	800e17a <create_chain+0x128>
		scl = clst;
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800e0b6:	69bb      	ldr	r3, [r7, #24]
 800e0b8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800e0ba:	69fb      	ldr	r3, [r7, #28]
 800e0bc:	3301      	adds	r3, #1
 800e0be:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e0c0:	693b      	ldr	r3, [r7, #16]
 800e0c2:	69db      	ldr	r3, [r3, #28]
 800e0c4:	69fa      	ldr	r2, [r7, #28]
 800e0c6:	429a      	cmp	r2, r3
 800e0c8:	d307      	bcc.n	800e0da <create_chain+0x88>
				ncl = 2;
 800e0ca:	2302      	movs	r3, #2
 800e0cc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800e0ce:	69fa      	ldr	r2, [r7, #28]
 800e0d0:	69bb      	ldr	r3, [r7, #24]
 800e0d2:	429a      	cmp	r2, r3
 800e0d4:	d901      	bls.n	800e0da <create_chain+0x88>
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	e04f      	b.n	800e17a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e0da:	69f9      	ldr	r1, [r7, #28]
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	f7ff fd66 	bl	800dbae <get_fat>
 800e0e2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d00e      	beq.n	800e108 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	2b01      	cmp	r3, #1
 800e0ee:	d003      	beq.n	800e0f8 <create_chain+0xa6>
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0f6:	d101      	bne.n	800e0fc <create_chain+0xaa>
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	e03e      	b.n	800e17a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800e0fc:	69fa      	ldr	r2, [r7, #28]
 800e0fe:	69bb      	ldr	r3, [r7, #24]
 800e100:	429a      	cmp	r2, r3
 800e102:	d1da      	bne.n	800e0ba <create_chain+0x68>
 800e104:	2300      	movs	r3, #0
 800e106:	e038      	b.n	800e17a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800e108:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800e10a:	f04f 32ff 	mov.w	r2, #4294967295
 800e10e:	69f9      	ldr	r1, [r7, #28]
 800e110:	6938      	ldr	r0, [r7, #16]
 800e112:	f7ff fe1f 	bl	800dd54 <put_fat>
 800e116:	4603      	mov	r3, r0
 800e118:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800e11a:	7dfb      	ldrb	r3, [r7, #23]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d109      	bne.n	800e134 <create_chain+0xe2>
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d006      	beq.n	800e134 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800e126:	69fa      	ldr	r2, [r7, #28]
 800e128:	6839      	ldr	r1, [r7, #0]
 800e12a:	6938      	ldr	r0, [r7, #16]
 800e12c:	f7ff fe12 	bl	800dd54 <put_fat>
 800e130:	4603      	mov	r3, r0
 800e132:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e134:	7dfb      	ldrb	r3, [r7, #23]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d116      	bne.n	800e168 <create_chain+0x116>
		fs->last_clst = ncl;
 800e13a:	693b      	ldr	r3, [r7, #16]
 800e13c:	69fa      	ldr	r2, [r7, #28]
 800e13e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e140:	693b      	ldr	r3, [r7, #16]
 800e142:	699a      	ldr	r2, [r3, #24]
 800e144:	693b      	ldr	r3, [r7, #16]
 800e146:	69db      	ldr	r3, [r3, #28]
 800e148:	3b02      	subs	r3, #2
 800e14a:	429a      	cmp	r2, r3
 800e14c:	d804      	bhi.n	800e158 <create_chain+0x106>
 800e14e:	693b      	ldr	r3, [r7, #16]
 800e150:	699b      	ldr	r3, [r3, #24]
 800e152:	1e5a      	subs	r2, r3, #1
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800e158:	693b      	ldr	r3, [r7, #16]
 800e15a:	791b      	ldrb	r3, [r3, #4]
 800e15c:	f043 0301 	orr.w	r3, r3, #1
 800e160:	b2da      	uxtb	r2, r3
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	711a      	strb	r2, [r3, #4]
 800e166:	e007      	b.n	800e178 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e168:	7dfb      	ldrb	r3, [r7, #23]
 800e16a:	2b01      	cmp	r3, #1
 800e16c:	d102      	bne.n	800e174 <create_chain+0x122>
 800e16e:	f04f 33ff 	mov.w	r3, #4294967295
 800e172:	e000      	b.n	800e176 <create_chain+0x124>
 800e174:	2301      	movs	r3, #1
 800e176:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800e178:	69fb      	ldr	r3, [r7, #28]
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3720      	adds	r7, #32
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}

0800e182 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800e182:	b480      	push	{r7}
 800e184:	b087      	sub	sp, #28
 800e186:	af00      	add	r7, sp, #0
 800e188:	6078      	str	r0, [r7, #4]
 800e18a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e196:	3304      	adds	r3, #4
 800e198:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	899b      	ldrh	r3, [r3, #12]
 800e19e:	461a      	mov	r2, r3
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1a6:	68fa      	ldr	r2, [r7, #12]
 800e1a8:	8952      	ldrh	r2, [r2, #10]
 800e1aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1ae:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e1b0:	693b      	ldr	r3, [r7, #16]
 800e1b2:	1d1a      	adds	r2, r3, #4
 800e1b4:	613a      	str	r2, [r7, #16]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e1ba:	68bb      	ldr	r3, [r7, #8]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d101      	bne.n	800e1c4 <clmt_clust+0x42>
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	e010      	b.n	800e1e6 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800e1c4:	697a      	ldr	r2, [r7, #20]
 800e1c6:	68bb      	ldr	r3, [r7, #8]
 800e1c8:	429a      	cmp	r2, r3
 800e1ca:	d307      	bcc.n	800e1dc <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800e1cc:	697a      	ldr	r2, [r7, #20]
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	1ad3      	subs	r3, r2, r3
 800e1d2:	617b      	str	r3, [r7, #20]
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	3304      	adds	r3, #4
 800e1d8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e1da:	e7e9      	b.n	800e1b0 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800e1dc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e1de:	693b      	ldr	r3, [r7, #16]
 800e1e0:	681a      	ldr	r2, [r3, #0]
 800e1e2:	697b      	ldr	r3, [r7, #20]
 800e1e4:	4413      	add	r3, r2
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	371c      	adds	r7, #28
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f0:	4770      	bx	lr

0800e1f2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e1f2:	b580      	push	{r7, lr}
 800e1f4:	b086      	sub	sp, #24
 800e1f6:	af00      	add	r7, sp, #0
 800e1f8:	6078      	str	r0, [r7, #4]
 800e1fa:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e208:	d204      	bcs.n	800e214 <dir_sdi+0x22>
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	f003 031f 	and.w	r3, r3, #31
 800e210:	2b00      	cmp	r3, #0
 800e212:	d001      	beq.n	800e218 <dir_sdi+0x26>
		return FR_INT_ERR;
 800e214:	2302      	movs	r3, #2
 800e216:	e071      	b.n	800e2fc <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	683a      	ldr	r2, [r7, #0]
 800e21c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	689b      	ldr	r3, [r3, #8]
 800e222:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e224:	697b      	ldr	r3, [r7, #20]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d106      	bne.n	800e238 <dir_sdi+0x46>
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	2b02      	cmp	r3, #2
 800e230:	d902      	bls.n	800e238 <dir_sdi+0x46>
		clst = fs->dirbase;
 800e232:	693b      	ldr	r3, [r7, #16]
 800e234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e236:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e238:	697b      	ldr	r3, [r7, #20]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d10c      	bne.n	800e258 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	095b      	lsrs	r3, r3, #5
 800e242:	693a      	ldr	r2, [r7, #16]
 800e244:	8912      	ldrh	r2, [r2, #8]
 800e246:	4293      	cmp	r3, r2
 800e248:	d301      	bcc.n	800e24e <dir_sdi+0x5c>
 800e24a:	2302      	movs	r3, #2
 800e24c:	e056      	b.n	800e2fc <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	61da      	str	r2, [r3, #28]
 800e256:	e02d      	b.n	800e2b4 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e258:	693b      	ldr	r3, [r7, #16]
 800e25a:	895b      	ldrh	r3, [r3, #10]
 800e25c:	461a      	mov	r2, r3
 800e25e:	693b      	ldr	r3, [r7, #16]
 800e260:	899b      	ldrh	r3, [r3, #12]
 800e262:	fb02 f303 	mul.w	r3, r2, r3
 800e266:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e268:	e019      	b.n	800e29e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	6979      	ldr	r1, [r7, #20]
 800e26e:	4618      	mov	r0, r3
 800e270:	f7ff fc9d 	bl	800dbae <get_fat>
 800e274:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e276:	697b      	ldr	r3, [r7, #20]
 800e278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e27c:	d101      	bne.n	800e282 <dir_sdi+0x90>
 800e27e:	2301      	movs	r3, #1
 800e280:	e03c      	b.n	800e2fc <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	2b01      	cmp	r3, #1
 800e286:	d904      	bls.n	800e292 <dir_sdi+0xa0>
 800e288:	693b      	ldr	r3, [r7, #16]
 800e28a:	69db      	ldr	r3, [r3, #28]
 800e28c:	697a      	ldr	r2, [r7, #20]
 800e28e:	429a      	cmp	r2, r3
 800e290:	d301      	bcc.n	800e296 <dir_sdi+0xa4>
 800e292:	2302      	movs	r3, #2
 800e294:	e032      	b.n	800e2fc <dir_sdi+0x10a>
			ofs -= csz;
 800e296:	683a      	ldr	r2, [r7, #0]
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	1ad3      	subs	r3, r2, r3
 800e29c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e29e:	683a      	ldr	r2, [r7, #0]
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	429a      	cmp	r2, r3
 800e2a4:	d2e1      	bcs.n	800e26a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800e2a6:	6979      	ldr	r1, [r7, #20]
 800e2a8:	6938      	ldr	r0, [r7, #16]
 800e2aa:	f7ff fc61 	bl	800db70 <clust2sect>
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	697a      	ldr	r2, [r7, #20]
 800e2b8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	69db      	ldr	r3, [r3, #28]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d101      	bne.n	800e2c6 <dir_sdi+0xd4>
 800e2c2:	2302      	movs	r3, #2
 800e2c4:	e01a      	b.n	800e2fc <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	69da      	ldr	r2, [r3, #28]
 800e2ca:	693b      	ldr	r3, [r7, #16]
 800e2cc:	899b      	ldrh	r3, [r3, #12]
 800e2ce:	4619      	mov	r1, r3
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	fbb3 f3f1 	udiv	r3, r3, r1
 800e2d6:	441a      	add	r2, r3
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e2dc:	693b      	ldr	r3, [r7, #16]
 800e2de:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e2e2:	693b      	ldr	r3, [r7, #16]
 800e2e4:	899b      	ldrh	r3, [r3, #12]
 800e2e6:	461a      	mov	r2, r3
 800e2e8:	683b      	ldr	r3, [r7, #0]
 800e2ea:	fbb3 f0f2 	udiv	r0, r3, r2
 800e2ee:	fb00 f202 	mul.w	r2, r0, r2
 800e2f2:	1a9b      	subs	r3, r3, r2
 800e2f4:	18ca      	adds	r2, r1, r3
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e2fa:	2300      	movs	r3, #0
}
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	3718      	adds	r7, #24
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b086      	sub	sp, #24
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
 800e30c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	695b      	ldr	r3, [r3, #20]
 800e318:	3320      	adds	r3, #32
 800e31a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	69db      	ldr	r3, [r3, #28]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d003      	beq.n	800e32c <dir_next+0x28>
 800e324:	68bb      	ldr	r3, [r7, #8]
 800e326:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e32a:	d301      	bcc.n	800e330 <dir_next+0x2c>
 800e32c:	2304      	movs	r3, #4
 800e32e:	e0bb      	b.n	800e4a8 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	899b      	ldrh	r3, [r3, #12]
 800e334:	461a      	mov	r2, r3
 800e336:	68bb      	ldr	r3, [r7, #8]
 800e338:	fbb3 f1f2 	udiv	r1, r3, r2
 800e33c:	fb01 f202 	mul.w	r2, r1, r2
 800e340:	1a9b      	subs	r3, r3, r2
 800e342:	2b00      	cmp	r3, #0
 800e344:	f040 809d 	bne.w	800e482 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	69db      	ldr	r3, [r3, #28]
 800e34c:	1c5a      	adds	r2, r3, #1
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	699b      	ldr	r3, [r3, #24]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d10b      	bne.n	800e372 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	095b      	lsrs	r3, r3, #5
 800e35e:	68fa      	ldr	r2, [r7, #12]
 800e360:	8912      	ldrh	r2, [r2, #8]
 800e362:	4293      	cmp	r3, r2
 800e364:	f0c0 808d 	bcc.w	800e482 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	2200      	movs	r2, #0
 800e36c:	61da      	str	r2, [r3, #28]
 800e36e:	2304      	movs	r3, #4
 800e370:	e09a      	b.n	800e4a8 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	899b      	ldrh	r3, [r3, #12]
 800e376:	461a      	mov	r2, r3
 800e378:	68bb      	ldr	r3, [r7, #8]
 800e37a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e37e:	68fa      	ldr	r2, [r7, #12]
 800e380:	8952      	ldrh	r2, [r2, #10]
 800e382:	3a01      	subs	r2, #1
 800e384:	4013      	ands	r3, r2
 800e386:	2b00      	cmp	r3, #0
 800e388:	d17b      	bne.n	800e482 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e38a:	687a      	ldr	r2, [r7, #4]
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	699b      	ldr	r3, [r3, #24]
 800e390:	4619      	mov	r1, r3
 800e392:	4610      	mov	r0, r2
 800e394:	f7ff fc0b 	bl	800dbae <get_fat>
 800e398:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e39a:	697b      	ldr	r3, [r7, #20]
 800e39c:	2b01      	cmp	r3, #1
 800e39e:	d801      	bhi.n	800e3a4 <dir_next+0xa0>
 800e3a0:	2302      	movs	r3, #2
 800e3a2:	e081      	b.n	800e4a8 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e3a4:	697b      	ldr	r3, [r7, #20]
 800e3a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3aa:	d101      	bne.n	800e3b0 <dir_next+0xac>
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	e07b      	b.n	800e4a8 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	69db      	ldr	r3, [r3, #28]
 800e3b4:	697a      	ldr	r2, [r7, #20]
 800e3b6:	429a      	cmp	r2, r3
 800e3b8:	d359      	bcc.n	800e46e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e3ba:	683b      	ldr	r3, [r7, #0]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d104      	bne.n	800e3ca <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	61da      	str	r2, [r3, #28]
 800e3c6:	2304      	movs	r3, #4
 800e3c8:	e06e      	b.n	800e4a8 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e3ca:	687a      	ldr	r2, [r7, #4]
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	699b      	ldr	r3, [r3, #24]
 800e3d0:	4619      	mov	r1, r3
 800e3d2:	4610      	mov	r0, r2
 800e3d4:	f7ff fe3d 	bl	800e052 <create_chain>
 800e3d8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e3da:	697b      	ldr	r3, [r7, #20]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d101      	bne.n	800e3e4 <dir_next+0xe0>
 800e3e0:	2307      	movs	r3, #7
 800e3e2:	e061      	b.n	800e4a8 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	2b01      	cmp	r3, #1
 800e3e8:	d101      	bne.n	800e3ee <dir_next+0xea>
 800e3ea:	2302      	movs	r3, #2
 800e3ec:	e05c      	b.n	800e4a8 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3f4:	d101      	bne.n	800e3fa <dir_next+0xf6>
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	e056      	b.n	800e4a8 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e3fa:	68f8      	ldr	r0, [r7, #12]
 800e3fc:	f7ff fad6 	bl	800d9ac <sync_window>
 800e400:	4603      	mov	r3, r0
 800e402:	2b00      	cmp	r3, #0
 800e404:	d001      	beq.n	800e40a <dir_next+0x106>
 800e406:	2301      	movs	r3, #1
 800e408:	e04e      	b.n	800e4a8 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	899b      	ldrh	r3, [r3, #12]
 800e414:	461a      	mov	r2, r3
 800e416:	2100      	movs	r1, #0
 800e418:	f7ff f8ce 	bl	800d5b8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e41c:	2300      	movs	r3, #0
 800e41e:	613b      	str	r3, [r7, #16]
 800e420:	6979      	ldr	r1, [r7, #20]
 800e422:	68f8      	ldr	r0, [r7, #12]
 800e424:	f7ff fba4 	bl	800db70 <clust2sect>
 800e428:	4602      	mov	r2, r0
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	635a      	str	r2, [r3, #52]	@ 0x34
 800e42e:	e012      	b.n	800e456 <dir_next+0x152>
						fs->wflag = 1;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	2201      	movs	r2, #1
 800e434:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e436:	68f8      	ldr	r0, [r7, #12]
 800e438:	f7ff fab8 	bl	800d9ac <sync_window>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d001      	beq.n	800e446 <dir_next+0x142>
 800e442:	2301      	movs	r3, #1
 800e444:	e030      	b.n	800e4a8 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e446:	693b      	ldr	r3, [r7, #16]
 800e448:	3301      	adds	r3, #1
 800e44a:	613b      	str	r3, [r7, #16]
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e450:	1c5a      	adds	r2, r3, #1
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	635a      	str	r2, [r3, #52]	@ 0x34
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	895b      	ldrh	r3, [r3, #10]
 800e45a:	461a      	mov	r2, r3
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	4293      	cmp	r3, r2
 800e460:	d3e6      	bcc.n	800e430 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e466:	693b      	ldr	r3, [r7, #16]
 800e468:	1ad2      	subs	r2, r2, r3
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	697a      	ldr	r2, [r7, #20]
 800e472:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e474:	6979      	ldr	r1, [r7, #20]
 800e476:	68f8      	ldr	r0, [r7, #12]
 800e478:	f7ff fb7a 	bl	800db70 <clust2sect>
 800e47c:	4602      	mov	r2, r0
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	68ba      	ldr	r2, [r7, #8]
 800e486:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	899b      	ldrh	r3, [r3, #12]
 800e492:	461a      	mov	r2, r3
 800e494:	68bb      	ldr	r3, [r7, #8]
 800e496:	fbb3 f0f2 	udiv	r0, r3, r2
 800e49a:	fb00 f202 	mul.w	r2, r0, r2
 800e49e:	1a9b      	subs	r3, r3, r2
 800e4a0:	18ca      	adds	r2, r1, r3
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e4a6:	2300      	movs	r3, #0
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3718      	adds	r7, #24
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}

0800e4b0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b086      	sub	sp, #24
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
 800e4b8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e4c0:	2100      	movs	r1, #0
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	f7ff fe95 	bl	800e1f2 <dir_sdi>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e4cc:	7dfb      	ldrb	r3, [r7, #23]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d12b      	bne.n	800e52a <dir_alloc+0x7a>
		n = 0;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	69db      	ldr	r3, [r3, #28]
 800e4da:	4619      	mov	r1, r3
 800e4dc:	68f8      	ldr	r0, [r7, #12]
 800e4de:	f7ff faa9 	bl	800da34 <move_window>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e4e6:	7dfb      	ldrb	r3, [r7, #23]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d11d      	bne.n	800e528 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	6a1b      	ldr	r3, [r3, #32]
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	2be5      	cmp	r3, #229	@ 0xe5
 800e4f4:	d004      	beq.n	800e500 <dir_alloc+0x50>
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6a1b      	ldr	r3, [r3, #32]
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d107      	bne.n	800e510 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e500:	693b      	ldr	r3, [r7, #16]
 800e502:	3301      	adds	r3, #1
 800e504:	613b      	str	r3, [r7, #16]
 800e506:	693a      	ldr	r2, [r7, #16]
 800e508:	683b      	ldr	r3, [r7, #0]
 800e50a:	429a      	cmp	r2, r3
 800e50c:	d102      	bne.n	800e514 <dir_alloc+0x64>
 800e50e:	e00c      	b.n	800e52a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e510:	2300      	movs	r3, #0
 800e512:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e514:	2101      	movs	r1, #1
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f7ff fef4 	bl	800e304 <dir_next>
 800e51c:	4603      	mov	r3, r0
 800e51e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e520:	7dfb      	ldrb	r3, [r7, #23]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d0d7      	beq.n	800e4d6 <dir_alloc+0x26>
 800e526:	e000      	b.n	800e52a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e528:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e52a:	7dfb      	ldrb	r3, [r7, #23]
 800e52c:	2b04      	cmp	r3, #4
 800e52e:	d101      	bne.n	800e534 <dir_alloc+0x84>
 800e530:	2307      	movs	r3, #7
 800e532:	75fb      	strb	r3, [r7, #23]
	return res;
 800e534:	7dfb      	ldrb	r3, [r7, #23]
}
 800e536:	4618      	mov	r0, r3
 800e538:	3718      	adds	r7, #24
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}

0800e53e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e53e:	b580      	push	{r7, lr}
 800e540:	b084      	sub	sp, #16
 800e542:	af00      	add	r7, sp, #0
 800e544:	6078      	str	r0, [r7, #4]
 800e546:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	331a      	adds	r3, #26
 800e54c:	4618      	mov	r0, r3
 800e54e:	f7fe ff8f 	bl	800d470 <ld_word>
 800e552:	4603      	mov	r3, r0
 800e554:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	781b      	ldrb	r3, [r3, #0]
 800e55a:	2b03      	cmp	r3, #3
 800e55c:	d109      	bne.n	800e572 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	3314      	adds	r3, #20
 800e562:	4618      	mov	r0, r3
 800e564:	f7fe ff84 	bl	800d470 <ld_word>
 800e568:	4603      	mov	r3, r0
 800e56a:	041b      	lsls	r3, r3, #16
 800e56c:	68fa      	ldr	r2, [r7, #12]
 800e56e:	4313      	orrs	r3, r2
 800e570:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e572:	68fb      	ldr	r3, [r7, #12]
}
 800e574:	4618      	mov	r0, r3
 800e576:	3710      	adds	r7, #16
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}

0800e57c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b084      	sub	sp, #16
 800e580:	af00      	add	r7, sp, #0
 800e582:	60f8      	str	r0, [r7, #12]
 800e584:	60b9      	str	r1, [r7, #8]
 800e586:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e588:	68bb      	ldr	r3, [r7, #8]
 800e58a:	331a      	adds	r3, #26
 800e58c:	687a      	ldr	r2, [r7, #4]
 800e58e:	b292      	uxth	r2, r2
 800e590:	4611      	mov	r1, r2
 800e592:	4618      	mov	r0, r3
 800e594:	f7fe ffa8 	bl	800d4e8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	2b03      	cmp	r3, #3
 800e59e:	d109      	bne.n	800e5b4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e5a0:	68bb      	ldr	r3, [r7, #8]
 800e5a2:	f103 0214 	add.w	r2, r3, #20
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	0c1b      	lsrs	r3, r3, #16
 800e5aa:	b29b      	uxth	r3, r3
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	4610      	mov	r0, r2
 800e5b0:	f7fe ff9a 	bl	800d4e8 <st_word>
	}
}
 800e5b4:	bf00      	nop
 800e5b6:	3710      	adds	r7, #16
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	bd80      	pop	{r7, pc}

0800e5bc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b086      	sub	sp, #24
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e5ca:	2100      	movs	r1, #0
 800e5cc:	6878      	ldr	r0, [r7, #4]
 800e5ce:	f7ff fe10 	bl	800e1f2 <dir_sdi>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e5d6:	7dfb      	ldrb	r3, [r7, #23]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d001      	beq.n	800e5e0 <dir_find+0x24>
 800e5dc:	7dfb      	ldrb	r3, [r7, #23]
 800e5de:	e03e      	b.n	800e65e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	69db      	ldr	r3, [r3, #28]
 800e5e4:	4619      	mov	r1, r3
 800e5e6:	6938      	ldr	r0, [r7, #16]
 800e5e8:	f7ff fa24 	bl	800da34 <move_window>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e5f0:	7dfb      	ldrb	r3, [r7, #23]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d12f      	bne.n	800e656 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	6a1b      	ldr	r3, [r3, #32]
 800e5fa:	781b      	ldrb	r3, [r3, #0]
 800e5fc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e5fe:	7bfb      	ldrb	r3, [r7, #15]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d102      	bne.n	800e60a <dir_find+0x4e>
 800e604:	2304      	movs	r3, #4
 800e606:	75fb      	strb	r3, [r7, #23]
 800e608:	e028      	b.n	800e65c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	6a1b      	ldr	r3, [r3, #32]
 800e60e:	330b      	adds	r3, #11
 800e610:	781b      	ldrb	r3, [r3, #0]
 800e612:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e616:	b2da      	uxtb	r2, r3
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	6a1b      	ldr	r3, [r3, #32]
 800e620:	330b      	adds	r3, #11
 800e622:	781b      	ldrb	r3, [r3, #0]
 800e624:	f003 0308 	and.w	r3, r3, #8
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d10a      	bne.n	800e642 <dir_find+0x86>
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6a18      	ldr	r0, [r3, #32]
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	3324      	adds	r3, #36	@ 0x24
 800e634:	220b      	movs	r2, #11
 800e636:	4619      	mov	r1, r3
 800e638:	f7fe ffd9 	bl	800d5ee <mem_cmp>
 800e63c:	4603      	mov	r3, r0
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d00b      	beq.n	800e65a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e642:	2100      	movs	r1, #0
 800e644:	6878      	ldr	r0, [r7, #4]
 800e646:	f7ff fe5d 	bl	800e304 <dir_next>
 800e64a:	4603      	mov	r3, r0
 800e64c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e64e:	7dfb      	ldrb	r3, [r7, #23]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d0c5      	beq.n	800e5e0 <dir_find+0x24>
 800e654:	e002      	b.n	800e65c <dir_find+0xa0>
		if (res != FR_OK) break;
 800e656:	bf00      	nop
 800e658:	e000      	b.n	800e65c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e65a:	bf00      	nop

	return res;
 800e65c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e65e:	4618      	mov	r0, r3
 800e660:	3718      	adds	r7, #24
 800e662:	46bd      	mov	sp, r7
 800e664:	bd80      	pop	{r7, pc}

0800e666 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e666:	b580      	push	{r7, lr}
 800e668:	b084      	sub	sp, #16
 800e66a:	af00      	add	r7, sp, #0
 800e66c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800e674:	2101      	movs	r1, #1
 800e676:	6878      	ldr	r0, [r7, #4]
 800e678:	f7ff ff1a 	bl	800e4b0 <dir_alloc>
 800e67c:	4603      	mov	r3, r0
 800e67e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e680:	7bfb      	ldrb	r3, [r7, #15]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d11c      	bne.n	800e6c0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	69db      	ldr	r3, [r3, #28]
 800e68a:	4619      	mov	r1, r3
 800e68c:	68b8      	ldr	r0, [r7, #8]
 800e68e:	f7ff f9d1 	bl	800da34 <move_window>
 800e692:	4603      	mov	r3, r0
 800e694:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e696:	7bfb      	ldrb	r3, [r7, #15]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d111      	bne.n	800e6c0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	6a1b      	ldr	r3, [r3, #32]
 800e6a0:	2220      	movs	r2, #32
 800e6a2:	2100      	movs	r1, #0
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	f7fe ff87 	bl	800d5b8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	6a18      	ldr	r0, [r3, #32]
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	3324      	adds	r3, #36	@ 0x24
 800e6b2:	220b      	movs	r2, #11
 800e6b4:	4619      	mov	r1, r3
 800e6b6:	f7fe ff5e 	bl	800d576 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800e6ba:	68bb      	ldr	r3, [r7, #8]
 800e6bc:	2201      	movs	r2, #1
 800e6be:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e6c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	3710      	adds	r7, #16
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}

0800e6ca <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800e6ca:	b580      	push	{r7, lr}
 800e6cc:	b086      	sub	sp, #24
 800e6ce:	af00      	add	r7, sp, #0
 800e6d0:	6078      	str	r0, [r7, #4]
 800e6d2:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	69db      	ldr	r3, [r3, #28]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d04f      	beq.n	800e782 <get_fileinfo+0xb8>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	613b      	str	r3, [r7, #16]
 800e6e6:	693b      	ldr	r3, [r7, #16]
 800e6e8:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800e6ea:	e022      	b.n	800e732 <get_fileinfo+0x68>
		c = (TCHAR)dp->dir[i++];
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	6a1a      	ldr	r2, [r3, #32]
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	1c59      	adds	r1, r3, #1
 800e6f4:	6179      	str	r1, [r7, #20]
 800e6f6:	4413      	add	r3, r2
 800e6f8:	781b      	ldrb	r3, [r3, #0]
 800e6fa:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800e6fc:	7bfb      	ldrb	r3, [r7, #15]
 800e6fe:	2b20      	cmp	r3, #32
 800e700:	d016      	beq.n	800e730 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800e702:	7bfb      	ldrb	r3, [r7, #15]
 800e704:	2b05      	cmp	r3, #5
 800e706:	d101      	bne.n	800e70c <get_fileinfo+0x42>
 800e708:	23e5      	movs	r3, #229	@ 0xe5
 800e70a:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800e70c:	697b      	ldr	r3, [r7, #20]
 800e70e:	2b09      	cmp	r3, #9
 800e710:	d106      	bne.n	800e720 <get_fileinfo+0x56>
 800e712:	693b      	ldr	r3, [r7, #16]
 800e714:	1c5a      	adds	r2, r3, #1
 800e716:	613a      	str	r2, [r7, #16]
 800e718:	683a      	ldr	r2, [r7, #0]
 800e71a:	4413      	add	r3, r2
 800e71c:	222e      	movs	r2, #46	@ 0x2e
 800e71e:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	1c5a      	adds	r2, r3, #1
 800e724:	613a      	str	r2, [r7, #16]
 800e726:	683a      	ldr	r2, [r7, #0]
 800e728:	4413      	add	r3, r2
 800e72a:	7bfa      	ldrb	r2, [r7, #15]
 800e72c:	725a      	strb	r2, [r3, #9]
 800e72e:	e000      	b.n	800e732 <get_fileinfo+0x68>
		if (c == ' ') continue;				/* Skip padding spaces */
 800e730:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800e732:	697b      	ldr	r3, [r7, #20]
 800e734:	2b0a      	cmp	r3, #10
 800e736:	d9d9      	bls.n	800e6ec <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800e738:	683a      	ldr	r2, [r7, #0]
 800e73a:	693b      	ldr	r3, [r7, #16]
 800e73c:	4413      	add	r3, r2
 800e73e:	3309      	adds	r3, #9
 800e740:	2200      	movs	r2, #0
 800e742:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	6a1b      	ldr	r3, [r3, #32]
 800e748:	7ada      	ldrb	r2, [r3, #11]
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	6a1b      	ldr	r3, [r3, #32]
 800e752:	331c      	adds	r3, #28
 800e754:	4618      	mov	r0, r3
 800e756:	f7fe fea4 	bl	800d4a2 <ld_dword>
 800e75a:	4602      	mov	r2, r0
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	6a1b      	ldr	r3, [r3, #32]
 800e764:	3316      	adds	r3, #22
 800e766:	4618      	mov	r0, r3
 800e768:	f7fe fe9b 	bl	800d4a2 <ld_dword>
 800e76c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	b29a      	uxth	r2, r3
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	80da      	strh	r2, [r3, #6]
 800e776:	68bb      	ldr	r3, [r7, #8]
 800e778:	0c1b      	lsrs	r3, r3, #16
 800e77a:	b29a      	uxth	r2, r3
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	809a      	strh	r2, [r3, #4]
 800e780:	e000      	b.n	800e784 <get_fileinfo+0xba>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e782:	bf00      	nop
}
 800e784:	3718      	adds	r7, #24
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}
	...

0800e78c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b088      	sub	sp, #32
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
 800e794:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	60fb      	str	r3, [r7, #12]
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	3324      	adds	r3, #36	@ 0x24
 800e7a0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800e7a2:	220b      	movs	r2, #11
 800e7a4:	2120      	movs	r1, #32
 800e7a6:	68b8      	ldr	r0, [r7, #8]
 800e7a8:	f7fe ff06 	bl	800d5b8 <mem_set>
	si = i = 0; ni = 8;
 800e7ac:	2300      	movs	r3, #0
 800e7ae:	613b      	str	r3, [r7, #16]
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	61fb      	str	r3, [r7, #28]
 800e7b4:	2308      	movs	r3, #8
 800e7b6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800e7b8:	69fb      	ldr	r3, [r7, #28]
 800e7ba:	1c5a      	adds	r2, r3, #1
 800e7bc:	61fa      	str	r2, [r7, #28]
 800e7be:	68fa      	ldr	r2, [r7, #12]
 800e7c0:	4413      	add	r3, r2
 800e7c2:	781b      	ldrb	r3, [r3, #0]
 800e7c4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e7c6:	7efb      	ldrb	r3, [r7, #27]
 800e7c8:	2b20      	cmp	r3, #32
 800e7ca:	d94e      	bls.n	800e86a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e7cc:	7efb      	ldrb	r3, [r7, #27]
 800e7ce:	2b2f      	cmp	r3, #47	@ 0x2f
 800e7d0:	d006      	beq.n	800e7e0 <create_name+0x54>
 800e7d2:	7efb      	ldrb	r3, [r7, #27]
 800e7d4:	2b5c      	cmp	r3, #92	@ 0x5c
 800e7d6:	d110      	bne.n	800e7fa <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e7d8:	e002      	b.n	800e7e0 <create_name+0x54>
 800e7da:	69fb      	ldr	r3, [r7, #28]
 800e7dc:	3301      	adds	r3, #1
 800e7de:	61fb      	str	r3, [r7, #28]
 800e7e0:	68fa      	ldr	r2, [r7, #12]
 800e7e2:	69fb      	ldr	r3, [r7, #28]
 800e7e4:	4413      	add	r3, r2
 800e7e6:	781b      	ldrb	r3, [r3, #0]
 800e7e8:	2b2f      	cmp	r3, #47	@ 0x2f
 800e7ea:	d0f6      	beq.n	800e7da <create_name+0x4e>
 800e7ec:	68fa      	ldr	r2, [r7, #12]
 800e7ee:	69fb      	ldr	r3, [r7, #28]
 800e7f0:	4413      	add	r3, r2
 800e7f2:	781b      	ldrb	r3, [r3, #0]
 800e7f4:	2b5c      	cmp	r3, #92	@ 0x5c
 800e7f6:	d0f0      	beq.n	800e7da <create_name+0x4e>
			break;
 800e7f8:	e038      	b.n	800e86c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e7fa:	7efb      	ldrb	r3, [r7, #27]
 800e7fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800e7fe:	d003      	beq.n	800e808 <create_name+0x7c>
 800e800:	693a      	ldr	r2, [r7, #16]
 800e802:	697b      	ldr	r3, [r7, #20]
 800e804:	429a      	cmp	r2, r3
 800e806:	d30c      	bcc.n	800e822 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e808:	697b      	ldr	r3, [r7, #20]
 800e80a:	2b0b      	cmp	r3, #11
 800e80c:	d002      	beq.n	800e814 <create_name+0x88>
 800e80e:	7efb      	ldrb	r3, [r7, #27]
 800e810:	2b2e      	cmp	r3, #46	@ 0x2e
 800e812:	d001      	beq.n	800e818 <create_name+0x8c>
 800e814:	2306      	movs	r3, #6
 800e816:	e044      	b.n	800e8a2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800e818:	2308      	movs	r3, #8
 800e81a:	613b      	str	r3, [r7, #16]
 800e81c:	230b      	movs	r3, #11
 800e81e:	617b      	str	r3, [r7, #20]
			continue;
 800e820:	e022      	b.n	800e868 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800e822:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e826:	2b00      	cmp	r3, #0
 800e828:	da04      	bge.n	800e834 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e82a:	7efb      	ldrb	r3, [r7, #27]
 800e82c:	3b80      	subs	r3, #128	@ 0x80
 800e82e:	4a1f      	ldr	r2, [pc, #124]	@ (800e8ac <create_name+0x120>)
 800e830:	5cd3      	ldrb	r3, [r2, r3]
 800e832:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800e834:	7efb      	ldrb	r3, [r7, #27]
 800e836:	4619      	mov	r1, r3
 800e838:	481d      	ldr	r0, [pc, #116]	@ (800e8b0 <create_name+0x124>)
 800e83a:	f7fe feff 	bl	800d63c <chk_chr>
 800e83e:	4603      	mov	r3, r0
 800e840:	2b00      	cmp	r3, #0
 800e842:	d001      	beq.n	800e848 <create_name+0xbc>
 800e844:	2306      	movs	r3, #6
 800e846:	e02c      	b.n	800e8a2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e848:	7efb      	ldrb	r3, [r7, #27]
 800e84a:	2b60      	cmp	r3, #96	@ 0x60
 800e84c:	d905      	bls.n	800e85a <create_name+0xce>
 800e84e:	7efb      	ldrb	r3, [r7, #27]
 800e850:	2b7a      	cmp	r3, #122	@ 0x7a
 800e852:	d802      	bhi.n	800e85a <create_name+0xce>
 800e854:	7efb      	ldrb	r3, [r7, #27]
 800e856:	3b20      	subs	r3, #32
 800e858:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800e85a:	693b      	ldr	r3, [r7, #16]
 800e85c:	1c5a      	adds	r2, r3, #1
 800e85e:	613a      	str	r2, [r7, #16]
 800e860:	68ba      	ldr	r2, [r7, #8]
 800e862:	4413      	add	r3, r2
 800e864:	7efa      	ldrb	r2, [r7, #27]
 800e866:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800e868:	e7a6      	b.n	800e7b8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e86a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800e86c:	68fa      	ldr	r2, [r7, #12]
 800e86e:	69fb      	ldr	r3, [r7, #28]
 800e870:	441a      	add	r2, r3
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e876:	693b      	ldr	r3, [r7, #16]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d101      	bne.n	800e880 <create_name+0xf4>
 800e87c:	2306      	movs	r3, #6
 800e87e:	e010      	b.n	800e8a2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	781b      	ldrb	r3, [r3, #0]
 800e884:	2be5      	cmp	r3, #229	@ 0xe5
 800e886:	d102      	bne.n	800e88e <create_name+0x102>
 800e888:	68bb      	ldr	r3, [r7, #8]
 800e88a:	2205      	movs	r2, #5
 800e88c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e88e:	7efb      	ldrb	r3, [r7, #27]
 800e890:	2b20      	cmp	r3, #32
 800e892:	d801      	bhi.n	800e898 <create_name+0x10c>
 800e894:	2204      	movs	r2, #4
 800e896:	e000      	b.n	800e89a <create_name+0x10e>
 800e898:	2200      	movs	r2, #0
 800e89a:	68bb      	ldr	r3, [r7, #8]
 800e89c:	330b      	adds	r3, #11
 800e89e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800e8a0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3720      	adds	r7, #32
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}
 800e8aa:	bf00      	nop
 800e8ac:	080232e4 	.word	0x080232e4
 800e8b0:	08016460 	.word	0x08016460

0800e8b4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e8b4:	b580      	push	{r7, lr}
 800e8b6:	b086      	sub	sp, #24
 800e8b8:	af00      	add	r7, sp, #0
 800e8ba:	6078      	str	r0, [r7, #4]
 800e8bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e8c2:	693b      	ldr	r3, [r7, #16]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e8c8:	e002      	b.n	800e8d0 <follow_path+0x1c>
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	3301      	adds	r3, #1
 800e8ce:	603b      	str	r3, [r7, #0]
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	2b2f      	cmp	r3, #47	@ 0x2f
 800e8d6:	d0f8      	beq.n	800e8ca <follow_path+0x16>
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	781b      	ldrb	r3, [r3, #0]
 800e8dc:	2b5c      	cmp	r3, #92	@ 0x5c
 800e8de:	d0f4      	beq.n	800e8ca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e8e0:	693b      	ldr	r3, [r7, #16]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	781b      	ldrb	r3, [r3, #0]
 800e8ea:	2b1f      	cmp	r3, #31
 800e8ec:	d80a      	bhi.n	800e904 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	2280      	movs	r2, #128	@ 0x80
 800e8f2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800e8f6:	2100      	movs	r1, #0
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f7ff fc7a 	bl	800e1f2 <dir_sdi>
 800e8fe:	4603      	mov	r3, r0
 800e900:	75fb      	strb	r3, [r7, #23]
 800e902:	e048      	b.n	800e996 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e904:	463b      	mov	r3, r7
 800e906:	4619      	mov	r1, r3
 800e908:	6878      	ldr	r0, [r7, #4]
 800e90a:	f7ff ff3f 	bl	800e78c <create_name>
 800e90e:	4603      	mov	r3, r0
 800e910:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e912:	7dfb      	ldrb	r3, [r7, #23]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d139      	bne.n	800e98c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f7ff fe4f 	bl	800e5bc <dir_find>
 800e91e:	4603      	mov	r3, r0
 800e920:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e928:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e92a:	7dfb      	ldrb	r3, [r7, #23]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d00a      	beq.n	800e946 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e930:	7dfb      	ldrb	r3, [r7, #23]
 800e932:	2b04      	cmp	r3, #4
 800e934:	d12c      	bne.n	800e990 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e936:	7afb      	ldrb	r3, [r7, #11]
 800e938:	f003 0304 	and.w	r3, r3, #4
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d127      	bne.n	800e990 <follow_path+0xdc>
 800e940:	2305      	movs	r3, #5
 800e942:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e944:	e024      	b.n	800e990 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e946:	7afb      	ldrb	r3, [r7, #11]
 800e948:	f003 0304 	and.w	r3, r3, #4
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d121      	bne.n	800e994 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e950:	693b      	ldr	r3, [r7, #16]
 800e952:	799b      	ldrb	r3, [r3, #6]
 800e954:	f003 0310 	and.w	r3, r3, #16
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d102      	bne.n	800e962 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e95c:	2305      	movs	r3, #5
 800e95e:	75fb      	strb	r3, [r7, #23]
 800e960:	e019      	b.n	800e996 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	695b      	ldr	r3, [r3, #20]
 800e96c:	68fa      	ldr	r2, [r7, #12]
 800e96e:	8992      	ldrh	r2, [r2, #12]
 800e970:	fbb3 f0f2 	udiv	r0, r3, r2
 800e974:	fb00 f202 	mul.w	r2, r0, r2
 800e978:	1a9b      	subs	r3, r3, r2
 800e97a:	440b      	add	r3, r1
 800e97c:	4619      	mov	r1, r3
 800e97e:	68f8      	ldr	r0, [r7, #12]
 800e980:	f7ff fddd 	bl	800e53e <ld_clust>
 800e984:	4602      	mov	r2, r0
 800e986:	693b      	ldr	r3, [r7, #16]
 800e988:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e98a:	e7bb      	b.n	800e904 <follow_path+0x50>
			if (res != FR_OK) break;
 800e98c:	bf00      	nop
 800e98e:	e002      	b.n	800e996 <follow_path+0xe2>
				break;
 800e990:	bf00      	nop
 800e992:	e000      	b.n	800e996 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e994:	bf00      	nop
			}
		}
	}

	return res;
 800e996:	7dfb      	ldrb	r3, [r7, #23]
}
 800e998:	4618      	mov	r0, r3
 800e99a:	3718      	adds	r7, #24
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}

0800e9a0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e9a0:	b480      	push	{r7}
 800e9a2:	b087      	sub	sp, #28
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e9a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e9ac:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d031      	beq.n	800ea1a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	617b      	str	r3, [r7, #20]
 800e9bc:	e002      	b.n	800e9c4 <get_ldnumber+0x24>
 800e9be:	697b      	ldr	r3, [r7, #20]
 800e9c0:	3301      	adds	r3, #1
 800e9c2:	617b      	str	r3, [r7, #20]
 800e9c4:	697b      	ldr	r3, [r7, #20]
 800e9c6:	781b      	ldrb	r3, [r3, #0]
 800e9c8:	2b20      	cmp	r3, #32
 800e9ca:	d903      	bls.n	800e9d4 <get_ldnumber+0x34>
 800e9cc:	697b      	ldr	r3, [r7, #20]
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	2b3a      	cmp	r3, #58	@ 0x3a
 800e9d2:	d1f4      	bne.n	800e9be <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e9d4:	697b      	ldr	r3, [r7, #20]
 800e9d6:	781b      	ldrb	r3, [r3, #0]
 800e9d8:	2b3a      	cmp	r3, #58	@ 0x3a
 800e9da:	d11c      	bne.n	800ea16 <get_ldnumber+0x76>
			tp = *path;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	1c5a      	adds	r2, r3, #1
 800e9e6:	60fa      	str	r2, [r7, #12]
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	3b30      	subs	r3, #48	@ 0x30
 800e9ec:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e9ee:	68bb      	ldr	r3, [r7, #8]
 800e9f0:	2b09      	cmp	r3, #9
 800e9f2:	d80e      	bhi.n	800ea12 <get_ldnumber+0x72>
 800e9f4:	68fa      	ldr	r2, [r7, #12]
 800e9f6:	697b      	ldr	r3, [r7, #20]
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	d10a      	bne.n	800ea12 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e9fc:	68bb      	ldr	r3, [r7, #8]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d107      	bne.n	800ea12 <get_ldnumber+0x72>
					vol = (int)i;
 800ea02:	68bb      	ldr	r3, [r7, #8]
 800ea04:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ea06:	697b      	ldr	r3, [r7, #20]
 800ea08:	3301      	adds	r3, #1
 800ea0a:	617b      	str	r3, [r7, #20]
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	697a      	ldr	r2, [r7, #20]
 800ea10:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ea12:	693b      	ldr	r3, [r7, #16]
 800ea14:	e002      	b.n	800ea1c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ea16:	2300      	movs	r3, #0
 800ea18:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ea1a:	693b      	ldr	r3, [r7, #16]
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	371c      	adds	r7, #28
 800ea20:	46bd      	mov	sp, r7
 800ea22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea26:	4770      	bx	lr

0800ea28 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b082      	sub	sp, #8
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	2200      	movs	r2, #0
 800ea36:	70da      	strb	r2, [r3, #3]
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	f04f 32ff 	mov.w	r2, #4294967295
 800ea3e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ea40:	6839      	ldr	r1, [r7, #0]
 800ea42:	6878      	ldr	r0, [r7, #4]
 800ea44:	f7fe fff6 	bl	800da34 <move_window>
 800ea48:	4603      	mov	r3, r0
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d001      	beq.n	800ea52 <check_fs+0x2a>
 800ea4e:	2304      	movs	r3, #4
 800ea50:	e038      	b.n	800eac4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	3338      	adds	r3, #56	@ 0x38
 800ea56:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ea5a:	4618      	mov	r0, r3
 800ea5c:	f7fe fd08 	bl	800d470 <ld_word>
 800ea60:	4603      	mov	r3, r0
 800ea62:	461a      	mov	r2, r3
 800ea64:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ea68:	429a      	cmp	r2, r3
 800ea6a:	d001      	beq.n	800ea70 <check_fs+0x48>
 800ea6c:	2303      	movs	r3, #3
 800ea6e:	e029      	b.n	800eac4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ea76:	2be9      	cmp	r3, #233	@ 0xe9
 800ea78:	d009      	beq.n	800ea8e <check_fs+0x66>
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ea80:	2beb      	cmp	r3, #235	@ 0xeb
 800ea82:	d11e      	bne.n	800eac2 <check_fs+0x9a>
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800ea8a:	2b90      	cmp	r3, #144	@ 0x90
 800ea8c:	d119      	bne.n	800eac2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	3338      	adds	r3, #56	@ 0x38
 800ea92:	3336      	adds	r3, #54	@ 0x36
 800ea94:	4618      	mov	r0, r3
 800ea96:	f7fe fd04 	bl	800d4a2 <ld_dword>
 800ea9a:	4603      	mov	r3, r0
 800ea9c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800eaa0:	4a0a      	ldr	r2, [pc, #40]	@ (800eacc <check_fs+0xa4>)
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	d101      	bne.n	800eaaa <check_fs+0x82>
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	e00c      	b.n	800eac4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	3338      	adds	r3, #56	@ 0x38
 800eaae:	3352      	adds	r3, #82	@ 0x52
 800eab0:	4618      	mov	r0, r3
 800eab2:	f7fe fcf6 	bl	800d4a2 <ld_dword>
 800eab6:	4603      	mov	r3, r0
 800eab8:	4a05      	ldr	r2, [pc, #20]	@ (800ead0 <check_fs+0xa8>)
 800eaba:	4293      	cmp	r3, r2
 800eabc:	d101      	bne.n	800eac2 <check_fs+0x9a>
 800eabe:	2300      	movs	r3, #0
 800eac0:	e000      	b.n	800eac4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800eac2:	2302      	movs	r3, #2
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	3708      	adds	r7, #8
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}
 800eacc:	00544146 	.word	0x00544146
 800ead0:	33544146 	.word	0x33544146

0800ead4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b096      	sub	sp, #88	@ 0x58
 800ead8:	af00      	add	r7, sp, #0
 800eada:	60f8      	str	r0, [r7, #12]
 800eadc:	60b9      	str	r1, [r7, #8]
 800eade:	4613      	mov	r3, r2
 800eae0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800eae2:	68bb      	ldr	r3, [r7, #8]
 800eae4:	2200      	movs	r2, #0
 800eae6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800eae8:	68f8      	ldr	r0, [r7, #12]
 800eaea:	f7ff ff59 	bl	800e9a0 <get_ldnumber>
 800eaee:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800eaf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	da01      	bge.n	800eafa <find_volume+0x26>
 800eaf6:	230b      	movs	r3, #11
 800eaf8:	e26a      	b.n	800efd0 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800eafa:	4aa3      	ldr	r2, [pc, #652]	@ (800ed88 <find_volume+0x2b4>)
 800eafc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eafe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb02:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800eb04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d101      	bne.n	800eb0e <find_volume+0x3a>
 800eb0a:	230c      	movs	r3, #12
 800eb0c:	e260      	b.n	800efd0 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 800eb0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800eb10:	f7fe fdaf 	bl	800d672 <lock_fs>
 800eb14:	4603      	mov	r3, r0
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d101      	bne.n	800eb1e <find_volume+0x4a>
 800eb1a:	230f      	movs	r3, #15
 800eb1c:	e258      	b.n	800efd0 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 800eb1e:	68bb      	ldr	r3, [r7, #8]
 800eb20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eb22:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800eb24:	79fb      	ldrb	r3, [r7, #7]
 800eb26:	f023 0301 	bic.w	r3, r3, #1
 800eb2a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800eb2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb2e:	781b      	ldrb	r3, [r3, #0]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d01a      	beq.n	800eb6a <find_volume+0x96>
		stat = disk_status(fs->drv);
 800eb34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb36:	785b      	ldrb	r3, [r3, #1]
 800eb38:	4618      	mov	r0, r3
 800eb3a:	f7fe fbfb 	bl	800d334 <disk_status>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800eb44:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eb48:	f003 0301 	and.w	r3, r3, #1
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d10c      	bne.n	800eb6a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800eb50:	79fb      	ldrb	r3, [r7, #7]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d007      	beq.n	800eb66 <find_volume+0x92>
 800eb56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eb5a:	f003 0304 	and.w	r3, r3, #4
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d001      	beq.n	800eb66 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800eb62:	230a      	movs	r3, #10
 800eb64:	e234      	b.n	800efd0 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 800eb66:	2300      	movs	r3, #0
 800eb68:	e232      	b.n	800efd0 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800eb6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800eb70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb72:	b2da      	uxtb	r2, r3
 800eb74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb76:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800eb78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb7a:	785b      	ldrb	r3, [r3, #1]
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	f7fe fbf3 	bl	800d368 <disk_initialize>
 800eb82:	4603      	mov	r3, r0
 800eb84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800eb88:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eb8c:	f003 0301 	and.w	r3, r3, #1
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d001      	beq.n	800eb98 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800eb94:	2303      	movs	r3, #3
 800eb96:	e21b      	b.n	800efd0 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800eb98:	79fb      	ldrb	r3, [r7, #7]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d007      	beq.n	800ebae <find_volume+0xda>
 800eb9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eba2:	f003 0304 	and.w	r3, r3, #4
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d001      	beq.n	800ebae <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800ebaa:	230a      	movs	r3, #10
 800ebac:	e210      	b.n	800efd0 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800ebae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebb0:	7858      	ldrb	r0, [r3, #1]
 800ebb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebb4:	330c      	adds	r3, #12
 800ebb6:	461a      	mov	r2, r3
 800ebb8:	2102      	movs	r1, #2
 800ebba:	f7fe fc3b 	bl	800d434 <disk_ioctl>
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d001      	beq.n	800ebc8 <find_volume+0xf4>
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	e203      	b.n	800efd0 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800ebc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebca:	899b      	ldrh	r3, [r3, #12]
 800ebcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebd0:	d80d      	bhi.n	800ebee <find_volume+0x11a>
 800ebd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebd4:	899b      	ldrh	r3, [r3, #12]
 800ebd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ebda:	d308      	bcc.n	800ebee <find_volume+0x11a>
 800ebdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebde:	899b      	ldrh	r3, [r3, #12]
 800ebe0:	461a      	mov	r2, r3
 800ebe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebe4:	899b      	ldrh	r3, [r3, #12]
 800ebe6:	3b01      	subs	r3, #1
 800ebe8:	4013      	ands	r3, r2
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d001      	beq.n	800ebf2 <find_volume+0x11e>
 800ebee:	2301      	movs	r3, #1
 800ebf0:	e1ee      	b.n	800efd0 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ebf6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ebf8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ebfa:	f7ff ff15 	bl	800ea28 <check_fs>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ec04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ec08:	2b02      	cmp	r3, #2
 800ec0a:	d149      	bne.n	800eca0 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec10:	e01e      	b.n	800ec50 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ec12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec14:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ec18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec1a:	011b      	lsls	r3, r3, #4
 800ec1c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800ec20:	4413      	add	r3, r2
 800ec22:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ec24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec26:	3304      	adds	r3, #4
 800ec28:	781b      	ldrb	r3, [r3, #0]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d006      	beq.n	800ec3c <find_volume+0x168>
 800ec2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec30:	3308      	adds	r3, #8
 800ec32:	4618      	mov	r0, r3
 800ec34:	f7fe fc35 	bl	800d4a2 <ld_dword>
 800ec38:	4602      	mov	r2, r0
 800ec3a:	e000      	b.n	800ec3e <find_volume+0x16a>
 800ec3c:	2200      	movs	r2, #0
 800ec3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec40:	009b      	lsls	r3, r3, #2
 800ec42:	3358      	adds	r3, #88	@ 0x58
 800ec44:	443b      	add	r3, r7
 800ec46:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ec4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec4c:	3301      	adds	r3, #1
 800ec4e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec52:	2b03      	cmp	r3, #3
 800ec54:	d9dd      	bls.n	800ec12 <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ec56:	2300      	movs	r3, #0
 800ec58:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800ec5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d002      	beq.n	800ec66 <find_volume+0x192>
 800ec60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec62:	3b01      	subs	r3, #1
 800ec64:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ec66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec68:	009b      	lsls	r3, r3, #2
 800ec6a:	3358      	adds	r3, #88	@ 0x58
 800ec6c:	443b      	add	r3, r7
 800ec6e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ec72:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ec74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d005      	beq.n	800ec86 <find_volume+0x1b2>
 800ec7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ec7c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ec7e:	f7ff fed3 	bl	800ea28 <check_fs>
 800ec82:	4603      	mov	r3, r0
 800ec84:	e000      	b.n	800ec88 <find_volume+0x1b4>
 800ec86:	2303      	movs	r3, #3
 800ec88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ec8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ec90:	2b01      	cmp	r3, #1
 800ec92:	d905      	bls.n	800eca0 <find_volume+0x1cc>
 800ec94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec96:	3301      	adds	r3, #1
 800ec98:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec9c:	2b03      	cmp	r3, #3
 800ec9e:	d9e2      	bls.n	800ec66 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800eca0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800eca4:	2b04      	cmp	r3, #4
 800eca6:	d101      	bne.n	800ecac <find_volume+0x1d8>
 800eca8:	2301      	movs	r3, #1
 800ecaa:	e191      	b.n	800efd0 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ecac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ecb0:	2b01      	cmp	r3, #1
 800ecb2:	d901      	bls.n	800ecb8 <find_volume+0x1e4>
 800ecb4:	230d      	movs	r3, #13
 800ecb6:	e18b      	b.n	800efd0 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ecb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecba:	3338      	adds	r3, #56	@ 0x38
 800ecbc:	330b      	adds	r3, #11
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	f7fe fbd6 	bl	800d470 <ld_word>
 800ecc4:	4603      	mov	r3, r0
 800ecc6:	461a      	mov	r2, r3
 800ecc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecca:	899b      	ldrh	r3, [r3, #12]
 800eccc:	429a      	cmp	r2, r3
 800ecce:	d001      	beq.n	800ecd4 <find_volume+0x200>
 800ecd0:	230d      	movs	r3, #13
 800ecd2:	e17d      	b.n	800efd0 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ecd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecd6:	3338      	adds	r3, #56	@ 0x38
 800ecd8:	3316      	adds	r3, #22
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f7fe fbc8 	bl	800d470 <ld_word>
 800ece0:	4603      	mov	r3, r0
 800ece2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ece4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d106      	bne.n	800ecf8 <find_volume+0x224>
 800ecea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecec:	3338      	adds	r3, #56	@ 0x38
 800ecee:	3324      	adds	r3, #36	@ 0x24
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f7fe fbd6 	bl	800d4a2 <ld_dword>
 800ecf6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800ecf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ecfc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ecfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed00:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800ed04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed06:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ed08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed0a:	789b      	ldrb	r3, [r3, #2]
 800ed0c:	2b01      	cmp	r3, #1
 800ed0e:	d005      	beq.n	800ed1c <find_volume+0x248>
 800ed10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed12:	789b      	ldrb	r3, [r3, #2]
 800ed14:	2b02      	cmp	r3, #2
 800ed16:	d001      	beq.n	800ed1c <find_volume+0x248>
 800ed18:	230d      	movs	r3, #13
 800ed1a:	e159      	b.n	800efd0 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ed1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed1e:	789b      	ldrb	r3, [r3, #2]
 800ed20:	461a      	mov	r2, r3
 800ed22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ed24:	fb02 f303 	mul.w	r3, r2, r3
 800ed28:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ed2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ed30:	461a      	mov	r2, r3
 800ed32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed34:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ed36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed38:	895b      	ldrh	r3, [r3, #10]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d008      	beq.n	800ed50 <find_volume+0x27c>
 800ed3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed40:	895b      	ldrh	r3, [r3, #10]
 800ed42:	461a      	mov	r2, r3
 800ed44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed46:	895b      	ldrh	r3, [r3, #10]
 800ed48:	3b01      	subs	r3, #1
 800ed4a:	4013      	ands	r3, r2
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d001      	beq.n	800ed54 <find_volume+0x280>
 800ed50:	230d      	movs	r3, #13
 800ed52:	e13d      	b.n	800efd0 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ed54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed56:	3338      	adds	r3, #56	@ 0x38
 800ed58:	3311      	adds	r3, #17
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f7fe fb88 	bl	800d470 <ld_word>
 800ed60:	4603      	mov	r3, r0
 800ed62:	461a      	mov	r2, r3
 800ed64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed66:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ed68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed6a:	891b      	ldrh	r3, [r3, #8]
 800ed6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ed6e:	8992      	ldrh	r2, [r2, #12]
 800ed70:	0952      	lsrs	r2, r2, #5
 800ed72:	b292      	uxth	r2, r2
 800ed74:	fbb3 f1f2 	udiv	r1, r3, r2
 800ed78:	fb01 f202 	mul.w	r2, r1, r2
 800ed7c:	1a9b      	subs	r3, r3, r2
 800ed7e:	b29b      	uxth	r3, r3
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d003      	beq.n	800ed8c <find_volume+0x2b8>
 800ed84:	230d      	movs	r3, #13
 800ed86:	e123      	b.n	800efd0 <find_volume+0x4fc>
 800ed88:	2000ae90 	.word	0x2000ae90

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ed8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed8e:	3338      	adds	r3, #56	@ 0x38
 800ed90:	3313      	adds	r3, #19
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7fe fb6c 	bl	800d470 <ld_word>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ed9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d106      	bne.n	800edb0 <find_volume+0x2dc>
 800eda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eda4:	3338      	adds	r3, #56	@ 0x38
 800eda6:	3320      	adds	r3, #32
 800eda8:	4618      	mov	r0, r3
 800edaa:	f7fe fb7a 	bl	800d4a2 <ld_dword>
 800edae:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800edb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edb2:	3338      	adds	r3, #56	@ 0x38
 800edb4:	330e      	adds	r3, #14
 800edb6:	4618      	mov	r0, r3
 800edb8:	f7fe fb5a 	bl	800d470 <ld_word>
 800edbc:	4603      	mov	r3, r0
 800edbe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800edc0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d101      	bne.n	800edca <find_volume+0x2f6>
 800edc6:	230d      	movs	r3, #13
 800edc8:	e102      	b.n	800efd0 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800edca:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800edcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800edce:	4413      	add	r3, r2
 800edd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800edd2:	8911      	ldrh	r1, [r2, #8]
 800edd4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800edd6:	8992      	ldrh	r2, [r2, #12]
 800edd8:	0952      	lsrs	r2, r2, #5
 800edda:	b292      	uxth	r2, r2
 800eddc:	fbb1 f2f2 	udiv	r2, r1, r2
 800ede0:	b292      	uxth	r2, r2
 800ede2:	4413      	add	r3, r2
 800ede4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ede6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ede8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edea:	429a      	cmp	r2, r3
 800edec:	d201      	bcs.n	800edf2 <find_volume+0x31e>
 800edee:	230d      	movs	r3, #13
 800edf0:	e0ee      	b.n	800efd0 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800edf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800edf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edf6:	1ad3      	subs	r3, r2, r3
 800edf8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800edfa:	8952      	ldrh	r2, [r2, #10]
 800edfc:	fbb3 f3f2 	udiv	r3, r3, r2
 800ee00:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ee02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d101      	bne.n	800ee0c <find_volume+0x338>
 800ee08:	230d      	movs	r3, #13
 800ee0a:	e0e1      	b.n	800efd0 <find_volume+0x4fc>
		fmt = FS_FAT32;
 800ee0c:	2303      	movs	r3, #3
 800ee0e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ee12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee14:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ee18:	4293      	cmp	r3, r2
 800ee1a:	d802      	bhi.n	800ee22 <find_volume+0x34e>
 800ee1c:	2302      	movs	r3, #2
 800ee1e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ee22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee24:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ee28:	4293      	cmp	r3, r2
 800ee2a:	d802      	bhi.n	800ee32 <find_volume+0x35e>
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ee32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee34:	1c9a      	adds	r2, r3, #2
 800ee36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee38:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800ee3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee3c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ee3e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ee40:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ee42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee44:	441a      	add	r2, r3
 800ee46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee48:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800ee4a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ee4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee4e:	441a      	add	r2, r3
 800ee50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee52:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800ee54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ee58:	2b03      	cmp	r3, #3
 800ee5a:	d11e      	bne.n	800ee9a <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ee5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee5e:	3338      	adds	r3, #56	@ 0x38
 800ee60:	332a      	adds	r3, #42	@ 0x2a
 800ee62:	4618      	mov	r0, r3
 800ee64:	f7fe fb04 	bl	800d470 <ld_word>
 800ee68:	4603      	mov	r3, r0
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d001      	beq.n	800ee72 <find_volume+0x39e>
 800ee6e:	230d      	movs	r3, #13
 800ee70:	e0ae      	b.n	800efd0 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ee72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee74:	891b      	ldrh	r3, [r3, #8]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d001      	beq.n	800ee7e <find_volume+0x3aa>
 800ee7a:	230d      	movs	r3, #13
 800ee7c:	e0a8      	b.n	800efd0 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ee7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee80:	3338      	adds	r3, #56	@ 0x38
 800ee82:	332c      	adds	r3, #44	@ 0x2c
 800ee84:	4618      	mov	r0, r3
 800ee86:	f7fe fb0c 	bl	800d4a2 <ld_dword>
 800ee8a:	4602      	mov	r2, r0
 800ee8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee8e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ee90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee92:	69db      	ldr	r3, [r3, #28]
 800ee94:	009b      	lsls	r3, r3, #2
 800ee96:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee98:	e01f      	b.n	800eeda <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ee9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee9c:	891b      	ldrh	r3, [r3, #8]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d101      	bne.n	800eea6 <find_volume+0x3d2>
 800eea2:	230d      	movs	r3, #13
 800eea4:	e094      	b.n	800efd0 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800eea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eea8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eeaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eeac:	441a      	add	r2, r3
 800eeae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eeb0:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800eeb2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800eeb6:	2b02      	cmp	r3, #2
 800eeb8:	d103      	bne.n	800eec2 <find_volume+0x3ee>
 800eeba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eebc:	69db      	ldr	r3, [r3, #28]
 800eebe:	005b      	lsls	r3, r3, #1
 800eec0:	e00a      	b.n	800eed8 <find_volume+0x404>
 800eec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eec4:	69da      	ldr	r2, [r3, #28]
 800eec6:	4613      	mov	r3, r2
 800eec8:	005b      	lsls	r3, r3, #1
 800eeca:	4413      	add	r3, r2
 800eecc:	085a      	lsrs	r2, r3, #1
 800eece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eed0:	69db      	ldr	r3, [r3, #28]
 800eed2:	f003 0301 	and.w	r3, r3, #1
 800eed6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800eed8:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800eeda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eedc:	6a1a      	ldr	r2, [r3, #32]
 800eede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eee0:	899b      	ldrh	r3, [r3, #12]
 800eee2:	4619      	mov	r1, r3
 800eee4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eee6:	440b      	add	r3, r1
 800eee8:	3b01      	subs	r3, #1
 800eeea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800eeec:	8989      	ldrh	r1, [r1, #12]
 800eeee:	fbb3 f3f1 	udiv	r3, r3, r1
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d201      	bcs.n	800eefa <find_volume+0x426>
 800eef6:	230d      	movs	r3, #13
 800eef8:	e06a      	b.n	800efd0 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800eefa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eefc:	f04f 32ff 	mov.w	r2, #4294967295
 800ef00:	619a      	str	r2, [r3, #24]
 800ef02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef04:	699a      	ldr	r2, [r3, #24]
 800ef06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef08:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800ef0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef0c:	2280      	movs	r2, #128	@ 0x80
 800ef0e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ef10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ef14:	2b03      	cmp	r3, #3
 800ef16:	d149      	bne.n	800efac <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ef18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef1a:	3338      	adds	r3, #56	@ 0x38
 800ef1c:	3330      	adds	r3, #48	@ 0x30
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f7fe faa6 	bl	800d470 <ld_word>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b01      	cmp	r3, #1
 800ef28:	d140      	bne.n	800efac <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ef2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef2c:	3301      	adds	r3, #1
 800ef2e:	4619      	mov	r1, r3
 800ef30:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ef32:	f7fe fd7f 	bl	800da34 <move_window>
 800ef36:	4603      	mov	r3, r0
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d137      	bne.n	800efac <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 800ef3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef3e:	2200      	movs	r2, #0
 800ef40:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ef42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef44:	3338      	adds	r3, #56	@ 0x38
 800ef46:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	f7fe fa90 	bl	800d470 <ld_word>
 800ef50:	4603      	mov	r3, r0
 800ef52:	461a      	mov	r2, r3
 800ef54:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	d127      	bne.n	800efac <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ef5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef5e:	3338      	adds	r3, #56	@ 0x38
 800ef60:	4618      	mov	r0, r3
 800ef62:	f7fe fa9e 	bl	800d4a2 <ld_dword>
 800ef66:	4603      	mov	r3, r0
 800ef68:	4a1b      	ldr	r2, [pc, #108]	@ (800efd8 <find_volume+0x504>)
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	d11e      	bne.n	800efac <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ef6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef70:	3338      	adds	r3, #56	@ 0x38
 800ef72:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ef76:	4618      	mov	r0, r3
 800ef78:	f7fe fa93 	bl	800d4a2 <ld_dword>
 800ef7c:	4603      	mov	r3, r0
 800ef7e:	4a17      	ldr	r2, [pc, #92]	@ (800efdc <find_volume+0x508>)
 800ef80:	4293      	cmp	r3, r2
 800ef82:	d113      	bne.n	800efac <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ef84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef86:	3338      	adds	r3, #56	@ 0x38
 800ef88:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	f7fe fa88 	bl	800d4a2 <ld_dword>
 800ef92:	4602      	mov	r2, r0
 800ef94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef96:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ef98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef9a:	3338      	adds	r3, #56	@ 0x38
 800ef9c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800efa0:	4618      	mov	r0, r3
 800efa2:	f7fe fa7e 	bl	800d4a2 <ld_dword>
 800efa6:	4602      	mov	r2, r0
 800efa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efaa:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800efac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efae:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800efb2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800efb4:	4b0a      	ldr	r3, [pc, #40]	@ (800efe0 <find_volume+0x50c>)
 800efb6:	881b      	ldrh	r3, [r3, #0]
 800efb8:	3301      	adds	r3, #1
 800efba:	b29a      	uxth	r2, r3
 800efbc:	4b08      	ldr	r3, [pc, #32]	@ (800efe0 <find_volume+0x50c>)
 800efbe:	801a      	strh	r2, [r3, #0]
 800efc0:	4b07      	ldr	r3, [pc, #28]	@ (800efe0 <find_volume+0x50c>)
 800efc2:	881a      	ldrh	r2, [r3, #0]
 800efc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800efc8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800efca:	f7fe fccb 	bl	800d964 <clear_lock>
#endif
	return FR_OK;
 800efce:	2300      	movs	r3, #0
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	3758      	adds	r7, #88	@ 0x58
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}
 800efd8:	41615252 	.word	0x41615252
 800efdc:	61417272 	.word	0x61417272
 800efe0:	2000ae94 	.word	0x2000ae94

0800efe4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b084      	sub	sp, #16
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
 800efec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800efee:	2309      	movs	r3, #9
 800eff0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d02e      	beq.n	800f056 <validate+0x72>
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d02a      	beq.n	800f056 <validate+0x72>
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	781b      	ldrb	r3, [r3, #0]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d025      	beq.n	800f056 <validate+0x72>
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	889a      	ldrh	r2, [r3, #4]
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	88db      	ldrh	r3, [r3, #6]
 800f014:	429a      	cmp	r2, r3
 800f016:	d11e      	bne.n	800f056 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	4618      	mov	r0, r3
 800f01e:	f7fe fb28 	bl	800d672 <lock_fs>
 800f022:	4603      	mov	r3, r0
 800f024:	2b00      	cmp	r3, #0
 800f026:	d014      	beq.n	800f052 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	785b      	ldrb	r3, [r3, #1]
 800f02e:	4618      	mov	r0, r3
 800f030:	f7fe f980 	bl	800d334 <disk_status>
 800f034:	4603      	mov	r3, r0
 800f036:	f003 0301 	and.w	r3, r3, #1
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d102      	bne.n	800f044 <validate+0x60>
				res = FR_OK;
 800f03e:	2300      	movs	r3, #0
 800f040:	73fb      	strb	r3, [r7, #15]
 800f042:	e008      	b.n	800f056 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	2100      	movs	r1, #0
 800f04a:	4618      	mov	r0, r3
 800f04c:	f7fe fb27 	bl	800d69e <unlock_fs>
 800f050:	e001      	b.n	800f056 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800f052:	230f      	movs	r3, #15
 800f054:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f056:	7bfb      	ldrb	r3, [r7, #15]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d102      	bne.n	800f062 <validate+0x7e>
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	e000      	b.n	800f064 <validate+0x80>
 800f062:	2300      	movs	r3, #0
 800f064:	683a      	ldr	r2, [r7, #0]
 800f066:	6013      	str	r3, [r2, #0]
	return res;
 800f068:	7bfb      	ldrb	r3, [r7, #15]
}
 800f06a:	4618      	mov	r0, r3
 800f06c:	3710      	adds	r7, #16
 800f06e:	46bd      	mov	sp, r7
 800f070:	bd80      	pop	{r7, pc}
	...

0800f074 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f074:	b580      	push	{r7, lr}
 800f076:	b088      	sub	sp, #32
 800f078:	af00      	add	r7, sp, #0
 800f07a:	60f8      	str	r0, [r7, #12]
 800f07c:	60b9      	str	r1, [r7, #8]
 800f07e:	4613      	mov	r3, r2
 800f080:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f082:	68bb      	ldr	r3, [r7, #8]
 800f084:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f086:	f107 0310 	add.w	r3, r7, #16
 800f08a:	4618      	mov	r0, r3
 800f08c:	f7ff fc88 	bl	800e9a0 <get_ldnumber>
 800f090:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f092:	69fb      	ldr	r3, [r7, #28]
 800f094:	2b00      	cmp	r3, #0
 800f096:	da01      	bge.n	800f09c <f_mount+0x28>
 800f098:	230b      	movs	r3, #11
 800f09a:	e048      	b.n	800f12e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f09c:	4a26      	ldr	r2, [pc, #152]	@ (800f138 <f_mount+0xc4>)
 800f09e:	69fb      	ldr	r3, [r7, #28]
 800f0a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0a4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f0a6:	69bb      	ldr	r3, [r7, #24]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d00f      	beq.n	800f0cc <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800f0ac:	69b8      	ldr	r0, [r7, #24]
 800f0ae:	f7fe fc59 	bl	800d964 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800f0b2:	69bb      	ldr	r3, [r7, #24]
 800f0b4:	691b      	ldr	r3, [r3, #16]
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f001 fe81 	bl	8010dbe <ff_del_syncobj>
 800f0bc:	4603      	mov	r3, r0
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d101      	bne.n	800f0c6 <f_mount+0x52>
 800f0c2:	2302      	movs	r3, #2
 800f0c4:	e033      	b.n	800f12e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f0c6:	69bb      	ldr	r3, [r7, #24]
 800f0c8:	2200      	movs	r2, #0
 800f0ca:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d00f      	beq.n	800f0f2 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800f0d8:	69fb      	ldr	r3, [r7, #28]
 800f0da:	b2da      	uxtb	r2, r3
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	3310      	adds	r3, #16
 800f0e0:	4619      	mov	r1, r3
 800f0e2:	4610      	mov	r0, r2
 800f0e4:	f001 fe50 	bl	8010d88 <ff_cre_syncobj>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d101      	bne.n	800f0f2 <f_mount+0x7e>
 800f0ee:	2302      	movs	r3, #2
 800f0f0:	e01d      	b.n	800f12e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f0f2:	68fa      	ldr	r2, [r7, #12]
 800f0f4:	4910      	ldr	r1, [pc, #64]	@ (800f138 <f_mount+0xc4>)
 800f0f6:	69fb      	ldr	r3, [r7, #28]
 800f0f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d002      	beq.n	800f108 <f_mount+0x94>
 800f102:	79fb      	ldrb	r3, [r7, #7]
 800f104:	2b01      	cmp	r3, #1
 800f106:	d001      	beq.n	800f10c <f_mount+0x98>
 800f108:	2300      	movs	r3, #0
 800f10a:	e010      	b.n	800f12e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f10c:	f107 010c 	add.w	r1, r7, #12
 800f110:	f107 0308 	add.w	r3, r7, #8
 800f114:	2200      	movs	r2, #0
 800f116:	4618      	mov	r0, r3
 800f118:	f7ff fcdc 	bl	800ead4 <find_volume>
 800f11c:	4603      	mov	r3, r0
 800f11e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	7dfa      	ldrb	r2, [r7, #23]
 800f124:	4611      	mov	r1, r2
 800f126:	4618      	mov	r0, r3
 800f128:	f7fe fab9 	bl	800d69e <unlock_fs>
 800f12c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3720      	adds	r7, #32
 800f132:	46bd      	mov	sp, r7
 800f134:	bd80      	pop	{r7, pc}
 800f136:	bf00      	nop
 800f138:	2000ae90 	.word	0x2000ae90

0800f13c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b098      	sub	sp, #96	@ 0x60
 800f140:	af00      	add	r7, sp, #0
 800f142:	60f8      	str	r0, [r7, #12]
 800f144:	60b9      	str	r1, [r7, #8]
 800f146:	4613      	mov	r3, r2
 800f148:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d101      	bne.n	800f154 <f_open+0x18>
 800f150:	2309      	movs	r3, #9
 800f152:	e1be      	b.n	800f4d2 <f_open+0x396>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f154:	79fb      	ldrb	r3, [r7, #7]
 800f156:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f15a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800f15c:	79fa      	ldrb	r2, [r7, #7]
 800f15e:	f107 0110 	add.w	r1, r7, #16
 800f162:	f107 0308 	add.w	r3, r7, #8
 800f166:	4618      	mov	r0, r3
 800f168:	f7ff fcb4 	bl	800ead4 <find_volume>
 800f16c:	4603      	mov	r3, r0
 800f16e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800f172:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f176:	2b00      	cmp	r3, #0
 800f178:	f040 819b 	bne.w	800f4b2 <f_open+0x376>
		dj.obj.fs = fs;
 800f17c:	693b      	ldr	r3, [r7, #16]
 800f17e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f180:	68ba      	ldr	r2, [r7, #8]
 800f182:	f107 0314 	add.w	r3, r7, #20
 800f186:	4611      	mov	r1, r2
 800f188:	4618      	mov	r0, r3
 800f18a:	f7ff fb93 	bl	800e8b4 <follow_path>
 800f18e:	4603      	mov	r3, r0
 800f190:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f194:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d118      	bne.n	800f1ce <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f19c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f1a0:	b25b      	sxtb	r3, r3
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	da03      	bge.n	800f1ae <f_open+0x72>
				res = FR_INVALID_NAME;
 800f1a6:	2306      	movs	r3, #6
 800f1a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f1ac:	e00f      	b.n	800f1ce <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f1ae:	79fb      	ldrb	r3, [r7, #7]
 800f1b0:	2b01      	cmp	r3, #1
 800f1b2:	bf8c      	ite	hi
 800f1b4:	2301      	movhi	r3, #1
 800f1b6:	2300      	movls	r3, #0
 800f1b8:	b2db      	uxtb	r3, r3
 800f1ba:	461a      	mov	r2, r3
 800f1bc:	f107 0314 	add.w	r3, r7, #20
 800f1c0:	4611      	mov	r1, r2
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	f7fe fa86 	bl	800d6d4 <chk_lock>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f1ce:	79fb      	ldrb	r3, [r7, #7]
 800f1d0:	f003 031c 	and.w	r3, r3, #28
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d07f      	beq.n	800f2d8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800f1d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d017      	beq.n	800f210 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f1e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f1e4:	2b04      	cmp	r3, #4
 800f1e6:	d10e      	bne.n	800f206 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f1e8:	f7fe fad0 	bl	800d78c <enq_lock>
 800f1ec:	4603      	mov	r3, r0
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d006      	beq.n	800f200 <f_open+0xc4>
 800f1f2:	f107 0314 	add.w	r3, r7, #20
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	f7ff fa35 	bl	800e666 <dir_register>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	e000      	b.n	800f202 <f_open+0xc6>
 800f200:	2312      	movs	r3, #18
 800f202:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f206:	79fb      	ldrb	r3, [r7, #7]
 800f208:	f043 0308 	orr.w	r3, r3, #8
 800f20c:	71fb      	strb	r3, [r7, #7]
 800f20e:	e010      	b.n	800f232 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f210:	7ebb      	ldrb	r3, [r7, #26]
 800f212:	f003 0311 	and.w	r3, r3, #17
 800f216:	2b00      	cmp	r3, #0
 800f218:	d003      	beq.n	800f222 <f_open+0xe6>
					res = FR_DENIED;
 800f21a:	2307      	movs	r3, #7
 800f21c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f220:	e007      	b.n	800f232 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f222:	79fb      	ldrb	r3, [r7, #7]
 800f224:	f003 0304 	and.w	r3, r3, #4
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d002      	beq.n	800f232 <f_open+0xf6>
 800f22c:	2308      	movs	r3, #8
 800f22e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f232:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f236:	2b00      	cmp	r3, #0
 800f238:	d168      	bne.n	800f30c <f_open+0x1d0>
 800f23a:	79fb      	ldrb	r3, [r7, #7]
 800f23c:	f003 0308 	and.w	r3, r3, #8
 800f240:	2b00      	cmp	r3, #0
 800f242:	d063      	beq.n	800f30c <f_open+0x1d0>
				dw = GET_FATTIME();
 800f244:	f7fd fb14 	bl	800c870 <get_fattime>
 800f248:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f24a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f24c:	330e      	adds	r3, #14
 800f24e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f250:	4618      	mov	r0, r3
 800f252:	f7fe f964 	bl	800d51e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f258:	3316      	adds	r3, #22
 800f25a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f25c:	4618      	mov	r0, r3
 800f25e:	f7fe f95e 	bl	800d51e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f264:	330b      	adds	r3, #11
 800f266:	2220      	movs	r2, #32
 800f268:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f26a:	693b      	ldr	r3, [r7, #16]
 800f26c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f26e:	4611      	mov	r1, r2
 800f270:	4618      	mov	r0, r3
 800f272:	f7ff f964 	bl	800e53e <ld_clust>
 800f276:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f27c:	2200      	movs	r2, #0
 800f27e:	4618      	mov	r0, r3
 800f280:	f7ff f97c 	bl	800e57c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f286:	331c      	adds	r3, #28
 800f288:	2100      	movs	r1, #0
 800f28a:	4618      	mov	r0, r3
 800f28c:	f7fe f947 	bl	800d51e <st_dword>
					fs->wflag = 1;
 800f290:	693b      	ldr	r3, [r7, #16]
 800f292:	2201      	movs	r2, #1
 800f294:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d037      	beq.n	800f30c <f_open+0x1d0>
						dw = fs->winsect;
 800f29c:	693b      	ldr	r3, [r7, #16]
 800f29e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f2a0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800f2a2:	f107 0314 	add.w	r3, r7, #20
 800f2a6:	2200      	movs	r2, #0
 800f2a8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	f7fe fe6c 	bl	800df88 <remove_chain>
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800f2b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d126      	bne.n	800f30c <f_open+0x1d0>
							res = move_window(fs, dw);
 800f2be:	693b      	ldr	r3, [r7, #16]
 800f2c0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	f7fe fbb6 	bl	800da34 <move_window>
 800f2c8:	4603      	mov	r3, r0
 800f2ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f2ce:	693b      	ldr	r3, [r7, #16]
 800f2d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f2d2:	3a01      	subs	r2, #1
 800f2d4:	615a      	str	r2, [r3, #20]
 800f2d6:	e019      	b.n	800f30c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f2d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d115      	bne.n	800f30c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f2e0:	7ebb      	ldrb	r3, [r7, #26]
 800f2e2:	f003 0310 	and.w	r3, r3, #16
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d003      	beq.n	800f2f2 <f_open+0x1b6>
					res = FR_NO_FILE;
 800f2ea:	2304      	movs	r3, #4
 800f2ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f2f0:	e00c      	b.n	800f30c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f2f2:	79fb      	ldrb	r3, [r7, #7]
 800f2f4:	f003 0302 	and.w	r3, r3, #2
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d007      	beq.n	800f30c <f_open+0x1d0>
 800f2fc:	7ebb      	ldrb	r3, [r7, #26]
 800f2fe:	f003 0301 	and.w	r3, r3, #1
 800f302:	2b00      	cmp	r3, #0
 800f304:	d002      	beq.n	800f30c <f_open+0x1d0>
						res = FR_DENIED;
 800f306:	2307      	movs	r3, #7
 800f308:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800f30c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f310:	2b00      	cmp	r3, #0
 800f312:	d126      	bne.n	800f362 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f314:	79fb      	ldrb	r3, [r7, #7]
 800f316:	f003 0308 	and.w	r3, r3, #8
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d003      	beq.n	800f326 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800f31e:	79fb      	ldrb	r3, [r7, #7]
 800f320:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f324:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f326:	693b      	ldr	r3, [r7, #16]
 800f328:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800f32e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f334:	79fb      	ldrb	r3, [r7, #7]
 800f336:	2b01      	cmp	r3, #1
 800f338:	bf8c      	ite	hi
 800f33a:	2301      	movhi	r3, #1
 800f33c:	2300      	movls	r3, #0
 800f33e:	b2db      	uxtb	r3, r3
 800f340:	461a      	mov	r2, r3
 800f342:	f107 0314 	add.w	r3, r7, #20
 800f346:	4611      	mov	r1, r2
 800f348:	4618      	mov	r0, r3
 800f34a:	f7fe fa41 	bl	800d7d0 <inc_lock>
 800f34e:	4602      	mov	r2, r0
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	691b      	ldr	r3, [r3, #16]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d102      	bne.n	800f362 <f_open+0x226>
 800f35c:	2302      	movs	r3, #2
 800f35e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f362:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f366:	2b00      	cmp	r3, #0
 800f368:	f040 80a3 	bne.w	800f4b2 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f36c:	693b      	ldr	r3, [r7, #16]
 800f36e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f370:	4611      	mov	r1, r2
 800f372:	4618      	mov	r0, r3
 800f374:	f7ff f8e3 	bl	800e53e <ld_clust>
 800f378:	4602      	mov	r2, r0
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f37e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f380:	331c      	adds	r3, #28
 800f382:	4618      	mov	r0, r3
 800f384:	f7fe f88d 	bl	800d4a2 <ld_dword>
 800f388:	4602      	mov	r2, r0
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	2200      	movs	r2, #0
 800f392:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f394:	693a      	ldr	r2, [r7, #16]
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f39a:	693b      	ldr	r3, [r7, #16]
 800f39c:	88da      	ldrh	r2, [r3, #6]
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	79fa      	ldrb	r2, [r7, #7]
 800f3a6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	3330      	adds	r3, #48	@ 0x30
 800f3be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f3c2:	2100      	movs	r1, #0
 800f3c4:	4618      	mov	r0, r3
 800f3c6:	f7fe f8f7 	bl	800d5b8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f3ca:	79fb      	ldrb	r3, [r7, #7]
 800f3cc:	f003 0320 	and.w	r3, r3, #32
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d06e      	beq.n	800f4b2 <f_open+0x376>
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	68db      	ldr	r3, [r3, #12]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d06a      	beq.n	800f4b2 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	68da      	ldr	r2, [r3, #12]
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f3e4:	693b      	ldr	r3, [r7, #16]
 800f3e6:	895b      	ldrh	r3, [r3, #10]
 800f3e8:	461a      	mov	r2, r3
 800f3ea:	693b      	ldr	r3, [r7, #16]
 800f3ec:	899b      	ldrh	r3, [r3, #12]
 800f3ee:	fb02 f303 	mul.w	r3, r2, r3
 800f3f2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	689b      	ldr	r3, [r3, #8]
 800f3f8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	68db      	ldr	r3, [r3, #12]
 800f3fe:	657b      	str	r3, [r7, #84]	@ 0x54
 800f400:	e016      	b.n	800f430 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f406:	4618      	mov	r0, r3
 800f408:	f7fe fbd1 	bl	800dbae <get_fat>
 800f40c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800f40e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f410:	2b01      	cmp	r3, #1
 800f412:	d802      	bhi.n	800f41a <f_open+0x2de>
 800f414:	2302      	movs	r3, #2
 800f416:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f41a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f41c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f420:	d102      	bne.n	800f428 <f_open+0x2ec>
 800f422:	2301      	movs	r3, #1
 800f424:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f428:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f42a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f42c:	1ad3      	subs	r3, r2, r3
 800f42e:	657b      	str	r3, [r7, #84]	@ 0x54
 800f430:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f434:	2b00      	cmp	r3, #0
 800f436:	d103      	bne.n	800f440 <f_open+0x304>
 800f438:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f43a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f43c:	429a      	cmp	r2, r3
 800f43e:	d8e0      	bhi.n	800f402 <f_open+0x2c6>
				}
				fp->clust = clst;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f444:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f446:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d131      	bne.n	800f4b2 <f_open+0x376>
 800f44e:	693b      	ldr	r3, [r7, #16]
 800f450:	899b      	ldrh	r3, [r3, #12]
 800f452:	461a      	mov	r2, r3
 800f454:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f456:	fbb3 f1f2 	udiv	r1, r3, r2
 800f45a:	fb01 f202 	mul.w	r2, r1, r2
 800f45e:	1a9b      	subs	r3, r3, r2
 800f460:	2b00      	cmp	r3, #0
 800f462:	d026      	beq.n	800f4b2 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f464:	693b      	ldr	r3, [r7, #16]
 800f466:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f468:	4618      	mov	r0, r3
 800f46a:	f7fe fb81 	bl	800db70 <clust2sect>
 800f46e:	6478      	str	r0, [r7, #68]	@ 0x44
 800f470:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f472:	2b00      	cmp	r3, #0
 800f474:	d103      	bne.n	800f47e <f_open+0x342>
						res = FR_INT_ERR;
 800f476:	2302      	movs	r3, #2
 800f478:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f47c:	e019      	b.n	800f4b2 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f47e:	693b      	ldr	r3, [r7, #16]
 800f480:	899b      	ldrh	r3, [r3, #12]
 800f482:	461a      	mov	r2, r3
 800f484:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f486:	fbb3 f2f2 	udiv	r2, r3, r2
 800f48a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f48c:	441a      	add	r2, r3
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f492:	693b      	ldr	r3, [r7, #16]
 800f494:	7858      	ldrb	r0, [r3, #1]
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	6a1a      	ldr	r2, [r3, #32]
 800f4a0:	2301      	movs	r3, #1
 800f4a2:	f7fd ff87 	bl	800d3b4 <disk_read>
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d002      	beq.n	800f4b2 <f_open+0x376>
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f4b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d002      	beq.n	800f4c0 <f_open+0x384>
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	2200      	movs	r2, #0
 800f4be:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f4c0:	693b      	ldr	r3, [r7, #16]
 800f4c2:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800f4c6:	4611      	mov	r1, r2
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f7fe f8e8 	bl	800d69e <unlock_fs>
 800f4ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	3760      	adds	r7, #96	@ 0x60
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}

0800f4da <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800f4da:	b580      	push	{r7, lr}
 800f4dc:	b08e      	sub	sp, #56	@ 0x38
 800f4de:	af00      	add	r7, sp, #0
 800f4e0:	60f8      	str	r0, [r7, #12]
 800f4e2:	60b9      	str	r1, [r7, #8]
 800f4e4:	607a      	str	r2, [r7, #4]
 800f4e6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800f4e8:	68bb      	ldr	r3, [r7, #8]
 800f4ea:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800f4ec:	683b      	ldr	r3, [r7, #0]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	f107 0214 	add.w	r2, r7, #20
 800f4f8:	4611      	mov	r1, r2
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f7ff fd72 	bl	800efe4 <validate>
 800f500:	4603      	mov	r3, r0
 800f502:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f506:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d107      	bne.n	800f51e <f_read+0x44>
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	7d5b      	ldrb	r3, [r3, #21]
 800f512:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800f516:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d009      	beq.n	800f532 <f_read+0x58>
 800f51e:	697b      	ldr	r3, [r7, #20]
 800f520:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800f524:	4611      	mov	r1, r2
 800f526:	4618      	mov	r0, r3
 800f528:	f7fe f8b9 	bl	800d69e <unlock_fs>
 800f52c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f530:	e15d      	b.n	800f7ee <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	7d1b      	ldrb	r3, [r3, #20]
 800f536:	f003 0301 	and.w	r3, r3, #1
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d106      	bne.n	800f54c <f_read+0x72>
 800f53e:	697b      	ldr	r3, [r7, #20]
 800f540:	2107      	movs	r1, #7
 800f542:	4618      	mov	r0, r3
 800f544:	f7fe f8ab 	bl	800d69e <unlock_fs>
 800f548:	2307      	movs	r3, #7
 800f54a:	e150      	b.n	800f7ee <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	68da      	ldr	r2, [r3, #12]
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	699b      	ldr	r3, [r3, #24]
 800f554:	1ad3      	subs	r3, r2, r3
 800f556:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800f558:	687a      	ldr	r2, [r7, #4]
 800f55a:	6a3b      	ldr	r3, [r7, #32]
 800f55c:	429a      	cmp	r2, r3
 800f55e:	f240 813c 	bls.w	800f7da <f_read+0x300>
 800f562:	6a3b      	ldr	r3, [r7, #32]
 800f564:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800f566:	e138      	b.n	800f7da <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	699b      	ldr	r3, [r3, #24]
 800f56c:	697a      	ldr	r2, [r7, #20]
 800f56e:	8992      	ldrh	r2, [r2, #12]
 800f570:	fbb3 f1f2 	udiv	r1, r3, r2
 800f574:	fb01 f202 	mul.w	r2, r1, r2
 800f578:	1a9b      	subs	r3, r3, r2
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	f040 80f3 	bne.w	800f766 <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	699b      	ldr	r3, [r3, #24]
 800f584:	697a      	ldr	r2, [r7, #20]
 800f586:	8992      	ldrh	r2, [r2, #12]
 800f588:	fbb3 f3f2 	udiv	r3, r3, r2
 800f58c:	697a      	ldr	r2, [r7, #20]
 800f58e:	8952      	ldrh	r2, [r2, #10]
 800f590:	3a01      	subs	r2, #1
 800f592:	4013      	ands	r3, r2
 800f594:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800f596:	69fb      	ldr	r3, [r7, #28]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d139      	bne.n	800f610 <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	699b      	ldr	r3, [r3, #24]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d103      	bne.n	800f5ac <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	689b      	ldr	r3, [r3, #8]
 800f5a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800f5aa:	e013      	b.n	800f5d4 <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d007      	beq.n	800f5c4 <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	699b      	ldr	r3, [r3, #24]
 800f5b8:	4619      	mov	r1, r3
 800f5ba:	68f8      	ldr	r0, [r7, #12]
 800f5bc:	f7fe fde1 	bl	800e182 <clmt_clust>
 800f5c0:	6338      	str	r0, [r7, #48]	@ 0x30
 800f5c2:	e007      	b.n	800f5d4 <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	69db      	ldr	r3, [r3, #28]
 800f5ca:	4619      	mov	r1, r3
 800f5cc:	4610      	mov	r0, r2
 800f5ce:	f7fe faee 	bl	800dbae <get_fat>
 800f5d2:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d6:	2b01      	cmp	r3, #1
 800f5d8:	d809      	bhi.n	800f5ee <f_read+0x114>
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	2202      	movs	r2, #2
 800f5de:	755a      	strb	r2, [r3, #21]
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	2102      	movs	r1, #2
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	f7fe f85a 	bl	800d69e <unlock_fs>
 800f5ea:	2302      	movs	r3, #2
 800f5ec:	e0ff      	b.n	800f7ee <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f5ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5f4:	d109      	bne.n	800f60a <f_read+0x130>
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	2201      	movs	r2, #1
 800f5fa:	755a      	strb	r2, [r3, #21]
 800f5fc:	697b      	ldr	r3, [r7, #20]
 800f5fe:	2101      	movs	r1, #1
 800f600:	4618      	mov	r0, r3
 800f602:	f7fe f84c 	bl	800d69e <unlock_fs>
 800f606:	2301      	movs	r3, #1
 800f608:	e0f1      	b.n	800f7ee <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f60e:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f610:	697a      	ldr	r2, [r7, #20]
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	69db      	ldr	r3, [r3, #28]
 800f616:	4619      	mov	r1, r3
 800f618:	4610      	mov	r0, r2
 800f61a:	f7fe faa9 	bl	800db70 <clust2sect>
 800f61e:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f620:	69bb      	ldr	r3, [r7, #24]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d109      	bne.n	800f63a <f_read+0x160>
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	2202      	movs	r2, #2
 800f62a:	755a      	strb	r2, [r3, #21]
 800f62c:	697b      	ldr	r3, [r7, #20]
 800f62e:	2102      	movs	r1, #2
 800f630:	4618      	mov	r0, r3
 800f632:	f7fe f834 	bl	800d69e <unlock_fs>
 800f636:	2302      	movs	r3, #2
 800f638:	e0d9      	b.n	800f7ee <f_read+0x314>
			sect += csect;
 800f63a:	69ba      	ldr	r2, [r7, #24]
 800f63c:	69fb      	ldr	r3, [r7, #28]
 800f63e:	4413      	add	r3, r2
 800f640:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	899b      	ldrh	r3, [r3, #12]
 800f646:	461a      	mov	r2, r3
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f64e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f652:	2b00      	cmp	r3, #0
 800f654:	d046      	beq.n	800f6e4 <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f656:	69fa      	ldr	r2, [r7, #28]
 800f658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f65a:	4413      	add	r3, r2
 800f65c:	697a      	ldr	r2, [r7, #20]
 800f65e:	8952      	ldrh	r2, [r2, #10]
 800f660:	4293      	cmp	r3, r2
 800f662:	d905      	bls.n	800f670 <f_read+0x196>
					cc = fs->csize - csect;
 800f664:	697b      	ldr	r3, [r7, #20]
 800f666:	895b      	ldrh	r3, [r3, #10]
 800f668:	461a      	mov	r2, r3
 800f66a:	69fb      	ldr	r3, [r7, #28]
 800f66c:	1ad3      	subs	r3, r2, r3
 800f66e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	7858      	ldrb	r0, [r3, #1]
 800f674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f676:	69ba      	ldr	r2, [r7, #24]
 800f678:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f67a:	f7fd fe9b 	bl	800d3b4 <disk_read>
 800f67e:	4603      	mov	r3, r0
 800f680:	2b00      	cmp	r3, #0
 800f682:	d009      	beq.n	800f698 <f_read+0x1be>
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	2201      	movs	r2, #1
 800f688:	755a      	strb	r2, [r3, #21]
 800f68a:	697b      	ldr	r3, [r7, #20]
 800f68c:	2101      	movs	r1, #1
 800f68e:	4618      	mov	r0, r3
 800f690:	f7fe f805 	bl	800d69e <unlock_fs>
 800f694:	2301      	movs	r3, #1
 800f696:	e0aa      	b.n	800f7ee <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	7d1b      	ldrb	r3, [r3, #20]
 800f69c:	b25b      	sxtb	r3, r3
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	da18      	bge.n	800f6d4 <f_read+0x1fa>
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	6a1a      	ldr	r2, [r3, #32]
 800f6a6:	69bb      	ldr	r3, [r7, #24]
 800f6a8:	1ad3      	subs	r3, r2, r3
 800f6aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6ac:	429a      	cmp	r2, r3
 800f6ae:	d911      	bls.n	800f6d4 <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	6a1a      	ldr	r2, [r3, #32]
 800f6b4:	69bb      	ldr	r3, [r7, #24]
 800f6b6:	1ad3      	subs	r3, r2, r3
 800f6b8:	697a      	ldr	r2, [r7, #20]
 800f6ba:	8992      	ldrh	r2, [r2, #12]
 800f6bc:	fb02 f303 	mul.w	r3, r2, r3
 800f6c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f6c2:	18d0      	adds	r0, r2, r3
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f6ca:	697b      	ldr	r3, [r7, #20]
 800f6cc:	899b      	ldrh	r3, [r3, #12]
 800f6ce:	461a      	mov	r2, r3
 800f6d0:	f7fd ff51 	bl	800d576 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f6d4:	697b      	ldr	r3, [r7, #20]
 800f6d6:	899b      	ldrh	r3, [r3, #12]
 800f6d8:	461a      	mov	r2, r3
 800f6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6dc:	fb02 f303 	mul.w	r3, r2, r3
 800f6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800f6e2:	e066      	b.n	800f7b2 <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	6a1b      	ldr	r3, [r3, #32]
 800f6e8:	69ba      	ldr	r2, [r7, #24]
 800f6ea:	429a      	cmp	r2, r3
 800f6ec:	d038      	beq.n	800f760 <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	7d1b      	ldrb	r3, [r3, #20]
 800f6f2:	b25b      	sxtb	r3, r3
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	da1d      	bge.n	800f734 <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	7858      	ldrb	r0, [r3, #1]
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	6a1a      	ldr	r2, [r3, #32]
 800f706:	2301      	movs	r3, #1
 800f708:	f7fd fe74 	bl	800d3f4 <disk_write>
 800f70c:	4603      	mov	r3, r0
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d009      	beq.n	800f726 <f_read+0x24c>
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	2201      	movs	r2, #1
 800f716:	755a      	strb	r2, [r3, #21]
 800f718:	697b      	ldr	r3, [r7, #20]
 800f71a:	2101      	movs	r1, #1
 800f71c:	4618      	mov	r0, r3
 800f71e:	f7fd ffbe 	bl	800d69e <unlock_fs>
 800f722:	2301      	movs	r3, #1
 800f724:	e063      	b.n	800f7ee <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	7d1b      	ldrb	r3, [r3, #20]
 800f72a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f72e:	b2da      	uxtb	r2, r3
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f734:	697b      	ldr	r3, [r7, #20]
 800f736:	7858      	ldrb	r0, [r3, #1]
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f73e:	2301      	movs	r3, #1
 800f740:	69ba      	ldr	r2, [r7, #24]
 800f742:	f7fd fe37 	bl	800d3b4 <disk_read>
 800f746:	4603      	mov	r3, r0
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d009      	beq.n	800f760 <f_read+0x286>
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	2201      	movs	r2, #1
 800f750:	755a      	strb	r2, [r3, #21]
 800f752:	697b      	ldr	r3, [r7, #20]
 800f754:	2101      	movs	r1, #1
 800f756:	4618      	mov	r0, r3
 800f758:	f7fd ffa1 	bl	800d69e <unlock_fs>
 800f75c:	2301      	movs	r3, #1
 800f75e:	e046      	b.n	800f7ee <f_read+0x314>
			}
#endif
			fp->sect = sect;
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	69ba      	ldr	r2, [r7, #24]
 800f764:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f766:	697b      	ldr	r3, [r7, #20]
 800f768:	899b      	ldrh	r3, [r3, #12]
 800f76a:	4618      	mov	r0, r3
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	699b      	ldr	r3, [r3, #24]
 800f770:	697a      	ldr	r2, [r7, #20]
 800f772:	8992      	ldrh	r2, [r2, #12]
 800f774:	fbb3 f1f2 	udiv	r1, r3, r2
 800f778:	fb01 f202 	mul.w	r2, r1, r2
 800f77c:	1a9b      	subs	r3, r3, r2
 800f77e:	1ac3      	subs	r3, r0, r3
 800f780:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800f782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	429a      	cmp	r2, r3
 800f788:	d901      	bls.n	800f78e <f_read+0x2b4>
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	699b      	ldr	r3, [r3, #24]
 800f798:	697a      	ldr	r2, [r7, #20]
 800f79a:	8992      	ldrh	r2, [r2, #12]
 800f79c:	fbb3 f0f2 	udiv	r0, r3, r2
 800f7a0:	fb00 f202 	mul.w	r2, r0, r2
 800f7a4:	1a9b      	subs	r3, r3, r2
 800f7a6:	440b      	add	r3, r1
 800f7a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f7aa:	4619      	mov	r1, r3
 800f7ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7ae:	f7fd fee2 	bl	800d576 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f7b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f7b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7b6:	4413      	add	r3, r2
 800f7b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	699a      	ldr	r2, [r3, #24]
 800f7be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7c0:	441a      	add	r2, r3
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	619a      	str	r2, [r3, #24]
 800f7c6:	683b      	ldr	r3, [r7, #0]
 800f7c8:	681a      	ldr	r2, [r3, #0]
 800f7ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7cc:	441a      	add	r2, r3
 800f7ce:	683b      	ldr	r3, [r7, #0]
 800f7d0:	601a      	str	r2, [r3, #0]
 800f7d2:	687a      	ldr	r2, [r7, #4]
 800f7d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7d6:	1ad3      	subs	r3, r2, r3
 800f7d8:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	f47f aec3 	bne.w	800f568 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800f7e2:	697b      	ldr	r3, [r7, #20]
 800f7e4:	2100      	movs	r1, #0
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	f7fd ff59 	bl	800d69e <unlock_fs>
 800f7ec:	2300      	movs	r3, #0
}
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	3738      	adds	r7, #56	@ 0x38
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	bd80      	pop	{r7, pc}

0800f7f6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f7f6:	b580      	push	{r7, lr}
 800f7f8:	b08c      	sub	sp, #48	@ 0x30
 800f7fa:	af00      	add	r7, sp, #0
 800f7fc:	60f8      	str	r0, [r7, #12]
 800f7fe:	60b9      	str	r1, [r7, #8]
 800f800:	607a      	str	r2, [r7, #4]
 800f802:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f804:	68bb      	ldr	r3, [r7, #8]
 800f806:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f808:	683b      	ldr	r3, [r7, #0]
 800f80a:	2200      	movs	r2, #0
 800f80c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	f107 0210 	add.w	r2, r7, #16
 800f814:	4611      	mov	r1, r2
 800f816:	4618      	mov	r0, r3
 800f818:	f7ff fbe4 	bl	800efe4 <validate>
 800f81c:	4603      	mov	r3, r0
 800f81e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f822:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f826:	2b00      	cmp	r3, #0
 800f828:	d107      	bne.n	800f83a <f_write+0x44>
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	7d5b      	ldrb	r3, [r3, #21]
 800f82e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f832:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f836:	2b00      	cmp	r3, #0
 800f838:	d009      	beq.n	800f84e <f_write+0x58>
 800f83a:	693b      	ldr	r3, [r7, #16]
 800f83c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f840:	4611      	mov	r1, r2
 800f842:	4618      	mov	r0, r3
 800f844:	f7fd ff2b 	bl	800d69e <unlock_fs>
 800f848:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f84c:	e192      	b.n	800fb74 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	7d1b      	ldrb	r3, [r3, #20]
 800f852:	f003 0302 	and.w	r3, r3, #2
 800f856:	2b00      	cmp	r3, #0
 800f858:	d106      	bne.n	800f868 <f_write+0x72>
 800f85a:	693b      	ldr	r3, [r7, #16]
 800f85c:	2107      	movs	r1, #7
 800f85e:	4618      	mov	r0, r3
 800f860:	f7fd ff1d 	bl	800d69e <unlock_fs>
 800f864:	2307      	movs	r3, #7
 800f866:	e185      	b.n	800fb74 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	699a      	ldr	r2, [r3, #24]
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	441a      	add	r2, r3
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	699b      	ldr	r3, [r3, #24]
 800f874:	429a      	cmp	r2, r3
 800f876:	f080 816a 	bcs.w	800fb4e <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	699b      	ldr	r3, [r3, #24]
 800f87e:	43db      	mvns	r3, r3
 800f880:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800f882:	e164      	b.n	800fb4e <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	699b      	ldr	r3, [r3, #24]
 800f888:	693a      	ldr	r2, [r7, #16]
 800f88a:	8992      	ldrh	r2, [r2, #12]
 800f88c:	fbb3 f1f2 	udiv	r1, r3, r2
 800f890:	fb01 f202 	mul.w	r2, r1, r2
 800f894:	1a9b      	subs	r3, r3, r2
 800f896:	2b00      	cmp	r3, #0
 800f898:	f040 810f 	bne.w	800faba <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	699b      	ldr	r3, [r3, #24]
 800f8a0:	693a      	ldr	r2, [r7, #16]
 800f8a2:	8992      	ldrh	r2, [r2, #12]
 800f8a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f8a8:	693a      	ldr	r2, [r7, #16]
 800f8aa:	8952      	ldrh	r2, [r2, #10]
 800f8ac:	3a01      	subs	r2, #1
 800f8ae:	4013      	ands	r3, r2
 800f8b0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f8b2:	69bb      	ldr	r3, [r7, #24]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d14d      	bne.n	800f954 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	699b      	ldr	r3, [r3, #24]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d10c      	bne.n	800f8da <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	689b      	ldr	r3, [r3, #8]
 800f8c4:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f8c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d11a      	bne.n	800f902 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	2100      	movs	r1, #0
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	f7fe fbbe 	bl	800e052 <create_chain>
 800f8d6:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f8d8:	e013      	b.n	800f902 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d007      	beq.n	800f8f2 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	699b      	ldr	r3, [r3, #24]
 800f8e6:	4619      	mov	r1, r3
 800f8e8:	68f8      	ldr	r0, [r7, #12]
 800f8ea:	f7fe fc4a 	bl	800e182 <clmt_clust>
 800f8ee:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f8f0:	e007      	b.n	800f902 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f8f2:	68fa      	ldr	r2, [r7, #12]
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	69db      	ldr	r3, [r3, #28]
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	4610      	mov	r0, r2
 800f8fc:	f7fe fba9 	bl	800e052 <create_chain>
 800f900:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f904:	2b00      	cmp	r3, #0
 800f906:	f000 8127 	beq.w	800fb58 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f90c:	2b01      	cmp	r3, #1
 800f90e:	d109      	bne.n	800f924 <f_write+0x12e>
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	2202      	movs	r2, #2
 800f914:	755a      	strb	r2, [r3, #21]
 800f916:	693b      	ldr	r3, [r7, #16]
 800f918:	2102      	movs	r1, #2
 800f91a:	4618      	mov	r0, r3
 800f91c:	f7fd febf 	bl	800d69e <unlock_fs>
 800f920:	2302      	movs	r3, #2
 800f922:	e127      	b.n	800fb74 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f92a:	d109      	bne.n	800f940 <f_write+0x14a>
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	2201      	movs	r2, #1
 800f930:	755a      	strb	r2, [r3, #21]
 800f932:	693b      	ldr	r3, [r7, #16]
 800f934:	2101      	movs	r1, #1
 800f936:	4618      	mov	r0, r3
 800f938:	f7fd feb1 	bl	800d69e <unlock_fs>
 800f93c:	2301      	movs	r3, #1
 800f93e:	e119      	b.n	800fb74 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f944:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	689b      	ldr	r3, [r3, #8]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d102      	bne.n	800f954 <f_write+0x15e>
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f952:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	7d1b      	ldrb	r3, [r3, #20]
 800f958:	b25b      	sxtb	r3, r3
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	da1d      	bge.n	800f99a <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f95e:	693b      	ldr	r3, [r7, #16]
 800f960:	7858      	ldrb	r0, [r3, #1]
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	6a1a      	ldr	r2, [r3, #32]
 800f96c:	2301      	movs	r3, #1
 800f96e:	f7fd fd41 	bl	800d3f4 <disk_write>
 800f972:	4603      	mov	r3, r0
 800f974:	2b00      	cmp	r3, #0
 800f976:	d009      	beq.n	800f98c <f_write+0x196>
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	2201      	movs	r2, #1
 800f97c:	755a      	strb	r2, [r3, #21]
 800f97e:	693b      	ldr	r3, [r7, #16]
 800f980:	2101      	movs	r1, #1
 800f982:	4618      	mov	r0, r3
 800f984:	f7fd fe8b 	bl	800d69e <unlock_fs>
 800f988:	2301      	movs	r3, #1
 800f98a:	e0f3      	b.n	800fb74 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	7d1b      	ldrb	r3, [r3, #20]
 800f990:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f994:	b2da      	uxtb	r2, r3
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f99a:	693a      	ldr	r2, [r7, #16]
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	69db      	ldr	r3, [r3, #28]
 800f9a0:	4619      	mov	r1, r3
 800f9a2:	4610      	mov	r0, r2
 800f9a4:	f7fe f8e4 	bl	800db70 <clust2sect>
 800f9a8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f9aa:	697b      	ldr	r3, [r7, #20]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d109      	bne.n	800f9c4 <f_write+0x1ce>
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	2202      	movs	r2, #2
 800f9b4:	755a      	strb	r2, [r3, #21]
 800f9b6:	693b      	ldr	r3, [r7, #16]
 800f9b8:	2102      	movs	r1, #2
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	f7fd fe6f 	bl	800d69e <unlock_fs>
 800f9c0:	2302      	movs	r3, #2
 800f9c2:	e0d7      	b.n	800fb74 <f_write+0x37e>
			sect += csect;
 800f9c4:	697a      	ldr	r2, [r7, #20]
 800f9c6:	69bb      	ldr	r3, [r7, #24]
 800f9c8:	4413      	add	r3, r2
 800f9ca:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f9cc:	693b      	ldr	r3, [r7, #16]
 800f9ce:	899b      	ldrh	r3, [r3, #12]
 800f9d0:	461a      	mov	r2, r3
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f9d8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f9da:	6a3b      	ldr	r3, [r7, #32]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d048      	beq.n	800fa72 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f9e0:	69ba      	ldr	r2, [r7, #24]
 800f9e2:	6a3b      	ldr	r3, [r7, #32]
 800f9e4:	4413      	add	r3, r2
 800f9e6:	693a      	ldr	r2, [r7, #16]
 800f9e8:	8952      	ldrh	r2, [r2, #10]
 800f9ea:	4293      	cmp	r3, r2
 800f9ec:	d905      	bls.n	800f9fa <f_write+0x204>
					cc = fs->csize - csect;
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	895b      	ldrh	r3, [r3, #10]
 800f9f2:	461a      	mov	r2, r3
 800f9f4:	69bb      	ldr	r3, [r7, #24]
 800f9f6:	1ad3      	subs	r3, r2, r3
 800f9f8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f9fa:	693b      	ldr	r3, [r7, #16]
 800f9fc:	7858      	ldrb	r0, [r3, #1]
 800f9fe:	6a3b      	ldr	r3, [r7, #32]
 800fa00:	697a      	ldr	r2, [r7, #20]
 800fa02:	69f9      	ldr	r1, [r7, #28]
 800fa04:	f7fd fcf6 	bl	800d3f4 <disk_write>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d009      	beq.n	800fa22 <f_write+0x22c>
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	2201      	movs	r2, #1
 800fa12:	755a      	strb	r2, [r3, #21]
 800fa14:	693b      	ldr	r3, [r7, #16]
 800fa16:	2101      	movs	r1, #1
 800fa18:	4618      	mov	r0, r3
 800fa1a:	f7fd fe40 	bl	800d69e <unlock_fs>
 800fa1e:	2301      	movs	r3, #1
 800fa20:	e0a8      	b.n	800fb74 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	6a1a      	ldr	r2, [r3, #32]
 800fa26:	697b      	ldr	r3, [r7, #20]
 800fa28:	1ad3      	subs	r3, r2, r3
 800fa2a:	6a3a      	ldr	r2, [r7, #32]
 800fa2c:	429a      	cmp	r2, r3
 800fa2e:	d918      	bls.n	800fa62 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	6a1a      	ldr	r2, [r3, #32]
 800fa3a:	697b      	ldr	r3, [r7, #20]
 800fa3c:	1ad3      	subs	r3, r2, r3
 800fa3e:	693a      	ldr	r2, [r7, #16]
 800fa40:	8992      	ldrh	r2, [r2, #12]
 800fa42:	fb02 f303 	mul.w	r3, r2, r3
 800fa46:	69fa      	ldr	r2, [r7, #28]
 800fa48:	18d1      	adds	r1, r2, r3
 800fa4a:	693b      	ldr	r3, [r7, #16]
 800fa4c:	899b      	ldrh	r3, [r3, #12]
 800fa4e:	461a      	mov	r2, r3
 800fa50:	f7fd fd91 	bl	800d576 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	7d1b      	ldrb	r3, [r3, #20]
 800fa58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fa5c:	b2da      	uxtb	r2, r3
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800fa62:	693b      	ldr	r3, [r7, #16]
 800fa64:	899b      	ldrh	r3, [r3, #12]
 800fa66:	461a      	mov	r2, r3
 800fa68:	6a3b      	ldr	r3, [r7, #32]
 800fa6a:	fb02 f303 	mul.w	r3, r2, r3
 800fa6e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800fa70:	e050      	b.n	800fb14 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	6a1b      	ldr	r3, [r3, #32]
 800fa76:	697a      	ldr	r2, [r7, #20]
 800fa78:	429a      	cmp	r2, r3
 800fa7a:	d01b      	beq.n	800fab4 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	699a      	ldr	r2, [r3, #24]
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800fa84:	429a      	cmp	r2, r3
 800fa86:	d215      	bcs.n	800fab4 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800fa88:	693b      	ldr	r3, [r7, #16]
 800fa8a:	7858      	ldrb	r0, [r3, #1]
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fa92:	2301      	movs	r3, #1
 800fa94:	697a      	ldr	r2, [r7, #20]
 800fa96:	f7fd fc8d 	bl	800d3b4 <disk_read>
 800fa9a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d009      	beq.n	800fab4 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	2201      	movs	r2, #1
 800faa4:	755a      	strb	r2, [r3, #21]
 800faa6:	693b      	ldr	r3, [r7, #16]
 800faa8:	2101      	movs	r1, #1
 800faaa:	4618      	mov	r0, r3
 800faac:	f7fd fdf7 	bl	800d69e <unlock_fs>
 800fab0:	2301      	movs	r3, #1
 800fab2:	e05f      	b.n	800fb74 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	697a      	ldr	r2, [r7, #20]
 800fab8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800faba:	693b      	ldr	r3, [r7, #16]
 800fabc:	899b      	ldrh	r3, [r3, #12]
 800fabe:	4618      	mov	r0, r3
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	699b      	ldr	r3, [r3, #24]
 800fac4:	693a      	ldr	r2, [r7, #16]
 800fac6:	8992      	ldrh	r2, [r2, #12]
 800fac8:	fbb3 f1f2 	udiv	r1, r3, r2
 800facc:	fb01 f202 	mul.w	r2, r1, r2
 800fad0:	1a9b      	subs	r3, r3, r2
 800fad2:	1ac3      	subs	r3, r0, r3
 800fad4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800fad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	429a      	cmp	r2, r3
 800fadc:	d901      	bls.n	800fae2 <f_write+0x2ec>
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	699b      	ldr	r3, [r3, #24]
 800faec:	693a      	ldr	r2, [r7, #16]
 800faee:	8992      	ldrh	r2, [r2, #12]
 800faf0:	fbb3 f0f2 	udiv	r0, r3, r2
 800faf4:	fb00 f202 	mul.w	r2, r0, r2
 800faf8:	1a9b      	subs	r3, r3, r2
 800fafa:	440b      	add	r3, r1
 800fafc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fafe:	69f9      	ldr	r1, [r7, #28]
 800fb00:	4618      	mov	r0, r3
 800fb02:	f7fd fd38 	bl	800d576 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	7d1b      	ldrb	r3, [r3, #20]
 800fb0a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fb0e:	b2da      	uxtb	r2, r3
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800fb14:	69fa      	ldr	r2, [r7, #28]
 800fb16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb18:	4413      	add	r3, r2
 800fb1a:	61fb      	str	r3, [r7, #28]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	699a      	ldr	r2, [r3, #24]
 800fb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb22:	441a      	add	r2, r3
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	619a      	str	r2, [r3, #24]
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	68da      	ldr	r2, [r3, #12]
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	699b      	ldr	r3, [r3, #24]
 800fb30:	429a      	cmp	r2, r3
 800fb32:	bf38      	it	cc
 800fb34:	461a      	movcc	r2, r3
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	60da      	str	r2, [r3, #12]
 800fb3a:	683b      	ldr	r3, [r7, #0]
 800fb3c:	681a      	ldr	r2, [r3, #0]
 800fb3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb40:	441a      	add	r2, r3
 800fb42:	683b      	ldr	r3, [r7, #0]
 800fb44:	601a      	str	r2, [r3, #0]
 800fb46:	687a      	ldr	r2, [r7, #4]
 800fb48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb4a:	1ad3      	subs	r3, r2, r3
 800fb4c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	f47f ae97 	bne.w	800f884 <f_write+0x8e>
 800fb56:	e000      	b.n	800fb5a <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800fb58:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	7d1b      	ldrb	r3, [r3, #20]
 800fb5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb62:	b2da      	uxtb	r2, r3
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800fb68:	693b      	ldr	r3, [r7, #16]
 800fb6a:	2100      	movs	r1, #0
 800fb6c:	4618      	mov	r0, r3
 800fb6e:	f7fd fd96 	bl	800d69e <unlock_fs>
 800fb72:	2300      	movs	r3, #0
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	3730      	adds	r7, #48	@ 0x30
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	bd80      	pop	{r7, pc}

0800fb7c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800fb7c:	b580      	push	{r7, lr}
 800fb7e:	b086      	sub	sp, #24
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	f107 0208 	add.w	r2, r7, #8
 800fb8a:	4611      	mov	r1, r2
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	f7ff fa29 	bl	800efe4 <validate>
 800fb92:	4603      	mov	r3, r0
 800fb94:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800fb96:	7dfb      	ldrb	r3, [r7, #23]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d16d      	bne.n	800fc78 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	7d1b      	ldrb	r3, [r3, #20]
 800fba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d067      	beq.n	800fc78 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	7d1b      	ldrb	r3, [r3, #20]
 800fbac:	b25b      	sxtb	r3, r3
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	da1a      	bge.n	800fbe8 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800fbb2:	68bb      	ldr	r3, [r7, #8]
 800fbb4:	7858      	ldrb	r0, [r3, #1]
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	6a1a      	ldr	r2, [r3, #32]
 800fbc0:	2301      	movs	r3, #1
 800fbc2:	f7fd fc17 	bl	800d3f4 <disk_write>
 800fbc6:	4603      	mov	r3, r0
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d006      	beq.n	800fbda <f_sync+0x5e>
 800fbcc:	68bb      	ldr	r3, [r7, #8]
 800fbce:	2101      	movs	r1, #1
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	f7fd fd64 	bl	800d69e <unlock_fs>
 800fbd6:	2301      	movs	r3, #1
 800fbd8:	e055      	b.n	800fc86 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	7d1b      	ldrb	r3, [r3, #20]
 800fbde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fbe2:	b2da      	uxtb	r2, r3
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800fbe8:	f7fc fe42 	bl	800c870 <get_fattime>
 800fbec:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800fbee:	68ba      	ldr	r2, [r7, #8]
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbf4:	4619      	mov	r1, r3
 800fbf6:	4610      	mov	r0, r2
 800fbf8:	f7fd ff1c 	bl	800da34 <move_window>
 800fbfc:	4603      	mov	r3, r0
 800fbfe:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800fc00:	7dfb      	ldrb	r3, [r7, #23]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d138      	bne.n	800fc78 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc0a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	330b      	adds	r3, #11
 800fc10:	781a      	ldrb	r2, [r3, #0]
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	330b      	adds	r3, #11
 800fc16:	f042 0220 	orr.w	r2, r2, #32
 800fc1a:	b2d2      	uxtb	r2, r2
 800fc1c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	6818      	ldr	r0, [r3, #0]
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	689b      	ldr	r3, [r3, #8]
 800fc26:	461a      	mov	r2, r3
 800fc28:	68f9      	ldr	r1, [r7, #12]
 800fc2a:	f7fe fca7 	bl	800e57c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	f103 021c 	add.w	r2, r3, #28
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	68db      	ldr	r3, [r3, #12]
 800fc38:	4619      	mov	r1, r3
 800fc3a:	4610      	mov	r0, r2
 800fc3c:	f7fd fc6f 	bl	800d51e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	3316      	adds	r3, #22
 800fc44:	6939      	ldr	r1, [r7, #16]
 800fc46:	4618      	mov	r0, r3
 800fc48:	f7fd fc69 	bl	800d51e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	3312      	adds	r3, #18
 800fc50:	2100      	movs	r1, #0
 800fc52:	4618      	mov	r0, r3
 800fc54:	f7fd fc48 	bl	800d4e8 <st_word>
					fs->wflag = 1;
 800fc58:	68bb      	ldr	r3, [r7, #8]
 800fc5a:	2201      	movs	r2, #1
 800fc5c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800fc5e:	68bb      	ldr	r3, [r7, #8]
 800fc60:	4618      	mov	r0, r3
 800fc62:	f7fd ff15 	bl	800da90 <sync_fs>
 800fc66:	4603      	mov	r3, r0
 800fc68:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	7d1b      	ldrb	r3, [r3, #20]
 800fc6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc72:	b2da      	uxtb	r2, r3
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800fc78:	68bb      	ldr	r3, [r7, #8]
 800fc7a:	7dfa      	ldrb	r2, [r7, #23]
 800fc7c:	4611      	mov	r1, r2
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f7fd fd0d 	bl	800d69e <unlock_fs>
 800fc84:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc86:	4618      	mov	r0, r3
 800fc88:	3718      	adds	r7, #24
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	bd80      	pop	{r7, pc}

0800fc8e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800fc8e:	b580      	push	{r7, lr}
 800fc90:	b084      	sub	sp, #16
 800fc92:	af00      	add	r7, sp, #0
 800fc94:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800fc96:	6878      	ldr	r0, [r7, #4]
 800fc98:	f7ff ff70 	bl	800fb7c <f_sync>
 800fc9c:	4603      	mov	r3, r0
 800fc9e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800fca0:	7bfb      	ldrb	r3, [r7, #15]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d11d      	bne.n	800fce2 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	f107 0208 	add.w	r2, r7, #8
 800fcac:	4611      	mov	r1, r2
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f7ff f998 	bl	800efe4 <validate>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fcb8:	7bfb      	ldrb	r3, [r7, #15]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d111      	bne.n	800fce2 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	691b      	ldr	r3, [r3, #16]
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f7fd fe12 	bl	800d8ec <dec_lock>
 800fcc8:	4603      	mov	r3, r0
 800fcca:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800fccc:	7bfb      	ldrb	r3, [r7, #15]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d102      	bne.n	800fcd8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800fcd8:	68bb      	ldr	r3, [r7, #8]
 800fcda:	2100      	movs	r1, #0
 800fcdc:	4618      	mov	r0, r3
 800fcde:	f7fd fcde 	bl	800d69e <unlock_fs>
#endif
		}
	}
	return res;
 800fce2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3710      	adds	r7, #16
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}

0800fcec <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b090      	sub	sp, #64	@ 0x40
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
 800fcf4:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	f107 0208 	add.w	r2, r7, #8
 800fcfc:	4611      	mov	r1, r2
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7ff f970 	bl	800efe4 <validate>
 800fd04:	4603      	mov	r3, r0
 800fd06:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800fd0a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d103      	bne.n	800fd1a <f_lseek+0x2e>
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	7d5b      	ldrb	r3, [r3, #21]
 800fd16:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800fd1a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d009      	beq.n	800fd36 <f_lseek+0x4a>
 800fd22:	68bb      	ldr	r3, [r7, #8]
 800fd24:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800fd28:	4611      	mov	r1, r2
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7fd fcb7 	bl	800d69e <unlock_fs>
 800fd30:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fd34:	e244      	b.n	80101c0 <f_lseek+0x4d4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	f000 80f2 	beq.w	800ff24 <f_lseek+0x238>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800fd40:	683b      	ldr	r3, [r7, #0]
 800fd42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd46:	d164      	bne.n	800fe12 <f_lseek+0x126>
			tbl = fp->cltbl;
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd4c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800fd4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd50:	1d1a      	adds	r2, r3, #4
 800fd52:	627a      	str	r2, [r7, #36]	@ 0x24
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	617b      	str	r3, [r7, #20]
 800fd58:	2302      	movs	r3, #2
 800fd5a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	689b      	ldr	r3, [r3, #8]
 800fd60:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800fd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d044      	beq.n	800fdf2 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800fd68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd6a:	613b      	str	r3, [r7, #16]
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fd70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd72:	3302      	adds	r3, #2
 800fd74:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800fd76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd78:	60fb      	str	r3, [r7, #12]
 800fd7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd7c:	3301      	adds	r3, #1
 800fd7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fd84:	4618      	mov	r0, r3
 800fd86:	f7fd ff12 	bl	800dbae <get_fat>
 800fd8a:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800fd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd8e:	2b01      	cmp	r3, #1
 800fd90:	d809      	bhi.n	800fda6 <f_lseek+0xba>
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	2202      	movs	r2, #2
 800fd96:	755a      	strb	r2, [r3, #21]
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	2102      	movs	r1, #2
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	f7fd fc7e 	bl	800d69e <unlock_fs>
 800fda2:	2302      	movs	r3, #2
 800fda4:	e20c      	b.n	80101c0 <f_lseek+0x4d4>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fda6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fda8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdac:	d109      	bne.n	800fdc2 <f_lseek+0xd6>
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2201      	movs	r2, #1
 800fdb2:	755a      	strb	r2, [r3, #21]
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	2101      	movs	r1, #1
 800fdb8:	4618      	mov	r0, r3
 800fdba:	f7fd fc70 	bl	800d69e <unlock_fs>
 800fdbe:	2301      	movs	r3, #1
 800fdc0:	e1fe      	b.n	80101c0 <f_lseek+0x4d4>
					} while (cl == pcl + 1);
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	3301      	adds	r3, #1
 800fdc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fdc8:	429a      	cmp	r2, r3
 800fdca:	d0d4      	beq.n	800fd76 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800fdcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fdce:	697b      	ldr	r3, [r7, #20]
 800fdd0:	429a      	cmp	r2, r3
 800fdd2:	d809      	bhi.n	800fde8 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800fdd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdd6:	1d1a      	adds	r2, r3, #4
 800fdd8:	627a      	str	r2, [r7, #36]	@ 0x24
 800fdda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fddc:	601a      	str	r2, [r3, #0]
 800fdde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fde0:	1d1a      	adds	r2, r3, #4
 800fde2:	627a      	str	r2, [r7, #36]	@ 0x24
 800fde4:	693a      	ldr	r2, [r7, #16]
 800fde6:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800fde8:	68bb      	ldr	r3, [r7, #8]
 800fdea:	69db      	ldr	r3, [r3, #28]
 800fdec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fdee:	429a      	cmp	r2, r3
 800fdf0:	d3ba      	bcc.n	800fd68 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fdf8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800fdfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fdfc:	697b      	ldr	r3, [r7, #20]
 800fdfe:	429a      	cmp	r2, r3
 800fe00:	d803      	bhi.n	800fe0a <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800fe02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe04:	2200      	movs	r2, #0
 800fe06:	601a      	str	r2, [r3, #0]
 800fe08:	e1d1      	b.n	80101ae <f_lseek+0x4c2>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800fe0a:	2311      	movs	r3, #17
 800fe0c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800fe10:	e1cd      	b.n	80101ae <f_lseek+0x4c2>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	68db      	ldr	r3, [r3, #12]
 800fe16:	683a      	ldr	r2, [r7, #0]
 800fe18:	429a      	cmp	r2, r3
 800fe1a:	d902      	bls.n	800fe22 <f_lseek+0x136>
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	68db      	ldr	r3, [r3, #12]
 800fe20:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	683a      	ldr	r2, [r7, #0]
 800fe26:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	f000 81bf 	beq.w	80101ae <f_lseek+0x4c2>
				fp->clust = clmt_clust(fp, ofs - 1);
 800fe30:	683b      	ldr	r3, [r7, #0]
 800fe32:	3b01      	subs	r3, #1
 800fe34:	4619      	mov	r1, r3
 800fe36:	6878      	ldr	r0, [r7, #4]
 800fe38:	f7fe f9a3 	bl	800e182 <clmt_clust>
 800fe3c:	4602      	mov	r2, r0
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800fe42:	68ba      	ldr	r2, [r7, #8]
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	69db      	ldr	r3, [r3, #28]
 800fe48:	4619      	mov	r1, r3
 800fe4a:	4610      	mov	r0, r2
 800fe4c:	f7fd fe90 	bl	800db70 <clust2sect>
 800fe50:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800fe52:	69bb      	ldr	r3, [r7, #24]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d109      	bne.n	800fe6c <f_lseek+0x180>
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2202      	movs	r2, #2
 800fe5c:	755a      	strb	r2, [r3, #21]
 800fe5e:	68bb      	ldr	r3, [r7, #8]
 800fe60:	2102      	movs	r1, #2
 800fe62:	4618      	mov	r0, r3
 800fe64:	f7fd fc1b 	bl	800d69e <unlock_fs>
 800fe68:	2302      	movs	r3, #2
 800fe6a:	e1a9      	b.n	80101c0 <f_lseek+0x4d4>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	3b01      	subs	r3, #1
 800fe70:	68ba      	ldr	r2, [r7, #8]
 800fe72:	8992      	ldrh	r2, [r2, #12]
 800fe74:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe78:	68ba      	ldr	r2, [r7, #8]
 800fe7a:	8952      	ldrh	r2, [r2, #10]
 800fe7c:	3a01      	subs	r2, #1
 800fe7e:	4013      	ands	r3, r2
 800fe80:	69ba      	ldr	r2, [r7, #24]
 800fe82:	4413      	add	r3, r2
 800fe84:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	699b      	ldr	r3, [r3, #24]
 800fe8a:	68ba      	ldr	r2, [r7, #8]
 800fe8c:	8992      	ldrh	r2, [r2, #12]
 800fe8e:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe92:	fb01 f202 	mul.w	r2, r1, r2
 800fe96:	1a9b      	subs	r3, r3, r2
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	f000 8188 	beq.w	80101ae <f_lseek+0x4c2>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6a1b      	ldr	r3, [r3, #32]
 800fea2:	69ba      	ldr	r2, [r7, #24]
 800fea4:	429a      	cmp	r2, r3
 800fea6:	f000 8182 	beq.w	80101ae <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	7d1b      	ldrb	r3, [r3, #20]
 800feae:	b25b      	sxtb	r3, r3
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	da1d      	bge.n	800fef0 <f_lseek+0x204>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	7858      	ldrb	r0, [r3, #1]
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6a1a      	ldr	r2, [r3, #32]
 800fec2:	2301      	movs	r3, #1
 800fec4:	f7fd fa96 	bl	800d3f4 <disk_write>
 800fec8:	4603      	mov	r3, r0
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d009      	beq.n	800fee2 <f_lseek+0x1f6>
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	2201      	movs	r2, #1
 800fed2:	755a      	strb	r2, [r3, #21]
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	2101      	movs	r1, #1
 800fed8:	4618      	mov	r0, r3
 800feda:	f7fd fbe0 	bl	800d69e <unlock_fs>
 800fede:	2301      	movs	r3, #1
 800fee0:	e16e      	b.n	80101c0 <f_lseek+0x4d4>
						fp->flag &= (BYTE)~FA_DIRTY;
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	7d1b      	ldrb	r3, [r3, #20]
 800fee6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800feea:	b2da      	uxtb	r2, r3
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800fef0:	68bb      	ldr	r3, [r7, #8]
 800fef2:	7858      	ldrb	r0, [r3, #1]
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fefa:	2301      	movs	r3, #1
 800fefc:	69ba      	ldr	r2, [r7, #24]
 800fefe:	f7fd fa59 	bl	800d3b4 <disk_read>
 800ff02:	4603      	mov	r3, r0
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d009      	beq.n	800ff1c <f_lseek+0x230>
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	2201      	movs	r2, #1
 800ff0c:	755a      	strb	r2, [r3, #21]
 800ff0e:	68bb      	ldr	r3, [r7, #8]
 800ff10:	2101      	movs	r1, #1
 800ff12:	4618      	mov	r0, r3
 800ff14:	f7fd fbc3 	bl	800d69e <unlock_fs>
 800ff18:	2301      	movs	r3, #1
 800ff1a:	e151      	b.n	80101c0 <f_lseek+0x4d4>
#endif
					fp->sect = dsc;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	69ba      	ldr	r2, [r7, #24]
 800ff20:	621a      	str	r2, [r3, #32]
 800ff22:	e144      	b.n	80101ae <f_lseek+0x4c2>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	68db      	ldr	r3, [r3, #12]
 800ff28:	683a      	ldr	r2, [r7, #0]
 800ff2a:	429a      	cmp	r2, r3
 800ff2c:	d908      	bls.n	800ff40 <f_lseek+0x254>
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	7d1b      	ldrb	r3, [r3, #20]
 800ff32:	f003 0302 	and.w	r3, r3, #2
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d102      	bne.n	800ff40 <f_lseek+0x254>
			ofs = fp->obj.objsize;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	68db      	ldr	r3, [r3, #12]
 800ff3e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	699b      	ldr	r3, [r3, #24]
 800ff44:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ff46:	2300      	movs	r3, #0
 800ff48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ff4e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800ff50:	683b      	ldr	r3, [r7, #0]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	f000 80ce 	beq.w	80100f4 <f_lseek+0x408>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	895b      	ldrh	r3, [r3, #10]
 800ff5c:	461a      	mov	r2, r3
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	899b      	ldrh	r3, [r3, #12]
 800ff62:	fb02 f303 	mul.w	r3, r2, r3
 800ff66:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ff68:	6a3b      	ldr	r3, [r7, #32]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d01b      	beq.n	800ffa6 <f_lseek+0x2ba>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ff6e:	683b      	ldr	r3, [r7, #0]
 800ff70:	1e5a      	subs	r2, r3, #1
 800ff72:	69fb      	ldr	r3, [r7, #28]
 800ff74:	fbb2 f2f3 	udiv	r2, r2, r3
 800ff78:	6a3b      	ldr	r3, [r7, #32]
 800ff7a:	1e59      	subs	r1, r3, #1
 800ff7c:	69fb      	ldr	r3, [r7, #28]
 800ff7e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d30f      	bcc.n	800ffa6 <f_lseek+0x2ba>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800ff86:	6a3b      	ldr	r3, [r7, #32]
 800ff88:	1e5a      	subs	r2, r3, #1
 800ff8a:	69fb      	ldr	r3, [r7, #28]
 800ff8c:	425b      	negs	r3, r3
 800ff8e:	401a      	ands	r2, r3
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	699b      	ldr	r3, [r3, #24]
 800ff98:	683a      	ldr	r2, [r7, #0]
 800ff9a:	1ad3      	subs	r3, r2, r3
 800ff9c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	69db      	ldr	r3, [r3, #28]
 800ffa2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ffa4:	e02c      	b.n	8010000 <f_lseek+0x314>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	689b      	ldr	r3, [r3, #8]
 800ffaa:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ffac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d123      	bne.n	800fffa <f_lseek+0x30e>
					clst = create_chain(&fp->obj, 0);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	2100      	movs	r1, #0
 800ffb6:	4618      	mov	r0, r3
 800ffb8:	f7fe f84b 	bl	800e052 <create_chain>
 800ffbc:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ffbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffc0:	2b01      	cmp	r3, #1
 800ffc2:	d109      	bne.n	800ffd8 <f_lseek+0x2ec>
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	2202      	movs	r2, #2
 800ffc8:	755a      	strb	r2, [r3, #21]
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	2102      	movs	r1, #2
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f7fd fb65 	bl	800d69e <unlock_fs>
 800ffd4:	2302      	movs	r3, #2
 800ffd6:	e0f3      	b.n	80101c0 <f_lseek+0x4d4>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ffd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffde:	d109      	bne.n	800fff4 <f_lseek+0x308>
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	2201      	movs	r2, #1
 800ffe4:	755a      	strb	r2, [r3, #21]
 800ffe6:	68bb      	ldr	r3, [r7, #8]
 800ffe8:	2101      	movs	r1, #1
 800ffea:	4618      	mov	r0, r3
 800ffec:	f7fd fb57 	bl	800d69e <unlock_fs>
 800fff0:	2301      	movs	r3, #1
 800fff2:	e0e5      	b.n	80101c0 <f_lseek+0x4d4>
					fp->obj.sclust = clst;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fff8:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fffe:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8010000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010002:	2b00      	cmp	r3, #0
 8010004:	d076      	beq.n	80100f4 <f_lseek+0x408>
				while (ofs > bcs) {						/* Cluster following loop */
 8010006:	e044      	b.n	8010092 <f_lseek+0x3a6>
					ofs -= bcs; fp->fptr += bcs;
 8010008:	683a      	ldr	r2, [r7, #0]
 801000a:	69fb      	ldr	r3, [r7, #28]
 801000c:	1ad3      	subs	r3, r2, r3
 801000e:	603b      	str	r3, [r7, #0]
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	699a      	ldr	r2, [r3, #24]
 8010014:	69fb      	ldr	r3, [r7, #28]
 8010016:	441a      	add	r2, r3
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	7d1b      	ldrb	r3, [r3, #20]
 8010020:	f003 0302 	and.w	r3, r3, #2
 8010024:	2b00      	cmp	r3, #0
 8010026:	d00b      	beq.n	8010040 <f_lseek+0x354>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801002c:	4618      	mov	r0, r3
 801002e:	f7fe f810 	bl	800e052 <create_chain>
 8010032:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8010034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010036:	2b00      	cmp	r3, #0
 8010038:	d108      	bne.n	801004c <f_lseek+0x360>
							ofs = 0; break;
 801003a:	2300      	movs	r3, #0
 801003c:	603b      	str	r3, [r7, #0]
 801003e:	e02c      	b.n	801009a <f_lseek+0x3ae>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010044:	4618      	mov	r0, r3
 8010046:	f7fd fdb2 	bl	800dbae <get_fat>
 801004a:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801004c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801004e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010052:	d109      	bne.n	8010068 <f_lseek+0x37c>
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2201      	movs	r2, #1
 8010058:	755a      	strb	r2, [r3, #21]
 801005a:	68bb      	ldr	r3, [r7, #8]
 801005c:	2101      	movs	r1, #1
 801005e:	4618      	mov	r0, r3
 8010060:	f7fd fb1d 	bl	800d69e <unlock_fs>
 8010064:	2301      	movs	r3, #1
 8010066:	e0ab      	b.n	80101c0 <f_lseek+0x4d4>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8010068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801006a:	2b01      	cmp	r3, #1
 801006c:	d904      	bls.n	8010078 <f_lseek+0x38c>
 801006e:	68bb      	ldr	r3, [r7, #8]
 8010070:	69db      	ldr	r3, [r3, #28]
 8010072:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010074:	429a      	cmp	r2, r3
 8010076:	d309      	bcc.n	801008c <f_lseek+0x3a0>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2202      	movs	r2, #2
 801007c:	755a      	strb	r2, [r3, #21]
 801007e:	68bb      	ldr	r3, [r7, #8]
 8010080:	2102      	movs	r1, #2
 8010082:	4618      	mov	r0, r3
 8010084:	f7fd fb0b 	bl	800d69e <unlock_fs>
 8010088:	2302      	movs	r3, #2
 801008a:	e099      	b.n	80101c0 <f_lseek+0x4d4>
					fp->clust = clst;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010090:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8010092:	683a      	ldr	r2, [r7, #0]
 8010094:	69fb      	ldr	r3, [r7, #28]
 8010096:	429a      	cmp	r2, r3
 8010098:	d8b6      	bhi.n	8010008 <f_lseek+0x31c>
				}
				fp->fptr += ofs;
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	699a      	ldr	r2, [r3, #24]
 801009e:	683b      	ldr	r3, [r7, #0]
 80100a0:	441a      	add	r2, r3
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80100a6:	68bb      	ldr	r3, [r7, #8]
 80100a8:	899b      	ldrh	r3, [r3, #12]
 80100aa:	461a      	mov	r2, r3
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80100b2:	fb01 f202 	mul.w	r2, r1, r2
 80100b6:	1a9b      	subs	r3, r3, r2
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d01b      	beq.n	80100f4 <f_lseek+0x408>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80100bc:	68bb      	ldr	r3, [r7, #8]
 80100be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80100c0:	4618      	mov	r0, r3
 80100c2:	f7fd fd55 	bl	800db70 <clust2sect>
 80100c6:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80100c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d109      	bne.n	80100e2 <f_lseek+0x3f6>
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	2202      	movs	r2, #2
 80100d2:	755a      	strb	r2, [r3, #21]
 80100d4:	68bb      	ldr	r3, [r7, #8]
 80100d6:	2102      	movs	r1, #2
 80100d8:	4618      	mov	r0, r3
 80100da:	f7fd fae0 	bl	800d69e <unlock_fs>
 80100de:	2302      	movs	r3, #2
 80100e0:	e06e      	b.n	80101c0 <f_lseek+0x4d4>
					nsect += (DWORD)(ofs / SS(fs));
 80100e2:	68bb      	ldr	r3, [r7, #8]
 80100e4:	899b      	ldrh	r3, [r3, #12]
 80100e6:	461a      	mov	r2, r3
 80100e8:	683b      	ldr	r3, [r7, #0]
 80100ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80100ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80100f0:	4413      	add	r3, r2
 80100f2:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	699a      	ldr	r2, [r3, #24]
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	68db      	ldr	r3, [r3, #12]
 80100fc:	429a      	cmp	r2, r3
 80100fe:	d90a      	bls.n	8010116 <f_lseek+0x42a>
			fp->obj.objsize = fp->fptr;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	699a      	ldr	r2, [r3, #24]
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	7d1b      	ldrb	r3, [r3, #20]
 801010c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010110:	b2da      	uxtb	r2, r3
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	699b      	ldr	r3, [r3, #24]
 801011a:	68ba      	ldr	r2, [r7, #8]
 801011c:	8992      	ldrh	r2, [r2, #12]
 801011e:	fbb3 f1f2 	udiv	r1, r3, r2
 8010122:	fb01 f202 	mul.w	r2, r1, r2
 8010126:	1a9b      	subs	r3, r3, r2
 8010128:	2b00      	cmp	r3, #0
 801012a:	d040      	beq.n	80101ae <f_lseek+0x4c2>
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	6a1b      	ldr	r3, [r3, #32]
 8010130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010132:	429a      	cmp	r2, r3
 8010134:	d03b      	beq.n	80101ae <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	7d1b      	ldrb	r3, [r3, #20]
 801013a:	b25b      	sxtb	r3, r3
 801013c:	2b00      	cmp	r3, #0
 801013e:	da1d      	bge.n	801017c <f_lseek+0x490>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010140:	68bb      	ldr	r3, [r7, #8]
 8010142:	7858      	ldrb	r0, [r3, #1]
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	6a1a      	ldr	r2, [r3, #32]
 801014e:	2301      	movs	r3, #1
 8010150:	f7fd f950 	bl	800d3f4 <disk_write>
 8010154:	4603      	mov	r3, r0
 8010156:	2b00      	cmp	r3, #0
 8010158:	d009      	beq.n	801016e <f_lseek+0x482>
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	2201      	movs	r2, #1
 801015e:	755a      	strb	r2, [r3, #21]
 8010160:	68bb      	ldr	r3, [r7, #8]
 8010162:	2101      	movs	r1, #1
 8010164:	4618      	mov	r0, r3
 8010166:	f7fd fa9a 	bl	800d69e <unlock_fs>
 801016a:	2301      	movs	r3, #1
 801016c:	e028      	b.n	80101c0 <f_lseek+0x4d4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	7d1b      	ldrb	r3, [r3, #20]
 8010172:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010176:	b2da      	uxtb	r2, r3
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801017c:	68bb      	ldr	r3, [r7, #8]
 801017e:	7858      	ldrb	r0, [r3, #1]
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010186:	2301      	movs	r3, #1
 8010188:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801018a:	f7fd f913 	bl	800d3b4 <disk_read>
 801018e:	4603      	mov	r3, r0
 8010190:	2b00      	cmp	r3, #0
 8010192:	d009      	beq.n	80101a8 <f_lseek+0x4bc>
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2201      	movs	r2, #1
 8010198:	755a      	strb	r2, [r3, #21]
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	2101      	movs	r1, #1
 801019e:	4618      	mov	r0, r3
 80101a0:	f7fd fa7d 	bl	800d69e <unlock_fs>
 80101a4:	2301      	movs	r3, #1
 80101a6:	e00b      	b.n	80101c0 <f_lseek+0x4d4>
#endif
			fp->sect = nsect;
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80101ac:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80101ae:	68bb      	ldr	r3, [r7, #8]
 80101b0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80101b4:	4611      	mov	r1, r2
 80101b6:	4618      	mov	r0, r3
 80101b8:	f7fd fa71 	bl	800d69e <unlock_fs>
 80101bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80101c0:	4618      	mov	r0, r3
 80101c2:	3740      	adds	r7, #64	@ 0x40
 80101c4:	46bd      	mov	sp, r7
 80101c6:	bd80      	pop	{r7, pc}

080101c8 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b090      	sub	sp, #64	@ 0x40
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	6078      	str	r0, [r7, #4]
 80101d0:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80101d2:	f107 010c 	add.w	r1, r7, #12
 80101d6:	1d3b      	adds	r3, r7, #4
 80101d8:	2200      	movs	r2, #0
 80101da:	4618      	mov	r0, r3
 80101dc:	f7fe fc7a 	bl	800ead4 <find_volume>
 80101e0:	4603      	mov	r3, r0
 80101e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 80101e6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d11f      	bne.n	801022e <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80101ee:	687a      	ldr	r2, [r7, #4]
 80101f0:	f107 030c 	add.w	r3, r7, #12
 80101f4:	4611      	mov	r1, r2
 80101f6:	4618      	mov	r0, r3
 80101f8:	f7fe fb5c 	bl	800e8b4 <follow_path>
 80101fc:	4603      	mov	r3, r0
 80101fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {				/* Follow completed */
 8010202:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010206:	2b00      	cmp	r3, #0
 8010208:	d111      	bne.n	801022e <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 801020a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801020e:	b25b      	sxtb	r3, r3
 8010210:	2b00      	cmp	r3, #0
 8010212:	da03      	bge.n	801021c <f_stat+0x54>
				res = FR_INVALID_NAME;
 8010214:	2306      	movs	r3, #6
 8010216:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801021a:	e008      	b.n	801022e <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d005      	beq.n	801022e <f_stat+0x66>
 8010222:	f107 030c 	add.w	r3, r7, #12
 8010226:	6839      	ldr	r1, [r7, #0]
 8010228:	4618      	mov	r0, r3
 801022a:	f7fe fa4e 	bl	800e6ca <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010234:	4611      	mov	r1, r2
 8010236:	4618      	mov	r0, r3
 8010238:	f7fd fa31 	bl	800d69e <unlock_fs>
 801023c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8010240:	4618      	mov	r0, r3
 8010242:	3740      	adds	r7, #64	@ 0x40
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}

08010248 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b092      	sub	sp, #72	@ 0x48
 801024c:	af00      	add	r7, sp, #0
 801024e:	60f8      	str	r0, [r7, #12]
 8010250:	60b9      	str	r1, [r7, #8]
 8010252:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8010254:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8010258:	f107 030c 	add.w	r3, r7, #12
 801025c:	2200      	movs	r2, #0
 801025e:	4618      	mov	r0, r3
 8010260:	f7fe fc38 	bl	800ead4 <find_volume>
 8010264:	4603      	mov	r3, r0
 8010266:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 801026a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801026e:	2b00      	cmp	r3, #0
 8010270:	f040 8099 	bne.w	80103a6 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8010274:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 801027a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801027c:	699a      	ldr	r2, [r3, #24]
 801027e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010280:	69db      	ldr	r3, [r3, #28]
 8010282:	3b02      	subs	r3, #2
 8010284:	429a      	cmp	r2, r3
 8010286:	d804      	bhi.n	8010292 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8010288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801028a:	699a      	ldr	r2, [r3, #24]
 801028c:	68bb      	ldr	r3, [r7, #8]
 801028e:	601a      	str	r2, [r3, #0]
 8010290:	e089      	b.n	80103a6 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8010292:	2300      	movs	r3, #0
 8010294:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8010296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010298:	781b      	ldrb	r3, [r3, #0]
 801029a:	2b01      	cmp	r3, #1
 801029c:	d128      	bne.n	80102f0 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 801029e:	2302      	movs	r3, #2
 80102a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80102a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102a4:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80102a6:	f107 0314 	add.w	r3, r7, #20
 80102aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80102ac:	4618      	mov	r0, r3
 80102ae:	f7fd fc7e 	bl	800dbae <get_fat>
 80102b2:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80102b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ba:	d103      	bne.n	80102c4 <f_getfree+0x7c>
 80102bc:	2301      	movs	r3, #1
 80102be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80102c2:	e063      	b.n	801038c <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80102c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102c6:	2b01      	cmp	r3, #1
 80102c8:	d103      	bne.n	80102d2 <f_getfree+0x8a>
 80102ca:	2302      	movs	r3, #2
 80102cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80102d0:	e05c      	b.n	801038c <f_getfree+0x144>
					if (stat == 0) nfree++;
 80102d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d102      	bne.n	80102de <f_getfree+0x96>
 80102d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80102da:	3301      	adds	r3, #1
 80102dc:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 80102de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102e0:	3301      	adds	r3, #1
 80102e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80102e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102e6:	69db      	ldr	r3, [r3, #28]
 80102e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80102ea:	429a      	cmp	r2, r3
 80102ec:	d3db      	bcc.n	80102a6 <f_getfree+0x5e>
 80102ee:	e04d      	b.n	801038c <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80102f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102f2:	69db      	ldr	r3, [r3, #28]
 80102f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80102f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102fa:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 80102fc:	2300      	movs	r3, #0
 80102fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8010300:	2300      	movs	r3, #0
 8010302:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8010304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010306:	2b00      	cmp	r3, #0
 8010308:	d113      	bne.n	8010332 <f_getfree+0xea>
							res = move_window(fs, sect++);
 801030a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801030c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801030e:	1c5a      	adds	r2, r3, #1
 8010310:	63ba      	str	r2, [r7, #56]	@ 0x38
 8010312:	4619      	mov	r1, r3
 8010314:	f7fd fb8e 	bl	800da34 <move_window>
 8010318:	4603      	mov	r3, r0
 801031a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 801031e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010322:	2b00      	cmp	r3, #0
 8010324:	d131      	bne.n	801038a <f_getfree+0x142>
							p = fs->win;
 8010326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010328:	3338      	adds	r3, #56	@ 0x38
 801032a:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 801032c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801032e:	899b      	ldrh	r3, [r3, #12]
 8010330:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8010332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010334:	781b      	ldrb	r3, [r3, #0]
 8010336:	2b02      	cmp	r3, #2
 8010338:	d10f      	bne.n	801035a <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 801033a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801033c:	f7fd f898 	bl	800d470 <ld_word>
 8010340:	4603      	mov	r3, r0
 8010342:	2b00      	cmp	r3, #0
 8010344:	d102      	bne.n	801034c <f_getfree+0x104>
 8010346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010348:	3301      	adds	r3, #1
 801034a:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 801034c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801034e:	3302      	adds	r3, #2
 8010350:	633b      	str	r3, [r7, #48]	@ 0x30
 8010352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010354:	3b02      	subs	r3, #2
 8010356:	637b      	str	r3, [r7, #52]	@ 0x34
 8010358:	e010      	b.n	801037c <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 801035a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801035c:	f7fd f8a1 	bl	800d4a2 <ld_dword>
 8010360:	4603      	mov	r3, r0
 8010362:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8010366:	2b00      	cmp	r3, #0
 8010368:	d102      	bne.n	8010370 <f_getfree+0x128>
 801036a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801036c:	3301      	adds	r3, #1
 801036e:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8010370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010372:	3304      	adds	r3, #4
 8010374:	633b      	str	r3, [r7, #48]	@ 0x30
 8010376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010378:	3b04      	subs	r3, #4
 801037a:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 801037c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801037e:	3b01      	subs	r3, #1
 8010380:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010384:	2b00      	cmp	r3, #0
 8010386:	d1bd      	bne.n	8010304 <f_getfree+0xbc>
 8010388:	e000      	b.n	801038c <f_getfree+0x144>
							if (res != FR_OK) break;
 801038a:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 801038c:	68bb      	ldr	r3, [r7, #8]
 801038e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010390:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8010392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010394:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010396:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8010398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801039a:	791a      	ldrb	r2, [r3, #4]
 801039c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801039e:	f042 0201 	orr.w	r2, r2, #1
 80103a2:	b2d2      	uxtb	r2, r2
 80103a4:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80103a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103a8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80103ac:	4611      	mov	r1, r2
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7fd f975 	bl	800d69e <unlock_fs>
 80103b4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80103b8:	4618      	mov	r0, r3
 80103ba:	3748      	adds	r7, #72	@ 0x48
 80103bc:	46bd      	mov	sp, r7
 80103be:	bd80      	pop	{r7, pc}

080103c0 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 80103c0:	b590      	push	{r4, r7, lr}
 80103c2:	b09d      	sub	sp, #116	@ 0x74
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	60f8      	str	r0, [r7, #12]
 80103c8:	607a      	str	r2, [r7, #4]
 80103ca:	603b      	str	r3, [r7, #0]
 80103cc:	460b      	mov	r3, r1
 80103ce:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 80103d0:	2301      	movs	r3, #1
 80103d2:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 80103d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80103d8:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 80103da:	f107 030c 	add.w	r3, r7, #12
 80103de:	4618      	mov	r0, r3
 80103e0:	f7fe fade 	bl	800e9a0 <get_ldnumber>
 80103e4:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80103e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	da02      	bge.n	80103f2 <f_mkfs+0x32>
 80103ec:	230b      	movs	r3, #11
 80103ee:	f000 bc31 	b.w	8010c54 <f_mkfs+0x894>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 80103f2:	4aa5      	ldr	r2, [pc, #660]	@ (8010688 <f_mkfs+0x2c8>)
 80103f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d005      	beq.n	801040a <f_mkfs+0x4a>
 80103fe:	4aa2      	ldr	r2, [pc, #648]	@ (8010688 <f_mkfs+0x2c8>)
 8010400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010406:	2200      	movs	r2, #0
 8010408:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 801040a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801040c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8010410:	2300      	movs	r3, #0
 8010412:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8010416:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801041a:	4618      	mov	r0, r3
 801041c:	f7fc ffa4 	bl	800d368 <disk_initialize>
 8010420:	4603      	mov	r3, r0
 8010422:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8010426:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801042a:	f003 0301 	and.w	r3, r3, #1
 801042e:	2b00      	cmp	r3, #0
 8010430:	d002      	beq.n	8010438 <f_mkfs+0x78>
 8010432:	2303      	movs	r3, #3
 8010434:	f000 bc0e 	b.w	8010c54 <f_mkfs+0x894>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8010438:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801043c:	f003 0304 	and.w	r3, r3, #4
 8010440:	2b00      	cmp	r3, #0
 8010442:	d002      	beq.n	801044a <f_mkfs+0x8a>
 8010444:	230a      	movs	r3, #10
 8010446:	f000 bc05 	b.w	8010c54 <f_mkfs+0x894>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 801044a:	f107 0214 	add.w	r2, r7, #20
 801044e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010452:	2103      	movs	r1, #3
 8010454:	4618      	mov	r0, r3
 8010456:	f7fc ffed 	bl	800d434 <disk_ioctl>
 801045a:	4603      	mov	r3, r0
 801045c:	2b00      	cmp	r3, #0
 801045e:	d10c      	bne.n	801047a <f_mkfs+0xba>
 8010460:	697b      	ldr	r3, [r7, #20]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d009      	beq.n	801047a <f_mkfs+0xba>
 8010466:	697b      	ldr	r3, [r7, #20]
 8010468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801046c:	d805      	bhi.n	801047a <f_mkfs+0xba>
 801046e:	697b      	ldr	r3, [r7, #20]
 8010470:	1e5a      	subs	r2, r3, #1
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	4013      	ands	r3, r2
 8010476:	2b00      	cmp	r3, #0
 8010478:	d001      	beq.n	801047e <f_mkfs+0xbe>
 801047a:	2301      	movs	r3, #1
 801047c:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
 801047e:	f107 021a 	add.w	r2, r7, #26
 8010482:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010486:	2102      	movs	r1, #2
 8010488:	4618      	mov	r0, r3
 801048a:	f7fc ffd3 	bl	800d434 <disk_ioctl>
 801048e:	4603      	mov	r3, r0
 8010490:	2b00      	cmp	r3, #0
 8010492:	d001      	beq.n	8010498 <f_mkfs+0xd8>
 8010494:	2301      	movs	r3, #1
 8010496:	e3dd      	b.n	8010c54 <f_mkfs+0x894>
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
 8010498:	8b7b      	ldrh	r3, [r7, #26]
 801049a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801049e:	d80a      	bhi.n	80104b6 <f_mkfs+0xf6>
 80104a0:	8b7b      	ldrh	r3, [r7, #26]
 80104a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80104a6:	d306      	bcc.n	80104b6 <f_mkfs+0xf6>
 80104a8:	8b7b      	ldrh	r3, [r7, #26]
 80104aa:	461a      	mov	r2, r3
 80104ac:	8b7b      	ldrh	r3, [r7, #26]
 80104ae:	3b01      	subs	r3, #1
 80104b0:	4013      	ands	r3, r2
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d001      	beq.n	80104ba <f_mkfs+0xfa>
 80104b6:	2301      	movs	r3, #1
 80104b8:	e3cc      	b.n	8010c54 <f_mkfs+0x894>
#else
	ss = _MAX_SS;
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d004      	beq.n	80104ca <f_mkfs+0x10a>
 80104c0:	8b7b      	ldrh	r3, [r7, #26]
 80104c2:	461a      	mov	r2, r3
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	4293      	cmp	r3, r2
 80104c8:	d309      	bcc.n	80104de <f_mkfs+0x11e>
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80104d0:	d805      	bhi.n	80104de <f_mkfs+0x11e>
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	1e5a      	subs	r2, r3, #1
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	4013      	ands	r3, r2
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d001      	beq.n	80104e2 <f_mkfs+0x122>
 80104de:	2313      	movs	r3, #19
 80104e0:	e3b8      	b.n	8010c54 <f_mkfs+0x894>
	au /= ss;	/* Cluster size in unit of sector */
 80104e2:	8b7b      	ldrh	r3, [r7, #26]
 80104e4:	461a      	mov	r2, r3
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80104ec:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 80104ee:	683b      	ldr	r3, [r7, #0]
 80104f0:	637b      	str	r3, [r7, #52]	@ 0x34
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 80104f2:	8b7b      	ldrh	r3, [r7, #26]
 80104f4:	461a      	mov	r2, r3
 80104f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80104fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80104fe:	633b      	str	r3, [r7, #48]	@ 0x30
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8010500:	8b7b      	ldrh	r3, [r7, #26]
 8010502:	461a      	mov	r2, r3
 8010504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010506:	fb02 f303 	mul.w	r3, r2, r3
 801050a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (!szb_buf) return FR_MKFS_ABORTED;
 801050c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801050e:	2b00      	cmp	r3, #0
 8010510:	d101      	bne.n	8010516 <f_mkfs+0x156>
 8010512:	230e      	movs	r3, #14
 8010514:	e39e      	b.n	8010c54 <f_mkfs+0x894>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8010516:	f107 0210 	add.w	r2, r7, #16
 801051a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801051e:	2101      	movs	r1, #1
 8010520:	4618      	mov	r0, r3
 8010522:	f7fc ff87 	bl	800d434 <disk_ioctl>
 8010526:	4603      	mov	r3, r0
 8010528:	2b00      	cmp	r3, #0
 801052a:	d001      	beq.n	8010530 <f_mkfs+0x170>
 801052c:	2301      	movs	r3, #1
 801052e:	e391      	b.n	8010c54 <f_mkfs+0x894>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 8010530:	7afb      	ldrb	r3, [r7, #11]
 8010532:	f003 0308 	and.w	r3, r3, #8
 8010536:	2b00      	cmp	r3, #0
 8010538:	d001      	beq.n	801053e <f_mkfs+0x17e>
 801053a:	2300      	movs	r3, #0
 801053c:	e000      	b.n	8010540 <f_mkfs+0x180>
 801053e:	233f      	movs	r3, #63	@ 0x3f
 8010540:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8010542:	693b      	ldr	r3, [r7, #16]
 8010544:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010546:	429a      	cmp	r2, r3
 8010548:	d901      	bls.n	801054e <f_mkfs+0x18e>
 801054a:	230e      	movs	r3, #14
 801054c:	e382      	b.n	8010c54 <f_mkfs+0x894>
		sz_vol -= b_vol;						/* Volume size */
 801054e:	693a      	ldr	r2, [r7, #16]
 8010550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010552:	1ad3      	subs	r3, r2, r3
 8010554:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8010556:	693b      	ldr	r3, [r7, #16]
 8010558:	2b7f      	cmp	r3, #127	@ 0x7f
 801055a:	d801      	bhi.n	8010560 <f_mkfs+0x1a0>
 801055c:	230e      	movs	r3, #14
 801055e:	e379      	b.n	8010c54 <f_mkfs+0x894>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	2b80      	cmp	r3, #128	@ 0x80
 8010564:	d901      	bls.n	801056a <f_mkfs+0x1aa>
 8010566:	2313      	movs	r3, #19
 8010568:	e374      	b.n	8010c54 <f_mkfs+0x894>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 801056a:	7afb      	ldrb	r3, [r7, #11]
 801056c:	f003 0302 	and.w	r3, r3, #2
 8010570:	2b00      	cmp	r3, #0
 8010572:	d00d      	beq.n	8010590 <f_mkfs+0x1d0>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8010574:	7afb      	ldrb	r3, [r7, #11]
 8010576:	f003 0307 	and.w	r3, r3, #7
 801057a:	2b02      	cmp	r3, #2
 801057c:	d004      	beq.n	8010588 <f_mkfs+0x1c8>
 801057e:	7afb      	ldrb	r3, [r7, #11]
 8010580:	f003 0301 	and.w	r3, r3, #1
 8010584:	2b00      	cmp	r3, #0
 8010586:	d103      	bne.n	8010590 <f_mkfs+0x1d0>
				fmt = FS_FAT32; break;
 8010588:	2303      	movs	r3, #3
 801058a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 801058e:	e009      	b.n	80105a4 <f_mkfs+0x1e4>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8010590:	7afb      	ldrb	r3, [r7, #11]
 8010592:	f003 0301 	and.w	r3, r3, #1
 8010596:	2b00      	cmp	r3, #0
 8010598:	d101      	bne.n	801059e <f_mkfs+0x1de>
 801059a:	2313      	movs	r3, #19
 801059c:	e35a      	b.n	8010c54 <f_mkfs+0x894>
		fmt = FS_FAT16;
 801059e:	2302      	movs	r3, #2
 80105a0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 80105a8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80105ac:	2b03      	cmp	r3, #3
 80105ae:	d13c      	bne.n	801062a <f_mkfs+0x26a>
				if (!pau) {	/* au auto-selection */
 80105b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d11b      	bne.n	80105ee <f_mkfs+0x22e>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	0c5b      	lsrs	r3, r3, #17
 80105ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80105bc:	2300      	movs	r3, #0
 80105be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105c0:	2301      	movs	r3, #1
 80105c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80105c4:	e005      	b.n	80105d2 <f_mkfs+0x212>
 80105c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80105c8:	3301      	adds	r3, #1
 80105ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105ce:	005b      	lsls	r3, r3, #1
 80105d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80105d2:	4a2e      	ldr	r2, [pc, #184]	@ (801068c <f_mkfs+0x2cc>)
 80105d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80105d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d007      	beq.n	80105ee <f_mkfs+0x22e>
 80105de:	4a2b      	ldr	r2, [pc, #172]	@ (801068c <f_mkfs+0x2cc>)
 80105e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80105e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80105e6:	461a      	mov	r2, r3
 80105e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80105ea:	4293      	cmp	r3, r2
 80105ec:	d2eb      	bcs.n	80105c6 <f_mkfs+0x206>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 80105ee:	693a      	ldr	r2, [r7, #16]
 80105f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80105f6:	627b      	str	r3, [r7, #36]	@ 0x24
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 80105f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105fa:	3302      	adds	r3, #2
 80105fc:	009b      	lsls	r3, r3, #2
 80105fe:	8b7a      	ldrh	r2, [r7, #26]
 8010600:	4413      	add	r3, r2
 8010602:	3b01      	subs	r3, #1
 8010604:	8b7a      	ldrh	r2, [r7, #26]
 8010606:	fbb3 f3f2 	udiv	r3, r3, r2
 801060a:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 801060c:	2320      	movs	r3, #32
 801060e:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 8010610:	2300      	movs	r3, #0
 8010612:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8010614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010616:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801061a:	4293      	cmp	r3, r2
 801061c:	d903      	bls.n	8010626 <f_mkfs+0x266>
 801061e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010620:	4a1b      	ldr	r2, [pc, #108]	@ (8010690 <f_mkfs+0x2d0>)
 8010622:	4293      	cmp	r3, r2
 8010624:	d954      	bls.n	80106d0 <f_mkfs+0x310>
 8010626:	230e      	movs	r3, #14
 8010628:	e314      	b.n	8010c54 <f_mkfs+0x894>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 801062a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801062c:	2b00      	cmp	r3, #0
 801062e:	d11b      	bne.n	8010668 <f_mkfs+0x2a8>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8010630:	693b      	ldr	r3, [r7, #16]
 8010632:	0b1b      	lsrs	r3, r3, #12
 8010634:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8010636:	2300      	movs	r3, #0
 8010638:	64bb      	str	r3, [r7, #72]	@ 0x48
 801063a:	2301      	movs	r3, #1
 801063c:	653b      	str	r3, [r7, #80]	@ 0x50
 801063e:	e005      	b.n	801064c <f_mkfs+0x28c>
 8010640:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010642:	3301      	adds	r3, #1
 8010644:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010646:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010648:	005b      	lsls	r3, r3, #1
 801064a:	653b      	str	r3, [r7, #80]	@ 0x50
 801064c:	4a11      	ldr	r2, [pc, #68]	@ (8010694 <f_mkfs+0x2d4>)
 801064e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d007      	beq.n	8010668 <f_mkfs+0x2a8>
 8010658:	4a0e      	ldr	r2, [pc, #56]	@ (8010694 <f_mkfs+0x2d4>)
 801065a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801065c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010660:	461a      	mov	r2, r3
 8010662:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010664:	4293      	cmp	r3, r2
 8010666:	d2eb      	bcs.n	8010640 <f_mkfs+0x280>
				}
				n_clst = sz_vol / pau;
 8010668:	693a      	ldr	r2, [r7, #16]
 801066a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801066c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010670:	627b      	str	r3, [r7, #36]	@ 0x24
				if (n_clst > MAX_FAT12) {
 8010672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010674:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010678:	4293      	cmp	r3, r2
 801067a:	d90d      	bls.n	8010698 <f_mkfs+0x2d8>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 801067c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801067e:	3302      	adds	r3, #2
 8010680:	005b      	lsls	r3, r3, #1
 8010682:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010684:	e013      	b.n	80106ae <f_mkfs+0x2ee>
 8010686:	bf00      	nop
 8010688:	2000ae90 	.word	0x2000ae90
 801068c:	08023364 	.word	0x08023364
 8010690:	0ffffff5 	.word	0x0ffffff5
 8010694:	08023374 	.word	0x08023374
				} else {
					fmt = FS_FAT12;
 8010698:	2301      	movs	r3, #1
 801069a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 801069e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80106a0:	4613      	mov	r3, r2
 80106a2:	005b      	lsls	r3, r3, #1
 80106a4:	4413      	add	r3, r2
 80106a6:	3301      	adds	r3, #1
 80106a8:	085b      	lsrs	r3, r3, #1
 80106aa:	3303      	adds	r3, #3
 80106ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 80106ae:	8b7b      	ldrh	r3, [r7, #26]
 80106b0:	461a      	mov	r2, r3
 80106b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80106b4:	4413      	add	r3, r2
 80106b6:	3b01      	subs	r3, #1
 80106b8:	8b7a      	ldrh	r2, [r7, #26]
 80106ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80106be:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 80106c0:	2301      	movs	r3, #1
 80106c2:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 80106c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80106c6:	015b      	lsls	r3, r3, #5
 80106c8:	8b7a      	ldrh	r2, [r7, #26]
 80106ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80106ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 80106d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80106d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80106d4:	4413      	add	r3, r2
 80106d6:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 80106d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80106da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80106dc:	fb03 f202 	mul.w	r2, r3, r2
 80106e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80106e2:	4413      	add	r3, r2
 80106e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80106e6:	4413      	add	r3, r2
 80106e8:	623b      	str	r3, [r7, #32]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 80106ea:	697a      	ldr	r2, [r7, #20]
 80106ec:	6a3b      	ldr	r3, [r7, #32]
 80106ee:	4413      	add	r3, r2
 80106f0:	1e5a      	subs	r2, r3, #1
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	425b      	negs	r3, r3
 80106f6:	401a      	ands	r2, r3
 80106f8:	6a3b      	ldr	r3, [r7, #32]
 80106fa:	1ad3      	subs	r3, r2, r3
 80106fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 80106fe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010702:	2b03      	cmp	r3, #3
 8010704:	d108      	bne.n	8010718 <f_mkfs+0x358>
				sz_rsv += n; b_fat += n;
 8010706:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010708:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801070a:	4413      	add	r3, r2
 801070c:	657b      	str	r3, [r7, #84]	@ 0x54
 801070e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010710:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010712:	4413      	add	r3, r2
 8010714:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010716:	e006      	b.n	8010726 <f_mkfs+0x366>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8010718:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801071a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801071c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010720:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010722:	4413      	add	r3, r2
 8010724:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8010726:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010728:	011a      	lsls	r2, r3, #4
 801072a:	6a3b      	ldr	r3, [r7, #32]
 801072c:	441a      	add	r2, r3
 801072e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010730:	1ad2      	subs	r2, r2, r3
 8010732:	693b      	ldr	r3, [r7, #16]
 8010734:	429a      	cmp	r2, r3
 8010736:	d901      	bls.n	801073c <f_mkfs+0x37c>
 8010738:	230e      	movs	r3, #14
 801073a:	e28b      	b.n	8010c54 <f_mkfs+0x894>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 801073c:	693a      	ldr	r2, [r7, #16]
 801073e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010740:	1ad2      	subs	r2, r2, r3
 8010742:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010744:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010746:	fb01 f303 	mul.w	r3, r1, r3
 801074a:	1ad2      	subs	r2, r2, r3
 801074c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801074e:	1ad2      	subs	r2, r2, r3
 8010750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010752:	fbb2 f3f3 	udiv	r3, r2, r3
 8010756:	627b      	str	r3, [r7, #36]	@ 0x24
			if (fmt == FS_FAT32) {
 8010758:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801075c:	2b03      	cmp	r3, #3
 801075e:	d10f      	bne.n	8010780 <f_mkfs+0x3c0>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 8010760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010762:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8010766:	4293      	cmp	r3, r2
 8010768:	d80a      	bhi.n	8010780 <f_mkfs+0x3c0>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d105      	bne.n	801077c <f_mkfs+0x3bc>
 8010770:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010772:	085b      	lsrs	r3, r3, #1
 8010774:	607b      	str	r3, [r7, #4]
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d144      	bne.n	8010806 <f_mkfs+0x446>
					return FR_MKFS_ABORTED;
 801077c:	230e      	movs	r3, #14
 801077e:	e269      	b.n	8010c54 <f_mkfs+0x894>
				}
			}
			if (fmt == FS_FAT16) {
 8010780:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010784:	2b02      	cmp	r3, #2
 8010786:	d133      	bne.n	80107f0 <f_mkfs+0x430>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8010788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801078a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801078e:	4293      	cmp	r3, r2
 8010790:	d91e      	bls.n	80107d0 <f_mkfs+0x410>
					if (!au && (pau * 2) <= 64) {
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2b00      	cmp	r3, #0
 8010796:	d107      	bne.n	80107a8 <f_mkfs+0x3e8>
 8010798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801079a:	005b      	lsls	r3, r3, #1
 801079c:	2b40      	cmp	r3, #64	@ 0x40
 801079e:	d803      	bhi.n	80107a8 <f_mkfs+0x3e8>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 80107a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107a2:	005b      	lsls	r3, r3, #1
 80107a4:	607b      	str	r3, [r7, #4]
 80107a6:	e033      	b.n	8010810 <f_mkfs+0x450>
					}
					if ((opt & FM_FAT32)) {
 80107a8:	7afb      	ldrb	r3, [r7, #11]
 80107aa:	f003 0302 	and.w	r3, r3, #2
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d003      	beq.n	80107ba <f_mkfs+0x3fa>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 80107b2:	2303      	movs	r3, #3
 80107b4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80107b8:	e02a      	b.n	8010810 <f_mkfs+0x450>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d105      	bne.n	80107cc <f_mkfs+0x40c>
 80107c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107c2:	005b      	lsls	r3, r3, #1
 80107c4:	607b      	str	r3, [r7, #4]
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	2b80      	cmp	r3, #128	@ 0x80
 80107ca:	d91e      	bls.n	801080a <f_mkfs+0x44a>
					return FR_MKFS_ABORTED;
 80107cc:	230e      	movs	r3, #14
 80107ce:	e241      	b.n	8010c54 <f_mkfs+0x894>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 80107d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107d2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80107d6:	4293      	cmp	r3, r2
 80107d8:	d80a      	bhi.n	80107f0 <f_mkfs+0x430>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d105      	bne.n	80107ec <f_mkfs+0x42c>
 80107e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107e2:	005b      	lsls	r3, r3, #1
 80107e4:	607b      	str	r3, [r7, #4]
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2b80      	cmp	r3, #128	@ 0x80
 80107ea:	d910      	bls.n	801080e <f_mkfs+0x44e>
					return FR_MKFS_ABORTED;
 80107ec:	230e      	movs	r3, #14
 80107ee:	e231      	b.n	8010c54 <f_mkfs+0x894>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 80107f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80107f4:	2b01      	cmp	r3, #1
 80107f6:	d10c      	bne.n	8010812 <f_mkfs+0x452>
 80107f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107fa:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80107fe:	4293      	cmp	r3, r2
 8010800:	d907      	bls.n	8010812 <f_mkfs+0x452>
 8010802:	230e      	movs	r3, #14
 8010804:	e226      	b.n	8010c54 <f_mkfs+0x894>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8010806:	bf00      	nop
 8010808:	e6cc      	b.n	80105a4 <f_mkfs+0x1e4>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801080a:	bf00      	nop
 801080c:	e6ca      	b.n	80105a4 <f_mkfs+0x1e4>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801080e:	bf00      	nop
			pau = au;
 8010810:	e6c8      	b.n	80105a4 <f_mkfs+0x1e4>

			/* Ok, it is the valid cluster configuration */
			break;
 8010812:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8010814:	8b7b      	ldrh	r3, [r7, #26]
 8010816:	461a      	mov	r2, r3
 8010818:	2100      	movs	r1, #0
 801081a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801081c:	f7fc fecc 	bl	800d5b8 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8010820:	220b      	movs	r2, #11
 8010822:	49b3      	ldr	r1, [pc, #716]	@ (8010af0 <f_mkfs+0x730>)
 8010824:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010826:	f7fc fea6 	bl	800d576 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 801082a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801082c:	330b      	adds	r3, #11
 801082e:	8b7a      	ldrh	r2, [r7, #26]
 8010830:	4611      	mov	r1, r2
 8010832:	4618      	mov	r0, r3
 8010834:	f7fc fe58 	bl	800d4e8 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8010838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801083a:	330d      	adds	r3, #13
 801083c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801083e:	b2d2      	uxtb	r2, r2
 8010840:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8010842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010844:	330e      	adds	r3, #14
 8010846:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010848:	b292      	uxth	r2, r2
 801084a:	4611      	mov	r1, r2
 801084c:	4618      	mov	r0, r3
 801084e:	f7fc fe4b 	bl	800d4e8 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8010852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010854:	3310      	adds	r3, #16
 8010856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010858:	b2d2      	uxtb	r2, r2
 801085a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 801085c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801085e:	f103 0211 	add.w	r2, r3, #17
 8010862:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010866:	2b03      	cmp	r3, #3
 8010868:	d002      	beq.n	8010870 <f_mkfs+0x4b0>
 801086a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801086c:	b29b      	uxth	r3, r3
 801086e:	e000      	b.n	8010872 <f_mkfs+0x4b2>
 8010870:	2300      	movs	r3, #0
 8010872:	4619      	mov	r1, r3
 8010874:	4610      	mov	r0, r2
 8010876:	f7fc fe37 	bl	800d4e8 <st_word>
		if (sz_vol < 0x10000) {
 801087a:	693b      	ldr	r3, [r7, #16]
 801087c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010880:	d208      	bcs.n	8010894 <f_mkfs+0x4d4>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8010882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010884:	3313      	adds	r3, #19
 8010886:	693a      	ldr	r2, [r7, #16]
 8010888:	b292      	uxth	r2, r2
 801088a:	4611      	mov	r1, r2
 801088c:	4618      	mov	r0, r3
 801088e:	f7fc fe2b 	bl	800d4e8 <st_word>
 8010892:	e006      	b.n	80108a2 <f_mkfs+0x4e2>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8010894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010896:	3320      	adds	r3, #32
 8010898:	693a      	ldr	r2, [r7, #16]
 801089a:	4611      	mov	r1, r2
 801089c:	4618      	mov	r0, r3
 801089e:	f7fc fe3e 	bl	800d51e <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 80108a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108a4:	3315      	adds	r3, #21
 80108a6:	22f8      	movs	r2, #248	@ 0xf8
 80108a8:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 80108aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ac:	3318      	adds	r3, #24
 80108ae:	213f      	movs	r1, #63	@ 0x3f
 80108b0:	4618      	mov	r0, r3
 80108b2:	f7fc fe19 	bl	800d4e8 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 80108b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108b8:	331a      	adds	r3, #26
 80108ba:	21ff      	movs	r1, #255	@ 0xff
 80108bc:	4618      	mov	r0, r3
 80108be:	f7fc fe13 	bl	800d4e8 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 80108c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108c4:	331c      	adds	r3, #28
 80108c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80108c8:	4618      	mov	r0, r3
 80108ca:	f7fc fe28 	bl	800d51e <st_dword>
		if (fmt == FS_FAT32) {
 80108ce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80108d2:	2b03      	cmp	r3, #3
 80108d4:	d131      	bne.n	801093a <f_mkfs+0x57a>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 80108d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108d8:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 80108dc:	f7fb ffc8 	bl	800c870 <get_fattime>
 80108e0:	4603      	mov	r3, r0
 80108e2:	4619      	mov	r1, r3
 80108e4:	4620      	mov	r0, r4
 80108e6:	f7fc fe1a 	bl	800d51e <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 80108ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ec:	3324      	adds	r3, #36	@ 0x24
 80108ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7fc fe14 	bl	800d51e <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 80108f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108f8:	332c      	adds	r3, #44	@ 0x2c
 80108fa:	2102      	movs	r1, #2
 80108fc:	4618      	mov	r0, r3
 80108fe:	f7fc fe0e 	bl	800d51e <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8010902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010904:	3330      	adds	r3, #48	@ 0x30
 8010906:	2101      	movs	r1, #1
 8010908:	4618      	mov	r0, r3
 801090a:	f7fc fded 	bl	800d4e8 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 801090e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010910:	3332      	adds	r3, #50	@ 0x32
 8010912:	2106      	movs	r1, #6
 8010914:	4618      	mov	r0, r3
 8010916:	f7fc fde7 	bl	800d4e8 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 801091a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801091c:	3340      	adds	r3, #64	@ 0x40
 801091e:	2280      	movs	r2, #128	@ 0x80
 8010920:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8010922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010924:	3342      	adds	r3, #66	@ 0x42
 8010926:	2229      	movs	r2, #41	@ 0x29
 8010928:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 801092a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801092c:	3347      	adds	r3, #71	@ 0x47
 801092e:	2213      	movs	r2, #19
 8010930:	4970      	ldr	r1, [pc, #448]	@ (8010af4 <f_mkfs+0x734>)
 8010932:	4618      	mov	r0, r3
 8010934:	f7fc fe1f 	bl	800d576 <mem_cpy>
 8010938:	e020      	b.n	801097c <f_mkfs+0x5bc>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 801093a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801093c:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 8010940:	f7fb ff96 	bl	800c870 <get_fattime>
 8010944:	4603      	mov	r3, r0
 8010946:	4619      	mov	r1, r3
 8010948:	4620      	mov	r0, r4
 801094a:	f7fc fde8 	bl	800d51e <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 801094e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010950:	3316      	adds	r3, #22
 8010952:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010954:	b292      	uxth	r2, r2
 8010956:	4611      	mov	r1, r2
 8010958:	4618      	mov	r0, r3
 801095a:	f7fc fdc5 	bl	800d4e8 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 801095e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010960:	3324      	adds	r3, #36	@ 0x24
 8010962:	2280      	movs	r2, #128	@ 0x80
 8010964:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8010966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010968:	3326      	adds	r3, #38	@ 0x26
 801096a:	2229      	movs	r2, #41	@ 0x29
 801096c:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 801096e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010970:	332b      	adds	r3, #43	@ 0x2b
 8010972:	2213      	movs	r2, #19
 8010974:	4960      	ldr	r1, [pc, #384]	@ (8010af8 <f_mkfs+0x738>)
 8010976:	4618      	mov	r0, r3
 8010978:	f7fc fdfd 	bl	800d576 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 801097c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801097e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010982:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8010986:	4618      	mov	r0, r3
 8010988:	f7fc fdae 	bl	800d4e8 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 801098c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010990:	2301      	movs	r3, #1
 8010992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010994:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010996:	f7fc fd2d 	bl	800d3f4 <disk_write>
 801099a:	4603      	mov	r3, r0
 801099c:	2b00      	cmp	r3, #0
 801099e:	d001      	beq.n	80109a4 <f_mkfs+0x5e4>
 80109a0:	2301      	movs	r3, #1
 80109a2:	e157      	b.n	8010c54 <f_mkfs+0x894>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 80109a4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80109a8:	2b03      	cmp	r3, #3
 80109aa:	d140      	bne.n	8010a2e <f_mkfs+0x66e>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 80109ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109ae:	1d9a      	adds	r2, r3, #6
 80109b0:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80109b4:	2301      	movs	r3, #1
 80109b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80109b8:	f7fc fd1c 	bl	800d3f4 <disk_write>
			mem_set(buf, 0, ss);
 80109bc:	8b7b      	ldrh	r3, [r7, #26]
 80109be:	461a      	mov	r2, r3
 80109c0:	2100      	movs	r1, #0
 80109c2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80109c4:	f7fc fdf8 	bl	800d5b8 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 80109c8:	494c      	ldr	r1, [pc, #304]	@ (8010afc <f_mkfs+0x73c>)
 80109ca:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80109cc:	f7fc fda7 	bl	800d51e <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 80109d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109d2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80109d6:	494a      	ldr	r1, [pc, #296]	@ (8010b00 <f_mkfs+0x740>)
 80109d8:	4618      	mov	r0, r3
 80109da:	f7fc fda0 	bl	800d51e <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80109de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109e0:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80109e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109e6:	3b01      	subs	r3, #1
 80109e8:	4619      	mov	r1, r3
 80109ea:	4610      	mov	r0, r2
 80109ec:	f7fc fd97 	bl	800d51e <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 80109f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109f2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80109f6:	2102      	movs	r1, #2
 80109f8:	4618      	mov	r0, r3
 80109fa:	f7fc fd90 	bl	800d51e <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 80109fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a00:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010a04:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8010a08:	4618      	mov	r0, r3
 8010a0a:	f7fc fd6d 	bl	800d4e8 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8010a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a10:	1dda      	adds	r2, r3, #7
 8010a12:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010a16:	2301      	movs	r3, #1
 8010a18:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010a1a:	f7fc fceb 	bl	800d3f4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8010a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a20:	1c5a      	adds	r2, r3, #1
 8010a22:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010a26:	2301      	movs	r3, #1
 8010a28:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010a2a:	f7fc fce3 	bl	800d3f4 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8010a2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a30:	2100      	movs	r1, #0
 8010a32:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010a34:	f7fc fdc0 	bl	800d5b8 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8010a38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010a3a:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010a40:	e04b      	b.n	8010ada <f_mkfs+0x71a>
			if (fmt == FS_FAT32) {
 8010a42:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010a46:	2b03      	cmp	r3, #3
 8010a48:	d113      	bne.n	8010a72 <f_mkfs+0x6b2>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8010a4a:	f06f 0107 	mvn.w	r1, #7
 8010a4e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010a50:	f7fc fd65 	bl	800d51e <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8010a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a56:	3304      	adds	r3, #4
 8010a58:	f04f 31ff 	mov.w	r1, #4294967295
 8010a5c:	4618      	mov	r0, r3
 8010a5e:	f7fc fd5e 	bl	800d51e <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 8010a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a64:	3308      	adds	r3, #8
 8010a66:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	f7fc fd57 	bl	800d51e <st_dword>
 8010a70:	e00b      	b.n	8010a8a <f_mkfs+0x6ca>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8010a72:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010a76:	2b01      	cmp	r3, #1
 8010a78:	d101      	bne.n	8010a7e <f_mkfs+0x6be>
 8010a7a:	4b22      	ldr	r3, [pc, #136]	@ (8010b04 <f_mkfs+0x744>)
 8010a7c:	e001      	b.n	8010a82 <f_mkfs+0x6c2>
 8010a7e:	f06f 0307 	mvn.w	r3, #7
 8010a82:	4619      	mov	r1, r3
 8010a84:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010a86:	f7fc fd4a 	bl	800d51e <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8010a8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010a8c:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8010a8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a92:	4293      	cmp	r3, r2
 8010a94:	bf28      	it	cs
 8010a96:	4613      	movcs	r3, r2
 8010a98:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8010a9a:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010a9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010aa0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010aa2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010aa4:	f7fc fca6 	bl	800d3f4 <disk_write>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d001      	beq.n	8010ab2 <f_mkfs+0x6f2>
 8010aae:	2301      	movs	r3, #1
 8010ab0:	e0d0      	b.n	8010c54 <f_mkfs+0x894>
				mem_set(buf, 0, ss);
 8010ab2:	8b7b      	ldrh	r3, [r7, #26]
 8010ab4:	461a      	mov	r2, r3
 8010ab6:	2100      	movs	r1, #0
 8010ab8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010aba:	f7fc fd7d 	bl	800d5b8 <mem_set>
				sect += n; nsect -= n;
 8010abe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010ac0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ac2:	4413      	add	r3, r2
 8010ac4:	667b      	str	r3, [r7, #100]	@ 0x64
 8010ac6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010ac8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010aca:	1ad3      	subs	r3, r2, r3
 8010acc:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 8010ace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d1dc      	bne.n	8010a8e <f_mkfs+0x6ce>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8010ad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ad6:	3301      	adds	r3, #1
 8010ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ada:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010adc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ade:	429a      	cmp	r2, r3
 8010ae0:	d3af      	bcc.n	8010a42 <f_mkfs+0x682>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8010ae2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010ae6:	2b03      	cmp	r3, #3
 8010ae8:	d10e      	bne.n	8010b08 <f_mkfs+0x748>
 8010aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010aec:	e00d      	b.n	8010b0a <f_mkfs+0x74a>
 8010aee:	bf00      	nop
 8010af0:	08016470 	.word	0x08016470
 8010af4:	0801647c 	.word	0x0801647c
 8010af8:	08016490 	.word	0x08016490
 8010afc:	41615252 	.word	0x41615252
 8010b00:	61417272 	.word	0x61417272
 8010b04:	00fffff8 	.word	0x00fffff8
 8010b08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b0a:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8010b0c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b10:	4293      	cmp	r3, r2
 8010b12:	bf28      	it	cs
 8010b14:	4613      	movcs	r3, r2
 8010b16:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8010b18:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010b1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b1e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010b20:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010b22:	f7fc fc67 	bl	800d3f4 <disk_write>
 8010b26:	4603      	mov	r3, r0
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d001      	beq.n	8010b30 <f_mkfs+0x770>
 8010b2c:	2301      	movs	r3, #1
 8010b2e:	e091      	b.n	8010c54 <f_mkfs+0x894>
			sect += n; nsect -= n;
 8010b30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010b32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b34:	4413      	add	r3, r2
 8010b36:	667b      	str	r3, [r7, #100]	@ 0x64
 8010b38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010b3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b3c:	1ad3      	subs	r3, r2, r3
 8010b3e:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 8010b40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d1e2      	bne.n	8010b0c <f_mkfs+0x74c>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8010b46:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010b4a:	2b03      	cmp	r3, #3
 8010b4c:	d103      	bne.n	8010b56 <f_mkfs+0x796>
			sys = 0x0C;		/* FAT32X */
 8010b4e:	230c      	movs	r3, #12
 8010b50:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8010b54:	e010      	b.n	8010b78 <f_mkfs+0x7b8>
		} else {
			if (sz_vol >= 0x10000) {
 8010b56:	693b      	ldr	r3, [r7, #16]
 8010b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010b5c:	d303      	bcc.n	8010b66 <f_mkfs+0x7a6>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8010b5e:	2306      	movs	r3, #6
 8010b60:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8010b64:	e008      	b.n	8010b78 <f_mkfs+0x7b8>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 8010b66:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010b6a:	2b02      	cmp	r3, #2
 8010b6c:	d101      	bne.n	8010b72 <f_mkfs+0x7b2>
 8010b6e:	2304      	movs	r3, #4
 8010b70:	e000      	b.n	8010b74 <f_mkfs+0x7b4>
 8010b72:	2301      	movs	r3, #1
 8010b74:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8010b78:	7afb      	ldrb	r3, [r7, #11]
 8010b7a:	f003 0308 	and.w	r3, r3, #8
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d15b      	bne.n	8010c3a <f_mkfs+0x87a>
			mem_set(buf, 0, ss);
 8010b82:	8b7b      	ldrh	r3, [r7, #26]
 8010b84:	461a      	mov	r2, r3
 8010b86:	2100      	movs	r1, #0
 8010b88:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010b8a:	f7fc fd15 	bl	800d5b8 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8010b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b90:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010b94:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8010b98:	4618      	mov	r0, r3
 8010b9a:	f7fc fca5 	bl	800d4e8 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8010b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ba0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8010ba4:	61fb      	str	r3, [r7, #28]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8010ba6:	69fb      	ldr	r3, [r7, #28]
 8010ba8:	2200      	movs	r2, #0
 8010baa:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8010bac:	69fb      	ldr	r3, [r7, #28]
 8010bae:	3301      	adds	r3, #1
 8010bb0:	2201      	movs	r2, #1
 8010bb2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8010bb4:	69fb      	ldr	r3, [r7, #28]
 8010bb6:	3302      	adds	r3, #2
 8010bb8:	2201      	movs	r2, #1
 8010bba:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8010bbc:	69fb      	ldr	r3, [r7, #28]
 8010bbe:	3303      	adds	r3, #3
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8010bc4:	69fb      	ldr	r3, [r7, #28]
 8010bc6:	3304      	adds	r3, #4
 8010bc8:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8010bcc:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8010bce:	693a      	ldr	r2, [r7, #16]
 8010bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd2:	441a      	add	r2, r3
 8010bd4:	4b21      	ldr	r3, [pc, #132]	@ (8010c5c <f_mkfs+0x89c>)
 8010bd6:	fba3 1302 	umull	r1, r3, r3, r2
 8010bda:	1ad2      	subs	r2, r2, r3
 8010bdc:	0852      	lsrs	r2, r2, #1
 8010bde:	4413      	add	r3, r2
 8010be0:	0b5b      	lsrs	r3, r3, #13
 8010be2:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8010be4:	69fb      	ldr	r3, [r7, #28]
 8010be6:	3305      	adds	r3, #5
 8010be8:	22fe      	movs	r2, #254	@ 0xfe
 8010bea:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8010bec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010bee:	089b      	lsrs	r3, r3, #2
 8010bf0:	b2da      	uxtb	r2, r3
 8010bf2:	69fb      	ldr	r3, [r7, #28]
 8010bf4:	3306      	adds	r3, #6
 8010bf6:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 8010bfa:	b2d2      	uxtb	r2, r2
 8010bfc:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8010bfe:	69fb      	ldr	r3, [r7, #28]
 8010c00:	3307      	adds	r3, #7
 8010c02:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010c04:	b2d2      	uxtb	r2, r2
 8010c06:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8010c08:	69fb      	ldr	r3, [r7, #28]
 8010c0a:	3308      	adds	r3, #8
 8010c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010c0e:	4618      	mov	r0, r3
 8010c10:	f7fc fc85 	bl	800d51e <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8010c14:	69fb      	ldr	r3, [r7, #28]
 8010c16:	330c      	adds	r3, #12
 8010c18:	693a      	ldr	r2, [r7, #16]
 8010c1a:	4611      	mov	r1, r2
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	f7fc fc7e 	bl	800d51e <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8010c22:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010c26:	2301      	movs	r3, #1
 8010c28:	2200      	movs	r2, #0
 8010c2a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010c2c:	f7fc fbe2 	bl	800d3f4 <disk_write>
 8010c30:	4603      	mov	r3, r0
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d001      	beq.n	8010c3a <f_mkfs+0x87a>
 8010c36:	2301      	movs	r3, #1
 8010c38:	e00c      	b.n	8010c54 <f_mkfs+0x894>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8010c3a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010c3e:	2200      	movs	r2, #0
 8010c40:	2100      	movs	r1, #0
 8010c42:	4618      	mov	r0, r3
 8010c44:	f7fc fbf6 	bl	800d434 <disk_ioctl>
 8010c48:	4603      	mov	r3, r0
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d001      	beq.n	8010c52 <f_mkfs+0x892>
 8010c4e:	2301      	movs	r3, #1
 8010c50:	e000      	b.n	8010c54 <f_mkfs+0x894>

	return FR_OK;
 8010c52:	2300      	movs	r3, #0
}
 8010c54:	4618      	mov	r0, r3
 8010c56:	3774      	adds	r7, #116	@ 0x74
 8010c58:	46bd      	mov	sp, r7
 8010c5a:	bd90      	pop	{r4, r7, pc}
 8010c5c:	0515565b 	.word	0x0515565b

08010c60 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010c60:	b480      	push	{r7}
 8010c62:	b087      	sub	sp, #28
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	60f8      	str	r0, [r7, #12]
 8010c68:	60b9      	str	r1, [r7, #8]
 8010c6a:	4613      	mov	r3, r2
 8010c6c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010c6e:	2301      	movs	r3, #1
 8010c70:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010c72:	2300      	movs	r3, #0
 8010c74:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010c76:	4b1f      	ldr	r3, [pc, #124]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010c78:	7a5b      	ldrb	r3, [r3, #9]
 8010c7a:	b2db      	uxtb	r3, r3
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d131      	bne.n	8010ce4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010c80:	4b1c      	ldr	r3, [pc, #112]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010c82:	7a5b      	ldrb	r3, [r3, #9]
 8010c84:	b2db      	uxtb	r3, r3
 8010c86:	461a      	mov	r2, r3
 8010c88:	4b1a      	ldr	r3, [pc, #104]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010c8a:	2100      	movs	r1, #0
 8010c8c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010c8e:	4b19      	ldr	r3, [pc, #100]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010c90:	7a5b      	ldrb	r3, [r3, #9]
 8010c92:	b2db      	uxtb	r3, r3
 8010c94:	4a17      	ldr	r2, [pc, #92]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010c96:	009b      	lsls	r3, r3, #2
 8010c98:	4413      	add	r3, r2
 8010c9a:	68fa      	ldr	r2, [r7, #12]
 8010c9c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010c9e:	4b15      	ldr	r3, [pc, #84]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010ca0:	7a5b      	ldrb	r3, [r3, #9]
 8010ca2:	b2db      	uxtb	r3, r3
 8010ca4:	461a      	mov	r2, r3
 8010ca6:	4b13      	ldr	r3, [pc, #76]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010ca8:	4413      	add	r3, r2
 8010caa:	79fa      	ldrb	r2, [r7, #7]
 8010cac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010cae:	4b11      	ldr	r3, [pc, #68]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010cb0:	7a5b      	ldrb	r3, [r3, #9]
 8010cb2:	b2db      	uxtb	r3, r3
 8010cb4:	1c5a      	adds	r2, r3, #1
 8010cb6:	b2d1      	uxtb	r1, r2
 8010cb8:	4a0e      	ldr	r2, [pc, #56]	@ (8010cf4 <FATFS_LinkDriverEx+0x94>)
 8010cba:	7251      	strb	r1, [r2, #9]
 8010cbc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010cbe:	7dbb      	ldrb	r3, [r7, #22]
 8010cc0:	3330      	adds	r3, #48	@ 0x30
 8010cc2:	b2da      	uxtb	r2, r3
 8010cc4:	68bb      	ldr	r3, [r7, #8]
 8010cc6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010cc8:	68bb      	ldr	r3, [r7, #8]
 8010cca:	3301      	adds	r3, #1
 8010ccc:	223a      	movs	r2, #58	@ 0x3a
 8010cce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010cd0:	68bb      	ldr	r3, [r7, #8]
 8010cd2:	3302      	adds	r3, #2
 8010cd4:	222f      	movs	r2, #47	@ 0x2f
 8010cd6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010cd8:	68bb      	ldr	r3, [r7, #8]
 8010cda:	3303      	adds	r3, #3
 8010cdc:	2200      	movs	r2, #0
 8010cde:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	371c      	adds	r7, #28
 8010cea:	46bd      	mov	sp, r7
 8010cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf0:	4770      	bx	lr
 8010cf2:	bf00      	nop
 8010cf4:	2000aeb8 	.word	0x2000aeb8

08010cf8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b082      	sub	sp, #8
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
 8010d00:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010d02:	2200      	movs	r2, #0
 8010d04:	6839      	ldr	r1, [r7, #0]
 8010d06:	6878      	ldr	r0, [r7, #4]
 8010d08:	f7ff ffaa 	bl	8010c60 <FATFS_LinkDriverEx>
 8010d0c:	4603      	mov	r3, r0
}
 8010d0e:	4618      	mov	r0, r3
 8010d10:	3708      	adds	r7, #8
 8010d12:	46bd      	mov	sp, r7
 8010d14:	bd80      	pop	{r7, pc}
	...

08010d18 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8010d18:	b480      	push	{r7}
 8010d1a:	b085      	sub	sp, #20
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
 8010d20:	460b      	mov	r3, r1
 8010d22:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8010d24:	2300      	movs	r3, #0
 8010d26:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8010d28:	2301      	movs	r3, #1
 8010d2a:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8010d2c:	4b15      	ldr	r3, [pc, #84]	@ (8010d84 <FATFS_UnLinkDriverEx+0x6c>)
 8010d2e:	7a5b      	ldrb	r3, [r3, #9]
 8010d30:	b2db      	uxtb	r3, r3
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d01e      	beq.n	8010d74 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	3b30      	subs	r3, #48	@ 0x30
 8010d3c:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8010d3e:	7bbb      	ldrb	r3, [r7, #14]
 8010d40:	4a10      	ldr	r2, [pc, #64]	@ (8010d84 <FATFS_UnLinkDriverEx+0x6c>)
 8010d42:	009b      	lsls	r3, r3, #2
 8010d44:	4413      	add	r3, r2
 8010d46:	685b      	ldr	r3, [r3, #4]
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d013      	beq.n	8010d74 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8010d4c:	7bbb      	ldrb	r3, [r7, #14]
 8010d4e:	4a0d      	ldr	r2, [pc, #52]	@ (8010d84 <FATFS_UnLinkDriverEx+0x6c>)
 8010d50:	009b      	lsls	r3, r3, #2
 8010d52:	4413      	add	r3, r2
 8010d54:	2200      	movs	r2, #0
 8010d56:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8010d58:	7bbb      	ldrb	r3, [r7, #14]
 8010d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8010d84 <FATFS_UnLinkDriverEx+0x6c>)
 8010d5c:	4413      	add	r3, r2
 8010d5e:	2200      	movs	r2, #0
 8010d60:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8010d62:	4b08      	ldr	r3, [pc, #32]	@ (8010d84 <FATFS_UnLinkDriverEx+0x6c>)
 8010d64:	7a5b      	ldrb	r3, [r3, #9]
 8010d66:	b2db      	uxtb	r3, r3
 8010d68:	3b01      	subs	r3, #1
 8010d6a:	b2da      	uxtb	r2, r3
 8010d6c:	4b05      	ldr	r3, [pc, #20]	@ (8010d84 <FATFS_UnLinkDriverEx+0x6c>)
 8010d6e:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8010d70:	2300      	movs	r3, #0
 8010d72:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8010d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d76:	4618      	mov	r0, r3
 8010d78:	3714      	adds	r7, #20
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d80:	4770      	bx	lr
 8010d82:	bf00      	nop
 8010d84:	2000aeb8 	.word	0x2000aeb8

08010d88 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8010d88:	b580      	push	{r7, lr}
 8010d8a:	b084      	sub	sp, #16
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	4603      	mov	r3, r0
 8010d90:	6039      	str	r1, [r7, #0]
 8010d92:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8010d94:	2200      	movs	r2, #0
 8010d96:	2101      	movs	r1, #1
 8010d98:	2001      	movs	r0, #1
 8010d9a:	f000 faef 	bl	801137c <osSemaphoreNew>
 8010d9e:	4602      	mov	r2, r0
 8010da0:	683b      	ldr	r3, [r7, #0]
 8010da2:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8010da4:	683b      	ldr	r3, [r7, #0]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	bf14      	ite	ne
 8010dac:	2301      	movne	r3, #1
 8010dae:	2300      	moveq	r3, #0
 8010db0:	b2db      	uxtb	r3, r3
 8010db2:	60fb      	str	r3, [r7, #12]

    return ret;
 8010db4:	68fb      	ldr	r3, [r7, #12]
}
 8010db6:	4618      	mov	r0, r3
 8010db8:	3710      	adds	r7, #16
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd80      	pop	{r7, pc}

08010dbe <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8010dbe:	b580      	push	{r7, lr}
 8010dc0:	b082      	sub	sp, #8
 8010dc2:	af00      	add	r7, sp, #0
 8010dc4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8010dc6:	6878      	ldr	r0, [r7, #4]
 8010dc8:	f000 fc32 	bl	8011630 <osSemaphoreDelete>
#endif
    return 1;
 8010dcc:	2301      	movs	r3, #1
}
 8010dce:	4618      	mov	r0, r3
 8010dd0:	3708      	adds	r7, #8
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bd80      	pop	{r7, pc}

08010dd6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8010dd6:	b580      	push	{r7, lr}
 8010dd8:	b084      	sub	sp, #16
 8010dda:	af00      	add	r7, sp, #0
 8010ddc:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8010dde:	2300      	movs	r3, #0
 8010de0:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8010de2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8010de6:	6878      	ldr	r0, [r7, #4]
 8010de8:	f000 fb64 	bl	80114b4 <osSemaphoreAcquire>
 8010dec:	4603      	mov	r3, r0
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d101      	bne.n	8010df6 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8010df2:	2301      	movs	r3, #1
 8010df4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8010df6:	68fb      	ldr	r3, [r7, #12]
}
 8010df8:	4618      	mov	r0, r3
 8010dfa:	3710      	adds	r7, #16
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}

08010e00 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8010e00:	b580      	push	{r7, lr}
 8010e02:	b082      	sub	sp, #8
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8010e08:	6878      	ldr	r0, [r7, #4]
 8010e0a:	f000 fbb9 	bl	8011580 <osSemaphoreRelease>
#endif
}
 8010e0e:	bf00      	nop
 8010e10:	3708      	adds	r7, #8
 8010e12:	46bd      	mov	sp, r7
 8010e14:	bd80      	pop	{r7, pc}

08010e16 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010e16:	b480      	push	{r7}
 8010e18:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8010e1a:	bf00      	nop
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e22:	4770      	bx	lr

08010e24 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010e24:	b480      	push	{r7}
 8010e26:	b085      	sub	sp, #20
 8010e28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e2a:	f3ef 8305 	mrs	r3, IPSR
 8010e2e:	60bb      	str	r3, [r7, #8]
  return(result);
 8010e30:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d10f      	bne.n	8010e56 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e36:	f3ef 8310 	mrs	r3, PRIMASK
 8010e3a:	607b      	str	r3, [r7, #4]
  return(result);
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d105      	bne.n	8010e4e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010e42:	f3ef 8311 	mrs	r3, BASEPRI
 8010e46:	603b      	str	r3, [r7, #0]
  return(result);
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d007      	beq.n	8010e5e <osKernelInitialize+0x3a>
 8010e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8010e88 <osKernelInitialize+0x64>)
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	2b02      	cmp	r3, #2
 8010e54:	d103      	bne.n	8010e5e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8010e56:	f06f 0305 	mvn.w	r3, #5
 8010e5a:	60fb      	str	r3, [r7, #12]
 8010e5c:	e00c      	b.n	8010e78 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8010e88 <osKernelInitialize+0x64>)
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d105      	bne.n	8010e72 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010e66:	4b08      	ldr	r3, [pc, #32]	@ (8010e88 <osKernelInitialize+0x64>)
 8010e68:	2201      	movs	r2, #1
 8010e6a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	60fb      	str	r3, [r7, #12]
 8010e70:	e002      	b.n	8010e78 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8010e72:	f04f 33ff 	mov.w	r3, #4294967295
 8010e76:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8010e78:	68fb      	ldr	r3, [r7, #12]
}
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	3714      	adds	r7, #20
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e84:	4770      	bx	lr
 8010e86:	bf00      	nop
 8010e88:	2000aec4 	.word	0x2000aec4

08010e8c <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	b082      	sub	sp, #8
 8010e90:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8010e92:	f002 fd55 	bl	8013940 <xTaskGetSchedulerState>
 8010e96:	4603      	mov	r3, r0
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d004      	beq.n	8010ea6 <osKernelGetState+0x1a>
 8010e9c:	2b02      	cmp	r3, #2
 8010e9e:	d105      	bne.n	8010eac <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8010ea0:	2302      	movs	r3, #2
 8010ea2:	607b      	str	r3, [r7, #4]
      break;
 8010ea4:	e00c      	b.n	8010ec0 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8010ea6:	2303      	movs	r3, #3
 8010ea8:	607b      	str	r3, [r7, #4]
      break;
 8010eaa:	e009      	b.n	8010ec0 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8010eac:	4b07      	ldr	r3, [pc, #28]	@ (8010ecc <osKernelGetState+0x40>)
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	2b01      	cmp	r3, #1
 8010eb2:	d102      	bne.n	8010eba <osKernelGetState+0x2e>
        state = osKernelReady;
 8010eb4:	2301      	movs	r3, #1
 8010eb6:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8010eb8:	e001      	b.n	8010ebe <osKernelGetState+0x32>
        state = osKernelInactive;
 8010eba:	2300      	movs	r3, #0
 8010ebc:	607b      	str	r3, [r7, #4]
      break;
 8010ebe:	bf00      	nop
  }

  return (state);
 8010ec0:	687b      	ldr	r3, [r7, #4]
}
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	3708      	adds	r7, #8
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	bd80      	pop	{r7, pc}
 8010eca:	bf00      	nop
 8010ecc:	2000aec4 	.word	0x2000aec4

08010ed0 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b084      	sub	sp, #16
 8010ed4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010ed6:	f3ef 8305 	mrs	r3, IPSR
 8010eda:	60bb      	str	r3, [r7, #8]
  return(result);
 8010edc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d10f      	bne.n	8010f02 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010ee2:	f3ef 8310 	mrs	r3, PRIMASK
 8010ee6:	607b      	str	r3, [r7, #4]
  return(result);
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d105      	bne.n	8010efa <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010eee:	f3ef 8311 	mrs	r3, BASEPRI
 8010ef2:	603b      	str	r3, [r7, #0]
  return(result);
 8010ef4:	683b      	ldr	r3, [r7, #0]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d007      	beq.n	8010f0a <osKernelStart+0x3a>
 8010efa:	4b0f      	ldr	r3, [pc, #60]	@ (8010f38 <osKernelStart+0x68>)
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	2b02      	cmp	r3, #2
 8010f00:	d103      	bne.n	8010f0a <osKernelStart+0x3a>
    stat = osErrorISR;
 8010f02:	f06f 0305 	mvn.w	r3, #5
 8010f06:	60fb      	str	r3, [r7, #12]
 8010f08:	e010      	b.n	8010f2c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8010f38 <osKernelStart+0x68>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	2b01      	cmp	r3, #1
 8010f10:	d109      	bne.n	8010f26 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010f12:	f7ff ff80 	bl	8010e16 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010f16:	4b08      	ldr	r3, [pc, #32]	@ (8010f38 <osKernelStart+0x68>)
 8010f18:	2202      	movs	r2, #2
 8010f1a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010f1c:	f002 f884 	bl	8013028 <vTaskStartScheduler>
      stat = osOK;
 8010f20:	2300      	movs	r3, #0
 8010f22:	60fb      	str	r3, [r7, #12]
 8010f24:	e002      	b.n	8010f2c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8010f26:	f04f 33ff 	mov.w	r3, #4294967295
 8010f2a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8010f2c:	68fb      	ldr	r3, [r7, #12]
}
 8010f2e:	4618      	mov	r0, r3
 8010f30:	3710      	adds	r7, #16
 8010f32:	46bd      	mov	sp, r7
 8010f34:	bd80      	pop	{r7, pc}
 8010f36:	bf00      	nop
 8010f38:	2000aec4 	.word	0x2000aec4

08010f3c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8010f3c:	b580      	push	{r7, lr}
 8010f3e:	b084      	sub	sp, #16
 8010f40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f42:	f3ef 8305 	mrs	r3, IPSR
 8010f46:	60bb      	str	r3, [r7, #8]
  return(result);
 8010f48:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d10f      	bne.n	8010f6e <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010f4e:	f3ef 8310 	mrs	r3, PRIMASK
 8010f52:	607b      	str	r3, [r7, #4]
  return(result);
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d105      	bne.n	8010f66 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010f5a:	f3ef 8311 	mrs	r3, BASEPRI
 8010f5e:	603b      	str	r3, [r7, #0]
  return(result);
 8010f60:	683b      	ldr	r3, [r7, #0]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d007      	beq.n	8010f76 <osKernelGetTickCount+0x3a>
 8010f66:	4b08      	ldr	r3, [pc, #32]	@ (8010f88 <osKernelGetTickCount+0x4c>)
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	2b02      	cmp	r3, #2
 8010f6c:	d103      	bne.n	8010f76 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8010f6e:	f002 f98d 	bl	801328c <xTaskGetTickCountFromISR>
 8010f72:	60f8      	str	r0, [r7, #12]
 8010f74:	e002      	b.n	8010f7c <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8010f76:	f002 f979 	bl	801326c <xTaskGetTickCount>
 8010f7a:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8010f7c:	68fb      	ldr	r3, [r7, #12]
}
 8010f7e:	4618      	mov	r0, r3
 8010f80:	3710      	adds	r7, #16
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}
 8010f86:	bf00      	nop
 8010f88:	2000aec4 	.word	0x2000aec4

08010f8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b090      	sub	sp, #64	@ 0x40
 8010f90:	af04      	add	r7, sp, #16
 8010f92:	60f8      	str	r0, [r7, #12]
 8010f94:	60b9      	str	r1, [r7, #8]
 8010f96:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010f98:	2300      	movs	r3, #0
 8010f9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f9c:	f3ef 8305 	mrs	r3, IPSR
 8010fa0:	61fb      	str	r3, [r7, #28]
  return(result);
 8010fa2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	f040 8090 	bne.w	80110ca <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010faa:	f3ef 8310 	mrs	r3, PRIMASK
 8010fae:	61bb      	str	r3, [r7, #24]
  return(result);
 8010fb0:	69bb      	ldr	r3, [r7, #24]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d105      	bne.n	8010fc2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010fb6:	f3ef 8311 	mrs	r3, BASEPRI
 8010fba:	617b      	str	r3, [r7, #20]
  return(result);
 8010fbc:	697b      	ldr	r3, [r7, #20]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d003      	beq.n	8010fca <osThreadNew+0x3e>
 8010fc2:	4b44      	ldr	r3, [pc, #272]	@ (80110d4 <osThreadNew+0x148>)
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	2b02      	cmp	r3, #2
 8010fc8:	d07f      	beq.n	80110ca <osThreadNew+0x13e>
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d07c      	beq.n	80110ca <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 8010fd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8010fd6:	2318      	movs	r3, #24
 8010fd8:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8010fda:	2300      	movs	r3, #0
 8010fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8010fde:	f04f 33ff 	mov.w	r3, #4294967295
 8010fe2:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d045      	beq.n	8011076 <osThreadNew+0xea>
      if (attr->name != NULL) {
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d002      	beq.n	8010ff8 <osThreadNew+0x6c>
        name = attr->name;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	699b      	ldr	r3, [r3, #24]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d002      	beq.n	8011006 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	699b      	ldr	r3, [r3, #24]
 8011004:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011008:	2b00      	cmp	r3, #0
 801100a:	d008      	beq.n	801101e <osThreadNew+0x92>
 801100c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801100e:	2b38      	cmp	r3, #56	@ 0x38
 8011010:	d805      	bhi.n	801101e <osThreadNew+0x92>
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	685b      	ldr	r3, [r3, #4]
 8011016:	f003 0301 	and.w	r3, r3, #1
 801101a:	2b00      	cmp	r3, #0
 801101c:	d001      	beq.n	8011022 <osThreadNew+0x96>
        return (NULL);
 801101e:	2300      	movs	r3, #0
 8011020:	e054      	b.n	80110cc <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	695b      	ldr	r3, [r3, #20]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d003      	beq.n	8011032 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	695b      	ldr	r3, [r3, #20]
 801102e:	089b      	lsrs	r3, r3, #2
 8011030:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	689b      	ldr	r3, [r3, #8]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d00e      	beq.n	8011058 <osThreadNew+0xcc>
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	68db      	ldr	r3, [r3, #12]
 801103e:	2ba7      	cmp	r3, #167	@ 0xa7
 8011040:	d90a      	bls.n	8011058 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011046:	2b00      	cmp	r3, #0
 8011048:	d006      	beq.n	8011058 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	695b      	ldr	r3, [r3, #20]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d002      	beq.n	8011058 <osThreadNew+0xcc>
        mem = 1;
 8011052:	2301      	movs	r3, #1
 8011054:	623b      	str	r3, [r7, #32]
 8011056:	e010      	b.n	801107a <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	689b      	ldr	r3, [r3, #8]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d10c      	bne.n	801107a <osThreadNew+0xee>
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	68db      	ldr	r3, [r3, #12]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d108      	bne.n	801107a <osThreadNew+0xee>
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	691b      	ldr	r3, [r3, #16]
 801106c:	2b00      	cmp	r3, #0
 801106e:	d104      	bne.n	801107a <osThreadNew+0xee>
          mem = 0;
 8011070:	2300      	movs	r3, #0
 8011072:	623b      	str	r3, [r7, #32]
 8011074:	e001      	b.n	801107a <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 8011076:	2300      	movs	r3, #0
 8011078:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 801107a:	6a3b      	ldr	r3, [r7, #32]
 801107c:	2b01      	cmp	r3, #1
 801107e:	d110      	bne.n	80110a2 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8011084:	687a      	ldr	r2, [r7, #4]
 8011086:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011088:	9202      	str	r2, [sp, #8]
 801108a:	9301      	str	r3, [sp, #4]
 801108c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801108e:	9300      	str	r3, [sp, #0]
 8011090:	68bb      	ldr	r3, [r7, #8]
 8011092:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011094:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011096:	68f8      	ldr	r0, [r7, #12]
 8011098:	f001 fdc8 	bl	8012c2c <xTaskCreateStatic>
 801109c:	4603      	mov	r3, r0
 801109e:	613b      	str	r3, [r7, #16]
 80110a0:	e013      	b.n	80110ca <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 80110a2:	6a3b      	ldr	r3, [r7, #32]
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d110      	bne.n	80110ca <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80110a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110aa:	b29a      	uxth	r2, r3
 80110ac:	f107 0310 	add.w	r3, r7, #16
 80110b0:	9301      	str	r3, [sp, #4]
 80110b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110b4:	9300      	str	r3, [sp, #0]
 80110b6:	68bb      	ldr	r3, [r7, #8]
 80110b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80110ba:	68f8      	ldr	r0, [r7, #12]
 80110bc:	f001 fe1c 	bl	8012cf8 <xTaskCreate>
 80110c0:	4603      	mov	r3, r0
 80110c2:	2b01      	cmp	r3, #1
 80110c4:	d001      	beq.n	80110ca <osThreadNew+0x13e>
          hTask = NULL;
 80110c6:	2300      	movs	r3, #0
 80110c8:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80110ca:	693b      	ldr	r3, [r7, #16]
}
 80110cc:	4618      	mov	r0, r3
 80110ce:	3730      	adds	r7, #48	@ 0x30
 80110d0:	46bd      	mov	sp, r7
 80110d2:	bd80      	pop	{r7, pc}
 80110d4:	2000aec4 	.word	0x2000aec4

080110d8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80110d8:	b580      	push	{r7, lr}
 80110da:	b086      	sub	sp, #24
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80110e0:	f3ef 8305 	mrs	r3, IPSR
 80110e4:	613b      	str	r3, [r7, #16]
  return(result);
 80110e6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d10f      	bne.n	801110c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80110ec:	f3ef 8310 	mrs	r3, PRIMASK
 80110f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d105      	bne.n	8011104 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80110f8:	f3ef 8311 	mrs	r3, BASEPRI
 80110fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80110fe:	68bb      	ldr	r3, [r7, #8]
 8011100:	2b00      	cmp	r3, #0
 8011102:	d007      	beq.n	8011114 <osDelay+0x3c>
 8011104:	4b0a      	ldr	r3, [pc, #40]	@ (8011130 <osDelay+0x58>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	2b02      	cmp	r3, #2
 801110a:	d103      	bne.n	8011114 <osDelay+0x3c>
    stat = osErrorISR;
 801110c:	f06f 0305 	mvn.w	r3, #5
 8011110:	617b      	str	r3, [r7, #20]
 8011112:	e007      	b.n	8011124 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8011114:	2300      	movs	r3, #0
 8011116:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d002      	beq.n	8011124 <osDelay+0x4c>
      vTaskDelay(ticks);
 801111e:	6878      	ldr	r0, [r7, #4]
 8011120:	f001 ff4a 	bl	8012fb8 <vTaskDelay>
    }
  }

  return (stat);
 8011124:	697b      	ldr	r3, [r7, #20]
}
 8011126:	4618      	mov	r0, r3
 8011128:	3718      	adds	r7, #24
 801112a:	46bd      	mov	sp, r7
 801112c:	bd80      	pop	{r7, pc}
 801112e:	bf00      	nop
 8011130:	2000aec4 	.word	0x2000aec4

08011134 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 8011134:	b580      	push	{r7, lr}
 8011136:	b084      	sub	sp, #16
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 801113c:	6878      	ldr	r0, [r7, #4]
 801113e:	f003 fa21 	bl	8014584 <pvTimerGetTimerID>
 8011142:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d005      	beq.n	8011156 <TimerCallback+0x22>
    callb->func (callb->arg);
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	68fa      	ldr	r2, [r7, #12]
 8011150:	6852      	ldr	r2, [r2, #4]
 8011152:	4610      	mov	r0, r2
 8011154:	4798      	blx	r3
  }
}
 8011156:	bf00      	nop
 8011158:	3710      	adds	r7, #16
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}
	...

08011160 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8011160:	b580      	push	{r7, lr}
 8011162:	b08e      	sub	sp, #56	@ 0x38
 8011164:	af02      	add	r7, sp, #8
 8011166:	60f8      	str	r0, [r7, #12]
 8011168:	607a      	str	r2, [r7, #4]
 801116a:	603b      	str	r3, [r7, #0]
 801116c:	460b      	mov	r3, r1
 801116e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8011170:	2300      	movs	r3, #0
 8011172:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011174:	f3ef 8305 	mrs	r3, IPSR
 8011178:	61bb      	str	r3, [r7, #24]
  return(result);
 801117a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 801117c:	2b00      	cmp	r3, #0
 801117e:	d16a      	bne.n	8011256 <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011180:	f3ef 8310 	mrs	r3, PRIMASK
 8011184:	617b      	str	r3, [r7, #20]
  return(result);
 8011186:	697b      	ldr	r3, [r7, #20]
 8011188:	2b00      	cmp	r3, #0
 801118a:	d105      	bne.n	8011198 <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801118c:	f3ef 8311 	mrs	r3, BASEPRI
 8011190:	613b      	str	r3, [r7, #16]
  return(result);
 8011192:	693b      	ldr	r3, [r7, #16]
 8011194:	2b00      	cmp	r3, #0
 8011196:	d003      	beq.n	80111a0 <osTimerNew+0x40>
 8011198:	4b31      	ldr	r3, [pc, #196]	@ (8011260 <osTimerNew+0x100>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	2b02      	cmp	r3, #2
 801119e:	d05a      	beq.n	8011256 <osTimerNew+0xf6>
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d057      	beq.n	8011256 <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80111a6:	2008      	movs	r0, #8
 80111a8:	f003 fc4e 	bl	8014a48 <pvPortMalloc>
 80111ac:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 80111ae:	69fb      	ldr	r3, [r7, #28]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d050      	beq.n	8011256 <osTimerNew+0xf6>
      callb->func = func;
 80111b4:	69fb      	ldr	r3, [r7, #28]
 80111b6:	68fa      	ldr	r2, [r7, #12]
 80111b8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80111ba:	69fb      	ldr	r3, [r7, #28]
 80111bc:	687a      	ldr	r2, [r7, #4]
 80111be:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80111c0:	7afb      	ldrb	r3, [r7, #11]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d102      	bne.n	80111cc <osTimerNew+0x6c>
        reload = pdFALSE;
 80111c6:	2300      	movs	r3, #0
 80111c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80111ca:	e001      	b.n	80111d0 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 80111cc:	2301      	movs	r3, #1
 80111ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      mem  = -1;
 80111d0:	f04f 33ff 	mov.w	r3, #4294967295
 80111d4:	623b      	str	r3, [r7, #32]
      name = NULL;
 80111d6:	2300      	movs	r3, #0
 80111d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

      if (attr != NULL) {
 80111da:	683b      	ldr	r3, [r7, #0]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d01c      	beq.n	801121a <osTimerNew+0xba>
        if (attr->name != NULL) {
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d002      	beq.n	80111ee <osTimerNew+0x8e>
          name = attr->name;
 80111e8:	683b      	ldr	r3, [r7, #0]
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80111ee:	683b      	ldr	r3, [r7, #0]
 80111f0:	689b      	ldr	r3, [r3, #8]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d006      	beq.n	8011204 <osTimerNew+0xa4>
 80111f6:	683b      	ldr	r3, [r7, #0]
 80111f8:	68db      	ldr	r3, [r3, #12]
 80111fa:	2b2b      	cmp	r3, #43	@ 0x2b
 80111fc:	d902      	bls.n	8011204 <osTimerNew+0xa4>
          mem = 1;
 80111fe:	2301      	movs	r3, #1
 8011200:	623b      	str	r3, [r7, #32]
 8011202:	e00c      	b.n	801121e <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011204:	683b      	ldr	r3, [r7, #0]
 8011206:	689b      	ldr	r3, [r3, #8]
 8011208:	2b00      	cmp	r3, #0
 801120a:	d108      	bne.n	801121e <osTimerNew+0xbe>
 801120c:	683b      	ldr	r3, [r7, #0]
 801120e:	68db      	ldr	r3, [r3, #12]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d104      	bne.n	801121e <osTimerNew+0xbe>
            mem = 0;
 8011214:	2300      	movs	r3, #0
 8011216:	623b      	str	r3, [r7, #32]
 8011218:	e001      	b.n	801121e <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 801121a:	2300      	movs	r3, #0
 801121c:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 801121e:	6a3b      	ldr	r3, [r7, #32]
 8011220:	2b01      	cmp	r3, #1
 8011222:	d10c      	bne.n	801123e <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8011224:	683b      	ldr	r3, [r7, #0]
 8011226:	689b      	ldr	r3, [r3, #8]
 8011228:	9301      	str	r3, [sp, #4]
 801122a:	4b0e      	ldr	r3, [pc, #56]	@ (8011264 <osTimerNew+0x104>)
 801122c:	9300      	str	r3, [sp, #0]
 801122e:	69fb      	ldr	r3, [r7, #28]
 8011230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011232:	2101      	movs	r1, #1
 8011234:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011236:	f002 fdda 	bl	8013dee <xTimerCreateStatic>
 801123a:	62b8      	str	r0, [r7, #40]	@ 0x28
 801123c:	e00b      	b.n	8011256 <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 801123e:	6a3b      	ldr	r3, [r7, #32]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d108      	bne.n	8011256 <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8011244:	4b07      	ldr	r3, [pc, #28]	@ (8011264 <osTimerNew+0x104>)
 8011246:	9300      	str	r3, [sp, #0]
 8011248:	69fb      	ldr	r3, [r7, #28]
 801124a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801124c:	2101      	movs	r1, #1
 801124e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011250:	f002 fdac 	bl	8013dac <xTimerCreate>
 8011254:	62b8      	str	r0, [r7, #40]	@ 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8011256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8011258:	4618      	mov	r0, r3
 801125a:	3730      	adds	r7, #48	@ 0x30
 801125c:	46bd      	mov	sp, r7
 801125e:	bd80      	pop	{r7, pc}
 8011260:	2000aec4 	.word	0x2000aec4
 8011264:	08011135 	.word	0x08011135

08011268 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8011268:	b580      	push	{r7, lr}
 801126a:	b08a      	sub	sp, #40	@ 0x28
 801126c:	af02      	add	r7, sp, #8
 801126e:	6078      	str	r0, [r7, #4]
 8011270:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011276:	f3ef 8305 	mrs	r3, IPSR
 801127a:	617b      	str	r3, [r7, #20]
  return(result);
 801127c:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 801127e:	2b00      	cmp	r3, #0
 8011280:	d10f      	bne.n	80112a2 <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011282:	f3ef 8310 	mrs	r3, PRIMASK
 8011286:	613b      	str	r3, [r7, #16]
  return(result);
 8011288:	693b      	ldr	r3, [r7, #16]
 801128a:	2b00      	cmp	r3, #0
 801128c:	d105      	bne.n	801129a <osTimerStart+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801128e:	f3ef 8311 	mrs	r3, BASEPRI
 8011292:	60fb      	str	r3, [r7, #12]
  return(result);
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d007      	beq.n	80112aa <osTimerStart+0x42>
 801129a:	4b12      	ldr	r3, [pc, #72]	@ (80112e4 <osTimerStart+0x7c>)
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	2b02      	cmp	r3, #2
 80112a0:	d103      	bne.n	80112aa <osTimerStart+0x42>
    stat = osErrorISR;
 80112a2:	f06f 0305 	mvn.w	r3, #5
 80112a6:	61fb      	str	r3, [r7, #28]
 80112a8:	e017      	b.n	80112da <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 80112aa:	69bb      	ldr	r3, [r7, #24]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d103      	bne.n	80112b8 <osTimerStart+0x50>
    stat = osErrorParameter;
 80112b0:	f06f 0303 	mvn.w	r3, #3
 80112b4:	61fb      	str	r3, [r7, #28]
 80112b6:	e010      	b.n	80112da <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80112b8:	2300      	movs	r3, #0
 80112ba:	9300      	str	r3, [sp, #0]
 80112bc:	2300      	movs	r3, #0
 80112be:	683a      	ldr	r2, [r7, #0]
 80112c0:	2104      	movs	r1, #4
 80112c2:	69b8      	ldr	r0, [r7, #24]
 80112c4:	f002 fe16 	bl	8013ef4 <xTimerGenericCommand>
 80112c8:	4603      	mov	r3, r0
 80112ca:	2b01      	cmp	r3, #1
 80112cc:	d102      	bne.n	80112d4 <osTimerStart+0x6c>
      stat = osOK;
 80112ce:	2300      	movs	r3, #0
 80112d0:	61fb      	str	r3, [r7, #28]
 80112d2:	e002      	b.n	80112da <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 80112d4:	f06f 0302 	mvn.w	r3, #2
 80112d8:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 80112da:	69fb      	ldr	r3, [r7, #28]
}
 80112dc:	4618      	mov	r0, r3
 80112de:	3720      	adds	r7, #32
 80112e0:	46bd      	mov	sp, r7
 80112e2:	bd80      	pop	{r7, pc}
 80112e4:	2000aec4 	.word	0x2000aec4

080112e8 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b08a      	sub	sp, #40	@ 0x28
 80112ec:	af02      	add	r7, sp, #8
 80112ee:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80112f4:	f3ef 8305 	mrs	r3, IPSR
 80112f8:	617b      	str	r3, [r7, #20]
  return(result);
 80112fa:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d10f      	bne.n	8011320 <osTimerStop+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011300:	f3ef 8310 	mrs	r3, PRIMASK
 8011304:	613b      	str	r3, [r7, #16]
  return(result);
 8011306:	693b      	ldr	r3, [r7, #16]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d105      	bne.n	8011318 <osTimerStop+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801130c:	f3ef 8311 	mrs	r3, BASEPRI
 8011310:	60fb      	str	r3, [r7, #12]
  return(result);
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d007      	beq.n	8011328 <osTimerStop+0x40>
 8011318:	4b17      	ldr	r3, [pc, #92]	@ (8011378 <osTimerStop+0x90>)
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	2b02      	cmp	r3, #2
 801131e:	d103      	bne.n	8011328 <osTimerStop+0x40>
    stat = osErrorISR;
 8011320:	f06f 0305 	mvn.w	r3, #5
 8011324:	61fb      	str	r3, [r7, #28]
 8011326:	e021      	b.n	801136c <osTimerStop+0x84>
  }
  else if (hTimer == NULL) {
 8011328:	69bb      	ldr	r3, [r7, #24]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d103      	bne.n	8011336 <osTimerStop+0x4e>
    stat = osErrorParameter;
 801132e:	f06f 0303 	mvn.w	r3, #3
 8011332:	61fb      	str	r3, [r7, #28]
 8011334:	e01a      	b.n	801136c <osTimerStop+0x84>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 8011336:	69b8      	ldr	r0, [r7, #24]
 8011338:	f003 f8f8 	bl	801452c <xTimerIsTimerActive>
 801133c:	4603      	mov	r3, r0
 801133e:	2b00      	cmp	r3, #0
 8011340:	d103      	bne.n	801134a <osTimerStop+0x62>
      stat = osErrorResource;
 8011342:	f06f 0302 	mvn.w	r3, #2
 8011346:	61fb      	str	r3, [r7, #28]
 8011348:	e010      	b.n	801136c <osTimerStop+0x84>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 801134a:	2300      	movs	r3, #0
 801134c:	9300      	str	r3, [sp, #0]
 801134e:	2300      	movs	r3, #0
 8011350:	2200      	movs	r2, #0
 8011352:	2103      	movs	r1, #3
 8011354:	69b8      	ldr	r0, [r7, #24]
 8011356:	f002 fdcd 	bl	8013ef4 <xTimerGenericCommand>
 801135a:	4603      	mov	r3, r0
 801135c:	2b01      	cmp	r3, #1
 801135e:	d102      	bne.n	8011366 <osTimerStop+0x7e>
        stat = osOK;
 8011360:	2300      	movs	r3, #0
 8011362:	61fb      	str	r3, [r7, #28]
 8011364:	e002      	b.n	801136c <osTimerStop+0x84>
      } else {
        stat = osError;
 8011366:	f04f 33ff 	mov.w	r3, #4294967295
 801136a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 801136c:	69fb      	ldr	r3, [r7, #28]
}
 801136e:	4618      	mov	r0, r3
 8011370:	3720      	adds	r7, #32
 8011372:	46bd      	mov	sp, r7
 8011374:	bd80      	pop	{r7, pc}
 8011376:	bf00      	nop
 8011378:	2000aec4 	.word	0x2000aec4

0801137c <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 801137c:	b580      	push	{r7, lr}
 801137e:	b08c      	sub	sp, #48	@ 0x30
 8011380:	af02      	add	r7, sp, #8
 8011382:	60f8      	str	r0, [r7, #12]
 8011384:	60b9      	str	r1, [r7, #8]
 8011386:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8011388:	2300      	movs	r3, #0
 801138a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801138c:	f3ef 8305 	mrs	r3, IPSR
 8011390:	61bb      	str	r3, [r7, #24]
  return(result);
 8011392:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8011394:	2b00      	cmp	r3, #0
 8011396:	f040 8086 	bne.w	80114a6 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801139a:	f3ef 8310 	mrs	r3, PRIMASK
 801139e:	617b      	str	r3, [r7, #20]
  return(result);
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d105      	bne.n	80113b2 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80113a6:	f3ef 8311 	mrs	r3, BASEPRI
 80113aa:	613b      	str	r3, [r7, #16]
  return(result);
 80113ac:	693b      	ldr	r3, [r7, #16]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d003      	beq.n	80113ba <osSemaphoreNew+0x3e>
 80113b2:	4b3f      	ldr	r3, [pc, #252]	@ (80114b0 <osSemaphoreNew+0x134>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	2b02      	cmp	r3, #2
 80113b8:	d075      	beq.n	80114a6 <osSemaphoreNew+0x12a>
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d072      	beq.n	80114a6 <osSemaphoreNew+0x12a>
 80113c0:	68ba      	ldr	r2, [r7, #8]
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	429a      	cmp	r2, r3
 80113c6:	d86e      	bhi.n	80114a6 <osSemaphoreNew+0x12a>
    mem = -1;
 80113c8:	f04f 33ff 	mov.w	r3, #4294967295
 80113cc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d015      	beq.n	8011400 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	689b      	ldr	r3, [r3, #8]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d006      	beq.n	80113ea <osSemaphoreNew+0x6e>
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	68db      	ldr	r3, [r3, #12]
 80113e0:	2b4f      	cmp	r3, #79	@ 0x4f
 80113e2:	d902      	bls.n	80113ea <osSemaphoreNew+0x6e>
        mem = 1;
 80113e4:	2301      	movs	r3, #1
 80113e6:	623b      	str	r3, [r7, #32]
 80113e8:	e00c      	b.n	8011404 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	689b      	ldr	r3, [r3, #8]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d108      	bne.n	8011404 <osSemaphoreNew+0x88>
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	68db      	ldr	r3, [r3, #12]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d104      	bne.n	8011404 <osSemaphoreNew+0x88>
          mem = 0;
 80113fa:	2300      	movs	r3, #0
 80113fc:	623b      	str	r3, [r7, #32]
 80113fe:	e001      	b.n	8011404 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8011400:	2300      	movs	r3, #0
 8011402:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8011404:	6a3b      	ldr	r3, [r7, #32]
 8011406:	f1b3 3fff 	cmp.w	r3, #4294967295
 801140a:	d04c      	beq.n	80114a6 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	2b01      	cmp	r3, #1
 8011410:	d128      	bne.n	8011464 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8011412:	6a3b      	ldr	r3, [r7, #32]
 8011414:	2b01      	cmp	r3, #1
 8011416:	d10a      	bne.n	801142e <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	689b      	ldr	r3, [r3, #8]
 801141c:	2203      	movs	r2, #3
 801141e:	9200      	str	r2, [sp, #0]
 8011420:	2200      	movs	r2, #0
 8011422:	2100      	movs	r1, #0
 8011424:	2001      	movs	r0, #1
 8011426:	f000 fbf9 	bl	8011c1c <xQueueGenericCreateStatic>
 801142a:	6278      	str	r0, [r7, #36]	@ 0x24
 801142c:	e005      	b.n	801143a <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 801142e:	2203      	movs	r2, #3
 8011430:	2100      	movs	r1, #0
 8011432:	2001      	movs	r0, #1
 8011434:	f000 fc79 	bl	8011d2a <xQueueGenericCreate>
 8011438:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801143a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801143c:	2b00      	cmp	r3, #0
 801143e:	d022      	beq.n	8011486 <osSemaphoreNew+0x10a>
 8011440:	68bb      	ldr	r3, [r7, #8]
 8011442:	2b00      	cmp	r3, #0
 8011444:	d01f      	beq.n	8011486 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011446:	2300      	movs	r3, #0
 8011448:	2200      	movs	r2, #0
 801144a:	2100      	movs	r1, #0
 801144c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801144e:	f000 fd49 	bl	8011ee4 <xQueueGenericSend>
 8011452:	4603      	mov	r3, r0
 8011454:	2b01      	cmp	r3, #1
 8011456:	d016      	beq.n	8011486 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8011458:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801145a:	f001 fa11 	bl	8012880 <vQueueDelete>
            hSemaphore = NULL;
 801145e:	2300      	movs	r3, #0
 8011460:	627b      	str	r3, [r7, #36]	@ 0x24
 8011462:	e010      	b.n	8011486 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8011464:	6a3b      	ldr	r3, [r7, #32]
 8011466:	2b01      	cmp	r3, #1
 8011468:	d108      	bne.n	801147c <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	689b      	ldr	r3, [r3, #8]
 801146e:	461a      	mov	r2, r3
 8011470:	68b9      	ldr	r1, [r7, #8]
 8011472:	68f8      	ldr	r0, [r7, #12]
 8011474:	f000 fcbf 	bl	8011df6 <xQueueCreateCountingSemaphoreStatic>
 8011478:	6278      	str	r0, [r7, #36]	@ 0x24
 801147a:	e004      	b.n	8011486 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 801147c:	68b9      	ldr	r1, [r7, #8]
 801147e:	68f8      	ldr	r0, [r7, #12]
 8011480:	f000 fcf6 	bl	8011e70 <xQueueCreateCountingSemaphore>
 8011484:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8011486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011488:	2b00      	cmp	r3, #0
 801148a:	d00c      	beq.n	80114a6 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d003      	beq.n	801149a <osSemaphoreNew+0x11e>
          name = attr->name;
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	61fb      	str	r3, [r7, #28]
 8011498:	e001      	b.n	801149e <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 801149a:	2300      	movs	r3, #0
 801149c:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 801149e:	69f9      	ldr	r1, [r7, #28]
 80114a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80114a2:	f001 fb3b 	bl	8012b1c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80114a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80114a8:	4618      	mov	r0, r3
 80114aa:	3728      	adds	r7, #40	@ 0x28
 80114ac:	46bd      	mov	sp, r7
 80114ae:	bd80      	pop	{r7, pc}
 80114b0:	2000aec4 	.word	0x2000aec4

080114b4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b088      	sub	sp, #32
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
 80114bc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80114c2:	2300      	movs	r3, #0
 80114c4:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80114c6:	69bb      	ldr	r3, [r7, #24]
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d103      	bne.n	80114d4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80114cc:	f06f 0303 	mvn.w	r3, #3
 80114d0:	61fb      	str	r3, [r7, #28]
 80114d2:	e04b      	b.n	801156c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80114d4:	f3ef 8305 	mrs	r3, IPSR
 80114d8:	617b      	str	r3, [r7, #20]
  return(result);
 80114da:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d10f      	bne.n	8011500 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80114e0:	f3ef 8310 	mrs	r3, PRIMASK
 80114e4:	613b      	str	r3, [r7, #16]
  return(result);
 80114e6:	693b      	ldr	r3, [r7, #16]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d105      	bne.n	80114f8 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80114ec:	f3ef 8311 	mrs	r3, BASEPRI
 80114f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d026      	beq.n	8011546 <osSemaphoreAcquire+0x92>
 80114f8:	4b1f      	ldr	r3, [pc, #124]	@ (8011578 <osSemaphoreAcquire+0xc4>)
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	2b02      	cmp	r3, #2
 80114fe:	d122      	bne.n	8011546 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d003      	beq.n	801150e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8011506:	f06f 0303 	mvn.w	r3, #3
 801150a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 801150c:	e02d      	b.n	801156a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 801150e:	2300      	movs	r3, #0
 8011510:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8011512:	f107 0308 	add.w	r3, r7, #8
 8011516:	461a      	mov	r2, r3
 8011518:	2100      	movs	r1, #0
 801151a:	69b8      	ldr	r0, [r7, #24]
 801151c:	f001 f928 	bl	8012770 <xQueueReceiveFromISR>
 8011520:	4603      	mov	r3, r0
 8011522:	2b01      	cmp	r3, #1
 8011524:	d003      	beq.n	801152e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8011526:	f06f 0302 	mvn.w	r3, #2
 801152a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 801152c:	e01d      	b.n	801156a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 801152e:	68bb      	ldr	r3, [r7, #8]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d01a      	beq.n	801156a <osSemaphoreAcquire+0xb6>
 8011534:	4b11      	ldr	r3, [pc, #68]	@ (801157c <osSemaphoreAcquire+0xc8>)
 8011536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801153a:	601a      	str	r2, [r3, #0]
 801153c:	f3bf 8f4f 	dsb	sy
 8011540:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8011544:	e011      	b.n	801156a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8011546:	6839      	ldr	r1, [r7, #0]
 8011548:	69b8      	ldr	r0, [r7, #24]
 801154a:	f000 fff9 	bl	8012540 <xQueueSemaphoreTake>
 801154e:	4603      	mov	r3, r0
 8011550:	2b01      	cmp	r3, #1
 8011552:	d00b      	beq.n	801156c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d003      	beq.n	8011562 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 801155a:	f06f 0301 	mvn.w	r3, #1
 801155e:	61fb      	str	r3, [r7, #28]
 8011560:	e004      	b.n	801156c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8011562:	f06f 0302 	mvn.w	r3, #2
 8011566:	61fb      	str	r3, [r7, #28]
 8011568:	e000      	b.n	801156c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 801156a:	bf00      	nop
      }
    }
  }

  return (stat);
 801156c:	69fb      	ldr	r3, [r7, #28]
}
 801156e:	4618      	mov	r0, r3
 8011570:	3720      	adds	r7, #32
 8011572:	46bd      	mov	sp, r7
 8011574:	bd80      	pop	{r7, pc}
 8011576:	bf00      	nop
 8011578:	2000aec4 	.word	0x2000aec4
 801157c:	e000ed04 	.word	0xe000ed04

08011580 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8011580:	b580      	push	{r7, lr}
 8011582:	b088      	sub	sp, #32
 8011584:	af00      	add	r7, sp, #0
 8011586:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 801158c:	2300      	movs	r3, #0
 801158e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8011590:	69bb      	ldr	r3, [r7, #24]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d103      	bne.n	801159e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8011596:	f06f 0303 	mvn.w	r3, #3
 801159a:	61fb      	str	r3, [r7, #28]
 801159c:	e03e      	b.n	801161c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801159e:	f3ef 8305 	mrs	r3, IPSR
 80115a2:	617b      	str	r3, [r7, #20]
  return(result);
 80115a4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d10f      	bne.n	80115ca <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80115aa:	f3ef 8310 	mrs	r3, PRIMASK
 80115ae:	613b      	str	r3, [r7, #16]
  return(result);
 80115b0:	693b      	ldr	r3, [r7, #16]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d105      	bne.n	80115c2 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80115b6:	f3ef 8311 	mrs	r3, BASEPRI
 80115ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d01e      	beq.n	8011600 <osSemaphoreRelease+0x80>
 80115c2:	4b19      	ldr	r3, [pc, #100]	@ (8011628 <osSemaphoreRelease+0xa8>)
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	2b02      	cmp	r3, #2
 80115c8:	d11a      	bne.n	8011600 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80115ca:	2300      	movs	r3, #0
 80115cc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80115ce:	f107 0308 	add.w	r3, r7, #8
 80115d2:	4619      	mov	r1, r3
 80115d4:	69b8      	ldr	r0, [r7, #24]
 80115d6:	f000 fe32 	bl	801223e <xQueueGiveFromISR>
 80115da:	4603      	mov	r3, r0
 80115dc:	2b01      	cmp	r3, #1
 80115de:	d003      	beq.n	80115e8 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 80115e0:	f06f 0302 	mvn.w	r3, #2
 80115e4:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80115e6:	e018      	b.n	801161a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 80115e8:	68bb      	ldr	r3, [r7, #8]
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d015      	beq.n	801161a <osSemaphoreRelease+0x9a>
 80115ee:	4b0f      	ldr	r3, [pc, #60]	@ (801162c <osSemaphoreRelease+0xac>)
 80115f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80115f4:	601a      	str	r2, [r3, #0]
 80115f6:	f3bf 8f4f 	dsb	sy
 80115fa:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80115fe:	e00c      	b.n	801161a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011600:	2300      	movs	r3, #0
 8011602:	2200      	movs	r2, #0
 8011604:	2100      	movs	r1, #0
 8011606:	69b8      	ldr	r0, [r7, #24]
 8011608:	f000 fc6c 	bl	8011ee4 <xQueueGenericSend>
 801160c:	4603      	mov	r3, r0
 801160e:	2b01      	cmp	r3, #1
 8011610:	d004      	beq.n	801161c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8011612:	f06f 0302 	mvn.w	r3, #2
 8011616:	61fb      	str	r3, [r7, #28]
 8011618:	e000      	b.n	801161c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801161a:	bf00      	nop
    }
  }

  return (stat);
 801161c:	69fb      	ldr	r3, [r7, #28]
}
 801161e:	4618      	mov	r0, r3
 8011620:	3720      	adds	r7, #32
 8011622:	46bd      	mov	sp, r7
 8011624:	bd80      	pop	{r7, pc}
 8011626:	bf00      	nop
 8011628:	2000aec4 	.word	0x2000aec4
 801162c:	e000ed04 	.word	0xe000ed04

08011630 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8011630:	b580      	push	{r7, lr}
 8011632:	b088      	sub	sp, #32
 8011634:	af00      	add	r7, sp, #0
 8011636:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801163c:	f3ef 8305 	mrs	r3, IPSR
 8011640:	617b      	str	r3, [r7, #20]
  return(result);
 8011642:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8011644:	2b00      	cmp	r3, #0
 8011646:	d10f      	bne.n	8011668 <osSemaphoreDelete+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011648:	f3ef 8310 	mrs	r3, PRIMASK
 801164c:	613b      	str	r3, [r7, #16]
  return(result);
 801164e:	693b      	ldr	r3, [r7, #16]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d105      	bne.n	8011660 <osSemaphoreDelete+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8011654:	f3ef 8311 	mrs	r3, BASEPRI
 8011658:	60fb      	str	r3, [r7, #12]
  return(result);
 801165a:	68fb      	ldr	r3, [r7, #12]
 801165c:	2b00      	cmp	r3, #0
 801165e:	d007      	beq.n	8011670 <osSemaphoreDelete+0x40>
 8011660:	4b0d      	ldr	r3, [pc, #52]	@ (8011698 <osSemaphoreDelete+0x68>)
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	2b02      	cmp	r3, #2
 8011666:	d103      	bne.n	8011670 <osSemaphoreDelete+0x40>
    stat = osErrorISR;
 8011668:	f06f 0305 	mvn.w	r3, #5
 801166c:	61fb      	str	r3, [r7, #28]
 801166e:	e00e      	b.n	801168e <osSemaphoreDelete+0x5e>
  }
  else if (hSemaphore == NULL) {
 8011670:	69bb      	ldr	r3, [r7, #24]
 8011672:	2b00      	cmp	r3, #0
 8011674:	d103      	bne.n	801167e <osSemaphoreDelete+0x4e>
    stat = osErrorParameter;
 8011676:	f06f 0303 	mvn.w	r3, #3
 801167a:	61fb      	str	r3, [r7, #28]
 801167c:	e007      	b.n	801168e <osSemaphoreDelete+0x5e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 801167e:	69b8      	ldr	r0, [r7, #24]
 8011680:	f001 fa76 	bl	8012b70 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8011684:	2300      	movs	r3, #0
 8011686:	61fb      	str	r3, [r7, #28]
    vSemaphoreDelete (hSemaphore);
 8011688:	69b8      	ldr	r0, [r7, #24]
 801168a:	f001 f8f9 	bl	8012880 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 801168e:	69fb      	ldr	r3, [r7, #28]
}
 8011690:	4618      	mov	r0, r3
 8011692:	3720      	adds	r7, #32
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}
 8011698:	2000aec4 	.word	0x2000aec4

0801169c <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 801169c:	b580      	push	{r7, lr}
 801169e:	b08c      	sub	sp, #48	@ 0x30
 80116a0:	af02      	add	r7, sp, #8
 80116a2:	60f8      	str	r0, [r7, #12]
 80116a4:	60b9      	str	r1, [r7, #8]
 80116a6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80116a8:	2300      	movs	r3, #0
 80116aa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80116ac:	f3ef 8305 	mrs	r3, IPSR
 80116b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80116b2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d16f      	bne.n	8011798 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80116b8:	f3ef 8310 	mrs	r3, PRIMASK
 80116bc:	617b      	str	r3, [r7, #20]
  return(result);
 80116be:	697b      	ldr	r3, [r7, #20]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d105      	bne.n	80116d0 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80116c4:	f3ef 8311 	mrs	r3, BASEPRI
 80116c8:	613b      	str	r3, [r7, #16]
  return(result);
 80116ca:	693b      	ldr	r3, [r7, #16]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d003      	beq.n	80116d8 <osMessageQueueNew+0x3c>
 80116d0:	4b34      	ldr	r3, [pc, #208]	@ (80117a4 <osMessageQueueNew+0x108>)
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	2b02      	cmp	r3, #2
 80116d6:	d05f      	beq.n	8011798 <osMessageQueueNew+0xfc>
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d05c      	beq.n	8011798 <osMessageQueueNew+0xfc>
 80116de:	68bb      	ldr	r3, [r7, #8]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d059      	beq.n	8011798 <osMessageQueueNew+0xfc>
    mem = -1;
 80116e4:	f04f 33ff 	mov.w	r3, #4294967295
 80116e8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d029      	beq.n	8011744 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	689b      	ldr	r3, [r3, #8]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d012      	beq.n	801171e <osMessageQueueNew+0x82>
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	68db      	ldr	r3, [r3, #12]
 80116fc:	2b4f      	cmp	r3, #79	@ 0x4f
 80116fe:	d90e      	bls.n	801171e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011704:	2b00      	cmp	r3, #0
 8011706:	d00a      	beq.n	801171e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	695a      	ldr	r2, [r3, #20]
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	68b9      	ldr	r1, [r7, #8]
 8011710:	fb01 f303 	mul.w	r3, r1, r3
 8011714:	429a      	cmp	r2, r3
 8011716:	d302      	bcc.n	801171e <osMessageQueueNew+0x82>
        mem = 1;
 8011718:	2301      	movs	r3, #1
 801171a:	623b      	str	r3, [r7, #32]
 801171c:	e014      	b.n	8011748 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	689b      	ldr	r3, [r3, #8]
 8011722:	2b00      	cmp	r3, #0
 8011724:	d110      	bne.n	8011748 <osMessageQueueNew+0xac>
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	68db      	ldr	r3, [r3, #12]
 801172a:	2b00      	cmp	r3, #0
 801172c:	d10c      	bne.n	8011748 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011732:	2b00      	cmp	r3, #0
 8011734:	d108      	bne.n	8011748 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	695b      	ldr	r3, [r3, #20]
 801173a:	2b00      	cmp	r3, #0
 801173c:	d104      	bne.n	8011748 <osMessageQueueNew+0xac>
          mem = 0;
 801173e:	2300      	movs	r3, #0
 8011740:	623b      	str	r3, [r7, #32]
 8011742:	e001      	b.n	8011748 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8011744:	2300      	movs	r3, #0
 8011746:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8011748:	6a3b      	ldr	r3, [r7, #32]
 801174a:	2b01      	cmp	r3, #1
 801174c:	d10b      	bne.n	8011766 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	691a      	ldr	r2, [r3, #16]
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	689b      	ldr	r3, [r3, #8]
 8011756:	2100      	movs	r1, #0
 8011758:	9100      	str	r1, [sp, #0]
 801175a:	68b9      	ldr	r1, [r7, #8]
 801175c:	68f8      	ldr	r0, [r7, #12]
 801175e:	f000 fa5d 	bl	8011c1c <xQueueGenericCreateStatic>
 8011762:	6278      	str	r0, [r7, #36]	@ 0x24
 8011764:	e008      	b.n	8011778 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8011766:	6a3b      	ldr	r3, [r7, #32]
 8011768:	2b00      	cmp	r3, #0
 801176a:	d105      	bne.n	8011778 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 801176c:	2200      	movs	r2, #0
 801176e:	68b9      	ldr	r1, [r7, #8]
 8011770:	68f8      	ldr	r0, [r7, #12]
 8011772:	f000 fada 	bl	8011d2a <xQueueGenericCreate>
 8011776:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8011778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801177a:	2b00      	cmp	r3, #0
 801177c:	d00c      	beq.n	8011798 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d003      	beq.n	801178c <osMessageQueueNew+0xf0>
        name = attr->name;
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	61fb      	str	r3, [r7, #28]
 801178a:	e001      	b.n	8011790 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 801178c:	2300      	movs	r3, #0
 801178e:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8011790:	69f9      	ldr	r1, [r7, #28]
 8011792:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011794:	f001 f9c2 	bl	8012b1c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8011798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801179a:	4618      	mov	r0, r3
 801179c:	3728      	adds	r7, #40	@ 0x28
 801179e:	46bd      	mov	sp, r7
 80117a0:	bd80      	pop	{r7, pc}
 80117a2:	bf00      	nop
 80117a4:	2000aec4 	.word	0x2000aec4

080117a8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b08a      	sub	sp, #40	@ 0x28
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	60f8      	str	r0, [r7, #12]
 80117b0:	60b9      	str	r1, [r7, #8]
 80117b2:	603b      	str	r3, [r7, #0]
 80117b4:	4613      	mov	r3, r2
 80117b6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80117bc:	2300      	movs	r3, #0
 80117be:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80117c0:	f3ef 8305 	mrs	r3, IPSR
 80117c4:	61fb      	str	r3, [r7, #28]
  return(result);
 80117c6:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d10f      	bne.n	80117ec <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80117cc:	f3ef 8310 	mrs	r3, PRIMASK
 80117d0:	61bb      	str	r3, [r7, #24]
  return(result);
 80117d2:	69bb      	ldr	r3, [r7, #24]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d105      	bne.n	80117e4 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80117d8:	f3ef 8311 	mrs	r3, BASEPRI
 80117dc:	617b      	str	r3, [r7, #20]
  return(result);
 80117de:	697b      	ldr	r3, [r7, #20]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d02c      	beq.n	801183e <osMessageQueuePut+0x96>
 80117e4:	4b28      	ldr	r3, [pc, #160]	@ (8011888 <osMessageQueuePut+0xe0>)
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	2b02      	cmp	r3, #2
 80117ea:	d128      	bne.n	801183e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80117ec:	6a3b      	ldr	r3, [r7, #32]
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d005      	beq.n	80117fe <osMessageQueuePut+0x56>
 80117f2:	68bb      	ldr	r3, [r7, #8]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d002      	beq.n	80117fe <osMessageQueuePut+0x56>
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d003      	beq.n	8011806 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80117fe:	f06f 0303 	mvn.w	r3, #3
 8011802:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011804:	e039      	b.n	801187a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8011806:	2300      	movs	r3, #0
 8011808:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801180a:	f107 0210 	add.w	r2, r7, #16
 801180e:	2300      	movs	r3, #0
 8011810:	68b9      	ldr	r1, [r7, #8]
 8011812:	6a38      	ldr	r0, [r7, #32]
 8011814:	f000 fc70 	bl	80120f8 <xQueueGenericSendFromISR>
 8011818:	4603      	mov	r3, r0
 801181a:	2b01      	cmp	r3, #1
 801181c:	d003      	beq.n	8011826 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 801181e:	f06f 0302 	mvn.w	r3, #2
 8011822:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011824:	e029      	b.n	801187a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8011826:	693b      	ldr	r3, [r7, #16]
 8011828:	2b00      	cmp	r3, #0
 801182a:	d026      	beq.n	801187a <osMessageQueuePut+0xd2>
 801182c:	4b17      	ldr	r3, [pc, #92]	@ (801188c <osMessageQueuePut+0xe4>)
 801182e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011832:	601a      	str	r2, [r3, #0]
 8011834:	f3bf 8f4f 	dsb	sy
 8011838:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801183c:	e01d      	b.n	801187a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801183e:	6a3b      	ldr	r3, [r7, #32]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d002      	beq.n	801184a <osMessageQueuePut+0xa2>
 8011844:	68bb      	ldr	r3, [r7, #8]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d103      	bne.n	8011852 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 801184a:	f06f 0303 	mvn.w	r3, #3
 801184e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011850:	e014      	b.n	801187c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011852:	2300      	movs	r3, #0
 8011854:	683a      	ldr	r2, [r7, #0]
 8011856:	68b9      	ldr	r1, [r7, #8]
 8011858:	6a38      	ldr	r0, [r7, #32]
 801185a:	f000 fb43 	bl	8011ee4 <xQueueGenericSend>
 801185e:	4603      	mov	r3, r0
 8011860:	2b01      	cmp	r3, #1
 8011862:	d00b      	beq.n	801187c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d003      	beq.n	8011872 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 801186a:	f06f 0301 	mvn.w	r3, #1
 801186e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011870:	e004      	b.n	801187c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8011872:	f06f 0302 	mvn.w	r3, #2
 8011876:	627b      	str	r3, [r7, #36]	@ 0x24
 8011878:	e000      	b.n	801187c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801187a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 801187c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801187e:	4618      	mov	r0, r3
 8011880:	3728      	adds	r7, #40	@ 0x28
 8011882:	46bd      	mov	sp, r7
 8011884:	bd80      	pop	{r7, pc}
 8011886:	bf00      	nop
 8011888:	2000aec4 	.word	0x2000aec4
 801188c:	e000ed04 	.word	0xe000ed04

08011890 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8011890:	b580      	push	{r7, lr}
 8011892:	b08a      	sub	sp, #40	@ 0x28
 8011894:	af00      	add	r7, sp, #0
 8011896:	60f8      	str	r0, [r7, #12]
 8011898:	60b9      	str	r1, [r7, #8]
 801189a:	607a      	str	r2, [r7, #4]
 801189c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80118a2:	2300      	movs	r3, #0
 80118a4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80118a6:	f3ef 8305 	mrs	r3, IPSR
 80118aa:	61fb      	str	r3, [r7, #28]
  return(result);
 80118ac:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d10f      	bne.n	80118d2 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80118b2:	f3ef 8310 	mrs	r3, PRIMASK
 80118b6:	61bb      	str	r3, [r7, #24]
  return(result);
 80118b8:	69bb      	ldr	r3, [r7, #24]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d105      	bne.n	80118ca <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80118be:	f3ef 8311 	mrs	r3, BASEPRI
 80118c2:	617b      	str	r3, [r7, #20]
  return(result);
 80118c4:	697b      	ldr	r3, [r7, #20]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d02c      	beq.n	8011924 <osMessageQueueGet+0x94>
 80118ca:	4b28      	ldr	r3, [pc, #160]	@ (801196c <osMessageQueueGet+0xdc>)
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	2b02      	cmp	r3, #2
 80118d0:	d128      	bne.n	8011924 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80118d2:	6a3b      	ldr	r3, [r7, #32]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d005      	beq.n	80118e4 <osMessageQueueGet+0x54>
 80118d8:	68bb      	ldr	r3, [r7, #8]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d002      	beq.n	80118e4 <osMessageQueueGet+0x54>
 80118de:	683b      	ldr	r3, [r7, #0]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d003      	beq.n	80118ec <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80118e4:	f06f 0303 	mvn.w	r3, #3
 80118e8:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80118ea:	e038      	b.n	801195e <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80118ec:	2300      	movs	r3, #0
 80118ee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80118f0:	f107 0310 	add.w	r3, r7, #16
 80118f4:	461a      	mov	r2, r3
 80118f6:	68b9      	ldr	r1, [r7, #8]
 80118f8:	6a38      	ldr	r0, [r7, #32]
 80118fa:	f000 ff39 	bl	8012770 <xQueueReceiveFromISR>
 80118fe:	4603      	mov	r3, r0
 8011900:	2b01      	cmp	r3, #1
 8011902:	d003      	beq.n	801190c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8011904:	f06f 0302 	mvn.w	r3, #2
 8011908:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801190a:	e028      	b.n	801195e <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 801190c:	693b      	ldr	r3, [r7, #16]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d025      	beq.n	801195e <osMessageQueueGet+0xce>
 8011912:	4b17      	ldr	r3, [pc, #92]	@ (8011970 <osMessageQueueGet+0xe0>)
 8011914:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011918:	601a      	str	r2, [r3, #0]
 801191a:	f3bf 8f4f 	dsb	sy
 801191e:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011922:	e01c      	b.n	801195e <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011924:	6a3b      	ldr	r3, [r7, #32]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d002      	beq.n	8011930 <osMessageQueueGet+0xa0>
 801192a:	68bb      	ldr	r3, [r7, #8]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d103      	bne.n	8011938 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8011930:	f06f 0303 	mvn.w	r3, #3
 8011934:	627b      	str	r3, [r7, #36]	@ 0x24
 8011936:	e013      	b.n	8011960 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011938:	683a      	ldr	r2, [r7, #0]
 801193a:	68b9      	ldr	r1, [r7, #8]
 801193c:	6a38      	ldr	r0, [r7, #32]
 801193e:	f000 fd17 	bl	8012370 <xQueueReceive>
 8011942:	4603      	mov	r3, r0
 8011944:	2b01      	cmp	r3, #1
 8011946:	d00b      	beq.n	8011960 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d003      	beq.n	8011956 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 801194e:	f06f 0301 	mvn.w	r3, #1
 8011952:	627b      	str	r3, [r7, #36]	@ 0x24
 8011954:	e004      	b.n	8011960 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8011956:	f06f 0302 	mvn.w	r3, #2
 801195a:	627b      	str	r3, [r7, #36]	@ 0x24
 801195c:	e000      	b.n	8011960 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801195e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8011960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011962:	4618      	mov	r0, r3
 8011964:	3728      	adds	r7, #40	@ 0x28
 8011966:	46bd      	mov	sp, r7
 8011968:	bd80      	pop	{r7, pc}
 801196a:	bf00      	nop
 801196c:	2000aec4 	.word	0x2000aec4
 8011970:	e000ed04 	.word	0xe000ed04

08011974 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011974:	b480      	push	{r7}
 8011976:	b085      	sub	sp, #20
 8011978:	af00      	add	r7, sp, #0
 801197a:	60f8      	str	r0, [r7, #12]
 801197c:	60b9      	str	r1, [r7, #8]
 801197e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	4a07      	ldr	r2, [pc, #28]	@ (80119a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8011984:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011986:	68bb      	ldr	r3, [r7, #8]
 8011988:	4a06      	ldr	r2, [pc, #24]	@ (80119a4 <vApplicationGetIdleTaskMemory+0x30>)
 801198a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011992:	601a      	str	r2, [r3, #0]
}
 8011994:	bf00      	nop
 8011996:	3714      	adds	r7, #20
 8011998:	46bd      	mov	sp, r7
 801199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199e:	4770      	bx	lr
 80119a0:	2000aec8 	.word	0x2000aec8
 80119a4:	2000af70 	.word	0x2000af70

080119a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80119a8:	b480      	push	{r7}
 80119aa:	b085      	sub	sp, #20
 80119ac:	af00      	add	r7, sp, #0
 80119ae:	60f8      	str	r0, [r7, #12]
 80119b0:	60b9      	str	r1, [r7, #8]
 80119b2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	4a07      	ldr	r2, [pc, #28]	@ (80119d4 <vApplicationGetTimerTaskMemory+0x2c>)
 80119b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80119ba:	68bb      	ldr	r3, [r7, #8]
 80119bc:	4a06      	ldr	r2, [pc, #24]	@ (80119d8 <vApplicationGetTimerTaskMemory+0x30>)
 80119be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80119c6:	601a      	str	r2, [r3, #0]
}
 80119c8:	bf00      	nop
 80119ca:	3714      	adds	r7, #20
 80119cc:	46bd      	mov	sp, r7
 80119ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d2:	4770      	bx	lr
 80119d4:	2000b370 	.word	0x2000b370
 80119d8:	2000b418 	.word	0x2000b418

080119dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80119dc:	b480      	push	{r7}
 80119de:	b083      	sub	sp, #12
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	f103 0208 	add.w	r2, r3, #8
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	f04f 32ff 	mov.w	r2, #4294967295
 80119f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	f103 0208 	add.w	r2, r3, #8
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	f103 0208 	add.w	r2, r3, #8
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	2200      	movs	r2, #0
 8011a0e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011a10:	bf00      	nop
 8011a12:	370c      	adds	r7, #12
 8011a14:	46bd      	mov	sp, r7
 8011a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a1a:	4770      	bx	lr

08011a1c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011a1c:	b480      	push	{r7}
 8011a1e:	b083      	sub	sp, #12
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	2200      	movs	r2, #0
 8011a28:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011a2a:	bf00      	nop
 8011a2c:	370c      	adds	r7, #12
 8011a2e:	46bd      	mov	sp, r7
 8011a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a34:	4770      	bx	lr

08011a36 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011a36:	b480      	push	{r7}
 8011a38:	b085      	sub	sp, #20
 8011a3a:	af00      	add	r7, sp, #0
 8011a3c:	6078      	str	r0, [r7, #4]
 8011a3e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	685b      	ldr	r3, [r3, #4]
 8011a44:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011a46:	683b      	ldr	r3, [r7, #0]
 8011a48:	68fa      	ldr	r2, [r7, #12]
 8011a4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	689a      	ldr	r2, [r3, #8]
 8011a50:	683b      	ldr	r3, [r7, #0]
 8011a52:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	689b      	ldr	r3, [r3, #8]
 8011a58:	683a      	ldr	r2, [r7, #0]
 8011a5a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	683a      	ldr	r2, [r7, #0]
 8011a60:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011a62:	683b      	ldr	r3, [r7, #0]
 8011a64:	687a      	ldr	r2, [r7, #4]
 8011a66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	1c5a      	adds	r2, r3, #1
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	601a      	str	r2, [r3, #0]
}
 8011a72:	bf00      	nop
 8011a74:	3714      	adds	r7, #20
 8011a76:	46bd      	mov	sp, r7
 8011a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a7c:	4770      	bx	lr

08011a7e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011a7e:	b480      	push	{r7}
 8011a80:	b085      	sub	sp, #20
 8011a82:	af00      	add	r7, sp, #0
 8011a84:	6078      	str	r0, [r7, #4]
 8011a86:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011a88:	683b      	ldr	r3, [r7, #0]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011a8e:	68bb      	ldr	r3, [r7, #8]
 8011a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a94:	d103      	bne.n	8011a9e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	691b      	ldr	r3, [r3, #16]
 8011a9a:	60fb      	str	r3, [r7, #12]
 8011a9c:	e00c      	b.n	8011ab8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	3308      	adds	r3, #8
 8011aa2:	60fb      	str	r3, [r7, #12]
 8011aa4:	e002      	b.n	8011aac <vListInsert+0x2e>
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	685b      	ldr	r3, [r3, #4]
 8011aaa:	60fb      	str	r3, [r7, #12]
 8011aac:	68fb      	ldr	r3, [r7, #12]
 8011aae:	685b      	ldr	r3, [r3, #4]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	68ba      	ldr	r2, [r7, #8]
 8011ab4:	429a      	cmp	r2, r3
 8011ab6:	d2f6      	bcs.n	8011aa6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	685a      	ldr	r2, [r3, #4]
 8011abc:	683b      	ldr	r3, [r7, #0]
 8011abe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011ac0:	683b      	ldr	r3, [r7, #0]
 8011ac2:	685b      	ldr	r3, [r3, #4]
 8011ac4:	683a      	ldr	r2, [r7, #0]
 8011ac6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	68fa      	ldr	r2, [r7, #12]
 8011acc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	683a      	ldr	r2, [r7, #0]
 8011ad2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011ad4:	683b      	ldr	r3, [r7, #0]
 8011ad6:	687a      	ldr	r2, [r7, #4]
 8011ad8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	1c5a      	adds	r2, r3, #1
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	601a      	str	r2, [r3, #0]
}
 8011ae4:	bf00      	nop
 8011ae6:	3714      	adds	r7, #20
 8011ae8:	46bd      	mov	sp, r7
 8011aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aee:	4770      	bx	lr

08011af0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011af0:	b480      	push	{r7}
 8011af2:	b085      	sub	sp, #20
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	691b      	ldr	r3, [r3, #16]
 8011afc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	685b      	ldr	r3, [r3, #4]
 8011b02:	687a      	ldr	r2, [r7, #4]
 8011b04:	6892      	ldr	r2, [r2, #8]
 8011b06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	689b      	ldr	r3, [r3, #8]
 8011b0c:	687a      	ldr	r2, [r7, #4]
 8011b0e:	6852      	ldr	r2, [r2, #4]
 8011b10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	685b      	ldr	r3, [r3, #4]
 8011b16:	687a      	ldr	r2, [r7, #4]
 8011b18:	429a      	cmp	r2, r3
 8011b1a:	d103      	bne.n	8011b24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	689a      	ldr	r2, [r3, #8]
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	2200      	movs	r2, #0
 8011b28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	1e5a      	subs	r2, r3, #1
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	681b      	ldr	r3, [r3, #0]
}
 8011b38:	4618      	mov	r0, r3
 8011b3a:	3714      	adds	r7, #20
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b42:	4770      	bx	lr

08011b44 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b084      	sub	sp, #16
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
 8011b4c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d10d      	bne.n	8011b74 <xQueueGenericReset+0x30>
	__asm volatile
 8011b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b5c:	b672      	cpsid	i
 8011b5e:	f383 8811 	msr	BASEPRI, r3
 8011b62:	f3bf 8f6f 	isb	sy
 8011b66:	f3bf 8f4f 	dsb	sy
 8011b6a:	b662      	cpsie	i
 8011b6c:	60bb      	str	r3, [r7, #8]
}
 8011b6e:	bf00      	nop
 8011b70:	bf00      	nop
 8011b72:	e7fd      	b.n	8011b70 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8011b74:	f002 fe3a 	bl	80147ec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	681a      	ldr	r2, [r3, #0]
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b80:	68f9      	ldr	r1, [r7, #12]
 8011b82:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011b84:	fb01 f303 	mul.w	r3, r1, r3
 8011b88:	441a      	add	r2, r3
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	2200      	movs	r2, #0
 8011b92:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	681a      	ldr	r2, [r3, #0]
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	681a      	ldr	r2, [r3, #0]
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ba4:	3b01      	subs	r3, #1
 8011ba6:	68f9      	ldr	r1, [r7, #12]
 8011ba8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011baa:	fb01 f303 	mul.w	r3, r1, r3
 8011bae:	441a      	add	r2, r3
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	22ff      	movs	r2, #255	@ 0xff
 8011bb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	22ff      	movs	r2, #255	@ 0xff
 8011bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011bc4:	683b      	ldr	r3, [r7, #0]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d114      	bne.n	8011bf4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	691b      	ldr	r3, [r3, #16]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d01a      	beq.n	8011c08 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	3310      	adds	r3, #16
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	f001 fce4 	bl	80135a4 <xTaskRemoveFromEventList>
 8011bdc:	4603      	mov	r3, r0
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d012      	beq.n	8011c08 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011be2:	4b0d      	ldr	r3, [pc, #52]	@ (8011c18 <xQueueGenericReset+0xd4>)
 8011be4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011be8:	601a      	str	r2, [r3, #0]
 8011bea:	f3bf 8f4f 	dsb	sy
 8011bee:	f3bf 8f6f 	isb	sy
 8011bf2:	e009      	b.n	8011c08 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011bf4:	68fb      	ldr	r3, [r7, #12]
 8011bf6:	3310      	adds	r3, #16
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	f7ff feef 	bl	80119dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	3324      	adds	r3, #36	@ 0x24
 8011c02:	4618      	mov	r0, r3
 8011c04:	f7ff feea 	bl	80119dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011c08:	f002 fe26 	bl	8014858 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011c0c:	2301      	movs	r3, #1
}
 8011c0e:	4618      	mov	r0, r3
 8011c10:	3710      	adds	r7, #16
 8011c12:	46bd      	mov	sp, r7
 8011c14:	bd80      	pop	{r7, pc}
 8011c16:	bf00      	nop
 8011c18:	e000ed04 	.word	0xe000ed04

08011c1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011c1c:	b580      	push	{r7, lr}
 8011c1e:	b08e      	sub	sp, #56	@ 0x38
 8011c20:	af02      	add	r7, sp, #8
 8011c22:	60f8      	str	r0, [r7, #12]
 8011c24:	60b9      	str	r1, [r7, #8]
 8011c26:	607a      	str	r2, [r7, #4]
 8011c28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d10d      	bne.n	8011c4c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8011c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c34:	b672      	cpsid	i
 8011c36:	f383 8811 	msr	BASEPRI, r3
 8011c3a:	f3bf 8f6f 	isb	sy
 8011c3e:	f3bf 8f4f 	dsb	sy
 8011c42:	b662      	cpsie	i
 8011c44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011c46:	bf00      	nop
 8011c48:	bf00      	nop
 8011c4a:	e7fd      	b.n	8011c48 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011c4c:	683b      	ldr	r3, [r7, #0]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d10d      	bne.n	8011c6e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8011c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c56:	b672      	cpsid	i
 8011c58:	f383 8811 	msr	BASEPRI, r3
 8011c5c:	f3bf 8f6f 	isb	sy
 8011c60:	f3bf 8f4f 	dsb	sy
 8011c64:	b662      	cpsie	i
 8011c66:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011c68:	bf00      	nop
 8011c6a:	bf00      	nop
 8011c6c:	e7fd      	b.n	8011c6a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d002      	beq.n	8011c7a <xQueueGenericCreateStatic+0x5e>
 8011c74:	68bb      	ldr	r3, [r7, #8]
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d001      	beq.n	8011c7e <xQueueGenericCreateStatic+0x62>
 8011c7a:	2301      	movs	r3, #1
 8011c7c:	e000      	b.n	8011c80 <xQueueGenericCreateStatic+0x64>
 8011c7e:	2300      	movs	r3, #0
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d10d      	bne.n	8011ca0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8011c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c88:	b672      	cpsid	i
 8011c8a:	f383 8811 	msr	BASEPRI, r3
 8011c8e:	f3bf 8f6f 	isb	sy
 8011c92:	f3bf 8f4f 	dsb	sy
 8011c96:	b662      	cpsie	i
 8011c98:	623b      	str	r3, [r7, #32]
}
 8011c9a:	bf00      	nop
 8011c9c:	bf00      	nop
 8011c9e:	e7fd      	b.n	8011c9c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d102      	bne.n	8011cac <xQueueGenericCreateStatic+0x90>
 8011ca6:	68bb      	ldr	r3, [r7, #8]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d101      	bne.n	8011cb0 <xQueueGenericCreateStatic+0x94>
 8011cac:	2301      	movs	r3, #1
 8011cae:	e000      	b.n	8011cb2 <xQueueGenericCreateStatic+0x96>
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d10d      	bne.n	8011cd2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8011cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cba:	b672      	cpsid	i
 8011cbc:	f383 8811 	msr	BASEPRI, r3
 8011cc0:	f3bf 8f6f 	isb	sy
 8011cc4:	f3bf 8f4f 	dsb	sy
 8011cc8:	b662      	cpsie	i
 8011cca:	61fb      	str	r3, [r7, #28]
}
 8011ccc:	bf00      	nop
 8011cce:	bf00      	nop
 8011cd0:	e7fd      	b.n	8011cce <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011cd2:	2350      	movs	r3, #80	@ 0x50
 8011cd4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011cd6:	697b      	ldr	r3, [r7, #20]
 8011cd8:	2b50      	cmp	r3, #80	@ 0x50
 8011cda:	d00d      	beq.n	8011cf8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8011cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ce0:	b672      	cpsid	i
 8011ce2:	f383 8811 	msr	BASEPRI, r3
 8011ce6:	f3bf 8f6f 	isb	sy
 8011cea:	f3bf 8f4f 	dsb	sy
 8011cee:	b662      	cpsie	i
 8011cf0:	61bb      	str	r3, [r7, #24]
}
 8011cf2:	bf00      	nop
 8011cf4:	bf00      	nop
 8011cf6:	e7fd      	b.n	8011cf4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011cf8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011cfa:	683b      	ldr	r3, [r7, #0]
 8011cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d00d      	beq.n	8011d20 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d06:	2201      	movs	r2, #1
 8011d08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011d0c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d12:	9300      	str	r3, [sp, #0]
 8011d14:	4613      	mov	r3, r2
 8011d16:	687a      	ldr	r2, [r7, #4]
 8011d18:	68b9      	ldr	r1, [r7, #8]
 8011d1a:	68f8      	ldr	r0, [r7, #12]
 8011d1c:	f000 f848 	bl	8011db0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011d22:	4618      	mov	r0, r3
 8011d24:	3730      	adds	r7, #48	@ 0x30
 8011d26:	46bd      	mov	sp, r7
 8011d28:	bd80      	pop	{r7, pc}

08011d2a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011d2a:	b580      	push	{r7, lr}
 8011d2c:	b08a      	sub	sp, #40	@ 0x28
 8011d2e:	af02      	add	r7, sp, #8
 8011d30:	60f8      	str	r0, [r7, #12]
 8011d32:	60b9      	str	r1, [r7, #8]
 8011d34:	4613      	mov	r3, r2
 8011d36:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d10d      	bne.n	8011d5a <xQueueGenericCreate+0x30>
	__asm volatile
 8011d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d42:	b672      	cpsid	i
 8011d44:	f383 8811 	msr	BASEPRI, r3
 8011d48:	f3bf 8f6f 	isb	sy
 8011d4c:	f3bf 8f4f 	dsb	sy
 8011d50:	b662      	cpsie	i
 8011d52:	613b      	str	r3, [r7, #16]
}
 8011d54:	bf00      	nop
 8011d56:	bf00      	nop
 8011d58:	e7fd      	b.n	8011d56 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8011d5a:	68bb      	ldr	r3, [r7, #8]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d102      	bne.n	8011d66 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8011d60:	2300      	movs	r3, #0
 8011d62:	61fb      	str	r3, [r7, #28]
 8011d64:	e004      	b.n	8011d70 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	68ba      	ldr	r2, [r7, #8]
 8011d6a:	fb02 f303 	mul.w	r3, r2, r3
 8011d6e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011d70:	69fb      	ldr	r3, [r7, #28]
 8011d72:	3350      	adds	r3, #80	@ 0x50
 8011d74:	4618      	mov	r0, r3
 8011d76:	f002 fe67 	bl	8014a48 <pvPortMalloc>
 8011d7a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011d7c:	69bb      	ldr	r3, [r7, #24]
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d011      	beq.n	8011da6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011d82:	69bb      	ldr	r3, [r7, #24]
 8011d84:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011d86:	697b      	ldr	r3, [r7, #20]
 8011d88:	3350      	adds	r3, #80	@ 0x50
 8011d8a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011d8c:	69bb      	ldr	r3, [r7, #24]
 8011d8e:	2200      	movs	r2, #0
 8011d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011d94:	79fa      	ldrb	r2, [r7, #7]
 8011d96:	69bb      	ldr	r3, [r7, #24]
 8011d98:	9300      	str	r3, [sp, #0]
 8011d9a:	4613      	mov	r3, r2
 8011d9c:	697a      	ldr	r2, [r7, #20]
 8011d9e:	68b9      	ldr	r1, [r7, #8]
 8011da0:	68f8      	ldr	r0, [r7, #12]
 8011da2:	f000 f805 	bl	8011db0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011da6:	69bb      	ldr	r3, [r7, #24]
	}
 8011da8:	4618      	mov	r0, r3
 8011daa:	3720      	adds	r7, #32
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}

08011db0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011db0:	b580      	push	{r7, lr}
 8011db2:	b084      	sub	sp, #16
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	60f8      	str	r0, [r7, #12]
 8011db8:	60b9      	str	r1, [r7, #8]
 8011dba:	607a      	str	r2, [r7, #4]
 8011dbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011dbe:	68bb      	ldr	r3, [r7, #8]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d103      	bne.n	8011dcc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011dc4:	69bb      	ldr	r3, [r7, #24]
 8011dc6:	69ba      	ldr	r2, [r7, #24]
 8011dc8:	601a      	str	r2, [r3, #0]
 8011dca:	e002      	b.n	8011dd2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011dcc:	69bb      	ldr	r3, [r7, #24]
 8011dce:	687a      	ldr	r2, [r7, #4]
 8011dd0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011dd2:	69bb      	ldr	r3, [r7, #24]
 8011dd4:	68fa      	ldr	r2, [r7, #12]
 8011dd6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011dd8:	69bb      	ldr	r3, [r7, #24]
 8011dda:	68ba      	ldr	r2, [r7, #8]
 8011ddc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011dde:	2101      	movs	r1, #1
 8011de0:	69b8      	ldr	r0, [r7, #24]
 8011de2:	f7ff feaf 	bl	8011b44 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011de6:	69bb      	ldr	r3, [r7, #24]
 8011de8:	78fa      	ldrb	r2, [r7, #3]
 8011dea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011dee:	bf00      	nop
 8011df0:	3710      	adds	r7, #16
 8011df2:	46bd      	mov	sp, r7
 8011df4:	bd80      	pop	{r7, pc}

08011df6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8011df6:	b580      	push	{r7, lr}
 8011df8:	b08a      	sub	sp, #40	@ 0x28
 8011dfa:	af02      	add	r7, sp, #8
 8011dfc:	60f8      	str	r0, [r7, #12]
 8011dfe:	60b9      	str	r1, [r7, #8]
 8011e00:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d10d      	bne.n	8011e24 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 8011e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e0c:	b672      	cpsid	i
 8011e0e:	f383 8811 	msr	BASEPRI, r3
 8011e12:	f3bf 8f6f 	isb	sy
 8011e16:	f3bf 8f4f 	dsb	sy
 8011e1a:	b662      	cpsie	i
 8011e1c:	61bb      	str	r3, [r7, #24]
}
 8011e1e:	bf00      	nop
 8011e20:	bf00      	nop
 8011e22:	e7fd      	b.n	8011e20 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011e24:	68ba      	ldr	r2, [r7, #8]
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	429a      	cmp	r2, r3
 8011e2a:	d90d      	bls.n	8011e48 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 8011e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e30:	b672      	cpsid	i
 8011e32:	f383 8811 	msr	BASEPRI, r3
 8011e36:	f3bf 8f6f 	isb	sy
 8011e3a:	f3bf 8f4f 	dsb	sy
 8011e3e:	b662      	cpsie	i
 8011e40:	617b      	str	r3, [r7, #20]
}
 8011e42:	bf00      	nop
 8011e44:	bf00      	nop
 8011e46:	e7fd      	b.n	8011e44 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011e48:	2302      	movs	r3, #2
 8011e4a:	9300      	str	r3, [sp, #0]
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	2200      	movs	r2, #0
 8011e50:	2100      	movs	r1, #0
 8011e52:	68f8      	ldr	r0, [r7, #12]
 8011e54:	f7ff fee2 	bl	8011c1c <xQueueGenericCreateStatic>
 8011e58:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8011e5a:	69fb      	ldr	r3, [r7, #28]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d002      	beq.n	8011e66 <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011e60:	69fb      	ldr	r3, [r7, #28]
 8011e62:	68ba      	ldr	r2, [r7, #8]
 8011e64:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011e66:	69fb      	ldr	r3, [r7, #28]
	}
 8011e68:	4618      	mov	r0, r3
 8011e6a:	3720      	adds	r7, #32
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	bd80      	pop	{r7, pc}

08011e70 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b086      	sub	sp, #24
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	6078      	str	r0, [r7, #4]
 8011e78:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d10d      	bne.n	8011e9c <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 8011e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e84:	b672      	cpsid	i
 8011e86:	f383 8811 	msr	BASEPRI, r3
 8011e8a:	f3bf 8f6f 	isb	sy
 8011e8e:	f3bf 8f4f 	dsb	sy
 8011e92:	b662      	cpsie	i
 8011e94:	613b      	str	r3, [r7, #16]
}
 8011e96:	bf00      	nop
 8011e98:	bf00      	nop
 8011e9a:	e7fd      	b.n	8011e98 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011e9c:	683a      	ldr	r2, [r7, #0]
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	429a      	cmp	r2, r3
 8011ea2:	d90d      	bls.n	8011ec0 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8011ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ea8:	b672      	cpsid	i
 8011eaa:	f383 8811 	msr	BASEPRI, r3
 8011eae:	f3bf 8f6f 	isb	sy
 8011eb2:	f3bf 8f4f 	dsb	sy
 8011eb6:	b662      	cpsie	i
 8011eb8:	60fb      	str	r3, [r7, #12]
}
 8011eba:	bf00      	nop
 8011ebc:	bf00      	nop
 8011ebe:	e7fd      	b.n	8011ebc <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011ec0:	2202      	movs	r2, #2
 8011ec2:	2100      	movs	r1, #0
 8011ec4:	6878      	ldr	r0, [r7, #4]
 8011ec6:	f7ff ff30 	bl	8011d2a <xQueueGenericCreate>
 8011eca:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011ecc:	697b      	ldr	r3, [r7, #20]
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d002      	beq.n	8011ed8 <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011ed2:	697b      	ldr	r3, [r7, #20]
 8011ed4:	683a      	ldr	r2, [r7, #0]
 8011ed6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011ed8:	697b      	ldr	r3, [r7, #20]
	}
 8011eda:	4618      	mov	r0, r3
 8011edc:	3718      	adds	r7, #24
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	bd80      	pop	{r7, pc}
	...

08011ee4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b08e      	sub	sp, #56	@ 0x38
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	60f8      	str	r0, [r7, #12]
 8011eec:	60b9      	str	r1, [r7, #8]
 8011eee:	607a      	str	r2, [r7, #4]
 8011ef0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d10d      	bne.n	8011f1c <xQueueGenericSend+0x38>
	__asm volatile
 8011f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f04:	b672      	cpsid	i
 8011f06:	f383 8811 	msr	BASEPRI, r3
 8011f0a:	f3bf 8f6f 	isb	sy
 8011f0e:	f3bf 8f4f 	dsb	sy
 8011f12:	b662      	cpsie	i
 8011f14:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011f16:	bf00      	nop
 8011f18:	bf00      	nop
 8011f1a:	e7fd      	b.n	8011f18 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011f1c:	68bb      	ldr	r3, [r7, #8]
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d103      	bne.n	8011f2a <xQueueGenericSend+0x46>
 8011f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d101      	bne.n	8011f2e <xQueueGenericSend+0x4a>
 8011f2a:	2301      	movs	r3, #1
 8011f2c:	e000      	b.n	8011f30 <xQueueGenericSend+0x4c>
 8011f2e:	2300      	movs	r3, #0
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d10d      	bne.n	8011f50 <xQueueGenericSend+0x6c>
	__asm volatile
 8011f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f38:	b672      	cpsid	i
 8011f3a:	f383 8811 	msr	BASEPRI, r3
 8011f3e:	f3bf 8f6f 	isb	sy
 8011f42:	f3bf 8f4f 	dsb	sy
 8011f46:	b662      	cpsie	i
 8011f48:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011f4a:	bf00      	nop
 8011f4c:	bf00      	nop
 8011f4e:	e7fd      	b.n	8011f4c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011f50:	683b      	ldr	r3, [r7, #0]
 8011f52:	2b02      	cmp	r3, #2
 8011f54:	d103      	bne.n	8011f5e <xQueueGenericSend+0x7a>
 8011f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f5a:	2b01      	cmp	r3, #1
 8011f5c:	d101      	bne.n	8011f62 <xQueueGenericSend+0x7e>
 8011f5e:	2301      	movs	r3, #1
 8011f60:	e000      	b.n	8011f64 <xQueueGenericSend+0x80>
 8011f62:	2300      	movs	r3, #0
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d10d      	bne.n	8011f84 <xQueueGenericSend+0xa0>
	__asm volatile
 8011f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6c:	b672      	cpsid	i
 8011f6e:	f383 8811 	msr	BASEPRI, r3
 8011f72:	f3bf 8f6f 	isb	sy
 8011f76:	f3bf 8f4f 	dsb	sy
 8011f7a:	b662      	cpsie	i
 8011f7c:	623b      	str	r3, [r7, #32]
}
 8011f7e:	bf00      	nop
 8011f80:	bf00      	nop
 8011f82:	e7fd      	b.n	8011f80 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011f84:	f001 fcdc 	bl	8013940 <xTaskGetSchedulerState>
 8011f88:	4603      	mov	r3, r0
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d102      	bne.n	8011f94 <xQueueGenericSend+0xb0>
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d101      	bne.n	8011f98 <xQueueGenericSend+0xb4>
 8011f94:	2301      	movs	r3, #1
 8011f96:	e000      	b.n	8011f9a <xQueueGenericSend+0xb6>
 8011f98:	2300      	movs	r3, #0
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d10d      	bne.n	8011fba <xQueueGenericSend+0xd6>
	__asm volatile
 8011f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fa2:	b672      	cpsid	i
 8011fa4:	f383 8811 	msr	BASEPRI, r3
 8011fa8:	f3bf 8f6f 	isb	sy
 8011fac:	f3bf 8f4f 	dsb	sy
 8011fb0:	b662      	cpsie	i
 8011fb2:	61fb      	str	r3, [r7, #28]
}
 8011fb4:	bf00      	nop
 8011fb6:	bf00      	nop
 8011fb8:	e7fd      	b.n	8011fb6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011fba:	f002 fc17 	bl	80147ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011fc6:	429a      	cmp	r2, r3
 8011fc8:	d302      	bcc.n	8011fd0 <xQueueGenericSend+0xec>
 8011fca:	683b      	ldr	r3, [r7, #0]
 8011fcc:	2b02      	cmp	r3, #2
 8011fce:	d129      	bne.n	8012024 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011fd0:	683a      	ldr	r2, [r7, #0]
 8011fd2:	68b9      	ldr	r1, [r7, #8]
 8011fd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011fd6:	f000 fc91 	bl	80128fc <prvCopyDataToQueue>
 8011fda:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d010      	beq.n	8012006 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fe6:	3324      	adds	r3, #36	@ 0x24
 8011fe8:	4618      	mov	r0, r3
 8011fea:	f001 fadb 	bl	80135a4 <xTaskRemoveFromEventList>
 8011fee:	4603      	mov	r3, r0
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d013      	beq.n	801201c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80120f4 <xQueueGenericSend+0x210>)
 8011ff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ffa:	601a      	str	r2, [r3, #0]
 8011ffc:	f3bf 8f4f 	dsb	sy
 8012000:	f3bf 8f6f 	isb	sy
 8012004:	e00a      	b.n	801201c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012008:	2b00      	cmp	r3, #0
 801200a:	d007      	beq.n	801201c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801200c:	4b39      	ldr	r3, [pc, #228]	@ (80120f4 <xQueueGenericSend+0x210>)
 801200e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012012:	601a      	str	r2, [r3, #0]
 8012014:	f3bf 8f4f 	dsb	sy
 8012018:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801201c:	f002 fc1c 	bl	8014858 <vPortExitCritical>
				return pdPASS;
 8012020:	2301      	movs	r3, #1
 8012022:	e063      	b.n	80120ec <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d103      	bne.n	8012032 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801202a:	f002 fc15 	bl	8014858 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801202e:	2300      	movs	r3, #0
 8012030:	e05c      	b.n	80120ec <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012034:	2b00      	cmp	r3, #0
 8012036:	d106      	bne.n	8012046 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012038:	f107 0314 	add.w	r3, r7, #20
 801203c:	4618      	mov	r0, r3
 801203e:	f001 fb17 	bl	8013670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012042:	2301      	movs	r3, #1
 8012044:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012046:	f002 fc07 	bl	8014858 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801204a:	f001 f861 	bl	8013110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801204e:	f002 fbcd 	bl	80147ec <vPortEnterCritical>
 8012052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012054:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012058:	b25b      	sxtb	r3, r3
 801205a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801205e:	d103      	bne.n	8012068 <xQueueGenericSend+0x184>
 8012060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012062:	2200      	movs	r2, #0
 8012064:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801206a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801206e:	b25b      	sxtb	r3, r3
 8012070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012074:	d103      	bne.n	801207e <xQueueGenericSend+0x19a>
 8012076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012078:	2200      	movs	r2, #0
 801207a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801207e:	f002 fbeb 	bl	8014858 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012082:	1d3a      	adds	r2, r7, #4
 8012084:	f107 0314 	add.w	r3, r7, #20
 8012088:	4611      	mov	r1, r2
 801208a:	4618      	mov	r0, r3
 801208c:	f001 fb06 	bl	801369c <xTaskCheckForTimeOut>
 8012090:	4603      	mov	r3, r0
 8012092:	2b00      	cmp	r3, #0
 8012094:	d124      	bne.n	80120e0 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012096:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012098:	f000 fd28 	bl	8012aec <prvIsQueueFull>
 801209c:	4603      	mov	r3, r0
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d018      	beq.n	80120d4 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80120a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120a4:	3310      	adds	r3, #16
 80120a6:	687a      	ldr	r2, [r7, #4]
 80120a8:	4611      	mov	r1, r2
 80120aa:	4618      	mov	r0, r3
 80120ac:	f001 fa24 	bl	80134f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80120b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80120b2:	f000 fcb3 	bl	8012a1c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80120b6:	f001 f839 	bl	801312c <xTaskResumeAll>
 80120ba:	4603      	mov	r3, r0
 80120bc:	2b00      	cmp	r3, #0
 80120be:	f47f af7c 	bne.w	8011fba <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80120c2:	4b0c      	ldr	r3, [pc, #48]	@ (80120f4 <xQueueGenericSend+0x210>)
 80120c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80120c8:	601a      	str	r2, [r3, #0]
 80120ca:	f3bf 8f4f 	dsb	sy
 80120ce:	f3bf 8f6f 	isb	sy
 80120d2:	e772      	b.n	8011fba <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80120d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80120d6:	f000 fca1 	bl	8012a1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80120da:	f001 f827 	bl	801312c <xTaskResumeAll>
 80120de:	e76c      	b.n	8011fba <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80120e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80120e2:	f000 fc9b 	bl	8012a1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80120e6:	f001 f821 	bl	801312c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80120ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80120ec:	4618      	mov	r0, r3
 80120ee:	3738      	adds	r7, #56	@ 0x38
 80120f0:	46bd      	mov	sp, r7
 80120f2:	bd80      	pop	{r7, pc}
 80120f4:	e000ed04 	.word	0xe000ed04

080120f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b08e      	sub	sp, #56	@ 0x38
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	60f8      	str	r0, [r7, #12]
 8012100:	60b9      	str	r1, [r7, #8]
 8012102:	607a      	str	r2, [r7, #4]
 8012104:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801210a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801210c:	2b00      	cmp	r3, #0
 801210e:	d10d      	bne.n	801212c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8012110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012114:	b672      	cpsid	i
 8012116:	f383 8811 	msr	BASEPRI, r3
 801211a:	f3bf 8f6f 	isb	sy
 801211e:	f3bf 8f4f 	dsb	sy
 8012122:	b662      	cpsie	i
 8012124:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012126:	bf00      	nop
 8012128:	bf00      	nop
 801212a:	e7fd      	b.n	8012128 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801212c:	68bb      	ldr	r3, [r7, #8]
 801212e:	2b00      	cmp	r3, #0
 8012130:	d103      	bne.n	801213a <xQueueGenericSendFromISR+0x42>
 8012132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012136:	2b00      	cmp	r3, #0
 8012138:	d101      	bne.n	801213e <xQueueGenericSendFromISR+0x46>
 801213a:	2301      	movs	r3, #1
 801213c:	e000      	b.n	8012140 <xQueueGenericSendFromISR+0x48>
 801213e:	2300      	movs	r3, #0
 8012140:	2b00      	cmp	r3, #0
 8012142:	d10d      	bne.n	8012160 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8012144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012148:	b672      	cpsid	i
 801214a:	f383 8811 	msr	BASEPRI, r3
 801214e:	f3bf 8f6f 	isb	sy
 8012152:	f3bf 8f4f 	dsb	sy
 8012156:	b662      	cpsie	i
 8012158:	623b      	str	r3, [r7, #32]
}
 801215a:	bf00      	nop
 801215c:	bf00      	nop
 801215e:	e7fd      	b.n	801215c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012160:	683b      	ldr	r3, [r7, #0]
 8012162:	2b02      	cmp	r3, #2
 8012164:	d103      	bne.n	801216e <xQueueGenericSendFromISR+0x76>
 8012166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801216a:	2b01      	cmp	r3, #1
 801216c:	d101      	bne.n	8012172 <xQueueGenericSendFromISR+0x7a>
 801216e:	2301      	movs	r3, #1
 8012170:	e000      	b.n	8012174 <xQueueGenericSendFromISR+0x7c>
 8012172:	2300      	movs	r3, #0
 8012174:	2b00      	cmp	r3, #0
 8012176:	d10d      	bne.n	8012194 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8012178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801217c:	b672      	cpsid	i
 801217e:	f383 8811 	msr	BASEPRI, r3
 8012182:	f3bf 8f6f 	isb	sy
 8012186:	f3bf 8f4f 	dsb	sy
 801218a:	b662      	cpsie	i
 801218c:	61fb      	str	r3, [r7, #28]
}
 801218e:	bf00      	nop
 8012190:	bf00      	nop
 8012192:	e7fd      	b.n	8012190 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012194:	f002 fc12 	bl	80149bc <vPortValidateInterruptPriority>
	__asm volatile
 8012198:	f3ef 8211 	mrs	r2, BASEPRI
 801219c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121a0:	b672      	cpsid	i
 80121a2:	f383 8811 	msr	BASEPRI, r3
 80121a6:	f3bf 8f6f 	isb	sy
 80121aa:	f3bf 8f4f 	dsb	sy
 80121ae:	b662      	cpsie	i
 80121b0:	61ba      	str	r2, [r7, #24]
 80121b2:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80121b4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80121b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80121b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80121bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121c0:	429a      	cmp	r2, r3
 80121c2:	d302      	bcc.n	80121ca <xQueueGenericSendFromISR+0xd2>
 80121c4:	683b      	ldr	r3, [r7, #0]
 80121c6:	2b02      	cmp	r3, #2
 80121c8:	d12c      	bne.n	8012224 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80121ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80121d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80121d4:	683a      	ldr	r2, [r7, #0]
 80121d6:	68b9      	ldr	r1, [r7, #8]
 80121d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80121da:	f000 fb8f 	bl	80128fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80121de:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80121e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121e6:	d112      	bne.n	801220e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80121e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d016      	beq.n	801221e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80121f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121f2:	3324      	adds	r3, #36	@ 0x24
 80121f4:	4618      	mov	r0, r3
 80121f6:	f001 f9d5 	bl	80135a4 <xTaskRemoveFromEventList>
 80121fa:	4603      	mov	r3, r0
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d00e      	beq.n	801221e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	2b00      	cmp	r3, #0
 8012204:	d00b      	beq.n	801221e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	2201      	movs	r2, #1
 801220a:	601a      	str	r2, [r3, #0]
 801220c:	e007      	b.n	801221e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801220e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8012212:	3301      	adds	r3, #1
 8012214:	b2db      	uxtb	r3, r3
 8012216:	b25a      	sxtb	r2, r3
 8012218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801221a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801221e:	2301      	movs	r3, #1
 8012220:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8012222:	e001      	b.n	8012228 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012224:	2300      	movs	r3, #0
 8012226:	637b      	str	r3, [r7, #52]	@ 0x34
 8012228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801222a:	613b      	str	r3, [r7, #16]
	__asm volatile
 801222c:	693b      	ldr	r3, [r7, #16]
 801222e:	f383 8811 	msr	BASEPRI, r3
}
 8012232:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012236:	4618      	mov	r0, r3
 8012238:	3738      	adds	r7, #56	@ 0x38
 801223a:	46bd      	mov	sp, r7
 801223c:	bd80      	pop	{r7, pc}

0801223e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801223e:	b580      	push	{r7, lr}
 8012240:	b08e      	sub	sp, #56	@ 0x38
 8012242:	af00      	add	r7, sp, #0
 8012244:	6078      	str	r0, [r7, #4]
 8012246:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801224c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801224e:	2b00      	cmp	r3, #0
 8012250:	d10d      	bne.n	801226e <xQueueGiveFromISR+0x30>
	__asm volatile
 8012252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012256:	b672      	cpsid	i
 8012258:	f383 8811 	msr	BASEPRI, r3
 801225c:	f3bf 8f6f 	isb	sy
 8012260:	f3bf 8f4f 	dsb	sy
 8012264:	b662      	cpsie	i
 8012266:	623b      	str	r3, [r7, #32]
}
 8012268:	bf00      	nop
 801226a:	bf00      	nop
 801226c:	e7fd      	b.n	801226a <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801226e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012272:	2b00      	cmp	r3, #0
 8012274:	d00d      	beq.n	8012292 <xQueueGiveFromISR+0x54>
	__asm volatile
 8012276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801227a:	b672      	cpsid	i
 801227c:	f383 8811 	msr	BASEPRI, r3
 8012280:	f3bf 8f6f 	isb	sy
 8012284:	f3bf 8f4f 	dsb	sy
 8012288:	b662      	cpsie	i
 801228a:	61fb      	str	r3, [r7, #28]
}
 801228c:	bf00      	nop
 801228e:	bf00      	nop
 8012290:	e7fd      	b.n	801228e <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8012292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	2b00      	cmp	r3, #0
 8012298:	d103      	bne.n	80122a2 <xQueueGiveFromISR+0x64>
 801229a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801229c:	689b      	ldr	r3, [r3, #8]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d101      	bne.n	80122a6 <xQueueGiveFromISR+0x68>
 80122a2:	2301      	movs	r3, #1
 80122a4:	e000      	b.n	80122a8 <xQueueGiveFromISR+0x6a>
 80122a6:	2300      	movs	r3, #0
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d10d      	bne.n	80122c8 <xQueueGiveFromISR+0x8a>
	__asm volatile
 80122ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122b0:	b672      	cpsid	i
 80122b2:	f383 8811 	msr	BASEPRI, r3
 80122b6:	f3bf 8f6f 	isb	sy
 80122ba:	f3bf 8f4f 	dsb	sy
 80122be:	b662      	cpsie	i
 80122c0:	61bb      	str	r3, [r7, #24]
}
 80122c2:	bf00      	nop
 80122c4:	bf00      	nop
 80122c6:	e7fd      	b.n	80122c4 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80122c8:	f002 fb78 	bl	80149bc <vPortValidateInterruptPriority>
	__asm volatile
 80122cc:	f3ef 8211 	mrs	r2, BASEPRI
 80122d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122d4:	b672      	cpsid	i
 80122d6:	f383 8811 	msr	BASEPRI, r3
 80122da:	f3bf 8f6f 	isb	sy
 80122de:	f3bf 8f4f 	dsb	sy
 80122e2:	b662      	cpsie	i
 80122e4:	617a      	str	r2, [r7, #20]
 80122e6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80122e8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80122ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80122ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122f0:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80122f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80122f8:	429a      	cmp	r2, r3
 80122fa:	d22b      	bcs.n	8012354 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80122fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012302:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012308:	1c5a      	adds	r2, r3, #1
 801230a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801230c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801230e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012316:	d112      	bne.n	801233e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801231a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801231c:	2b00      	cmp	r3, #0
 801231e:	d016      	beq.n	801234e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012322:	3324      	adds	r3, #36	@ 0x24
 8012324:	4618      	mov	r0, r3
 8012326:	f001 f93d 	bl	80135a4 <xTaskRemoveFromEventList>
 801232a:	4603      	mov	r3, r0
 801232c:	2b00      	cmp	r3, #0
 801232e:	d00e      	beq.n	801234e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012330:	683b      	ldr	r3, [r7, #0]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d00b      	beq.n	801234e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012336:	683b      	ldr	r3, [r7, #0]
 8012338:	2201      	movs	r2, #1
 801233a:	601a      	str	r2, [r3, #0]
 801233c:	e007      	b.n	801234e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801233e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012342:	3301      	adds	r3, #1
 8012344:	b2db      	uxtb	r3, r3
 8012346:	b25a      	sxtb	r2, r3
 8012348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801234a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801234e:	2301      	movs	r3, #1
 8012350:	637b      	str	r3, [r7, #52]	@ 0x34
 8012352:	e001      	b.n	8012358 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012354:	2300      	movs	r3, #0
 8012356:	637b      	str	r3, [r7, #52]	@ 0x34
 8012358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801235a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	f383 8811 	msr	BASEPRI, r3
}
 8012362:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012366:	4618      	mov	r0, r3
 8012368:	3738      	adds	r7, #56	@ 0x38
 801236a:	46bd      	mov	sp, r7
 801236c:	bd80      	pop	{r7, pc}
	...

08012370 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012370:	b580      	push	{r7, lr}
 8012372:	b08c      	sub	sp, #48	@ 0x30
 8012374:	af00      	add	r7, sp, #0
 8012376:	60f8      	str	r0, [r7, #12]
 8012378:	60b9      	str	r1, [r7, #8]
 801237a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801237c:	2300      	movs	r3, #0
 801237e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012386:	2b00      	cmp	r3, #0
 8012388:	d10d      	bne.n	80123a6 <xQueueReceive+0x36>
	__asm volatile
 801238a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801238e:	b672      	cpsid	i
 8012390:	f383 8811 	msr	BASEPRI, r3
 8012394:	f3bf 8f6f 	isb	sy
 8012398:	f3bf 8f4f 	dsb	sy
 801239c:	b662      	cpsie	i
 801239e:	623b      	str	r3, [r7, #32]
}
 80123a0:	bf00      	nop
 80123a2:	bf00      	nop
 80123a4:	e7fd      	b.n	80123a2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80123a6:	68bb      	ldr	r3, [r7, #8]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d103      	bne.n	80123b4 <xQueueReceive+0x44>
 80123ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d101      	bne.n	80123b8 <xQueueReceive+0x48>
 80123b4:	2301      	movs	r3, #1
 80123b6:	e000      	b.n	80123ba <xQueueReceive+0x4a>
 80123b8:	2300      	movs	r3, #0
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d10d      	bne.n	80123da <xQueueReceive+0x6a>
	__asm volatile
 80123be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123c2:	b672      	cpsid	i
 80123c4:	f383 8811 	msr	BASEPRI, r3
 80123c8:	f3bf 8f6f 	isb	sy
 80123cc:	f3bf 8f4f 	dsb	sy
 80123d0:	b662      	cpsie	i
 80123d2:	61fb      	str	r3, [r7, #28]
}
 80123d4:	bf00      	nop
 80123d6:	bf00      	nop
 80123d8:	e7fd      	b.n	80123d6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80123da:	f001 fab1 	bl	8013940 <xTaskGetSchedulerState>
 80123de:	4603      	mov	r3, r0
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d102      	bne.n	80123ea <xQueueReceive+0x7a>
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d101      	bne.n	80123ee <xQueueReceive+0x7e>
 80123ea:	2301      	movs	r3, #1
 80123ec:	e000      	b.n	80123f0 <xQueueReceive+0x80>
 80123ee:	2300      	movs	r3, #0
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d10d      	bne.n	8012410 <xQueueReceive+0xa0>
	__asm volatile
 80123f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123f8:	b672      	cpsid	i
 80123fa:	f383 8811 	msr	BASEPRI, r3
 80123fe:	f3bf 8f6f 	isb	sy
 8012402:	f3bf 8f4f 	dsb	sy
 8012406:	b662      	cpsie	i
 8012408:	61bb      	str	r3, [r7, #24]
}
 801240a:	bf00      	nop
 801240c:	bf00      	nop
 801240e:	e7fd      	b.n	801240c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012410:	f002 f9ec 	bl	80147ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012418:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801241a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801241c:	2b00      	cmp	r3, #0
 801241e:	d01f      	beq.n	8012460 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012420:	68b9      	ldr	r1, [r7, #8]
 8012422:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012424:	f000 fad4 	bl	80129d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801242a:	1e5a      	subs	r2, r3, #1
 801242c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801242e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012432:	691b      	ldr	r3, [r3, #16]
 8012434:	2b00      	cmp	r3, #0
 8012436:	d00f      	beq.n	8012458 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801243a:	3310      	adds	r3, #16
 801243c:	4618      	mov	r0, r3
 801243e:	f001 f8b1 	bl	80135a4 <xTaskRemoveFromEventList>
 8012442:	4603      	mov	r3, r0
 8012444:	2b00      	cmp	r3, #0
 8012446:	d007      	beq.n	8012458 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012448:	4b3c      	ldr	r3, [pc, #240]	@ (801253c <xQueueReceive+0x1cc>)
 801244a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801244e:	601a      	str	r2, [r3, #0]
 8012450:	f3bf 8f4f 	dsb	sy
 8012454:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012458:	f002 f9fe 	bl	8014858 <vPortExitCritical>
				return pdPASS;
 801245c:	2301      	movs	r3, #1
 801245e:	e069      	b.n	8012534 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	2b00      	cmp	r3, #0
 8012464:	d103      	bne.n	801246e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012466:	f002 f9f7 	bl	8014858 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801246a:	2300      	movs	r3, #0
 801246c:	e062      	b.n	8012534 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801246e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012470:	2b00      	cmp	r3, #0
 8012472:	d106      	bne.n	8012482 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012474:	f107 0310 	add.w	r3, r7, #16
 8012478:	4618      	mov	r0, r3
 801247a:	f001 f8f9 	bl	8013670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801247e:	2301      	movs	r3, #1
 8012480:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012482:	f002 f9e9 	bl	8014858 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012486:	f000 fe43 	bl	8013110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801248a:	f002 f9af 	bl	80147ec <vPortEnterCritical>
 801248e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012490:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012494:	b25b      	sxtb	r3, r3
 8012496:	f1b3 3fff 	cmp.w	r3, #4294967295
 801249a:	d103      	bne.n	80124a4 <xQueueReceive+0x134>
 801249c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801249e:	2200      	movs	r2, #0
 80124a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80124a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80124aa:	b25b      	sxtb	r3, r3
 80124ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124b0:	d103      	bne.n	80124ba <xQueueReceive+0x14a>
 80124b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124b4:	2200      	movs	r2, #0
 80124b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80124ba:	f002 f9cd 	bl	8014858 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80124be:	1d3a      	adds	r2, r7, #4
 80124c0:	f107 0310 	add.w	r3, r7, #16
 80124c4:	4611      	mov	r1, r2
 80124c6:	4618      	mov	r0, r3
 80124c8:	f001 f8e8 	bl	801369c <xTaskCheckForTimeOut>
 80124cc:	4603      	mov	r3, r0
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d123      	bne.n	801251a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80124d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80124d4:	f000 faf4 	bl	8012ac0 <prvIsQueueEmpty>
 80124d8:	4603      	mov	r3, r0
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d017      	beq.n	801250e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80124de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124e0:	3324      	adds	r3, #36	@ 0x24
 80124e2:	687a      	ldr	r2, [r7, #4]
 80124e4:	4611      	mov	r1, r2
 80124e6:	4618      	mov	r0, r3
 80124e8:	f001 f806 	bl	80134f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80124ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80124ee:	f000 fa95 	bl	8012a1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80124f2:	f000 fe1b 	bl	801312c <xTaskResumeAll>
 80124f6:	4603      	mov	r3, r0
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d189      	bne.n	8012410 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80124fc:	4b0f      	ldr	r3, [pc, #60]	@ (801253c <xQueueReceive+0x1cc>)
 80124fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012502:	601a      	str	r2, [r3, #0]
 8012504:	f3bf 8f4f 	dsb	sy
 8012508:	f3bf 8f6f 	isb	sy
 801250c:	e780      	b.n	8012410 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801250e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012510:	f000 fa84 	bl	8012a1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012514:	f000 fe0a 	bl	801312c <xTaskResumeAll>
 8012518:	e77a      	b.n	8012410 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801251a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801251c:	f000 fa7e 	bl	8012a1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012520:	f000 fe04 	bl	801312c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012524:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012526:	f000 facb 	bl	8012ac0 <prvIsQueueEmpty>
 801252a:	4603      	mov	r3, r0
 801252c:	2b00      	cmp	r3, #0
 801252e:	f43f af6f 	beq.w	8012410 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012532:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012534:	4618      	mov	r0, r3
 8012536:	3730      	adds	r7, #48	@ 0x30
 8012538:	46bd      	mov	sp, r7
 801253a:	bd80      	pop	{r7, pc}
 801253c:	e000ed04 	.word	0xe000ed04

08012540 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012540:	b580      	push	{r7, lr}
 8012542:	b08e      	sub	sp, #56	@ 0x38
 8012544:	af00      	add	r7, sp, #0
 8012546:	6078      	str	r0, [r7, #4]
 8012548:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801254a:	2300      	movs	r3, #0
 801254c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8012552:	2300      	movs	r3, #0
 8012554:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012558:	2b00      	cmp	r3, #0
 801255a:	d10d      	bne.n	8012578 <xQueueSemaphoreTake+0x38>
	__asm volatile
 801255c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012560:	b672      	cpsid	i
 8012562:	f383 8811 	msr	BASEPRI, r3
 8012566:	f3bf 8f6f 	isb	sy
 801256a:	f3bf 8f4f 	dsb	sy
 801256e:	b662      	cpsie	i
 8012570:	623b      	str	r3, [r7, #32]
}
 8012572:	bf00      	nop
 8012574:	bf00      	nop
 8012576:	e7fd      	b.n	8012574 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801257c:	2b00      	cmp	r3, #0
 801257e:	d00d      	beq.n	801259c <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8012580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012584:	b672      	cpsid	i
 8012586:	f383 8811 	msr	BASEPRI, r3
 801258a:	f3bf 8f6f 	isb	sy
 801258e:	f3bf 8f4f 	dsb	sy
 8012592:	b662      	cpsie	i
 8012594:	61fb      	str	r3, [r7, #28]
}
 8012596:	bf00      	nop
 8012598:	bf00      	nop
 801259a:	e7fd      	b.n	8012598 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801259c:	f001 f9d0 	bl	8013940 <xTaskGetSchedulerState>
 80125a0:	4603      	mov	r3, r0
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d102      	bne.n	80125ac <xQueueSemaphoreTake+0x6c>
 80125a6:	683b      	ldr	r3, [r7, #0]
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d101      	bne.n	80125b0 <xQueueSemaphoreTake+0x70>
 80125ac:	2301      	movs	r3, #1
 80125ae:	e000      	b.n	80125b2 <xQueueSemaphoreTake+0x72>
 80125b0:	2300      	movs	r3, #0
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d10d      	bne.n	80125d2 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80125b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125ba:	b672      	cpsid	i
 80125bc:	f383 8811 	msr	BASEPRI, r3
 80125c0:	f3bf 8f6f 	isb	sy
 80125c4:	f3bf 8f4f 	dsb	sy
 80125c8:	b662      	cpsie	i
 80125ca:	61bb      	str	r3, [r7, #24]
}
 80125cc:	bf00      	nop
 80125ce:	bf00      	nop
 80125d0:	e7fd      	b.n	80125ce <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80125d2:	f002 f90b 	bl	80147ec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80125d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80125da:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80125dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d024      	beq.n	801262c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80125e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125e4:	1e5a      	subs	r2, r3, #1
 80125e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125e8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80125ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d104      	bne.n	80125fc <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80125f2:	f001 fb27 	bl	8013c44 <pvTaskIncrementMutexHeldCount>
 80125f6:	4602      	mov	r2, r0
 80125f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125fa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80125fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125fe:	691b      	ldr	r3, [r3, #16]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d00f      	beq.n	8012624 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012606:	3310      	adds	r3, #16
 8012608:	4618      	mov	r0, r3
 801260a:	f000 ffcb 	bl	80135a4 <xTaskRemoveFromEventList>
 801260e:	4603      	mov	r3, r0
 8012610:	2b00      	cmp	r3, #0
 8012612:	d007      	beq.n	8012624 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012614:	4b55      	ldr	r3, [pc, #340]	@ (801276c <xQueueSemaphoreTake+0x22c>)
 8012616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801261a:	601a      	str	r2, [r3, #0]
 801261c:	f3bf 8f4f 	dsb	sy
 8012620:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012624:	f002 f918 	bl	8014858 <vPortExitCritical>
				return pdPASS;
 8012628:	2301      	movs	r3, #1
 801262a:	e09a      	b.n	8012762 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801262c:	683b      	ldr	r3, [r7, #0]
 801262e:	2b00      	cmp	r3, #0
 8012630:	d114      	bne.n	801265c <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012634:	2b00      	cmp	r3, #0
 8012636:	d00d      	beq.n	8012654 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8012638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801263c:	b672      	cpsid	i
 801263e:	f383 8811 	msr	BASEPRI, r3
 8012642:	f3bf 8f6f 	isb	sy
 8012646:	f3bf 8f4f 	dsb	sy
 801264a:	b662      	cpsie	i
 801264c:	617b      	str	r3, [r7, #20]
}
 801264e:	bf00      	nop
 8012650:	bf00      	nop
 8012652:	e7fd      	b.n	8012650 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012654:	f002 f900 	bl	8014858 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012658:	2300      	movs	r3, #0
 801265a:	e082      	b.n	8012762 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 801265c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801265e:	2b00      	cmp	r3, #0
 8012660:	d106      	bne.n	8012670 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012662:	f107 030c 	add.w	r3, r7, #12
 8012666:	4618      	mov	r0, r3
 8012668:	f001 f802 	bl	8013670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801266c:	2301      	movs	r3, #1
 801266e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012670:	f002 f8f2 	bl	8014858 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012674:	f000 fd4c 	bl	8013110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012678:	f002 f8b8 	bl	80147ec <vPortEnterCritical>
 801267c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801267e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012682:	b25b      	sxtb	r3, r3
 8012684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012688:	d103      	bne.n	8012692 <xQueueSemaphoreTake+0x152>
 801268a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801268c:	2200      	movs	r2, #0
 801268e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012694:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012698:	b25b      	sxtb	r3, r3
 801269a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801269e:	d103      	bne.n	80126a8 <xQueueSemaphoreTake+0x168>
 80126a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126a2:	2200      	movs	r2, #0
 80126a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80126a8:	f002 f8d6 	bl	8014858 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80126ac:	463a      	mov	r2, r7
 80126ae:	f107 030c 	add.w	r3, r7, #12
 80126b2:	4611      	mov	r1, r2
 80126b4:	4618      	mov	r0, r3
 80126b6:	f000 fff1 	bl	801369c <xTaskCheckForTimeOut>
 80126ba:	4603      	mov	r3, r0
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d132      	bne.n	8012726 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80126c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80126c2:	f000 f9fd 	bl	8012ac0 <prvIsQueueEmpty>
 80126c6:	4603      	mov	r3, r0
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d026      	beq.n	801271a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80126cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d109      	bne.n	80126e8 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80126d4:	f002 f88a 	bl	80147ec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80126d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126da:	689b      	ldr	r3, [r3, #8]
 80126dc:	4618      	mov	r0, r3
 80126de:	f001 f94d 	bl	801397c <xTaskPriorityInherit>
 80126e2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80126e4:	f002 f8b8 	bl	8014858 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80126e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126ea:	3324      	adds	r3, #36	@ 0x24
 80126ec:	683a      	ldr	r2, [r7, #0]
 80126ee:	4611      	mov	r1, r2
 80126f0:	4618      	mov	r0, r3
 80126f2:	f000 ff01 	bl	80134f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80126f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80126f8:	f000 f990 	bl	8012a1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80126fc:	f000 fd16 	bl	801312c <xTaskResumeAll>
 8012700:	4603      	mov	r3, r0
 8012702:	2b00      	cmp	r3, #0
 8012704:	f47f af65 	bne.w	80125d2 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8012708:	4b18      	ldr	r3, [pc, #96]	@ (801276c <xQueueSemaphoreTake+0x22c>)
 801270a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801270e:	601a      	str	r2, [r3, #0]
 8012710:	f3bf 8f4f 	dsb	sy
 8012714:	f3bf 8f6f 	isb	sy
 8012718:	e75b      	b.n	80125d2 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801271a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801271c:	f000 f97e 	bl	8012a1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012720:	f000 fd04 	bl	801312c <xTaskResumeAll>
 8012724:	e755      	b.n	80125d2 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012726:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012728:	f000 f978 	bl	8012a1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801272c:	f000 fcfe 	bl	801312c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012730:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012732:	f000 f9c5 	bl	8012ac0 <prvIsQueueEmpty>
 8012736:	4603      	mov	r3, r0
 8012738:	2b00      	cmp	r3, #0
 801273a:	f43f af4a 	beq.w	80125d2 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801273e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012740:	2b00      	cmp	r3, #0
 8012742:	d00d      	beq.n	8012760 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8012744:	f002 f852 	bl	80147ec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012748:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801274a:	f000 f8bf 	bl	80128cc <prvGetDisinheritPriorityAfterTimeout>
 801274e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8012750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012752:	689b      	ldr	r3, [r3, #8]
 8012754:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012756:	4618      	mov	r0, r3
 8012758:	f001 f9ec 	bl	8013b34 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801275c:	f002 f87c 	bl	8014858 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012760:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012762:	4618      	mov	r0, r3
 8012764:	3738      	adds	r7, #56	@ 0x38
 8012766:	46bd      	mov	sp, r7
 8012768:	bd80      	pop	{r7, pc}
 801276a:	bf00      	nop
 801276c:	e000ed04 	.word	0xe000ed04

08012770 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012770:	b580      	push	{r7, lr}
 8012772:	b08e      	sub	sp, #56	@ 0x38
 8012774:	af00      	add	r7, sp, #0
 8012776:	60f8      	str	r0, [r7, #12]
 8012778:	60b9      	str	r1, [r7, #8]
 801277a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012782:	2b00      	cmp	r3, #0
 8012784:	d10d      	bne.n	80127a2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8012786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801278a:	b672      	cpsid	i
 801278c:	f383 8811 	msr	BASEPRI, r3
 8012790:	f3bf 8f6f 	isb	sy
 8012794:	f3bf 8f4f 	dsb	sy
 8012798:	b662      	cpsie	i
 801279a:	623b      	str	r3, [r7, #32]
}
 801279c:	bf00      	nop
 801279e:	bf00      	nop
 80127a0:	e7fd      	b.n	801279e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80127a2:	68bb      	ldr	r3, [r7, #8]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d103      	bne.n	80127b0 <xQueueReceiveFromISR+0x40>
 80127a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d101      	bne.n	80127b4 <xQueueReceiveFromISR+0x44>
 80127b0:	2301      	movs	r3, #1
 80127b2:	e000      	b.n	80127b6 <xQueueReceiveFromISR+0x46>
 80127b4:	2300      	movs	r3, #0
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d10d      	bne.n	80127d6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80127ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127be:	b672      	cpsid	i
 80127c0:	f383 8811 	msr	BASEPRI, r3
 80127c4:	f3bf 8f6f 	isb	sy
 80127c8:	f3bf 8f4f 	dsb	sy
 80127cc:	b662      	cpsie	i
 80127ce:	61fb      	str	r3, [r7, #28]
}
 80127d0:	bf00      	nop
 80127d2:	bf00      	nop
 80127d4:	e7fd      	b.n	80127d2 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80127d6:	f002 f8f1 	bl	80149bc <vPortValidateInterruptPriority>
	__asm volatile
 80127da:	f3ef 8211 	mrs	r2, BASEPRI
 80127de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127e2:	b672      	cpsid	i
 80127e4:	f383 8811 	msr	BASEPRI, r3
 80127e8:	f3bf 8f6f 	isb	sy
 80127ec:	f3bf 8f4f 	dsb	sy
 80127f0:	b662      	cpsie	i
 80127f2:	61ba      	str	r2, [r7, #24]
 80127f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80127f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80127f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80127fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127fe:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012802:	2b00      	cmp	r3, #0
 8012804:	d02f      	beq.n	8012866 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012808:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801280c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012810:	68b9      	ldr	r1, [r7, #8]
 8012812:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012814:	f000 f8dc 	bl	80129d0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801281a:	1e5a      	subs	r2, r3, #1
 801281c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801281e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012820:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012828:	d112      	bne.n	8012850 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801282a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801282c:	691b      	ldr	r3, [r3, #16]
 801282e:	2b00      	cmp	r3, #0
 8012830:	d016      	beq.n	8012860 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012834:	3310      	adds	r3, #16
 8012836:	4618      	mov	r0, r3
 8012838:	f000 feb4 	bl	80135a4 <xTaskRemoveFromEventList>
 801283c:	4603      	mov	r3, r0
 801283e:	2b00      	cmp	r3, #0
 8012840:	d00e      	beq.n	8012860 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d00b      	beq.n	8012860 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	2201      	movs	r2, #1
 801284c:	601a      	str	r2, [r3, #0]
 801284e:	e007      	b.n	8012860 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012854:	3301      	adds	r3, #1
 8012856:	b2db      	uxtb	r3, r3
 8012858:	b25a      	sxtb	r2, r3
 801285a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801285c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8012860:	2301      	movs	r3, #1
 8012862:	637b      	str	r3, [r7, #52]	@ 0x34
 8012864:	e001      	b.n	801286a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8012866:	2300      	movs	r3, #0
 8012868:	637b      	str	r3, [r7, #52]	@ 0x34
 801286a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801286c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801286e:	693b      	ldr	r3, [r7, #16]
 8012870:	f383 8811 	msr	BASEPRI, r3
}
 8012874:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012878:	4618      	mov	r0, r3
 801287a:	3738      	adds	r7, #56	@ 0x38
 801287c:	46bd      	mov	sp, r7
 801287e:	bd80      	pop	{r7, pc}

08012880 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8012880:	b580      	push	{r7, lr}
 8012882:	b084      	sub	sp, #16
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d10d      	bne.n	80128ae <vQueueDelete+0x2e>
	__asm volatile
 8012892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012896:	b672      	cpsid	i
 8012898:	f383 8811 	msr	BASEPRI, r3
 801289c:	f3bf 8f6f 	isb	sy
 80128a0:	f3bf 8f4f 	dsb	sy
 80128a4:	b662      	cpsie	i
 80128a6:	60bb      	str	r3, [r7, #8]
}
 80128a8:	bf00      	nop
 80128aa:	bf00      	nop
 80128ac:	e7fd      	b.n	80128aa <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80128ae:	68f8      	ldr	r0, [r7, #12]
 80128b0:	f000 f95e 	bl	8012b70 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d102      	bne.n	80128c4 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 80128be:	68f8      	ldr	r0, [r7, #12]
 80128c0:	f002 f990 	bl	8014be4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80128c4:	bf00      	nop
 80128c6:	3710      	adds	r7, #16
 80128c8:	46bd      	mov	sp, r7
 80128ca:	bd80      	pop	{r7, pc}

080128cc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80128cc:	b480      	push	{r7}
 80128ce:	b085      	sub	sp, #20
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d006      	beq.n	80128ea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80128e6:	60fb      	str	r3, [r7, #12]
 80128e8:	e001      	b.n	80128ee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80128ea:	2300      	movs	r3, #0
 80128ec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80128ee:	68fb      	ldr	r3, [r7, #12]
	}
 80128f0:	4618      	mov	r0, r3
 80128f2:	3714      	adds	r7, #20
 80128f4:	46bd      	mov	sp, r7
 80128f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128fa:	4770      	bx	lr

080128fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80128fc:	b580      	push	{r7, lr}
 80128fe:	b086      	sub	sp, #24
 8012900:	af00      	add	r7, sp, #0
 8012902:	60f8      	str	r0, [r7, #12]
 8012904:	60b9      	str	r1, [r7, #8]
 8012906:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012908:	2300      	movs	r3, #0
 801290a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012910:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012912:	68fb      	ldr	r3, [r7, #12]
 8012914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012916:	2b00      	cmp	r3, #0
 8012918:	d10d      	bne.n	8012936 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	681b      	ldr	r3, [r3, #0]
 801291e:	2b00      	cmp	r3, #0
 8012920:	d14d      	bne.n	80129be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	689b      	ldr	r3, [r3, #8]
 8012926:	4618      	mov	r0, r3
 8012928:	f001 f890 	bl	8013a4c <xTaskPriorityDisinherit>
 801292c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	2200      	movs	r2, #0
 8012932:	609a      	str	r2, [r3, #8]
 8012934:	e043      	b.n	80129be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	2b00      	cmp	r3, #0
 801293a:	d119      	bne.n	8012970 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	6858      	ldr	r0, [r3, #4]
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012944:	461a      	mov	r2, r3
 8012946:	68b9      	ldr	r1, [r7, #8]
 8012948:	f002 fe44 	bl	80155d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	685a      	ldr	r2, [r3, #4]
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012954:	441a      	add	r2, r3
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801295a:	68fb      	ldr	r3, [r7, #12]
 801295c:	685a      	ldr	r2, [r3, #4]
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	689b      	ldr	r3, [r3, #8]
 8012962:	429a      	cmp	r2, r3
 8012964:	d32b      	bcc.n	80129be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	681a      	ldr	r2, [r3, #0]
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	605a      	str	r2, [r3, #4]
 801296e:	e026      	b.n	80129be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	68d8      	ldr	r0, [r3, #12]
 8012974:	68fb      	ldr	r3, [r7, #12]
 8012976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012978:	461a      	mov	r2, r3
 801297a:	68b9      	ldr	r1, [r7, #8]
 801297c:	f002 fe2a 	bl	80155d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012980:	68fb      	ldr	r3, [r7, #12]
 8012982:	68da      	ldr	r2, [r3, #12]
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012988:	425b      	negs	r3, r3
 801298a:	441a      	add	r2, r3
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	68da      	ldr	r2, [r3, #12]
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	429a      	cmp	r2, r3
 801299a:	d207      	bcs.n	80129ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	689a      	ldr	r2, [r3, #8]
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129a4:	425b      	negs	r3, r3
 80129a6:	441a      	add	r2, r3
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	2b02      	cmp	r3, #2
 80129b0:	d105      	bne.n	80129be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80129b2:	693b      	ldr	r3, [r7, #16]
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d002      	beq.n	80129be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80129b8:	693b      	ldr	r3, [r7, #16]
 80129ba:	3b01      	subs	r3, #1
 80129bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80129be:	693b      	ldr	r3, [r7, #16]
 80129c0:	1c5a      	adds	r2, r3, #1
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80129c6:	697b      	ldr	r3, [r7, #20]
}
 80129c8:	4618      	mov	r0, r3
 80129ca:	3718      	adds	r7, #24
 80129cc:	46bd      	mov	sp, r7
 80129ce:	bd80      	pop	{r7, pc}

080129d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b082      	sub	sp, #8
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	6078      	str	r0, [r7, #4]
 80129d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d018      	beq.n	8012a14 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	68da      	ldr	r2, [r3, #12]
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129ea:	441a      	add	r2, r3
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	68da      	ldr	r2, [r3, #12]
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	689b      	ldr	r3, [r3, #8]
 80129f8:	429a      	cmp	r2, r3
 80129fa:	d303      	bcc.n	8012a04 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	681a      	ldr	r2, [r3, #0]
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	68d9      	ldr	r1, [r3, #12]
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012a0c:	461a      	mov	r2, r3
 8012a0e:	6838      	ldr	r0, [r7, #0]
 8012a10:	f002 fde0 	bl	80155d4 <memcpy>
	}
}
 8012a14:	bf00      	nop
 8012a16:	3708      	adds	r7, #8
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	bd80      	pop	{r7, pc}

08012a1c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b084      	sub	sp, #16
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012a24:	f001 fee2 	bl	80147ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012a2e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012a30:	e011      	b.n	8012a56 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d012      	beq.n	8012a60 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	3324      	adds	r3, #36	@ 0x24
 8012a3e:	4618      	mov	r0, r3
 8012a40:	f000 fdb0 	bl	80135a4 <xTaskRemoveFromEventList>
 8012a44:	4603      	mov	r3, r0
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d001      	beq.n	8012a4e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012a4a:	f000 fe8f 	bl	801376c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012a4e:	7bfb      	ldrb	r3, [r7, #15]
 8012a50:	3b01      	subs	r3, #1
 8012a52:	b2db      	uxtb	r3, r3
 8012a54:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	dce9      	bgt.n	8012a32 <prvUnlockQueue+0x16>
 8012a5e:	e000      	b.n	8012a62 <prvUnlockQueue+0x46>
					break;
 8012a60:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	22ff      	movs	r2, #255	@ 0xff
 8012a66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012a6a:	f001 fef5 	bl	8014858 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012a6e:	f001 febd 	bl	80147ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012a78:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012a7a:	e011      	b.n	8012aa0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	691b      	ldr	r3, [r3, #16]
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d012      	beq.n	8012aaa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	3310      	adds	r3, #16
 8012a88:	4618      	mov	r0, r3
 8012a8a:	f000 fd8b 	bl	80135a4 <xTaskRemoveFromEventList>
 8012a8e:	4603      	mov	r3, r0
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d001      	beq.n	8012a98 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012a94:	f000 fe6a 	bl	801376c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012a98:	7bbb      	ldrb	r3, [r7, #14]
 8012a9a:	3b01      	subs	r3, #1
 8012a9c:	b2db      	uxtb	r3, r3
 8012a9e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012aa0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	dce9      	bgt.n	8012a7c <prvUnlockQueue+0x60>
 8012aa8:	e000      	b.n	8012aac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012aaa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	22ff      	movs	r2, #255	@ 0xff
 8012ab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012ab4:	f001 fed0 	bl	8014858 <vPortExitCritical>
}
 8012ab8:	bf00      	nop
 8012aba:	3710      	adds	r7, #16
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}

08012ac0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b084      	sub	sp, #16
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012ac8:	f001 fe90 	bl	80147ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d102      	bne.n	8012ada <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012ad4:	2301      	movs	r3, #1
 8012ad6:	60fb      	str	r3, [r7, #12]
 8012ad8:	e001      	b.n	8012ade <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8012ada:	2300      	movs	r3, #0
 8012adc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012ade:	f001 febb 	bl	8014858 <vPortExitCritical>

	return xReturn;
 8012ae2:	68fb      	ldr	r3, [r7, #12]
}
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	3710      	adds	r7, #16
 8012ae8:	46bd      	mov	sp, r7
 8012aea:	bd80      	pop	{r7, pc}

08012aec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	b084      	sub	sp, #16
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012af4:	f001 fe7a 	bl	80147ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012b00:	429a      	cmp	r2, r3
 8012b02:	d102      	bne.n	8012b0a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012b04:	2301      	movs	r3, #1
 8012b06:	60fb      	str	r3, [r7, #12]
 8012b08:	e001      	b.n	8012b0e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012b0a:	2300      	movs	r3, #0
 8012b0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012b0e:	f001 fea3 	bl	8014858 <vPortExitCritical>

	return xReturn;
 8012b12:	68fb      	ldr	r3, [r7, #12]
}
 8012b14:	4618      	mov	r0, r3
 8012b16:	3710      	adds	r7, #16
 8012b18:	46bd      	mov	sp, r7
 8012b1a:	bd80      	pop	{r7, pc}

08012b1c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012b1c:	b480      	push	{r7}
 8012b1e:	b085      	sub	sp, #20
 8012b20:	af00      	add	r7, sp, #0
 8012b22:	6078      	str	r0, [r7, #4]
 8012b24:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012b26:	2300      	movs	r3, #0
 8012b28:	60fb      	str	r3, [r7, #12]
 8012b2a:	e014      	b.n	8012b56 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012b2c:	4a0f      	ldr	r2, [pc, #60]	@ (8012b6c <vQueueAddToRegistry+0x50>)
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d10b      	bne.n	8012b50 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012b38:	490c      	ldr	r1, [pc, #48]	@ (8012b6c <vQueueAddToRegistry+0x50>)
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	683a      	ldr	r2, [r7, #0]
 8012b3e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012b42:	4a0a      	ldr	r2, [pc, #40]	@ (8012b6c <vQueueAddToRegistry+0x50>)
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	00db      	lsls	r3, r3, #3
 8012b48:	4413      	add	r3, r2
 8012b4a:	687a      	ldr	r2, [r7, #4]
 8012b4c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012b4e:	e006      	b.n	8012b5e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	3301      	adds	r3, #1
 8012b54:	60fb      	str	r3, [r7, #12]
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	2b07      	cmp	r3, #7
 8012b5a:	d9e7      	bls.n	8012b2c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012b5c:	bf00      	nop
 8012b5e:	bf00      	nop
 8012b60:	3714      	adds	r7, #20
 8012b62:	46bd      	mov	sp, r7
 8012b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b68:	4770      	bx	lr
 8012b6a:	bf00      	nop
 8012b6c:	2000bc18 	.word	0x2000bc18

08012b70 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8012b70:	b480      	push	{r7}
 8012b72:	b085      	sub	sp, #20
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012b78:	2300      	movs	r3, #0
 8012b7a:	60fb      	str	r3, [r7, #12]
 8012b7c:	e016      	b.n	8012bac <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8012b7e:	4a10      	ldr	r2, [pc, #64]	@ (8012bc0 <vQueueUnregisterQueue+0x50>)
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	00db      	lsls	r3, r3, #3
 8012b84:	4413      	add	r3, r2
 8012b86:	685b      	ldr	r3, [r3, #4]
 8012b88:	687a      	ldr	r2, [r7, #4]
 8012b8a:	429a      	cmp	r2, r3
 8012b8c:	d10b      	bne.n	8012ba6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8012b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8012bc0 <vQueueUnregisterQueue+0x50>)
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	2100      	movs	r1, #0
 8012b94:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8012b98:	4a09      	ldr	r2, [pc, #36]	@ (8012bc0 <vQueueUnregisterQueue+0x50>)
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	00db      	lsls	r3, r3, #3
 8012b9e:	4413      	add	r3, r2
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	605a      	str	r2, [r3, #4]
				break;
 8012ba4:	e006      	b.n	8012bb4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	3301      	adds	r3, #1
 8012baa:	60fb      	str	r3, [r7, #12]
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	2b07      	cmp	r3, #7
 8012bb0:	d9e5      	bls.n	8012b7e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8012bb2:	bf00      	nop
 8012bb4:	bf00      	nop
 8012bb6:	3714      	adds	r7, #20
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bbe:	4770      	bx	lr
 8012bc0:	2000bc18 	.word	0x2000bc18

08012bc4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012bc4:	b580      	push	{r7, lr}
 8012bc6:	b086      	sub	sp, #24
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	60f8      	str	r0, [r7, #12]
 8012bcc:	60b9      	str	r1, [r7, #8]
 8012bce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012bd0:	68fb      	ldr	r3, [r7, #12]
 8012bd2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012bd4:	f001 fe0a 	bl	80147ec <vPortEnterCritical>
 8012bd8:	697b      	ldr	r3, [r7, #20]
 8012bda:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012bde:	b25b      	sxtb	r3, r3
 8012be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012be4:	d103      	bne.n	8012bee <vQueueWaitForMessageRestricted+0x2a>
 8012be6:	697b      	ldr	r3, [r7, #20]
 8012be8:	2200      	movs	r2, #0
 8012bea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012bee:	697b      	ldr	r3, [r7, #20]
 8012bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012bf4:	b25b      	sxtb	r3, r3
 8012bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012bfa:	d103      	bne.n	8012c04 <vQueueWaitForMessageRestricted+0x40>
 8012bfc:	697b      	ldr	r3, [r7, #20]
 8012bfe:	2200      	movs	r2, #0
 8012c00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012c04:	f001 fe28 	bl	8014858 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8012c08:	697b      	ldr	r3, [r7, #20]
 8012c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d106      	bne.n	8012c1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012c10:	697b      	ldr	r3, [r7, #20]
 8012c12:	3324      	adds	r3, #36	@ 0x24
 8012c14:	687a      	ldr	r2, [r7, #4]
 8012c16:	68b9      	ldr	r1, [r7, #8]
 8012c18:	4618      	mov	r0, r3
 8012c1a:	f000 fc95 	bl	8013548 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8012c1e:	6978      	ldr	r0, [r7, #20]
 8012c20:	f7ff fefc 	bl	8012a1c <prvUnlockQueue>
	}
 8012c24:	bf00      	nop
 8012c26:	3718      	adds	r7, #24
 8012c28:	46bd      	mov	sp, r7
 8012c2a:	bd80      	pop	{r7, pc}

08012c2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012c2c:	b580      	push	{r7, lr}
 8012c2e:	b08e      	sub	sp, #56	@ 0x38
 8012c30:	af04      	add	r7, sp, #16
 8012c32:	60f8      	str	r0, [r7, #12]
 8012c34:	60b9      	str	r1, [r7, #8]
 8012c36:	607a      	str	r2, [r7, #4]
 8012c38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d10d      	bne.n	8012c5c <xTaskCreateStatic+0x30>
	__asm volatile
 8012c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c44:	b672      	cpsid	i
 8012c46:	f383 8811 	msr	BASEPRI, r3
 8012c4a:	f3bf 8f6f 	isb	sy
 8012c4e:	f3bf 8f4f 	dsb	sy
 8012c52:	b662      	cpsie	i
 8012c54:	623b      	str	r3, [r7, #32]
}
 8012c56:	bf00      	nop
 8012c58:	bf00      	nop
 8012c5a:	e7fd      	b.n	8012c58 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8012c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d10d      	bne.n	8012c7e <xTaskCreateStatic+0x52>
	__asm volatile
 8012c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c66:	b672      	cpsid	i
 8012c68:	f383 8811 	msr	BASEPRI, r3
 8012c6c:	f3bf 8f6f 	isb	sy
 8012c70:	f3bf 8f4f 	dsb	sy
 8012c74:	b662      	cpsie	i
 8012c76:	61fb      	str	r3, [r7, #28]
}
 8012c78:	bf00      	nop
 8012c7a:	bf00      	nop
 8012c7c:	e7fd      	b.n	8012c7a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012c7e:	23a8      	movs	r3, #168	@ 0xa8
 8012c80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012c82:	693b      	ldr	r3, [r7, #16]
 8012c84:	2ba8      	cmp	r3, #168	@ 0xa8
 8012c86:	d00d      	beq.n	8012ca4 <xTaskCreateStatic+0x78>
	__asm volatile
 8012c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c8c:	b672      	cpsid	i
 8012c8e:	f383 8811 	msr	BASEPRI, r3
 8012c92:	f3bf 8f6f 	isb	sy
 8012c96:	f3bf 8f4f 	dsb	sy
 8012c9a:	b662      	cpsie	i
 8012c9c:	61bb      	str	r3, [r7, #24]
}
 8012c9e:	bf00      	nop
 8012ca0:	bf00      	nop
 8012ca2:	e7fd      	b.n	8012ca0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012ca4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d01e      	beq.n	8012cea <xTaskCreateStatic+0xbe>
 8012cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d01b      	beq.n	8012cea <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cb4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012cba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cbe:	2202      	movs	r2, #2
 8012cc0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012cc4:	2300      	movs	r3, #0
 8012cc6:	9303      	str	r3, [sp, #12]
 8012cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cca:	9302      	str	r3, [sp, #8]
 8012ccc:	f107 0314 	add.w	r3, r7, #20
 8012cd0:	9301      	str	r3, [sp, #4]
 8012cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cd4:	9300      	str	r3, [sp, #0]
 8012cd6:	683b      	ldr	r3, [r7, #0]
 8012cd8:	687a      	ldr	r2, [r7, #4]
 8012cda:	68b9      	ldr	r1, [r7, #8]
 8012cdc:	68f8      	ldr	r0, [r7, #12]
 8012cde:	f000 f851 	bl	8012d84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012ce2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012ce4:	f000 f8f8 	bl	8012ed8 <prvAddNewTaskToReadyList>
 8012ce8:	e001      	b.n	8012cee <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8012cea:	2300      	movs	r3, #0
 8012cec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012cee:	697b      	ldr	r3, [r7, #20]
	}
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	3728      	adds	r7, #40	@ 0x28
 8012cf4:	46bd      	mov	sp, r7
 8012cf6:	bd80      	pop	{r7, pc}

08012cf8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012cf8:	b580      	push	{r7, lr}
 8012cfa:	b08c      	sub	sp, #48	@ 0x30
 8012cfc:	af04      	add	r7, sp, #16
 8012cfe:	60f8      	str	r0, [r7, #12]
 8012d00:	60b9      	str	r1, [r7, #8]
 8012d02:	603b      	str	r3, [r7, #0]
 8012d04:	4613      	mov	r3, r2
 8012d06:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012d08:	88fb      	ldrh	r3, [r7, #6]
 8012d0a:	009b      	lsls	r3, r3, #2
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	f001 fe9b 	bl	8014a48 <pvPortMalloc>
 8012d12:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012d14:	697b      	ldr	r3, [r7, #20]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d00e      	beq.n	8012d38 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012d1a:	20a8      	movs	r0, #168	@ 0xa8
 8012d1c:	f001 fe94 	bl	8014a48 <pvPortMalloc>
 8012d20:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012d22:	69fb      	ldr	r3, [r7, #28]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d003      	beq.n	8012d30 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012d28:	69fb      	ldr	r3, [r7, #28]
 8012d2a:	697a      	ldr	r2, [r7, #20]
 8012d2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8012d2e:	e005      	b.n	8012d3c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012d30:	6978      	ldr	r0, [r7, #20]
 8012d32:	f001 ff57 	bl	8014be4 <vPortFree>
 8012d36:	e001      	b.n	8012d3c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012d38:	2300      	movs	r3, #0
 8012d3a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012d3c:	69fb      	ldr	r3, [r7, #28]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d017      	beq.n	8012d72 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012d42:	69fb      	ldr	r3, [r7, #28]
 8012d44:	2200      	movs	r2, #0
 8012d46:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012d4a:	88fa      	ldrh	r2, [r7, #6]
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	9303      	str	r3, [sp, #12]
 8012d50:	69fb      	ldr	r3, [r7, #28]
 8012d52:	9302      	str	r3, [sp, #8]
 8012d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d56:	9301      	str	r3, [sp, #4]
 8012d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d5a:	9300      	str	r3, [sp, #0]
 8012d5c:	683b      	ldr	r3, [r7, #0]
 8012d5e:	68b9      	ldr	r1, [r7, #8]
 8012d60:	68f8      	ldr	r0, [r7, #12]
 8012d62:	f000 f80f 	bl	8012d84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012d66:	69f8      	ldr	r0, [r7, #28]
 8012d68:	f000 f8b6 	bl	8012ed8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012d6c:	2301      	movs	r3, #1
 8012d6e:	61bb      	str	r3, [r7, #24]
 8012d70:	e002      	b.n	8012d78 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012d72:	f04f 33ff 	mov.w	r3, #4294967295
 8012d76:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012d78:	69bb      	ldr	r3, [r7, #24]
	}
 8012d7a:	4618      	mov	r0, r3
 8012d7c:	3720      	adds	r7, #32
 8012d7e:	46bd      	mov	sp, r7
 8012d80:	bd80      	pop	{r7, pc}
	...

08012d84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b088      	sub	sp, #32
 8012d88:	af00      	add	r7, sp, #0
 8012d8a:	60f8      	str	r0, [r7, #12]
 8012d8c:	60b9      	str	r1, [r7, #8]
 8012d8e:	607a      	str	r2, [r7, #4]
 8012d90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d94:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	009b      	lsls	r3, r3, #2
 8012d9a:	461a      	mov	r2, r3
 8012d9c:	21a5      	movs	r1, #165	@ 0xa5
 8012d9e:	f002 fb33 	bl	8015408 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012da4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012da6:	6879      	ldr	r1, [r7, #4]
 8012da8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012dac:	440b      	add	r3, r1
 8012dae:	009b      	lsls	r3, r3, #2
 8012db0:	4413      	add	r3, r2
 8012db2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012db4:	69bb      	ldr	r3, [r7, #24]
 8012db6:	f023 0307 	bic.w	r3, r3, #7
 8012dba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012dbc:	69bb      	ldr	r3, [r7, #24]
 8012dbe:	f003 0307 	and.w	r3, r3, #7
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d00d      	beq.n	8012de2 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8012dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dca:	b672      	cpsid	i
 8012dcc:	f383 8811 	msr	BASEPRI, r3
 8012dd0:	f3bf 8f6f 	isb	sy
 8012dd4:	f3bf 8f4f 	dsb	sy
 8012dd8:	b662      	cpsie	i
 8012dda:	617b      	str	r3, [r7, #20]
}
 8012ddc:	bf00      	nop
 8012dde:	bf00      	nop
 8012de0:	e7fd      	b.n	8012dde <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012de2:	68bb      	ldr	r3, [r7, #8]
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d01f      	beq.n	8012e28 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012de8:	2300      	movs	r3, #0
 8012dea:	61fb      	str	r3, [r7, #28]
 8012dec:	e012      	b.n	8012e14 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012dee:	68ba      	ldr	r2, [r7, #8]
 8012df0:	69fb      	ldr	r3, [r7, #28]
 8012df2:	4413      	add	r3, r2
 8012df4:	7819      	ldrb	r1, [r3, #0]
 8012df6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012df8:	69fb      	ldr	r3, [r7, #28]
 8012dfa:	4413      	add	r3, r2
 8012dfc:	3334      	adds	r3, #52	@ 0x34
 8012dfe:	460a      	mov	r2, r1
 8012e00:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012e02:	68ba      	ldr	r2, [r7, #8]
 8012e04:	69fb      	ldr	r3, [r7, #28]
 8012e06:	4413      	add	r3, r2
 8012e08:	781b      	ldrb	r3, [r3, #0]
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d006      	beq.n	8012e1c <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012e0e:	69fb      	ldr	r3, [r7, #28]
 8012e10:	3301      	adds	r3, #1
 8012e12:	61fb      	str	r3, [r7, #28]
 8012e14:	69fb      	ldr	r3, [r7, #28]
 8012e16:	2b0f      	cmp	r3, #15
 8012e18:	d9e9      	bls.n	8012dee <prvInitialiseNewTask+0x6a>
 8012e1a:	e000      	b.n	8012e1e <prvInitialiseNewTask+0x9a>
			{
				break;
 8012e1c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e20:	2200      	movs	r2, #0
 8012e22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012e26:	e003      	b.n	8012e30 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e2a:	2200      	movs	r2, #0
 8012e2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e32:	2b37      	cmp	r3, #55	@ 0x37
 8012e34:	d901      	bls.n	8012e3a <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012e36:	2337      	movs	r3, #55	@ 0x37
 8012e38:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012e44:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e48:	2200      	movs	r2, #0
 8012e4a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e4e:	3304      	adds	r3, #4
 8012e50:	4618      	mov	r0, r3
 8012e52:	f7fe fde3 	bl	8011a1c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e58:	3318      	adds	r3, #24
 8012e5a:	4618      	mov	r0, r3
 8012e5c:	f7fe fdde 	bl	8011a1c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e68:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e74:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e78:	2200      	movs	r2, #0
 8012e7a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e80:	2200      	movs	r2, #0
 8012e82:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e88:	3354      	adds	r3, #84	@ 0x54
 8012e8a:	224c      	movs	r2, #76	@ 0x4c
 8012e8c:	2100      	movs	r1, #0
 8012e8e:	4618      	mov	r0, r3
 8012e90:	f002 faba 	bl	8015408 <memset>
 8012e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e96:	4a0d      	ldr	r2, [pc, #52]	@ (8012ecc <prvInitialiseNewTask+0x148>)
 8012e98:	659a      	str	r2, [r3, #88]	@ 0x58
 8012e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e9c:	4a0c      	ldr	r2, [pc, #48]	@ (8012ed0 <prvInitialiseNewTask+0x14c>)
 8012e9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8012ed4 <prvInitialiseNewTask+0x150>)
 8012ea4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012ea6:	683a      	ldr	r2, [r7, #0]
 8012ea8:	68f9      	ldr	r1, [r7, #12]
 8012eaa:	69b8      	ldr	r0, [r7, #24]
 8012eac:	f001 fb8e 	bl	80145cc <pxPortInitialiseStack>
 8012eb0:	4602      	mov	r2, r0
 8012eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012eb4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d002      	beq.n	8012ec2 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ebe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ec0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012ec2:	bf00      	nop
 8012ec4:	3720      	adds	r7, #32
 8012ec6:	46bd      	mov	sp, r7
 8012ec8:	bd80      	pop	{r7, pc}
 8012eca:	bf00      	nop
 8012ecc:	20018aac 	.word	0x20018aac
 8012ed0:	20018b14 	.word	0x20018b14
 8012ed4:	20018b7c 	.word	0x20018b7c

08012ed8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012ed8:	b580      	push	{r7, lr}
 8012eda:	b082      	sub	sp, #8
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012ee0:	f001 fc84 	bl	80147ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8012f9c <prvAddNewTaskToReadyList+0xc4>)
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	3301      	adds	r3, #1
 8012eea:	4a2c      	ldr	r2, [pc, #176]	@ (8012f9c <prvAddNewTaskToReadyList+0xc4>)
 8012eec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012eee:	4b2c      	ldr	r3, [pc, #176]	@ (8012fa0 <prvAddNewTaskToReadyList+0xc8>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d109      	bne.n	8012f0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8012fa0 <prvAddNewTaskToReadyList+0xc8>)
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012efc:	4b27      	ldr	r3, [pc, #156]	@ (8012f9c <prvAddNewTaskToReadyList+0xc4>)
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	2b01      	cmp	r3, #1
 8012f02:	d110      	bne.n	8012f26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012f04:	f000 fc56 	bl	80137b4 <prvInitialiseTaskLists>
 8012f08:	e00d      	b.n	8012f26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012f0a:	4b26      	ldr	r3, [pc, #152]	@ (8012fa4 <prvAddNewTaskToReadyList+0xcc>)
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d109      	bne.n	8012f26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012f12:	4b23      	ldr	r3, [pc, #140]	@ (8012fa0 <prvAddNewTaskToReadyList+0xc8>)
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f1c:	429a      	cmp	r2, r3
 8012f1e:	d802      	bhi.n	8012f26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012f20:	4a1f      	ldr	r2, [pc, #124]	@ (8012fa0 <prvAddNewTaskToReadyList+0xc8>)
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012f26:	4b20      	ldr	r3, [pc, #128]	@ (8012fa8 <prvAddNewTaskToReadyList+0xd0>)
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	3301      	adds	r3, #1
 8012f2c:	4a1e      	ldr	r2, [pc, #120]	@ (8012fa8 <prvAddNewTaskToReadyList+0xd0>)
 8012f2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012f30:	4b1d      	ldr	r3, [pc, #116]	@ (8012fa8 <prvAddNewTaskToReadyList+0xd0>)
 8012f32:	681a      	ldr	r2, [r3, #0]
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8012fac <prvAddNewTaskToReadyList+0xd4>)
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	429a      	cmp	r2, r3
 8012f42:	d903      	bls.n	8012f4c <prvAddNewTaskToReadyList+0x74>
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f48:	4a18      	ldr	r2, [pc, #96]	@ (8012fac <prvAddNewTaskToReadyList+0xd4>)
 8012f4a:	6013      	str	r3, [r2, #0]
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f50:	4613      	mov	r3, r2
 8012f52:	009b      	lsls	r3, r3, #2
 8012f54:	4413      	add	r3, r2
 8012f56:	009b      	lsls	r3, r3, #2
 8012f58:	4a15      	ldr	r2, [pc, #84]	@ (8012fb0 <prvAddNewTaskToReadyList+0xd8>)
 8012f5a:	441a      	add	r2, r3
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	3304      	adds	r3, #4
 8012f60:	4619      	mov	r1, r3
 8012f62:	4610      	mov	r0, r2
 8012f64:	f7fe fd67 	bl	8011a36 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012f68:	f001 fc76 	bl	8014858 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8012fa4 <prvAddNewTaskToReadyList+0xcc>)
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d00e      	beq.n	8012f92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012f74:	4b0a      	ldr	r3, [pc, #40]	@ (8012fa0 <prvAddNewTaskToReadyList+0xc8>)
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f7e:	429a      	cmp	r2, r3
 8012f80:	d207      	bcs.n	8012f92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012f82:	4b0c      	ldr	r3, [pc, #48]	@ (8012fb4 <prvAddNewTaskToReadyList+0xdc>)
 8012f84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f88:	601a      	str	r2, [r3, #0]
 8012f8a:	f3bf 8f4f 	dsb	sy
 8012f8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012f92:	bf00      	nop
 8012f94:	3708      	adds	r7, #8
 8012f96:	46bd      	mov	sp, r7
 8012f98:	bd80      	pop	{r7, pc}
 8012f9a:	bf00      	nop
 8012f9c:	2000c12c 	.word	0x2000c12c
 8012fa0:	2000bc58 	.word	0x2000bc58
 8012fa4:	2000c138 	.word	0x2000c138
 8012fa8:	2000c148 	.word	0x2000c148
 8012fac:	2000c134 	.word	0x2000c134
 8012fb0:	2000bc5c 	.word	0x2000bc5c
 8012fb4:	e000ed04 	.word	0xe000ed04

08012fb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b084      	sub	sp, #16
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012fc0:	2300      	movs	r3, #0
 8012fc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d01a      	beq.n	8013000 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012fca:	4b15      	ldr	r3, [pc, #84]	@ (8013020 <vTaskDelay+0x68>)
 8012fcc:	681b      	ldr	r3, [r3, #0]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d00d      	beq.n	8012fee <vTaskDelay+0x36>
	__asm volatile
 8012fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fd6:	b672      	cpsid	i
 8012fd8:	f383 8811 	msr	BASEPRI, r3
 8012fdc:	f3bf 8f6f 	isb	sy
 8012fe0:	f3bf 8f4f 	dsb	sy
 8012fe4:	b662      	cpsie	i
 8012fe6:	60bb      	str	r3, [r7, #8]
}
 8012fe8:	bf00      	nop
 8012fea:	bf00      	nop
 8012fec:	e7fd      	b.n	8012fea <vTaskDelay+0x32>
			vTaskSuspendAll();
 8012fee:	f000 f88f 	bl	8013110 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012ff2:	2100      	movs	r1, #0
 8012ff4:	6878      	ldr	r0, [r7, #4]
 8012ff6:	f000 fe39 	bl	8013c6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012ffa:	f000 f897 	bl	801312c <xTaskResumeAll>
 8012ffe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d107      	bne.n	8013016 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8013006:	4b07      	ldr	r3, [pc, #28]	@ (8013024 <vTaskDelay+0x6c>)
 8013008:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801300c:	601a      	str	r2, [r3, #0]
 801300e:	f3bf 8f4f 	dsb	sy
 8013012:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013016:	bf00      	nop
 8013018:	3710      	adds	r7, #16
 801301a:	46bd      	mov	sp, r7
 801301c:	bd80      	pop	{r7, pc}
 801301e:	bf00      	nop
 8013020:	2000c154 	.word	0x2000c154
 8013024:	e000ed04 	.word	0xe000ed04

08013028 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b08a      	sub	sp, #40	@ 0x28
 801302c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801302e:	2300      	movs	r3, #0
 8013030:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013032:	2300      	movs	r3, #0
 8013034:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013036:	463a      	mov	r2, r7
 8013038:	1d39      	adds	r1, r7, #4
 801303a:	f107 0308 	add.w	r3, r7, #8
 801303e:	4618      	mov	r0, r3
 8013040:	f7fe fc98 	bl	8011974 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013044:	6839      	ldr	r1, [r7, #0]
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	68ba      	ldr	r2, [r7, #8]
 801304a:	9202      	str	r2, [sp, #8]
 801304c:	9301      	str	r3, [sp, #4]
 801304e:	2300      	movs	r3, #0
 8013050:	9300      	str	r3, [sp, #0]
 8013052:	2300      	movs	r3, #0
 8013054:	460a      	mov	r2, r1
 8013056:	4926      	ldr	r1, [pc, #152]	@ (80130f0 <vTaskStartScheduler+0xc8>)
 8013058:	4826      	ldr	r0, [pc, #152]	@ (80130f4 <vTaskStartScheduler+0xcc>)
 801305a:	f7ff fde7 	bl	8012c2c <xTaskCreateStatic>
 801305e:	4603      	mov	r3, r0
 8013060:	4a25      	ldr	r2, [pc, #148]	@ (80130f8 <vTaskStartScheduler+0xd0>)
 8013062:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013064:	4b24      	ldr	r3, [pc, #144]	@ (80130f8 <vTaskStartScheduler+0xd0>)
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	2b00      	cmp	r3, #0
 801306a:	d002      	beq.n	8013072 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801306c:	2301      	movs	r3, #1
 801306e:	617b      	str	r3, [r7, #20]
 8013070:	e001      	b.n	8013076 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013072:	2300      	movs	r3, #0
 8013074:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8013076:	697b      	ldr	r3, [r7, #20]
 8013078:	2b01      	cmp	r3, #1
 801307a:	d102      	bne.n	8013082 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801307c:	f000 fe4a 	bl	8013d14 <xTimerCreateTimerTask>
 8013080:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013082:	697b      	ldr	r3, [r7, #20]
 8013084:	2b01      	cmp	r3, #1
 8013086:	d11d      	bne.n	80130c4 <vTaskStartScheduler+0x9c>
	__asm volatile
 8013088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801308c:	b672      	cpsid	i
 801308e:	f383 8811 	msr	BASEPRI, r3
 8013092:	f3bf 8f6f 	isb	sy
 8013096:	f3bf 8f4f 	dsb	sy
 801309a:	b662      	cpsie	i
 801309c:	613b      	str	r3, [r7, #16]
}
 801309e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80130a0:	4b16      	ldr	r3, [pc, #88]	@ (80130fc <vTaskStartScheduler+0xd4>)
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	3354      	adds	r3, #84	@ 0x54
 80130a6:	4a16      	ldr	r2, [pc, #88]	@ (8013100 <vTaskStartScheduler+0xd8>)
 80130a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80130aa:	4b16      	ldr	r3, [pc, #88]	@ (8013104 <vTaskStartScheduler+0xdc>)
 80130ac:	f04f 32ff 	mov.w	r2, #4294967295
 80130b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80130b2:	4b15      	ldr	r3, [pc, #84]	@ (8013108 <vTaskStartScheduler+0xe0>)
 80130b4:	2201      	movs	r2, #1
 80130b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80130b8:	4b14      	ldr	r3, [pc, #80]	@ (801310c <vTaskStartScheduler+0xe4>)
 80130ba:	2200      	movs	r2, #0
 80130bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80130be:	f001 fb17 	bl	80146f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80130c2:	e011      	b.n	80130e8 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80130c4:	697b      	ldr	r3, [r7, #20]
 80130c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130ca:	d10d      	bne.n	80130e8 <vTaskStartScheduler+0xc0>
	__asm volatile
 80130cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130d0:	b672      	cpsid	i
 80130d2:	f383 8811 	msr	BASEPRI, r3
 80130d6:	f3bf 8f6f 	isb	sy
 80130da:	f3bf 8f4f 	dsb	sy
 80130de:	b662      	cpsie	i
 80130e0:	60fb      	str	r3, [r7, #12]
}
 80130e2:	bf00      	nop
 80130e4:	bf00      	nop
 80130e6:	e7fd      	b.n	80130e4 <vTaskStartScheduler+0xbc>
}
 80130e8:	bf00      	nop
 80130ea:	3718      	adds	r7, #24
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}
 80130f0:	080164a4 	.word	0x080164a4
 80130f4:	08013785 	.word	0x08013785
 80130f8:	2000c150 	.word	0x2000c150
 80130fc:	2000bc58 	.word	0x2000bc58
 8013100:	2000006c 	.word	0x2000006c
 8013104:	2000c14c 	.word	0x2000c14c
 8013108:	2000c138 	.word	0x2000c138
 801310c:	2000c130 	.word	0x2000c130

08013110 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013110:	b480      	push	{r7}
 8013112:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8013114:	4b04      	ldr	r3, [pc, #16]	@ (8013128 <vTaskSuspendAll+0x18>)
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	3301      	adds	r3, #1
 801311a:	4a03      	ldr	r2, [pc, #12]	@ (8013128 <vTaskSuspendAll+0x18>)
 801311c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801311e:	bf00      	nop
 8013120:	46bd      	mov	sp, r7
 8013122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013126:	4770      	bx	lr
 8013128:	2000c154 	.word	0x2000c154

0801312c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b084      	sub	sp, #16
 8013130:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013132:	2300      	movs	r3, #0
 8013134:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013136:	2300      	movs	r3, #0
 8013138:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801313a:	4b43      	ldr	r3, [pc, #268]	@ (8013248 <xTaskResumeAll+0x11c>)
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	2b00      	cmp	r3, #0
 8013140:	d10d      	bne.n	801315e <xTaskResumeAll+0x32>
	__asm volatile
 8013142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013146:	b672      	cpsid	i
 8013148:	f383 8811 	msr	BASEPRI, r3
 801314c:	f3bf 8f6f 	isb	sy
 8013150:	f3bf 8f4f 	dsb	sy
 8013154:	b662      	cpsie	i
 8013156:	603b      	str	r3, [r7, #0]
}
 8013158:	bf00      	nop
 801315a:	bf00      	nop
 801315c:	e7fd      	b.n	801315a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801315e:	f001 fb45 	bl	80147ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013162:	4b39      	ldr	r3, [pc, #228]	@ (8013248 <xTaskResumeAll+0x11c>)
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	3b01      	subs	r3, #1
 8013168:	4a37      	ldr	r2, [pc, #220]	@ (8013248 <xTaskResumeAll+0x11c>)
 801316a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801316c:	4b36      	ldr	r3, [pc, #216]	@ (8013248 <xTaskResumeAll+0x11c>)
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d162      	bne.n	801323a <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013174:	4b35      	ldr	r3, [pc, #212]	@ (801324c <xTaskResumeAll+0x120>)
 8013176:	681b      	ldr	r3, [r3, #0]
 8013178:	2b00      	cmp	r3, #0
 801317a:	d05e      	beq.n	801323a <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801317c:	e02f      	b.n	80131de <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801317e:	4b34      	ldr	r3, [pc, #208]	@ (8013250 <xTaskResumeAll+0x124>)
 8013180:	68db      	ldr	r3, [r3, #12]
 8013182:	68db      	ldr	r3, [r3, #12]
 8013184:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	3318      	adds	r3, #24
 801318a:	4618      	mov	r0, r3
 801318c:	f7fe fcb0 	bl	8011af0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	3304      	adds	r3, #4
 8013194:	4618      	mov	r0, r3
 8013196:	f7fe fcab 	bl	8011af0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801319e:	4b2d      	ldr	r3, [pc, #180]	@ (8013254 <xTaskResumeAll+0x128>)
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	429a      	cmp	r2, r3
 80131a4:	d903      	bls.n	80131ae <xTaskResumeAll+0x82>
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131aa:	4a2a      	ldr	r2, [pc, #168]	@ (8013254 <xTaskResumeAll+0x128>)
 80131ac:	6013      	str	r3, [r2, #0]
 80131ae:	68fb      	ldr	r3, [r7, #12]
 80131b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131b2:	4613      	mov	r3, r2
 80131b4:	009b      	lsls	r3, r3, #2
 80131b6:	4413      	add	r3, r2
 80131b8:	009b      	lsls	r3, r3, #2
 80131ba:	4a27      	ldr	r2, [pc, #156]	@ (8013258 <xTaskResumeAll+0x12c>)
 80131bc:	441a      	add	r2, r3
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	3304      	adds	r3, #4
 80131c2:	4619      	mov	r1, r3
 80131c4:	4610      	mov	r0, r2
 80131c6:	f7fe fc36 	bl	8011a36 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131ce:	4b23      	ldr	r3, [pc, #140]	@ (801325c <xTaskResumeAll+0x130>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131d4:	429a      	cmp	r2, r3
 80131d6:	d302      	bcc.n	80131de <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 80131d8:	4b21      	ldr	r3, [pc, #132]	@ (8013260 <xTaskResumeAll+0x134>)
 80131da:	2201      	movs	r2, #1
 80131dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80131de:	4b1c      	ldr	r3, [pc, #112]	@ (8013250 <xTaskResumeAll+0x124>)
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d1cb      	bne.n	801317e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d001      	beq.n	80131f0 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80131ec:	f000 fb88 	bl	8013900 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80131f0:	4b1c      	ldr	r3, [pc, #112]	@ (8013264 <xTaskResumeAll+0x138>)
 80131f2:	681b      	ldr	r3, [r3, #0]
 80131f4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d010      	beq.n	801321e <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80131fc:	f000 f858 	bl	80132b0 <xTaskIncrementTick>
 8013200:	4603      	mov	r3, r0
 8013202:	2b00      	cmp	r3, #0
 8013204:	d002      	beq.n	801320c <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8013206:	4b16      	ldr	r3, [pc, #88]	@ (8013260 <xTaskResumeAll+0x134>)
 8013208:	2201      	movs	r2, #1
 801320a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	3b01      	subs	r3, #1
 8013210:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d1f1      	bne.n	80131fc <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8013218:	4b12      	ldr	r3, [pc, #72]	@ (8013264 <xTaskResumeAll+0x138>)
 801321a:	2200      	movs	r2, #0
 801321c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801321e:	4b10      	ldr	r3, [pc, #64]	@ (8013260 <xTaskResumeAll+0x134>)
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	2b00      	cmp	r3, #0
 8013224:	d009      	beq.n	801323a <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013226:	2301      	movs	r3, #1
 8013228:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801322a:	4b0f      	ldr	r3, [pc, #60]	@ (8013268 <xTaskResumeAll+0x13c>)
 801322c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013230:	601a      	str	r2, [r3, #0]
 8013232:	f3bf 8f4f 	dsb	sy
 8013236:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801323a:	f001 fb0d 	bl	8014858 <vPortExitCritical>

	return xAlreadyYielded;
 801323e:	68bb      	ldr	r3, [r7, #8]
}
 8013240:	4618      	mov	r0, r3
 8013242:	3710      	adds	r7, #16
 8013244:	46bd      	mov	sp, r7
 8013246:	bd80      	pop	{r7, pc}
 8013248:	2000c154 	.word	0x2000c154
 801324c:	2000c12c 	.word	0x2000c12c
 8013250:	2000c0ec 	.word	0x2000c0ec
 8013254:	2000c134 	.word	0x2000c134
 8013258:	2000bc5c 	.word	0x2000bc5c
 801325c:	2000bc58 	.word	0x2000bc58
 8013260:	2000c140 	.word	0x2000c140
 8013264:	2000c13c 	.word	0x2000c13c
 8013268:	e000ed04 	.word	0xe000ed04

0801326c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801326c:	b480      	push	{r7}
 801326e:	b083      	sub	sp, #12
 8013270:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013272:	4b05      	ldr	r3, [pc, #20]	@ (8013288 <xTaskGetTickCount+0x1c>)
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013278:	687b      	ldr	r3, [r7, #4]
}
 801327a:	4618      	mov	r0, r3
 801327c:	370c      	adds	r7, #12
 801327e:	46bd      	mov	sp, r7
 8013280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013284:	4770      	bx	lr
 8013286:	bf00      	nop
 8013288:	2000c130 	.word	0x2000c130

0801328c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b082      	sub	sp, #8
 8013290:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013292:	f001 fb93 	bl	80149bc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8013296:	2300      	movs	r3, #0
 8013298:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801329a:	4b04      	ldr	r3, [pc, #16]	@ (80132ac <xTaskGetTickCountFromISR+0x20>)
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80132a0:	683b      	ldr	r3, [r7, #0]
}
 80132a2:	4618      	mov	r0, r3
 80132a4:	3708      	adds	r7, #8
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}
 80132aa:	bf00      	nop
 80132ac:	2000c130 	.word	0x2000c130

080132b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80132b0:	b580      	push	{r7, lr}
 80132b2:	b086      	sub	sp, #24
 80132b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80132b6:	2300      	movs	r3, #0
 80132b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80132ba:	4b50      	ldr	r3, [pc, #320]	@ (80133fc <xTaskIncrementTick+0x14c>)
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	2b00      	cmp	r3, #0
 80132c0:	f040 808c 	bne.w	80133dc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80132c4:	4b4e      	ldr	r3, [pc, #312]	@ (8013400 <xTaskIncrementTick+0x150>)
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	3301      	adds	r3, #1
 80132ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80132cc:	4a4c      	ldr	r2, [pc, #304]	@ (8013400 <xTaskIncrementTick+0x150>)
 80132ce:	693b      	ldr	r3, [r7, #16]
 80132d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80132d2:	693b      	ldr	r3, [r7, #16]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d123      	bne.n	8013320 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80132d8:	4b4a      	ldr	r3, [pc, #296]	@ (8013404 <xTaskIncrementTick+0x154>)
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d00d      	beq.n	80132fe <xTaskIncrementTick+0x4e>
	__asm volatile
 80132e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132e6:	b672      	cpsid	i
 80132e8:	f383 8811 	msr	BASEPRI, r3
 80132ec:	f3bf 8f6f 	isb	sy
 80132f0:	f3bf 8f4f 	dsb	sy
 80132f4:	b662      	cpsie	i
 80132f6:	603b      	str	r3, [r7, #0]
}
 80132f8:	bf00      	nop
 80132fa:	bf00      	nop
 80132fc:	e7fd      	b.n	80132fa <xTaskIncrementTick+0x4a>
 80132fe:	4b41      	ldr	r3, [pc, #260]	@ (8013404 <xTaskIncrementTick+0x154>)
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	60fb      	str	r3, [r7, #12]
 8013304:	4b40      	ldr	r3, [pc, #256]	@ (8013408 <xTaskIncrementTick+0x158>)
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	4a3e      	ldr	r2, [pc, #248]	@ (8013404 <xTaskIncrementTick+0x154>)
 801330a:	6013      	str	r3, [r2, #0]
 801330c:	4a3e      	ldr	r2, [pc, #248]	@ (8013408 <xTaskIncrementTick+0x158>)
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	6013      	str	r3, [r2, #0]
 8013312:	4b3e      	ldr	r3, [pc, #248]	@ (801340c <xTaskIncrementTick+0x15c>)
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	3301      	adds	r3, #1
 8013318:	4a3c      	ldr	r2, [pc, #240]	@ (801340c <xTaskIncrementTick+0x15c>)
 801331a:	6013      	str	r3, [r2, #0]
 801331c:	f000 faf0 	bl	8013900 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013320:	4b3b      	ldr	r3, [pc, #236]	@ (8013410 <xTaskIncrementTick+0x160>)
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	693a      	ldr	r2, [r7, #16]
 8013326:	429a      	cmp	r2, r3
 8013328:	d349      	bcc.n	80133be <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801332a:	4b36      	ldr	r3, [pc, #216]	@ (8013404 <xTaskIncrementTick+0x154>)
 801332c:	681b      	ldr	r3, [r3, #0]
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	2b00      	cmp	r3, #0
 8013332:	d104      	bne.n	801333e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013334:	4b36      	ldr	r3, [pc, #216]	@ (8013410 <xTaskIncrementTick+0x160>)
 8013336:	f04f 32ff 	mov.w	r2, #4294967295
 801333a:	601a      	str	r2, [r3, #0]
					break;
 801333c:	e03f      	b.n	80133be <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801333e:	4b31      	ldr	r3, [pc, #196]	@ (8013404 <xTaskIncrementTick+0x154>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	68db      	ldr	r3, [r3, #12]
 8013344:	68db      	ldr	r3, [r3, #12]
 8013346:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013348:	68bb      	ldr	r3, [r7, #8]
 801334a:	685b      	ldr	r3, [r3, #4]
 801334c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801334e:	693a      	ldr	r2, [r7, #16]
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	429a      	cmp	r2, r3
 8013354:	d203      	bcs.n	801335e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013356:	4a2e      	ldr	r2, [pc, #184]	@ (8013410 <xTaskIncrementTick+0x160>)
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801335c:	e02f      	b.n	80133be <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801335e:	68bb      	ldr	r3, [r7, #8]
 8013360:	3304      	adds	r3, #4
 8013362:	4618      	mov	r0, r3
 8013364:	f7fe fbc4 	bl	8011af0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013368:	68bb      	ldr	r3, [r7, #8]
 801336a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801336c:	2b00      	cmp	r3, #0
 801336e:	d004      	beq.n	801337a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013370:	68bb      	ldr	r3, [r7, #8]
 8013372:	3318      	adds	r3, #24
 8013374:	4618      	mov	r0, r3
 8013376:	f7fe fbbb 	bl	8011af0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801337a:	68bb      	ldr	r3, [r7, #8]
 801337c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801337e:	4b25      	ldr	r3, [pc, #148]	@ (8013414 <xTaskIncrementTick+0x164>)
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	429a      	cmp	r2, r3
 8013384:	d903      	bls.n	801338e <xTaskIncrementTick+0xde>
 8013386:	68bb      	ldr	r3, [r7, #8]
 8013388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801338a:	4a22      	ldr	r2, [pc, #136]	@ (8013414 <xTaskIncrementTick+0x164>)
 801338c:	6013      	str	r3, [r2, #0]
 801338e:	68bb      	ldr	r3, [r7, #8]
 8013390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013392:	4613      	mov	r3, r2
 8013394:	009b      	lsls	r3, r3, #2
 8013396:	4413      	add	r3, r2
 8013398:	009b      	lsls	r3, r3, #2
 801339a:	4a1f      	ldr	r2, [pc, #124]	@ (8013418 <xTaskIncrementTick+0x168>)
 801339c:	441a      	add	r2, r3
 801339e:	68bb      	ldr	r3, [r7, #8]
 80133a0:	3304      	adds	r3, #4
 80133a2:	4619      	mov	r1, r3
 80133a4:	4610      	mov	r0, r2
 80133a6:	f7fe fb46 	bl	8011a36 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80133aa:	68bb      	ldr	r3, [r7, #8]
 80133ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133ae:	4b1b      	ldr	r3, [pc, #108]	@ (801341c <xTaskIncrementTick+0x16c>)
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133b4:	429a      	cmp	r2, r3
 80133b6:	d3b8      	bcc.n	801332a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80133b8:	2301      	movs	r3, #1
 80133ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80133bc:	e7b5      	b.n	801332a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80133be:	4b17      	ldr	r3, [pc, #92]	@ (801341c <xTaskIncrementTick+0x16c>)
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133c4:	4914      	ldr	r1, [pc, #80]	@ (8013418 <xTaskIncrementTick+0x168>)
 80133c6:	4613      	mov	r3, r2
 80133c8:	009b      	lsls	r3, r3, #2
 80133ca:	4413      	add	r3, r2
 80133cc:	009b      	lsls	r3, r3, #2
 80133ce:	440b      	add	r3, r1
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	2b01      	cmp	r3, #1
 80133d4:	d907      	bls.n	80133e6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80133d6:	2301      	movs	r3, #1
 80133d8:	617b      	str	r3, [r7, #20]
 80133da:	e004      	b.n	80133e6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80133dc:	4b10      	ldr	r3, [pc, #64]	@ (8013420 <xTaskIncrementTick+0x170>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	3301      	adds	r3, #1
 80133e2:	4a0f      	ldr	r2, [pc, #60]	@ (8013420 <xTaskIncrementTick+0x170>)
 80133e4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80133e6:	4b0f      	ldr	r3, [pc, #60]	@ (8013424 <xTaskIncrementTick+0x174>)
 80133e8:	681b      	ldr	r3, [r3, #0]
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d001      	beq.n	80133f2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80133ee:	2301      	movs	r3, #1
 80133f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80133f2:	697b      	ldr	r3, [r7, #20]
}
 80133f4:	4618      	mov	r0, r3
 80133f6:	3718      	adds	r7, #24
 80133f8:	46bd      	mov	sp, r7
 80133fa:	bd80      	pop	{r7, pc}
 80133fc:	2000c154 	.word	0x2000c154
 8013400:	2000c130 	.word	0x2000c130
 8013404:	2000c0e4 	.word	0x2000c0e4
 8013408:	2000c0e8 	.word	0x2000c0e8
 801340c:	2000c144 	.word	0x2000c144
 8013410:	2000c14c 	.word	0x2000c14c
 8013414:	2000c134 	.word	0x2000c134
 8013418:	2000bc5c 	.word	0x2000bc5c
 801341c:	2000bc58 	.word	0x2000bc58
 8013420:	2000c13c 	.word	0x2000c13c
 8013424:	2000c140 	.word	0x2000c140

08013428 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013428:	b480      	push	{r7}
 801342a:	b085      	sub	sp, #20
 801342c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801342e:	4b2c      	ldr	r3, [pc, #176]	@ (80134e0 <vTaskSwitchContext+0xb8>)
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	2b00      	cmp	r3, #0
 8013434:	d003      	beq.n	801343e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013436:	4b2b      	ldr	r3, [pc, #172]	@ (80134e4 <vTaskSwitchContext+0xbc>)
 8013438:	2201      	movs	r2, #1
 801343a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801343c:	e049      	b.n	80134d2 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 801343e:	4b29      	ldr	r3, [pc, #164]	@ (80134e4 <vTaskSwitchContext+0xbc>)
 8013440:	2200      	movs	r2, #0
 8013442:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013444:	4b28      	ldr	r3, [pc, #160]	@ (80134e8 <vTaskSwitchContext+0xc0>)
 8013446:	681b      	ldr	r3, [r3, #0]
 8013448:	60fb      	str	r3, [r7, #12]
 801344a:	e013      	b.n	8013474 <vTaskSwitchContext+0x4c>
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	2b00      	cmp	r3, #0
 8013450:	d10d      	bne.n	801346e <vTaskSwitchContext+0x46>
	__asm volatile
 8013452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013456:	b672      	cpsid	i
 8013458:	f383 8811 	msr	BASEPRI, r3
 801345c:	f3bf 8f6f 	isb	sy
 8013460:	f3bf 8f4f 	dsb	sy
 8013464:	b662      	cpsie	i
 8013466:	607b      	str	r3, [r7, #4]
}
 8013468:	bf00      	nop
 801346a:	bf00      	nop
 801346c:	e7fd      	b.n	801346a <vTaskSwitchContext+0x42>
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	3b01      	subs	r3, #1
 8013472:	60fb      	str	r3, [r7, #12]
 8013474:	491d      	ldr	r1, [pc, #116]	@ (80134ec <vTaskSwitchContext+0xc4>)
 8013476:	68fa      	ldr	r2, [r7, #12]
 8013478:	4613      	mov	r3, r2
 801347a:	009b      	lsls	r3, r3, #2
 801347c:	4413      	add	r3, r2
 801347e:	009b      	lsls	r3, r3, #2
 8013480:	440b      	add	r3, r1
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d0e1      	beq.n	801344c <vTaskSwitchContext+0x24>
 8013488:	68fa      	ldr	r2, [r7, #12]
 801348a:	4613      	mov	r3, r2
 801348c:	009b      	lsls	r3, r3, #2
 801348e:	4413      	add	r3, r2
 8013490:	009b      	lsls	r3, r3, #2
 8013492:	4a16      	ldr	r2, [pc, #88]	@ (80134ec <vTaskSwitchContext+0xc4>)
 8013494:	4413      	add	r3, r2
 8013496:	60bb      	str	r3, [r7, #8]
 8013498:	68bb      	ldr	r3, [r7, #8]
 801349a:	685b      	ldr	r3, [r3, #4]
 801349c:	685a      	ldr	r2, [r3, #4]
 801349e:	68bb      	ldr	r3, [r7, #8]
 80134a0:	605a      	str	r2, [r3, #4]
 80134a2:	68bb      	ldr	r3, [r7, #8]
 80134a4:	685a      	ldr	r2, [r3, #4]
 80134a6:	68bb      	ldr	r3, [r7, #8]
 80134a8:	3308      	adds	r3, #8
 80134aa:	429a      	cmp	r2, r3
 80134ac:	d104      	bne.n	80134b8 <vTaskSwitchContext+0x90>
 80134ae:	68bb      	ldr	r3, [r7, #8]
 80134b0:	685b      	ldr	r3, [r3, #4]
 80134b2:	685a      	ldr	r2, [r3, #4]
 80134b4:	68bb      	ldr	r3, [r7, #8]
 80134b6:	605a      	str	r2, [r3, #4]
 80134b8:	68bb      	ldr	r3, [r7, #8]
 80134ba:	685b      	ldr	r3, [r3, #4]
 80134bc:	68db      	ldr	r3, [r3, #12]
 80134be:	4a0c      	ldr	r2, [pc, #48]	@ (80134f0 <vTaskSwitchContext+0xc8>)
 80134c0:	6013      	str	r3, [r2, #0]
 80134c2:	4a09      	ldr	r2, [pc, #36]	@ (80134e8 <vTaskSwitchContext+0xc0>)
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80134c8:	4b09      	ldr	r3, [pc, #36]	@ (80134f0 <vTaskSwitchContext+0xc8>)
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	3354      	adds	r3, #84	@ 0x54
 80134ce:	4a09      	ldr	r2, [pc, #36]	@ (80134f4 <vTaskSwitchContext+0xcc>)
 80134d0:	6013      	str	r3, [r2, #0]
}
 80134d2:	bf00      	nop
 80134d4:	3714      	adds	r7, #20
 80134d6:	46bd      	mov	sp, r7
 80134d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134dc:	4770      	bx	lr
 80134de:	bf00      	nop
 80134e0:	2000c154 	.word	0x2000c154
 80134e4:	2000c140 	.word	0x2000c140
 80134e8:	2000c134 	.word	0x2000c134
 80134ec:	2000bc5c 	.word	0x2000bc5c
 80134f0:	2000bc58 	.word	0x2000bc58
 80134f4:	2000006c 	.word	0x2000006c

080134f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	b084      	sub	sp, #16
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	6078      	str	r0, [r7, #4]
 8013500:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	2b00      	cmp	r3, #0
 8013506:	d10d      	bne.n	8013524 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8013508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801350c:	b672      	cpsid	i
 801350e:	f383 8811 	msr	BASEPRI, r3
 8013512:	f3bf 8f6f 	isb	sy
 8013516:	f3bf 8f4f 	dsb	sy
 801351a:	b662      	cpsie	i
 801351c:	60fb      	str	r3, [r7, #12]
}
 801351e:	bf00      	nop
 8013520:	bf00      	nop
 8013522:	e7fd      	b.n	8013520 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013524:	4b07      	ldr	r3, [pc, #28]	@ (8013544 <vTaskPlaceOnEventList+0x4c>)
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	3318      	adds	r3, #24
 801352a:	4619      	mov	r1, r3
 801352c:	6878      	ldr	r0, [r7, #4]
 801352e:	f7fe faa6 	bl	8011a7e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013532:	2101      	movs	r1, #1
 8013534:	6838      	ldr	r0, [r7, #0]
 8013536:	f000 fb99 	bl	8013c6c <prvAddCurrentTaskToDelayedList>
}
 801353a:	bf00      	nop
 801353c:	3710      	adds	r7, #16
 801353e:	46bd      	mov	sp, r7
 8013540:	bd80      	pop	{r7, pc}
 8013542:	bf00      	nop
 8013544:	2000bc58 	.word	0x2000bc58

08013548 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013548:	b580      	push	{r7, lr}
 801354a:	b086      	sub	sp, #24
 801354c:	af00      	add	r7, sp, #0
 801354e:	60f8      	str	r0, [r7, #12]
 8013550:	60b9      	str	r1, [r7, #8]
 8013552:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d10d      	bne.n	8013576 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 801355a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801355e:	b672      	cpsid	i
 8013560:	f383 8811 	msr	BASEPRI, r3
 8013564:	f3bf 8f6f 	isb	sy
 8013568:	f3bf 8f4f 	dsb	sy
 801356c:	b662      	cpsie	i
 801356e:	617b      	str	r3, [r7, #20]
}
 8013570:	bf00      	nop
 8013572:	bf00      	nop
 8013574:	e7fd      	b.n	8013572 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013576:	4b0a      	ldr	r3, [pc, #40]	@ (80135a0 <vTaskPlaceOnEventListRestricted+0x58>)
 8013578:	681b      	ldr	r3, [r3, #0]
 801357a:	3318      	adds	r3, #24
 801357c:	4619      	mov	r1, r3
 801357e:	68f8      	ldr	r0, [r7, #12]
 8013580:	f7fe fa59 	bl	8011a36 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	2b00      	cmp	r3, #0
 8013588:	d002      	beq.n	8013590 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 801358a:	f04f 33ff 	mov.w	r3, #4294967295
 801358e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8013590:	6879      	ldr	r1, [r7, #4]
 8013592:	68b8      	ldr	r0, [r7, #8]
 8013594:	f000 fb6a 	bl	8013c6c <prvAddCurrentTaskToDelayedList>
	}
 8013598:	bf00      	nop
 801359a:	3718      	adds	r7, #24
 801359c:	46bd      	mov	sp, r7
 801359e:	bd80      	pop	{r7, pc}
 80135a0:	2000bc58 	.word	0x2000bc58

080135a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	b086      	sub	sp, #24
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	68db      	ldr	r3, [r3, #12]
 80135b0:	68db      	ldr	r3, [r3, #12]
 80135b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80135b4:	693b      	ldr	r3, [r7, #16]
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d10d      	bne.n	80135d6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80135ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135be:	b672      	cpsid	i
 80135c0:	f383 8811 	msr	BASEPRI, r3
 80135c4:	f3bf 8f6f 	isb	sy
 80135c8:	f3bf 8f4f 	dsb	sy
 80135cc:	b662      	cpsie	i
 80135ce:	60fb      	str	r3, [r7, #12]
}
 80135d0:	bf00      	nop
 80135d2:	bf00      	nop
 80135d4:	e7fd      	b.n	80135d2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80135d6:	693b      	ldr	r3, [r7, #16]
 80135d8:	3318      	adds	r3, #24
 80135da:	4618      	mov	r0, r3
 80135dc:	f7fe fa88 	bl	8011af0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80135e0:	4b1d      	ldr	r3, [pc, #116]	@ (8013658 <xTaskRemoveFromEventList+0xb4>)
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d11d      	bne.n	8013624 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80135e8:	693b      	ldr	r3, [r7, #16]
 80135ea:	3304      	adds	r3, #4
 80135ec:	4618      	mov	r0, r3
 80135ee:	f7fe fa7f 	bl	8011af0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80135f2:	693b      	ldr	r3, [r7, #16]
 80135f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135f6:	4b19      	ldr	r3, [pc, #100]	@ (801365c <xTaskRemoveFromEventList+0xb8>)
 80135f8:	681b      	ldr	r3, [r3, #0]
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d903      	bls.n	8013606 <xTaskRemoveFromEventList+0x62>
 80135fe:	693b      	ldr	r3, [r7, #16]
 8013600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013602:	4a16      	ldr	r2, [pc, #88]	@ (801365c <xTaskRemoveFromEventList+0xb8>)
 8013604:	6013      	str	r3, [r2, #0]
 8013606:	693b      	ldr	r3, [r7, #16]
 8013608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801360a:	4613      	mov	r3, r2
 801360c:	009b      	lsls	r3, r3, #2
 801360e:	4413      	add	r3, r2
 8013610:	009b      	lsls	r3, r3, #2
 8013612:	4a13      	ldr	r2, [pc, #76]	@ (8013660 <xTaskRemoveFromEventList+0xbc>)
 8013614:	441a      	add	r2, r3
 8013616:	693b      	ldr	r3, [r7, #16]
 8013618:	3304      	adds	r3, #4
 801361a:	4619      	mov	r1, r3
 801361c:	4610      	mov	r0, r2
 801361e:	f7fe fa0a 	bl	8011a36 <vListInsertEnd>
 8013622:	e005      	b.n	8013630 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013624:	693b      	ldr	r3, [r7, #16]
 8013626:	3318      	adds	r3, #24
 8013628:	4619      	mov	r1, r3
 801362a:	480e      	ldr	r0, [pc, #56]	@ (8013664 <xTaskRemoveFromEventList+0xc0>)
 801362c:	f7fe fa03 	bl	8011a36 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013630:	693b      	ldr	r3, [r7, #16]
 8013632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013634:	4b0c      	ldr	r3, [pc, #48]	@ (8013668 <xTaskRemoveFromEventList+0xc4>)
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801363a:	429a      	cmp	r2, r3
 801363c:	d905      	bls.n	801364a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801363e:	2301      	movs	r3, #1
 8013640:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013642:	4b0a      	ldr	r3, [pc, #40]	@ (801366c <xTaskRemoveFromEventList+0xc8>)
 8013644:	2201      	movs	r2, #1
 8013646:	601a      	str	r2, [r3, #0]
 8013648:	e001      	b.n	801364e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 801364a:	2300      	movs	r3, #0
 801364c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801364e:	697b      	ldr	r3, [r7, #20]
}
 8013650:	4618      	mov	r0, r3
 8013652:	3718      	adds	r7, #24
 8013654:	46bd      	mov	sp, r7
 8013656:	bd80      	pop	{r7, pc}
 8013658:	2000c154 	.word	0x2000c154
 801365c:	2000c134 	.word	0x2000c134
 8013660:	2000bc5c 	.word	0x2000bc5c
 8013664:	2000c0ec 	.word	0x2000c0ec
 8013668:	2000bc58 	.word	0x2000bc58
 801366c:	2000c140 	.word	0x2000c140

08013670 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013670:	b480      	push	{r7}
 8013672:	b083      	sub	sp, #12
 8013674:	af00      	add	r7, sp, #0
 8013676:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013678:	4b06      	ldr	r3, [pc, #24]	@ (8013694 <vTaskInternalSetTimeOutState+0x24>)
 801367a:	681a      	ldr	r2, [r3, #0]
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013680:	4b05      	ldr	r3, [pc, #20]	@ (8013698 <vTaskInternalSetTimeOutState+0x28>)
 8013682:	681a      	ldr	r2, [r3, #0]
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	605a      	str	r2, [r3, #4]
}
 8013688:	bf00      	nop
 801368a:	370c      	adds	r7, #12
 801368c:	46bd      	mov	sp, r7
 801368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013692:	4770      	bx	lr
 8013694:	2000c144 	.word	0x2000c144
 8013698:	2000c130 	.word	0x2000c130

0801369c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b088      	sub	sp, #32
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	6078      	str	r0, [r7, #4]
 80136a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d10d      	bne.n	80136c8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80136ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136b0:	b672      	cpsid	i
 80136b2:	f383 8811 	msr	BASEPRI, r3
 80136b6:	f3bf 8f6f 	isb	sy
 80136ba:	f3bf 8f4f 	dsb	sy
 80136be:	b662      	cpsie	i
 80136c0:	613b      	str	r3, [r7, #16]
}
 80136c2:	bf00      	nop
 80136c4:	bf00      	nop
 80136c6:	e7fd      	b.n	80136c4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80136c8:	683b      	ldr	r3, [r7, #0]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d10d      	bne.n	80136ea <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80136ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136d2:	b672      	cpsid	i
 80136d4:	f383 8811 	msr	BASEPRI, r3
 80136d8:	f3bf 8f6f 	isb	sy
 80136dc:	f3bf 8f4f 	dsb	sy
 80136e0:	b662      	cpsie	i
 80136e2:	60fb      	str	r3, [r7, #12]
}
 80136e4:	bf00      	nop
 80136e6:	bf00      	nop
 80136e8:	e7fd      	b.n	80136e6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80136ea:	f001 f87f 	bl	80147ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80136ee:	4b1d      	ldr	r3, [pc, #116]	@ (8013764 <xTaskCheckForTimeOut+0xc8>)
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	685b      	ldr	r3, [r3, #4]
 80136f8:	69ba      	ldr	r2, [r7, #24]
 80136fa:	1ad3      	subs	r3, r2, r3
 80136fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80136fe:	683b      	ldr	r3, [r7, #0]
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013706:	d102      	bne.n	801370e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013708:	2300      	movs	r3, #0
 801370a:	61fb      	str	r3, [r7, #28]
 801370c:	e023      	b.n	8013756 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	681a      	ldr	r2, [r3, #0]
 8013712:	4b15      	ldr	r3, [pc, #84]	@ (8013768 <xTaskCheckForTimeOut+0xcc>)
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	429a      	cmp	r2, r3
 8013718:	d007      	beq.n	801372a <xTaskCheckForTimeOut+0x8e>
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	685b      	ldr	r3, [r3, #4]
 801371e:	69ba      	ldr	r2, [r7, #24]
 8013720:	429a      	cmp	r2, r3
 8013722:	d302      	bcc.n	801372a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013724:	2301      	movs	r3, #1
 8013726:	61fb      	str	r3, [r7, #28]
 8013728:	e015      	b.n	8013756 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801372a:	683b      	ldr	r3, [r7, #0]
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	697a      	ldr	r2, [r7, #20]
 8013730:	429a      	cmp	r2, r3
 8013732:	d20b      	bcs.n	801374c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013734:	683b      	ldr	r3, [r7, #0]
 8013736:	681a      	ldr	r2, [r3, #0]
 8013738:	697b      	ldr	r3, [r7, #20]
 801373a:	1ad2      	subs	r2, r2, r3
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013740:	6878      	ldr	r0, [r7, #4]
 8013742:	f7ff ff95 	bl	8013670 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013746:	2300      	movs	r3, #0
 8013748:	61fb      	str	r3, [r7, #28]
 801374a:	e004      	b.n	8013756 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 801374c:	683b      	ldr	r3, [r7, #0]
 801374e:	2200      	movs	r2, #0
 8013750:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013752:	2301      	movs	r3, #1
 8013754:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013756:	f001 f87f 	bl	8014858 <vPortExitCritical>

	return xReturn;
 801375a:	69fb      	ldr	r3, [r7, #28]
}
 801375c:	4618      	mov	r0, r3
 801375e:	3720      	adds	r7, #32
 8013760:	46bd      	mov	sp, r7
 8013762:	bd80      	pop	{r7, pc}
 8013764:	2000c130 	.word	0x2000c130
 8013768:	2000c144 	.word	0x2000c144

0801376c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801376c:	b480      	push	{r7}
 801376e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013770:	4b03      	ldr	r3, [pc, #12]	@ (8013780 <vTaskMissedYield+0x14>)
 8013772:	2201      	movs	r2, #1
 8013774:	601a      	str	r2, [r3, #0]
}
 8013776:	bf00      	nop
 8013778:	46bd      	mov	sp, r7
 801377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801377e:	4770      	bx	lr
 8013780:	2000c140 	.word	0x2000c140

08013784 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013784:	b580      	push	{r7, lr}
 8013786:	b082      	sub	sp, #8
 8013788:	af00      	add	r7, sp, #0
 801378a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801378c:	f000 f852 	bl	8013834 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013790:	4b06      	ldr	r3, [pc, #24]	@ (80137ac <prvIdleTask+0x28>)
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	2b01      	cmp	r3, #1
 8013796:	d9f9      	bls.n	801378c <prvIdleTask+0x8>
			{
				taskYIELD();
 8013798:	4b05      	ldr	r3, [pc, #20]	@ (80137b0 <prvIdleTask+0x2c>)
 801379a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801379e:	601a      	str	r2, [r3, #0]
 80137a0:	f3bf 8f4f 	dsb	sy
 80137a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80137a8:	e7f0      	b.n	801378c <prvIdleTask+0x8>
 80137aa:	bf00      	nop
 80137ac:	2000bc5c 	.word	0x2000bc5c
 80137b0:	e000ed04 	.word	0xe000ed04

080137b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80137b4:	b580      	push	{r7, lr}
 80137b6:	b082      	sub	sp, #8
 80137b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80137ba:	2300      	movs	r3, #0
 80137bc:	607b      	str	r3, [r7, #4]
 80137be:	e00c      	b.n	80137da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80137c0:	687a      	ldr	r2, [r7, #4]
 80137c2:	4613      	mov	r3, r2
 80137c4:	009b      	lsls	r3, r3, #2
 80137c6:	4413      	add	r3, r2
 80137c8:	009b      	lsls	r3, r3, #2
 80137ca:	4a12      	ldr	r2, [pc, #72]	@ (8013814 <prvInitialiseTaskLists+0x60>)
 80137cc:	4413      	add	r3, r2
 80137ce:	4618      	mov	r0, r3
 80137d0:	f7fe f904 	bl	80119dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	3301      	adds	r3, #1
 80137d8:	607b      	str	r3, [r7, #4]
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	2b37      	cmp	r3, #55	@ 0x37
 80137de:	d9ef      	bls.n	80137c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80137e0:	480d      	ldr	r0, [pc, #52]	@ (8013818 <prvInitialiseTaskLists+0x64>)
 80137e2:	f7fe f8fb 	bl	80119dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80137e6:	480d      	ldr	r0, [pc, #52]	@ (801381c <prvInitialiseTaskLists+0x68>)
 80137e8:	f7fe f8f8 	bl	80119dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80137ec:	480c      	ldr	r0, [pc, #48]	@ (8013820 <prvInitialiseTaskLists+0x6c>)
 80137ee:	f7fe f8f5 	bl	80119dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80137f2:	480c      	ldr	r0, [pc, #48]	@ (8013824 <prvInitialiseTaskLists+0x70>)
 80137f4:	f7fe f8f2 	bl	80119dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80137f8:	480b      	ldr	r0, [pc, #44]	@ (8013828 <prvInitialiseTaskLists+0x74>)
 80137fa:	f7fe f8ef 	bl	80119dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80137fe:	4b0b      	ldr	r3, [pc, #44]	@ (801382c <prvInitialiseTaskLists+0x78>)
 8013800:	4a05      	ldr	r2, [pc, #20]	@ (8013818 <prvInitialiseTaskLists+0x64>)
 8013802:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013804:	4b0a      	ldr	r3, [pc, #40]	@ (8013830 <prvInitialiseTaskLists+0x7c>)
 8013806:	4a05      	ldr	r2, [pc, #20]	@ (801381c <prvInitialiseTaskLists+0x68>)
 8013808:	601a      	str	r2, [r3, #0]
}
 801380a:	bf00      	nop
 801380c:	3708      	adds	r7, #8
 801380e:	46bd      	mov	sp, r7
 8013810:	bd80      	pop	{r7, pc}
 8013812:	bf00      	nop
 8013814:	2000bc5c 	.word	0x2000bc5c
 8013818:	2000c0bc 	.word	0x2000c0bc
 801381c:	2000c0d0 	.word	0x2000c0d0
 8013820:	2000c0ec 	.word	0x2000c0ec
 8013824:	2000c100 	.word	0x2000c100
 8013828:	2000c118 	.word	0x2000c118
 801382c:	2000c0e4 	.word	0x2000c0e4
 8013830:	2000c0e8 	.word	0x2000c0e8

08013834 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013834:	b580      	push	{r7, lr}
 8013836:	b082      	sub	sp, #8
 8013838:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801383a:	e019      	b.n	8013870 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801383c:	f000 ffd6 	bl	80147ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013840:	4b10      	ldr	r3, [pc, #64]	@ (8013884 <prvCheckTasksWaitingTermination+0x50>)
 8013842:	68db      	ldr	r3, [r3, #12]
 8013844:	68db      	ldr	r3, [r3, #12]
 8013846:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	3304      	adds	r3, #4
 801384c:	4618      	mov	r0, r3
 801384e:	f7fe f94f 	bl	8011af0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013852:	4b0d      	ldr	r3, [pc, #52]	@ (8013888 <prvCheckTasksWaitingTermination+0x54>)
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	3b01      	subs	r3, #1
 8013858:	4a0b      	ldr	r2, [pc, #44]	@ (8013888 <prvCheckTasksWaitingTermination+0x54>)
 801385a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801385c:	4b0b      	ldr	r3, [pc, #44]	@ (801388c <prvCheckTasksWaitingTermination+0x58>)
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	3b01      	subs	r3, #1
 8013862:	4a0a      	ldr	r2, [pc, #40]	@ (801388c <prvCheckTasksWaitingTermination+0x58>)
 8013864:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013866:	f000 fff7 	bl	8014858 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801386a:	6878      	ldr	r0, [r7, #4]
 801386c:	f000 f810 	bl	8013890 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013870:	4b06      	ldr	r3, [pc, #24]	@ (801388c <prvCheckTasksWaitingTermination+0x58>)
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	2b00      	cmp	r3, #0
 8013876:	d1e1      	bne.n	801383c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013878:	bf00      	nop
 801387a:	bf00      	nop
 801387c:	3708      	adds	r7, #8
 801387e:	46bd      	mov	sp, r7
 8013880:	bd80      	pop	{r7, pc}
 8013882:	bf00      	nop
 8013884:	2000c100 	.word	0x2000c100
 8013888:	2000c12c 	.word	0x2000c12c
 801388c:	2000c114 	.word	0x2000c114

08013890 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013890:	b580      	push	{r7, lr}
 8013892:	b084      	sub	sp, #16
 8013894:	af00      	add	r7, sp, #0
 8013896:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	3354      	adds	r3, #84	@ 0x54
 801389c:	4618      	mov	r0, r3
 801389e:	f001 fdcb 	bl	8015438 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d108      	bne.n	80138be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80138b0:	4618      	mov	r0, r3
 80138b2:	f001 f997 	bl	8014be4 <vPortFree>
				vPortFree( pxTCB );
 80138b6:	6878      	ldr	r0, [r7, #4]
 80138b8:	f001 f994 	bl	8014be4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80138bc:	e01b      	b.n	80138f6 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80138c4:	2b01      	cmp	r3, #1
 80138c6:	d103      	bne.n	80138d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80138c8:	6878      	ldr	r0, [r7, #4]
 80138ca:	f001 f98b 	bl	8014be4 <vPortFree>
	}
 80138ce:	e012      	b.n	80138f6 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80138d6:	2b02      	cmp	r3, #2
 80138d8:	d00d      	beq.n	80138f6 <prvDeleteTCB+0x66>
	__asm volatile
 80138da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138de:	b672      	cpsid	i
 80138e0:	f383 8811 	msr	BASEPRI, r3
 80138e4:	f3bf 8f6f 	isb	sy
 80138e8:	f3bf 8f4f 	dsb	sy
 80138ec:	b662      	cpsie	i
 80138ee:	60fb      	str	r3, [r7, #12]
}
 80138f0:	bf00      	nop
 80138f2:	bf00      	nop
 80138f4:	e7fd      	b.n	80138f2 <prvDeleteTCB+0x62>
	}
 80138f6:	bf00      	nop
 80138f8:	3710      	adds	r7, #16
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bd80      	pop	{r7, pc}
	...

08013900 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013900:	b480      	push	{r7}
 8013902:	b083      	sub	sp, #12
 8013904:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013906:	4b0c      	ldr	r3, [pc, #48]	@ (8013938 <prvResetNextTaskUnblockTime+0x38>)
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	2b00      	cmp	r3, #0
 801390e:	d104      	bne.n	801391a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013910:	4b0a      	ldr	r3, [pc, #40]	@ (801393c <prvResetNextTaskUnblockTime+0x3c>)
 8013912:	f04f 32ff 	mov.w	r2, #4294967295
 8013916:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013918:	e008      	b.n	801392c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801391a:	4b07      	ldr	r3, [pc, #28]	@ (8013938 <prvResetNextTaskUnblockTime+0x38>)
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	68db      	ldr	r3, [r3, #12]
 8013920:	68db      	ldr	r3, [r3, #12]
 8013922:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	685b      	ldr	r3, [r3, #4]
 8013928:	4a04      	ldr	r2, [pc, #16]	@ (801393c <prvResetNextTaskUnblockTime+0x3c>)
 801392a:	6013      	str	r3, [r2, #0]
}
 801392c:	bf00      	nop
 801392e:	370c      	adds	r7, #12
 8013930:	46bd      	mov	sp, r7
 8013932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013936:	4770      	bx	lr
 8013938:	2000c0e4 	.word	0x2000c0e4
 801393c:	2000c14c 	.word	0x2000c14c

08013940 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013940:	b480      	push	{r7}
 8013942:	b083      	sub	sp, #12
 8013944:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013946:	4b0b      	ldr	r3, [pc, #44]	@ (8013974 <xTaskGetSchedulerState+0x34>)
 8013948:	681b      	ldr	r3, [r3, #0]
 801394a:	2b00      	cmp	r3, #0
 801394c:	d102      	bne.n	8013954 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801394e:	2301      	movs	r3, #1
 8013950:	607b      	str	r3, [r7, #4]
 8013952:	e008      	b.n	8013966 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013954:	4b08      	ldr	r3, [pc, #32]	@ (8013978 <xTaskGetSchedulerState+0x38>)
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d102      	bne.n	8013962 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801395c:	2302      	movs	r3, #2
 801395e:	607b      	str	r3, [r7, #4]
 8013960:	e001      	b.n	8013966 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013962:	2300      	movs	r3, #0
 8013964:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013966:	687b      	ldr	r3, [r7, #4]
	}
 8013968:	4618      	mov	r0, r3
 801396a:	370c      	adds	r7, #12
 801396c:	46bd      	mov	sp, r7
 801396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013972:	4770      	bx	lr
 8013974:	2000c138 	.word	0x2000c138
 8013978:	2000c154 	.word	0x2000c154

0801397c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801397c:	b580      	push	{r7, lr}
 801397e:	b084      	sub	sp, #16
 8013980:	af00      	add	r7, sp, #0
 8013982:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013988:	2300      	movs	r3, #0
 801398a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d051      	beq.n	8013a36 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8013992:	68bb      	ldr	r3, [r7, #8]
 8013994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013996:	4b2a      	ldr	r3, [pc, #168]	@ (8013a40 <xTaskPriorityInherit+0xc4>)
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801399c:	429a      	cmp	r2, r3
 801399e:	d241      	bcs.n	8013a24 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80139a0:	68bb      	ldr	r3, [r7, #8]
 80139a2:	699b      	ldr	r3, [r3, #24]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	db06      	blt.n	80139b6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80139a8:	4b25      	ldr	r3, [pc, #148]	@ (8013a40 <xTaskPriorityInherit+0xc4>)
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139ae:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80139b2:	68bb      	ldr	r3, [r7, #8]
 80139b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80139b6:	68bb      	ldr	r3, [r7, #8]
 80139b8:	6959      	ldr	r1, [r3, #20]
 80139ba:	68bb      	ldr	r3, [r7, #8]
 80139bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139be:	4613      	mov	r3, r2
 80139c0:	009b      	lsls	r3, r3, #2
 80139c2:	4413      	add	r3, r2
 80139c4:	009b      	lsls	r3, r3, #2
 80139c6:	4a1f      	ldr	r2, [pc, #124]	@ (8013a44 <xTaskPriorityInherit+0xc8>)
 80139c8:	4413      	add	r3, r2
 80139ca:	4299      	cmp	r1, r3
 80139cc:	d122      	bne.n	8013a14 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80139ce:	68bb      	ldr	r3, [r7, #8]
 80139d0:	3304      	adds	r3, #4
 80139d2:	4618      	mov	r0, r3
 80139d4:	f7fe f88c 	bl	8011af0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80139d8:	4b19      	ldr	r3, [pc, #100]	@ (8013a40 <xTaskPriorityInherit+0xc4>)
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139de:	68bb      	ldr	r3, [r7, #8]
 80139e0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80139e2:	68bb      	ldr	r3, [r7, #8]
 80139e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139e6:	4b18      	ldr	r3, [pc, #96]	@ (8013a48 <xTaskPriorityInherit+0xcc>)
 80139e8:	681b      	ldr	r3, [r3, #0]
 80139ea:	429a      	cmp	r2, r3
 80139ec:	d903      	bls.n	80139f6 <xTaskPriorityInherit+0x7a>
 80139ee:	68bb      	ldr	r3, [r7, #8]
 80139f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139f2:	4a15      	ldr	r2, [pc, #84]	@ (8013a48 <xTaskPriorityInherit+0xcc>)
 80139f4:	6013      	str	r3, [r2, #0]
 80139f6:	68bb      	ldr	r3, [r7, #8]
 80139f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139fa:	4613      	mov	r3, r2
 80139fc:	009b      	lsls	r3, r3, #2
 80139fe:	4413      	add	r3, r2
 8013a00:	009b      	lsls	r3, r3, #2
 8013a02:	4a10      	ldr	r2, [pc, #64]	@ (8013a44 <xTaskPriorityInherit+0xc8>)
 8013a04:	441a      	add	r2, r3
 8013a06:	68bb      	ldr	r3, [r7, #8]
 8013a08:	3304      	adds	r3, #4
 8013a0a:	4619      	mov	r1, r3
 8013a0c:	4610      	mov	r0, r2
 8013a0e:	f7fe f812 	bl	8011a36 <vListInsertEnd>
 8013a12:	e004      	b.n	8013a1e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013a14:	4b0a      	ldr	r3, [pc, #40]	@ (8013a40 <xTaskPriorityInherit+0xc4>)
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a1a:	68bb      	ldr	r3, [r7, #8]
 8013a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013a1e:	2301      	movs	r3, #1
 8013a20:	60fb      	str	r3, [r7, #12]
 8013a22:	e008      	b.n	8013a36 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8013a24:	68bb      	ldr	r3, [r7, #8]
 8013a26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013a28:	4b05      	ldr	r3, [pc, #20]	@ (8013a40 <xTaskPriorityInherit+0xc4>)
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a2e:	429a      	cmp	r2, r3
 8013a30:	d201      	bcs.n	8013a36 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8013a32:	2301      	movs	r3, #1
 8013a34:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013a36:	68fb      	ldr	r3, [r7, #12]
	}
 8013a38:	4618      	mov	r0, r3
 8013a3a:	3710      	adds	r7, #16
 8013a3c:	46bd      	mov	sp, r7
 8013a3e:	bd80      	pop	{r7, pc}
 8013a40:	2000bc58 	.word	0x2000bc58
 8013a44:	2000bc5c 	.word	0x2000bc5c
 8013a48:	2000c134 	.word	0x2000c134

08013a4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013a4c:	b580      	push	{r7, lr}
 8013a4e:	b086      	sub	sp, #24
 8013a50:	af00      	add	r7, sp, #0
 8013a52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013a58:	2300      	movs	r3, #0
 8013a5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	d05c      	beq.n	8013b1c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8013a62:	4b31      	ldr	r3, [pc, #196]	@ (8013b28 <xTaskPriorityDisinherit+0xdc>)
 8013a64:	681b      	ldr	r3, [r3, #0]
 8013a66:	693a      	ldr	r2, [r7, #16]
 8013a68:	429a      	cmp	r2, r3
 8013a6a:	d00d      	beq.n	8013a88 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8013a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a70:	b672      	cpsid	i
 8013a72:	f383 8811 	msr	BASEPRI, r3
 8013a76:	f3bf 8f6f 	isb	sy
 8013a7a:	f3bf 8f4f 	dsb	sy
 8013a7e:	b662      	cpsie	i
 8013a80:	60fb      	str	r3, [r7, #12]
}
 8013a82:	bf00      	nop
 8013a84:	bf00      	nop
 8013a86:	e7fd      	b.n	8013a84 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8013a88:	693b      	ldr	r3, [r7, #16]
 8013a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d10d      	bne.n	8013aac <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8013a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a94:	b672      	cpsid	i
 8013a96:	f383 8811 	msr	BASEPRI, r3
 8013a9a:	f3bf 8f6f 	isb	sy
 8013a9e:	f3bf 8f4f 	dsb	sy
 8013aa2:	b662      	cpsie	i
 8013aa4:	60bb      	str	r3, [r7, #8]
}
 8013aa6:	bf00      	nop
 8013aa8:	bf00      	nop
 8013aaa:	e7fd      	b.n	8013aa8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8013aac:	693b      	ldr	r3, [r7, #16]
 8013aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013ab0:	1e5a      	subs	r2, r3, #1
 8013ab2:	693b      	ldr	r3, [r7, #16]
 8013ab4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013ab6:	693b      	ldr	r3, [r7, #16]
 8013ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013aba:	693b      	ldr	r3, [r7, #16]
 8013abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013abe:	429a      	cmp	r2, r3
 8013ac0:	d02c      	beq.n	8013b1c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013ac2:	693b      	ldr	r3, [r7, #16]
 8013ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d128      	bne.n	8013b1c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013aca:	693b      	ldr	r3, [r7, #16]
 8013acc:	3304      	adds	r3, #4
 8013ace:	4618      	mov	r0, r3
 8013ad0:	f7fe f80e 	bl	8011af0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013ad4:	693b      	ldr	r3, [r7, #16]
 8013ad6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013ad8:	693b      	ldr	r3, [r7, #16]
 8013ada:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013adc:	693b      	ldr	r3, [r7, #16]
 8013ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ae0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013ae4:	693b      	ldr	r3, [r7, #16]
 8013ae6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013ae8:	693b      	ldr	r3, [r7, #16]
 8013aea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013aec:	4b0f      	ldr	r3, [pc, #60]	@ (8013b2c <xTaskPriorityDisinherit+0xe0>)
 8013aee:	681b      	ldr	r3, [r3, #0]
 8013af0:	429a      	cmp	r2, r3
 8013af2:	d903      	bls.n	8013afc <xTaskPriorityDisinherit+0xb0>
 8013af4:	693b      	ldr	r3, [r7, #16]
 8013af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013af8:	4a0c      	ldr	r2, [pc, #48]	@ (8013b2c <xTaskPriorityDisinherit+0xe0>)
 8013afa:	6013      	str	r3, [r2, #0]
 8013afc:	693b      	ldr	r3, [r7, #16]
 8013afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b00:	4613      	mov	r3, r2
 8013b02:	009b      	lsls	r3, r3, #2
 8013b04:	4413      	add	r3, r2
 8013b06:	009b      	lsls	r3, r3, #2
 8013b08:	4a09      	ldr	r2, [pc, #36]	@ (8013b30 <xTaskPriorityDisinherit+0xe4>)
 8013b0a:	441a      	add	r2, r3
 8013b0c:	693b      	ldr	r3, [r7, #16]
 8013b0e:	3304      	adds	r3, #4
 8013b10:	4619      	mov	r1, r3
 8013b12:	4610      	mov	r0, r2
 8013b14:	f7fd ff8f 	bl	8011a36 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013b18:	2301      	movs	r3, #1
 8013b1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013b1c:	697b      	ldr	r3, [r7, #20]
	}
 8013b1e:	4618      	mov	r0, r3
 8013b20:	3718      	adds	r7, #24
 8013b22:	46bd      	mov	sp, r7
 8013b24:	bd80      	pop	{r7, pc}
 8013b26:	bf00      	nop
 8013b28:	2000bc58 	.word	0x2000bc58
 8013b2c:	2000c134 	.word	0x2000c134
 8013b30:	2000bc5c 	.word	0x2000bc5c

08013b34 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b088      	sub	sp, #32
 8013b38:	af00      	add	r7, sp, #0
 8013b3a:	6078      	str	r0, [r7, #4]
 8013b3c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013b42:	2301      	movs	r3, #1
 8013b44:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d070      	beq.n	8013c2e <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8013b4c:	69bb      	ldr	r3, [r7, #24]
 8013b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d10d      	bne.n	8013b70 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8013b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b58:	b672      	cpsid	i
 8013b5a:	f383 8811 	msr	BASEPRI, r3
 8013b5e:	f3bf 8f6f 	isb	sy
 8013b62:	f3bf 8f4f 	dsb	sy
 8013b66:	b662      	cpsie	i
 8013b68:	60fb      	str	r3, [r7, #12]
}
 8013b6a:	bf00      	nop
 8013b6c:	bf00      	nop
 8013b6e:	e7fd      	b.n	8013b6c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8013b70:	69bb      	ldr	r3, [r7, #24]
 8013b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013b74:	683a      	ldr	r2, [r7, #0]
 8013b76:	429a      	cmp	r2, r3
 8013b78:	d902      	bls.n	8013b80 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013b7a:	683b      	ldr	r3, [r7, #0]
 8013b7c:	61fb      	str	r3, [r7, #28]
 8013b7e:	e002      	b.n	8013b86 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8013b80:	69bb      	ldr	r3, [r7, #24]
 8013b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013b84:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013b86:	69bb      	ldr	r3, [r7, #24]
 8013b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b8a:	69fa      	ldr	r2, [r7, #28]
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	d04e      	beq.n	8013c2e <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8013b90:	69bb      	ldr	r3, [r7, #24]
 8013b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013b94:	697a      	ldr	r2, [r7, #20]
 8013b96:	429a      	cmp	r2, r3
 8013b98:	d149      	bne.n	8013c2e <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013b9a:	4b27      	ldr	r3, [pc, #156]	@ (8013c38 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	69ba      	ldr	r2, [r7, #24]
 8013ba0:	429a      	cmp	r2, r3
 8013ba2:	d10d      	bne.n	8013bc0 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8013ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ba8:	b672      	cpsid	i
 8013baa:	f383 8811 	msr	BASEPRI, r3
 8013bae:	f3bf 8f6f 	isb	sy
 8013bb2:	f3bf 8f4f 	dsb	sy
 8013bb6:	b662      	cpsie	i
 8013bb8:	60bb      	str	r3, [r7, #8]
}
 8013bba:	bf00      	nop
 8013bbc:	bf00      	nop
 8013bbe:	e7fd      	b.n	8013bbc <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013bc0:	69bb      	ldr	r3, [r7, #24]
 8013bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bc4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8013bc6:	69bb      	ldr	r3, [r7, #24]
 8013bc8:	69fa      	ldr	r2, [r7, #28]
 8013bca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013bcc:	69bb      	ldr	r3, [r7, #24]
 8013bce:	699b      	ldr	r3, [r3, #24]
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	db04      	blt.n	8013bde <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013bd4:	69fb      	ldr	r3, [r7, #28]
 8013bd6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013bda:	69bb      	ldr	r3, [r7, #24]
 8013bdc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8013bde:	69bb      	ldr	r3, [r7, #24]
 8013be0:	6959      	ldr	r1, [r3, #20]
 8013be2:	693a      	ldr	r2, [r7, #16]
 8013be4:	4613      	mov	r3, r2
 8013be6:	009b      	lsls	r3, r3, #2
 8013be8:	4413      	add	r3, r2
 8013bea:	009b      	lsls	r3, r3, #2
 8013bec:	4a13      	ldr	r2, [pc, #76]	@ (8013c3c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8013bee:	4413      	add	r3, r2
 8013bf0:	4299      	cmp	r1, r3
 8013bf2:	d11c      	bne.n	8013c2e <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013bf4:	69bb      	ldr	r3, [r7, #24]
 8013bf6:	3304      	adds	r3, #4
 8013bf8:	4618      	mov	r0, r3
 8013bfa:	f7fd ff79 	bl	8011af0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8013bfe:	69bb      	ldr	r3, [r7, #24]
 8013c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c02:	4b0f      	ldr	r3, [pc, #60]	@ (8013c40 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	429a      	cmp	r2, r3
 8013c08:	d903      	bls.n	8013c12 <vTaskPriorityDisinheritAfterTimeout+0xde>
 8013c0a:	69bb      	ldr	r3, [r7, #24]
 8013c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c0e:	4a0c      	ldr	r2, [pc, #48]	@ (8013c40 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8013c10:	6013      	str	r3, [r2, #0]
 8013c12:	69bb      	ldr	r3, [r7, #24]
 8013c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c16:	4613      	mov	r3, r2
 8013c18:	009b      	lsls	r3, r3, #2
 8013c1a:	4413      	add	r3, r2
 8013c1c:	009b      	lsls	r3, r3, #2
 8013c1e:	4a07      	ldr	r2, [pc, #28]	@ (8013c3c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8013c20:	441a      	add	r2, r3
 8013c22:	69bb      	ldr	r3, [r7, #24]
 8013c24:	3304      	adds	r3, #4
 8013c26:	4619      	mov	r1, r3
 8013c28:	4610      	mov	r0, r2
 8013c2a:	f7fd ff04 	bl	8011a36 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013c2e:	bf00      	nop
 8013c30:	3720      	adds	r7, #32
 8013c32:	46bd      	mov	sp, r7
 8013c34:	bd80      	pop	{r7, pc}
 8013c36:	bf00      	nop
 8013c38:	2000bc58 	.word	0x2000bc58
 8013c3c:	2000bc5c 	.word	0x2000bc5c
 8013c40:	2000c134 	.word	0x2000c134

08013c44 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013c44:	b480      	push	{r7}
 8013c46:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013c48:	4b07      	ldr	r3, [pc, #28]	@ (8013c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d004      	beq.n	8013c5a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8013c50:	4b05      	ldr	r3, [pc, #20]	@ (8013c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8013c56:	3201      	adds	r2, #1
 8013c58:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8013c5a:	4b03      	ldr	r3, [pc, #12]	@ (8013c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
	}
 8013c5e:	4618      	mov	r0, r3
 8013c60:	46bd      	mov	sp, r7
 8013c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c66:	4770      	bx	lr
 8013c68:	2000bc58 	.word	0x2000bc58

08013c6c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b084      	sub	sp, #16
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013c76:	4b21      	ldr	r3, [pc, #132]	@ (8013cfc <prvAddCurrentTaskToDelayedList+0x90>)
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013c7c:	4b20      	ldr	r3, [pc, #128]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c7e:	681b      	ldr	r3, [r3, #0]
 8013c80:	3304      	adds	r3, #4
 8013c82:	4618      	mov	r0, r3
 8013c84:	f7fd ff34 	bl	8011af0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c8e:	d10a      	bne.n	8013ca6 <prvAddCurrentTaskToDelayedList+0x3a>
 8013c90:	683b      	ldr	r3, [r7, #0]
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d007      	beq.n	8013ca6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013c96:	4b1a      	ldr	r3, [pc, #104]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	3304      	adds	r3, #4
 8013c9c:	4619      	mov	r1, r3
 8013c9e:	4819      	ldr	r0, [pc, #100]	@ (8013d04 <prvAddCurrentTaskToDelayedList+0x98>)
 8013ca0:	f7fd fec9 	bl	8011a36 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013ca4:	e026      	b.n	8013cf4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013ca6:	68fa      	ldr	r2, [r7, #12]
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	4413      	add	r3, r2
 8013cac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013cae:	4b14      	ldr	r3, [pc, #80]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	68ba      	ldr	r2, [r7, #8]
 8013cb4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013cb6:	68ba      	ldr	r2, [r7, #8]
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	429a      	cmp	r2, r3
 8013cbc:	d209      	bcs.n	8013cd2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013cbe:	4b12      	ldr	r3, [pc, #72]	@ (8013d08 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013cc0:	681a      	ldr	r2, [r3, #0]
 8013cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	3304      	adds	r3, #4
 8013cc8:	4619      	mov	r1, r3
 8013cca:	4610      	mov	r0, r2
 8013ccc:	f7fd fed7 	bl	8011a7e <vListInsert>
}
 8013cd0:	e010      	b.n	8013cf4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8013d0c <prvAddCurrentTaskToDelayedList+0xa0>)
 8013cd4:	681a      	ldr	r2, [r3, #0]
 8013cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8013cd8:	681b      	ldr	r3, [r3, #0]
 8013cda:	3304      	adds	r3, #4
 8013cdc:	4619      	mov	r1, r3
 8013cde:	4610      	mov	r0, r2
 8013ce0:	f7fd fecd 	bl	8011a7e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8013d10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	68ba      	ldr	r2, [r7, #8]
 8013cea:	429a      	cmp	r2, r3
 8013cec:	d202      	bcs.n	8013cf4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013cee:	4a08      	ldr	r2, [pc, #32]	@ (8013d10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013cf0:	68bb      	ldr	r3, [r7, #8]
 8013cf2:	6013      	str	r3, [r2, #0]
}
 8013cf4:	bf00      	nop
 8013cf6:	3710      	adds	r7, #16
 8013cf8:	46bd      	mov	sp, r7
 8013cfa:	bd80      	pop	{r7, pc}
 8013cfc:	2000c130 	.word	0x2000c130
 8013d00:	2000bc58 	.word	0x2000bc58
 8013d04:	2000c118 	.word	0x2000c118
 8013d08:	2000c0e8 	.word	0x2000c0e8
 8013d0c:	2000c0e4 	.word	0x2000c0e4
 8013d10:	2000c14c 	.word	0x2000c14c

08013d14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013d14:	b580      	push	{r7, lr}
 8013d16:	b08a      	sub	sp, #40	@ 0x28
 8013d18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013d1e:	f000 fbc5 	bl	80144ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013d22:	4b1e      	ldr	r3, [pc, #120]	@ (8013d9c <xTimerCreateTimerTask+0x88>)
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d021      	beq.n	8013d6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013d2e:	2300      	movs	r3, #0
 8013d30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013d32:	1d3a      	adds	r2, r7, #4
 8013d34:	f107 0108 	add.w	r1, r7, #8
 8013d38:	f107 030c 	add.w	r3, r7, #12
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	f7fd fe33 	bl	80119a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013d42:	6879      	ldr	r1, [r7, #4]
 8013d44:	68bb      	ldr	r3, [r7, #8]
 8013d46:	68fa      	ldr	r2, [r7, #12]
 8013d48:	9202      	str	r2, [sp, #8]
 8013d4a:	9301      	str	r3, [sp, #4]
 8013d4c:	2302      	movs	r3, #2
 8013d4e:	9300      	str	r3, [sp, #0]
 8013d50:	2300      	movs	r3, #0
 8013d52:	460a      	mov	r2, r1
 8013d54:	4912      	ldr	r1, [pc, #72]	@ (8013da0 <xTimerCreateTimerTask+0x8c>)
 8013d56:	4813      	ldr	r0, [pc, #76]	@ (8013da4 <xTimerCreateTimerTask+0x90>)
 8013d58:	f7fe ff68 	bl	8012c2c <xTaskCreateStatic>
 8013d5c:	4603      	mov	r3, r0
 8013d5e:	4a12      	ldr	r2, [pc, #72]	@ (8013da8 <xTimerCreateTimerTask+0x94>)
 8013d60:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013d62:	4b11      	ldr	r3, [pc, #68]	@ (8013da8 <xTimerCreateTimerTask+0x94>)
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d001      	beq.n	8013d6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013d6e:	697b      	ldr	r3, [r7, #20]
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d10d      	bne.n	8013d90 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8013d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d78:	b672      	cpsid	i
 8013d7a:	f383 8811 	msr	BASEPRI, r3
 8013d7e:	f3bf 8f6f 	isb	sy
 8013d82:	f3bf 8f4f 	dsb	sy
 8013d86:	b662      	cpsie	i
 8013d88:	613b      	str	r3, [r7, #16]
}
 8013d8a:	bf00      	nop
 8013d8c:	bf00      	nop
 8013d8e:	e7fd      	b.n	8013d8c <xTimerCreateTimerTask+0x78>
	return xReturn;
 8013d90:	697b      	ldr	r3, [r7, #20]
}
 8013d92:	4618      	mov	r0, r3
 8013d94:	3718      	adds	r7, #24
 8013d96:	46bd      	mov	sp, r7
 8013d98:	bd80      	pop	{r7, pc}
 8013d9a:	bf00      	nop
 8013d9c:	2000c188 	.word	0x2000c188
 8013da0:	080164ac 	.word	0x080164ac
 8013da4:	08014035 	.word	0x08014035
 8013da8:	2000c18c 	.word	0x2000c18c

08013dac <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8013dac:	b580      	push	{r7, lr}
 8013dae:	b088      	sub	sp, #32
 8013db0:	af02      	add	r7, sp, #8
 8013db2:	60f8      	str	r0, [r7, #12]
 8013db4:	60b9      	str	r1, [r7, #8]
 8013db6:	607a      	str	r2, [r7, #4]
 8013db8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8013dba:	202c      	movs	r0, #44	@ 0x2c
 8013dbc:	f000 fe44 	bl	8014a48 <pvPortMalloc>
 8013dc0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8013dc2:	697b      	ldr	r3, [r7, #20]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d00d      	beq.n	8013de4 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8013dc8:	697b      	ldr	r3, [r7, #20]
 8013dca:	2200      	movs	r2, #0
 8013dcc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8013dd0:	697b      	ldr	r3, [r7, #20]
 8013dd2:	9301      	str	r3, [sp, #4]
 8013dd4:	6a3b      	ldr	r3, [r7, #32]
 8013dd6:	9300      	str	r3, [sp, #0]
 8013dd8:	683b      	ldr	r3, [r7, #0]
 8013dda:	687a      	ldr	r2, [r7, #4]
 8013ddc:	68b9      	ldr	r1, [r7, #8]
 8013dde:	68f8      	ldr	r0, [r7, #12]
 8013de0:	f000 f849 	bl	8013e76 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8013de4:	697b      	ldr	r3, [r7, #20]
	}
 8013de6:	4618      	mov	r0, r3
 8013de8:	3718      	adds	r7, #24
 8013dea:	46bd      	mov	sp, r7
 8013dec:	bd80      	pop	{r7, pc}

08013dee <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8013dee:	b580      	push	{r7, lr}
 8013df0:	b08a      	sub	sp, #40	@ 0x28
 8013df2:	af02      	add	r7, sp, #8
 8013df4:	60f8      	str	r0, [r7, #12]
 8013df6:	60b9      	str	r1, [r7, #8]
 8013df8:	607a      	str	r2, [r7, #4]
 8013dfa:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8013dfc:	232c      	movs	r3, #44	@ 0x2c
 8013dfe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8013e00:	693b      	ldr	r3, [r7, #16]
 8013e02:	2b2c      	cmp	r3, #44	@ 0x2c
 8013e04:	d00d      	beq.n	8013e22 <xTimerCreateStatic+0x34>
	__asm volatile
 8013e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e0a:	b672      	cpsid	i
 8013e0c:	f383 8811 	msr	BASEPRI, r3
 8013e10:	f3bf 8f6f 	isb	sy
 8013e14:	f3bf 8f4f 	dsb	sy
 8013e18:	b662      	cpsie	i
 8013e1a:	61bb      	str	r3, [r7, #24]
}
 8013e1c:	bf00      	nop
 8013e1e:	bf00      	nop
 8013e20:	e7fd      	b.n	8013e1e <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013e22:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8013e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d10d      	bne.n	8013e46 <xTimerCreateStatic+0x58>
	__asm volatile
 8013e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e2e:	b672      	cpsid	i
 8013e30:	f383 8811 	msr	BASEPRI, r3
 8013e34:	f3bf 8f6f 	isb	sy
 8013e38:	f3bf 8f4f 	dsb	sy
 8013e3c:	b662      	cpsie	i
 8013e3e:	617b      	str	r3, [r7, #20]
}
 8013e40:	bf00      	nop
 8013e42:	bf00      	nop
 8013e44:	e7fd      	b.n	8013e42 <xTimerCreateStatic+0x54>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8013e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e48:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8013e4a:	69fb      	ldr	r3, [r7, #28]
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d00d      	beq.n	8013e6c <xTimerCreateStatic+0x7e>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8013e50:	69fb      	ldr	r3, [r7, #28]
 8013e52:	2202      	movs	r2, #2
 8013e54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8013e58:	69fb      	ldr	r3, [r7, #28]
 8013e5a:	9301      	str	r3, [sp, #4]
 8013e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e5e:	9300      	str	r3, [sp, #0]
 8013e60:	683b      	ldr	r3, [r7, #0]
 8013e62:	687a      	ldr	r2, [r7, #4]
 8013e64:	68b9      	ldr	r1, [r7, #8]
 8013e66:	68f8      	ldr	r0, [r7, #12]
 8013e68:	f000 f805 	bl	8013e76 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8013e6c:	69fb      	ldr	r3, [r7, #28]
	}
 8013e6e:	4618      	mov	r0, r3
 8013e70:	3720      	adds	r7, #32
 8013e72:	46bd      	mov	sp, r7
 8013e74:	bd80      	pop	{r7, pc}

08013e76 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8013e76:	b580      	push	{r7, lr}
 8013e78:	b086      	sub	sp, #24
 8013e7a:	af00      	add	r7, sp, #0
 8013e7c:	60f8      	str	r0, [r7, #12]
 8013e7e:	60b9      	str	r1, [r7, #8]
 8013e80:	607a      	str	r2, [r7, #4]
 8013e82:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8013e84:	68bb      	ldr	r3, [r7, #8]
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d10d      	bne.n	8013ea6 <prvInitialiseNewTimer+0x30>
	__asm volatile
 8013e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e8e:	b672      	cpsid	i
 8013e90:	f383 8811 	msr	BASEPRI, r3
 8013e94:	f3bf 8f6f 	isb	sy
 8013e98:	f3bf 8f4f 	dsb	sy
 8013e9c:	b662      	cpsie	i
 8013e9e:	617b      	str	r3, [r7, #20]
}
 8013ea0:	bf00      	nop
 8013ea2:	bf00      	nop
 8013ea4:	e7fd      	b.n	8013ea2 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 8013ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d01e      	beq.n	8013eea <prvInitialiseNewTimer+0x74>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8013eac:	f000 fafe 	bl	80144ac <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8013eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eb2:	68fa      	ldr	r2, [r7, #12]
 8013eb4:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8013eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eb8:	68ba      	ldr	r2, [r7, #8]
 8013eba:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8013ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ebe:	683a      	ldr	r2, [r7, #0]
 8013ec0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8013ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ec4:	6a3a      	ldr	r2, [r7, #32]
 8013ec6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8013ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eca:	3304      	adds	r3, #4
 8013ecc:	4618      	mov	r0, r3
 8013ece:	f7fd fda5 	bl	8011a1c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d008      	beq.n	8013eea <prvInitialiseNewTimer+0x74>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8013ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013ede:	f043 0304 	orr.w	r3, r3, #4
 8013ee2:	b2da      	uxtb	r2, r3
 8013ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ee6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8013eea:	bf00      	nop
 8013eec:	3718      	adds	r7, #24
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	bd80      	pop	{r7, pc}
	...

08013ef4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013ef4:	b580      	push	{r7, lr}
 8013ef6:	b08a      	sub	sp, #40	@ 0x28
 8013ef8:	af00      	add	r7, sp, #0
 8013efa:	60f8      	str	r0, [r7, #12]
 8013efc:	60b9      	str	r1, [r7, #8]
 8013efe:	607a      	str	r2, [r7, #4]
 8013f00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013f02:	2300      	movs	r3, #0
 8013f04:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d10d      	bne.n	8013f28 <xTimerGenericCommand+0x34>
	__asm volatile
 8013f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f10:	b672      	cpsid	i
 8013f12:	f383 8811 	msr	BASEPRI, r3
 8013f16:	f3bf 8f6f 	isb	sy
 8013f1a:	f3bf 8f4f 	dsb	sy
 8013f1e:	b662      	cpsie	i
 8013f20:	623b      	str	r3, [r7, #32]
}
 8013f22:	bf00      	nop
 8013f24:	bf00      	nop
 8013f26:	e7fd      	b.n	8013f24 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013f28:	4b19      	ldr	r3, [pc, #100]	@ (8013f90 <xTimerGenericCommand+0x9c>)
 8013f2a:	681b      	ldr	r3, [r3, #0]
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d02a      	beq.n	8013f86 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013f30:	68bb      	ldr	r3, [r7, #8]
 8013f32:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013f3c:	68bb      	ldr	r3, [r7, #8]
 8013f3e:	2b05      	cmp	r3, #5
 8013f40:	dc18      	bgt.n	8013f74 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013f42:	f7ff fcfd 	bl	8013940 <xTaskGetSchedulerState>
 8013f46:	4603      	mov	r3, r0
 8013f48:	2b02      	cmp	r3, #2
 8013f4a:	d109      	bne.n	8013f60 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013f4c:	4b10      	ldr	r3, [pc, #64]	@ (8013f90 <xTimerGenericCommand+0x9c>)
 8013f4e:	6818      	ldr	r0, [r3, #0]
 8013f50:	f107 0110 	add.w	r1, r7, #16
 8013f54:	2300      	movs	r3, #0
 8013f56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013f58:	f7fd ffc4 	bl	8011ee4 <xQueueGenericSend>
 8013f5c:	6278      	str	r0, [r7, #36]	@ 0x24
 8013f5e:	e012      	b.n	8013f86 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013f60:	4b0b      	ldr	r3, [pc, #44]	@ (8013f90 <xTimerGenericCommand+0x9c>)
 8013f62:	6818      	ldr	r0, [r3, #0]
 8013f64:	f107 0110 	add.w	r1, r7, #16
 8013f68:	2300      	movs	r3, #0
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	f7fd ffba 	bl	8011ee4 <xQueueGenericSend>
 8013f70:	6278      	str	r0, [r7, #36]	@ 0x24
 8013f72:	e008      	b.n	8013f86 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013f74:	4b06      	ldr	r3, [pc, #24]	@ (8013f90 <xTimerGenericCommand+0x9c>)
 8013f76:	6818      	ldr	r0, [r3, #0]
 8013f78:	f107 0110 	add.w	r1, r7, #16
 8013f7c:	2300      	movs	r3, #0
 8013f7e:	683a      	ldr	r2, [r7, #0]
 8013f80:	f7fe f8ba 	bl	80120f8 <xQueueGenericSendFromISR>
 8013f84:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013f88:	4618      	mov	r0, r3
 8013f8a:	3728      	adds	r7, #40	@ 0x28
 8013f8c:	46bd      	mov	sp, r7
 8013f8e:	bd80      	pop	{r7, pc}
 8013f90:	2000c188 	.word	0x2000c188

08013f94 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013f94:	b580      	push	{r7, lr}
 8013f96:	b088      	sub	sp, #32
 8013f98:	af02      	add	r7, sp, #8
 8013f9a:	6078      	str	r0, [r7, #4]
 8013f9c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013f9e:	4b24      	ldr	r3, [pc, #144]	@ (8014030 <prvProcessExpiredTimer+0x9c>)
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	68db      	ldr	r3, [r3, #12]
 8013fa4:	68db      	ldr	r3, [r3, #12]
 8013fa6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013fa8:	697b      	ldr	r3, [r7, #20]
 8013faa:	3304      	adds	r3, #4
 8013fac:	4618      	mov	r0, r3
 8013fae:	f7fd fd9f 	bl	8011af0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013fb2:	697b      	ldr	r3, [r7, #20]
 8013fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013fb8:	f003 0304 	and.w	r3, r3, #4
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d025      	beq.n	801400c <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013fc0:	697b      	ldr	r3, [r7, #20]
 8013fc2:	699a      	ldr	r2, [r3, #24]
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	18d1      	adds	r1, r2, r3
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	683a      	ldr	r2, [r7, #0]
 8013fcc:	6978      	ldr	r0, [r7, #20]
 8013fce:	f000 f8d7 	bl	8014180 <prvInsertTimerInActiveList>
 8013fd2:	4603      	mov	r3, r0
 8013fd4:	2b00      	cmp	r3, #0
 8013fd6:	d022      	beq.n	801401e <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013fd8:	2300      	movs	r3, #0
 8013fda:	9300      	str	r3, [sp, #0]
 8013fdc:	2300      	movs	r3, #0
 8013fde:	687a      	ldr	r2, [r7, #4]
 8013fe0:	2100      	movs	r1, #0
 8013fe2:	6978      	ldr	r0, [r7, #20]
 8013fe4:	f7ff ff86 	bl	8013ef4 <xTimerGenericCommand>
 8013fe8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013fea:	693b      	ldr	r3, [r7, #16]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d116      	bne.n	801401e <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8013ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ff4:	b672      	cpsid	i
 8013ff6:	f383 8811 	msr	BASEPRI, r3
 8013ffa:	f3bf 8f6f 	isb	sy
 8013ffe:	f3bf 8f4f 	dsb	sy
 8014002:	b662      	cpsie	i
 8014004:	60fb      	str	r3, [r7, #12]
}
 8014006:	bf00      	nop
 8014008:	bf00      	nop
 801400a:	e7fd      	b.n	8014008 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801400c:	697b      	ldr	r3, [r7, #20]
 801400e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014012:	f023 0301 	bic.w	r3, r3, #1
 8014016:	b2da      	uxtb	r2, r3
 8014018:	697b      	ldr	r3, [r7, #20]
 801401a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801401e:	697b      	ldr	r3, [r7, #20]
 8014020:	6a1b      	ldr	r3, [r3, #32]
 8014022:	6978      	ldr	r0, [r7, #20]
 8014024:	4798      	blx	r3
}
 8014026:	bf00      	nop
 8014028:	3718      	adds	r7, #24
 801402a:	46bd      	mov	sp, r7
 801402c:	bd80      	pop	{r7, pc}
 801402e:	bf00      	nop
 8014030:	2000c180 	.word	0x2000c180

08014034 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8014034:	b580      	push	{r7, lr}
 8014036:	b084      	sub	sp, #16
 8014038:	af00      	add	r7, sp, #0
 801403a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801403c:	f107 0308 	add.w	r3, r7, #8
 8014040:	4618      	mov	r0, r3
 8014042:	f000 f859 	bl	80140f8 <prvGetNextExpireTime>
 8014046:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8014048:	68bb      	ldr	r3, [r7, #8]
 801404a:	4619      	mov	r1, r3
 801404c:	68f8      	ldr	r0, [r7, #12]
 801404e:	f000 f805 	bl	801405c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014052:	f000 f8d7 	bl	8014204 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014056:	bf00      	nop
 8014058:	e7f0      	b.n	801403c <prvTimerTask+0x8>
	...

0801405c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b084      	sub	sp, #16
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
 8014064:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8014066:	f7ff f853 	bl	8013110 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801406a:	f107 0308 	add.w	r3, r7, #8
 801406e:	4618      	mov	r0, r3
 8014070:	f000 f866 	bl	8014140 <prvSampleTimeNow>
 8014074:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8014076:	68bb      	ldr	r3, [r7, #8]
 8014078:	2b00      	cmp	r3, #0
 801407a:	d130      	bne.n	80140de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801407c:	683b      	ldr	r3, [r7, #0]
 801407e:	2b00      	cmp	r3, #0
 8014080:	d10a      	bne.n	8014098 <prvProcessTimerOrBlockTask+0x3c>
 8014082:	687a      	ldr	r2, [r7, #4]
 8014084:	68fb      	ldr	r3, [r7, #12]
 8014086:	429a      	cmp	r2, r3
 8014088:	d806      	bhi.n	8014098 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801408a:	f7ff f84f 	bl	801312c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801408e:	68f9      	ldr	r1, [r7, #12]
 8014090:	6878      	ldr	r0, [r7, #4]
 8014092:	f7ff ff7f 	bl	8013f94 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8014096:	e024      	b.n	80140e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8014098:	683b      	ldr	r3, [r7, #0]
 801409a:	2b00      	cmp	r3, #0
 801409c:	d008      	beq.n	80140b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801409e:	4b13      	ldr	r3, [pc, #76]	@ (80140ec <prvProcessTimerOrBlockTask+0x90>)
 80140a0:	681b      	ldr	r3, [r3, #0]
 80140a2:	681b      	ldr	r3, [r3, #0]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d101      	bne.n	80140ac <prvProcessTimerOrBlockTask+0x50>
 80140a8:	2301      	movs	r3, #1
 80140aa:	e000      	b.n	80140ae <prvProcessTimerOrBlockTask+0x52>
 80140ac:	2300      	movs	r3, #0
 80140ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80140b0:	4b0f      	ldr	r3, [pc, #60]	@ (80140f0 <prvProcessTimerOrBlockTask+0x94>)
 80140b2:	6818      	ldr	r0, [r3, #0]
 80140b4:	687a      	ldr	r2, [r7, #4]
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	1ad3      	subs	r3, r2, r3
 80140ba:	683a      	ldr	r2, [r7, #0]
 80140bc:	4619      	mov	r1, r3
 80140be:	f7fe fd81 	bl	8012bc4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80140c2:	f7ff f833 	bl	801312c <xTaskResumeAll>
 80140c6:	4603      	mov	r3, r0
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d10a      	bne.n	80140e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80140cc:	4b09      	ldr	r3, [pc, #36]	@ (80140f4 <prvProcessTimerOrBlockTask+0x98>)
 80140ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80140d2:	601a      	str	r2, [r3, #0]
 80140d4:	f3bf 8f4f 	dsb	sy
 80140d8:	f3bf 8f6f 	isb	sy
}
 80140dc:	e001      	b.n	80140e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80140de:	f7ff f825 	bl	801312c <xTaskResumeAll>
}
 80140e2:	bf00      	nop
 80140e4:	3710      	adds	r7, #16
 80140e6:	46bd      	mov	sp, r7
 80140e8:	bd80      	pop	{r7, pc}
 80140ea:	bf00      	nop
 80140ec:	2000c184 	.word	0x2000c184
 80140f0:	2000c188 	.word	0x2000c188
 80140f4:	e000ed04 	.word	0xe000ed04

080140f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80140f8:	b480      	push	{r7}
 80140fa:	b085      	sub	sp, #20
 80140fc:	af00      	add	r7, sp, #0
 80140fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014100:	4b0e      	ldr	r3, [pc, #56]	@ (801413c <prvGetNextExpireTime+0x44>)
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	681b      	ldr	r3, [r3, #0]
 8014106:	2b00      	cmp	r3, #0
 8014108:	d101      	bne.n	801410e <prvGetNextExpireTime+0x16>
 801410a:	2201      	movs	r2, #1
 801410c:	e000      	b.n	8014110 <prvGetNextExpireTime+0x18>
 801410e:	2200      	movs	r2, #0
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	2b00      	cmp	r3, #0
 801411a:	d105      	bne.n	8014128 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801411c:	4b07      	ldr	r3, [pc, #28]	@ (801413c <prvGetNextExpireTime+0x44>)
 801411e:	681b      	ldr	r3, [r3, #0]
 8014120:	68db      	ldr	r3, [r3, #12]
 8014122:	681b      	ldr	r3, [r3, #0]
 8014124:	60fb      	str	r3, [r7, #12]
 8014126:	e001      	b.n	801412c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8014128:	2300      	movs	r3, #0
 801412a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801412c:	68fb      	ldr	r3, [r7, #12]
}
 801412e:	4618      	mov	r0, r3
 8014130:	3714      	adds	r7, #20
 8014132:	46bd      	mov	sp, r7
 8014134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014138:	4770      	bx	lr
 801413a:	bf00      	nop
 801413c:	2000c180 	.word	0x2000c180

08014140 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014140:	b580      	push	{r7, lr}
 8014142:	b084      	sub	sp, #16
 8014144:	af00      	add	r7, sp, #0
 8014146:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8014148:	f7ff f890 	bl	801326c <xTaskGetTickCount>
 801414c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801414e:	4b0b      	ldr	r3, [pc, #44]	@ (801417c <prvSampleTimeNow+0x3c>)
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	68fa      	ldr	r2, [r7, #12]
 8014154:	429a      	cmp	r2, r3
 8014156:	d205      	bcs.n	8014164 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8014158:	f000 f940 	bl	80143dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	2201      	movs	r2, #1
 8014160:	601a      	str	r2, [r3, #0]
 8014162:	e002      	b.n	801416a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	2200      	movs	r2, #0
 8014168:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801416a:	4a04      	ldr	r2, [pc, #16]	@ (801417c <prvSampleTimeNow+0x3c>)
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8014170:	68fb      	ldr	r3, [r7, #12]
}
 8014172:	4618      	mov	r0, r3
 8014174:	3710      	adds	r7, #16
 8014176:	46bd      	mov	sp, r7
 8014178:	bd80      	pop	{r7, pc}
 801417a:	bf00      	nop
 801417c:	2000c190 	.word	0x2000c190

08014180 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8014180:	b580      	push	{r7, lr}
 8014182:	b086      	sub	sp, #24
 8014184:	af00      	add	r7, sp, #0
 8014186:	60f8      	str	r0, [r7, #12]
 8014188:	60b9      	str	r1, [r7, #8]
 801418a:	607a      	str	r2, [r7, #4]
 801418c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801418e:	2300      	movs	r3, #0
 8014190:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8014192:	68fb      	ldr	r3, [r7, #12]
 8014194:	68ba      	ldr	r2, [r7, #8]
 8014196:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014198:	68fb      	ldr	r3, [r7, #12]
 801419a:	68fa      	ldr	r2, [r7, #12]
 801419c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801419e:	68ba      	ldr	r2, [r7, #8]
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	429a      	cmp	r2, r3
 80141a4:	d812      	bhi.n	80141cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80141a6:	687a      	ldr	r2, [r7, #4]
 80141a8:	683b      	ldr	r3, [r7, #0]
 80141aa:	1ad2      	subs	r2, r2, r3
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	699b      	ldr	r3, [r3, #24]
 80141b0:	429a      	cmp	r2, r3
 80141b2:	d302      	bcc.n	80141ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80141b4:	2301      	movs	r3, #1
 80141b6:	617b      	str	r3, [r7, #20]
 80141b8:	e01b      	b.n	80141f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80141ba:	4b10      	ldr	r3, [pc, #64]	@ (80141fc <prvInsertTimerInActiveList+0x7c>)
 80141bc:	681a      	ldr	r2, [r3, #0]
 80141be:	68fb      	ldr	r3, [r7, #12]
 80141c0:	3304      	adds	r3, #4
 80141c2:	4619      	mov	r1, r3
 80141c4:	4610      	mov	r0, r2
 80141c6:	f7fd fc5a 	bl	8011a7e <vListInsert>
 80141ca:	e012      	b.n	80141f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80141cc:	687a      	ldr	r2, [r7, #4]
 80141ce:	683b      	ldr	r3, [r7, #0]
 80141d0:	429a      	cmp	r2, r3
 80141d2:	d206      	bcs.n	80141e2 <prvInsertTimerInActiveList+0x62>
 80141d4:	68ba      	ldr	r2, [r7, #8]
 80141d6:	683b      	ldr	r3, [r7, #0]
 80141d8:	429a      	cmp	r2, r3
 80141da:	d302      	bcc.n	80141e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80141dc:	2301      	movs	r3, #1
 80141de:	617b      	str	r3, [r7, #20]
 80141e0:	e007      	b.n	80141f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80141e2:	4b07      	ldr	r3, [pc, #28]	@ (8014200 <prvInsertTimerInActiveList+0x80>)
 80141e4:	681a      	ldr	r2, [r3, #0]
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	3304      	adds	r3, #4
 80141ea:	4619      	mov	r1, r3
 80141ec:	4610      	mov	r0, r2
 80141ee:	f7fd fc46 	bl	8011a7e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80141f2:	697b      	ldr	r3, [r7, #20]
}
 80141f4:	4618      	mov	r0, r3
 80141f6:	3718      	adds	r7, #24
 80141f8:	46bd      	mov	sp, r7
 80141fa:	bd80      	pop	{r7, pc}
 80141fc:	2000c184 	.word	0x2000c184
 8014200:	2000c180 	.word	0x2000c180

08014204 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014204:	b580      	push	{r7, lr}
 8014206:	b08e      	sub	sp, #56	@ 0x38
 8014208:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801420a:	e0d4      	b.n	80143b6 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	2b00      	cmp	r3, #0
 8014210:	da1b      	bge.n	801424a <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014212:	1d3b      	adds	r3, r7, #4
 8014214:	3304      	adds	r3, #4
 8014216:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801421a:	2b00      	cmp	r3, #0
 801421c:	d10d      	bne.n	801423a <prvProcessReceivedCommands+0x36>
	__asm volatile
 801421e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014222:	b672      	cpsid	i
 8014224:	f383 8811 	msr	BASEPRI, r3
 8014228:	f3bf 8f6f 	isb	sy
 801422c:	f3bf 8f4f 	dsb	sy
 8014230:	b662      	cpsie	i
 8014232:	61fb      	str	r3, [r7, #28]
}
 8014234:	bf00      	nop
 8014236:	bf00      	nop
 8014238:	e7fd      	b.n	8014236 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801423a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801423c:	681b      	ldr	r3, [r3, #0]
 801423e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014240:	6850      	ldr	r0, [r2, #4]
 8014242:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014244:	6892      	ldr	r2, [r2, #8]
 8014246:	4611      	mov	r1, r2
 8014248:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	2b00      	cmp	r3, #0
 801424e:	f2c0 80b2 	blt.w	80143b6 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014258:	695b      	ldr	r3, [r3, #20]
 801425a:	2b00      	cmp	r3, #0
 801425c:	d004      	beq.n	8014268 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801425e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014260:	3304      	adds	r3, #4
 8014262:	4618      	mov	r0, r3
 8014264:	f7fd fc44 	bl	8011af0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014268:	463b      	mov	r3, r7
 801426a:	4618      	mov	r0, r3
 801426c:	f7ff ff68 	bl	8014140 <prvSampleTimeNow>
 8014270:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	2b09      	cmp	r3, #9
 8014276:	f200 809b 	bhi.w	80143b0 <prvProcessReceivedCommands+0x1ac>
 801427a:	a201      	add	r2, pc, #4	@ (adr r2, 8014280 <prvProcessReceivedCommands+0x7c>)
 801427c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014280:	080142a9 	.word	0x080142a9
 8014284:	080142a9 	.word	0x080142a9
 8014288:	080142a9 	.word	0x080142a9
 801428c:	08014323 	.word	0x08014323
 8014290:	08014337 	.word	0x08014337
 8014294:	08014387 	.word	0x08014387
 8014298:	080142a9 	.word	0x080142a9
 801429c:	080142a9 	.word	0x080142a9
 80142a0:	08014323 	.word	0x08014323
 80142a4:	08014337 	.word	0x08014337
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80142a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80142ae:	f043 0301 	orr.w	r3, r3, #1
 80142b2:	b2da      	uxtb	r2, r3
 80142b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80142ba:	68ba      	ldr	r2, [r7, #8]
 80142bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142be:	699b      	ldr	r3, [r3, #24]
 80142c0:	18d1      	adds	r1, r2, r3
 80142c2:	68bb      	ldr	r3, [r7, #8]
 80142c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80142c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80142c8:	f7ff ff5a 	bl	8014180 <prvInsertTimerInActiveList>
 80142cc:	4603      	mov	r3, r0
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	d070      	beq.n	80143b4 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80142d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142d4:	6a1b      	ldr	r3, [r3, #32]
 80142d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80142d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80142da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80142e0:	f003 0304 	and.w	r3, r3, #4
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d065      	beq.n	80143b4 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80142e8:	68ba      	ldr	r2, [r7, #8]
 80142ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142ec:	699b      	ldr	r3, [r3, #24]
 80142ee:	441a      	add	r2, r3
 80142f0:	2300      	movs	r3, #0
 80142f2:	9300      	str	r3, [sp, #0]
 80142f4:	2300      	movs	r3, #0
 80142f6:	2100      	movs	r1, #0
 80142f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80142fa:	f7ff fdfb 	bl	8013ef4 <xTimerGenericCommand>
 80142fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014300:	6a3b      	ldr	r3, [r7, #32]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d156      	bne.n	80143b4 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8014306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801430a:	b672      	cpsid	i
 801430c:	f383 8811 	msr	BASEPRI, r3
 8014310:	f3bf 8f6f 	isb	sy
 8014314:	f3bf 8f4f 	dsb	sy
 8014318:	b662      	cpsie	i
 801431a:	61bb      	str	r3, [r7, #24]
}
 801431c:	bf00      	nop
 801431e:	bf00      	nop
 8014320:	e7fd      	b.n	801431e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014324:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014328:	f023 0301 	bic.w	r3, r3, #1
 801432c:	b2da      	uxtb	r2, r3
 801432e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014330:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014334:	e03f      	b.n	80143b6 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014338:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801433c:	f043 0301 	orr.w	r3, r3, #1
 8014340:	b2da      	uxtb	r2, r3
 8014342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014344:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014348:	68ba      	ldr	r2, [r7, #8]
 801434a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801434c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801434e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014350:	699b      	ldr	r3, [r3, #24]
 8014352:	2b00      	cmp	r3, #0
 8014354:	d10d      	bne.n	8014372 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8014356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801435a:	b672      	cpsid	i
 801435c:	f383 8811 	msr	BASEPRI, r3
 8014360:	f3bf 8f6f 	isb	sy
 8014364:	f3bf 8f4f 	dsb	sy
 8014368:	b662      	cpsie	i
 801436a:	617b      	str	r3, [r7, #20]
}
 801436c:	bf00      	nop
 801436e:	bf00      	nop
 8014370:	e7fd      	b.n	801436e <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014374:	699a      	ldr	r2, [r3, #24]
 8014376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014378:	18d1      	adds	r1, r2, r3
 801437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801437c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801437e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014380:	f7ff fefe 	bl	8014180 <prvInsertTimerInActiveList>
					break;
 8014384:	e017      	b.n	80143b6 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801438c:	f003 0302 	and.w	r3, r3, #2
 8014390:	2b00      	cmp	r3, #0
 8014392:	d103      	bne.n	801439c <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8014394:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014396:	f000 fc25 	bl	8014be4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801439a:	e00c      	b.n	80143b6 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801439c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801439e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80143a2:	f023 0301 	bic.w	r3, r3, #1
 80143a6:	b2da      	uxtb	r2, r3
 80143a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80143ae:	e002      	b.n	80143b6 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 80143b0:	bf00      	nop
 80143b2:	e000      	b.n	80143b6 <prvProcessReceivedCommands+0x1b2>
					break;
 80143b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80143b6:	4b08      	ldr	r3, [pc, #32]	@ (80143d8 <prvProcessReceivedCommands+0x1d4>)
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	1d39      	adds	r1, r7, #4
 80143bc:	2200      	movs	r2, #0
 80143be:	4618      	mov	r0, r3
 80143c0:	f7fd ffd6 	bl	8012370 <xQueueReceive>
 80143c4:	4603      	mov	r3, r0
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	f47f af20 	bne.w	801420c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80143cc:	bf00      	nop
 80143ce:	bf00      	nop
 80143d0:	3730      	adds	r7, #48	@ 0x30
 80143d2:	46bd      	mov	sp, r7
 80143d4:	bd80      	pop	{r7, pc}
 80143d6:	bf00      	nop
 80143d8:	2000c188 	.word	0x2000c188

080143dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	b088      	sub	sp, #32
 80143e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80143e2:	e04b      	b.n	801447c <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80143e4:	4b2f      	ldr	r3, [pc, #188]	@ (80144a4 <prvSwitchTimerLists+0xc8>)
 80143e6:	681b      	ldr	r3, [r3, #0]
 80143e8:	68db      	ldr	r3, [r3, #12]
 80143ea:	681b      	ldr	r3, [r3, #0]
 80143ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80143ee:	4b2d      	ldr	r3, [pc, #180]	@ (80144a4 <prvSwitchTimerLists+0xc8>)
 80143f0:	681b      	ldr	r3, [r3, #0]
 80143f2:	68db      	ldr	r3, [r3, #12]
 80143f4:	68db      	ldr	r3, [r3, #12]
 80143f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	3304      	adds	r3, #4
 80143fc:	4618      	mov	r0, r3
 80143fe:	f7fd fb77 	bl	8011af0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	6a1b      	ldr	r3, [r3, #32]
 8014406:	68f8      	ldr	r0, [r7, #12]
 8014408:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801440a:	68fb      	ldr	r3, [r7, #12]
 801440c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014410:	f003 0304 	and.w	r3, r3, #4
 8014414:	2b00      	cmp	r3, #0
 8014416:	d031      	beq.n	801447c <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014418:	68fb      	ldr	r3, [r7, #12]
 801441a:	699b      	ldr	r3, [r3, #24]
 801441c:	693a      	ldr	r2, [r7, #16]
 801441e:	4413      	add	r3, r2
 8014420:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014422:	68ba      	ldr	r2, [r7, #8]
 8014424:	693b      	ldr	r3, [r7, #16]
 8014426:	429a      	cmp	r2, r3
 8014428:	d90e      	bls.n	8014448 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801442a:	68fb      	ldr	r3, [r7, #12]
 801442c:	68ba      	ldr	r2, [r7, #8]
 801442e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	68fa      	ldr	r2, [r7, #12]
 8014434:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014436:	4b1b      	ldr	r3, [pc, #108]	@ (80144a4 <prvSwitchTimerLists+0xc8>)
 8014438:	681a      	ldr	r2, [r3, #0]
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	3304      	adds	r3, #4
 801443e:	4619      	mov	r1, r3
 8014440:	4610      	mov	r0, r2
 8014442:	f7fd fb1c 	bl	8011a7e <vListInsert>
 8014446:	e019      	b.n	801447c <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014448:	2300      	movs	r3, #0
 801444a:	9300      	str	r3, [sp, #0]
 801444c:	2300      	movs	r3, #0
 801444e:	693a      	ldr	r2, [r7, #16]
 8014450:	2100      	movs	r1, #0
 8014452:	68f8      	ldr	r0, [r7, #12]
 8014454:	f7ff fd4e 	bl	8013ef4 <xTimerGenericCommand>
 8014458:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	2b00      	cmp	r3, #0
 801445e:	d10d      	bne.n	801447c <prvSwitchTimerLists+0xa0>
	__asm volatile
 8014460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014464:	b672      	cpsid	i
 8014466:	f383 8811 	msr	BASEPRI, r3
 801446a:	f3bf 8f6f 	isb	sy
 801446e:	f3bf 8f4f 	dsb	sy
 8014472:	b662      	cpsie	i
 8014474:	603b      	str	r3, [r7, #0]
}
 8014476:	bf00      	nop
 8014478:	bf00      	nop
 801447a:	e7fd      	b.n	8014478 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801447c:	4b09      	ldr	r3, [pc, #36]	@ (80144a4 <prvSwitchTimerLists+0xc8>)
 801447e:	681b      	ldr	r3, [r3, #0]
 8014480:	681b      	ldr	r3, [r3, #0]
 8014482:	2b00      	cmp	r3, #0
 8014484:	d1ae      	bne.n	80143e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8014486:	4b07      	ldr	r3, [pc, #28]	@ (80144a4 <prvSwitchTimerLists+0xc8>)
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801448c:	4b06      	ldr	r3, [pc, #24]	@ (80144a8 <prvSwitchTimerLists+0xcc>)
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	4a04      	ldr	r2, [pc, #16]	@ (80144a4 <prvSwitchTimerLists+0xc8>)
 8014492:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8014494:	4a04      	ldr	r2, [pc, #16]	@ (80144a8 <prvSwitchTimerLists+0xcc>)
 8014496:	697b      	ldr	r3, [r7, #20]
 8014498:	6013      	str	r3, [r2, #0]
}
 801449a:	bf00      	nop
 801449c:	3718      	adds	r7, #24
 801449e:	46bd      	mov	sp, r7
 80144a0:	bd80      	pop	{r7, pc}
 80144a2:	bf00      	nop
 80144a4:	2000c180 	.word	0x2000c180
 80144a8:	2000c184 	.word	0x2000c184

080144ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80144ac:	b580      	push	{r7, lr}
 80144ae:	b082      	sub	sp, #8
 80144b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80144b2:	f000 f99b 	bl	80147ec <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80144b6:	4b15      	ldr	r3, [pc, #84]	@ (801450c <prvCheckForValidListAndQueue+0x60>)
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d120      	bne.n	8014500 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80144be:	4814      	ldr	r0, [pc, #80]	@ (8014510 <prvCheckForValidListAndQueue+0x64>)
 80144c0:	f7fd fa8c 	bl	80119dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80144c4:	4813      	ldr	r0, [pc, #76]	@ (8014514 <prvCheckForValidListAndQueue+0x68>)
 80144c6:	f7fd fa89 	bl	80119dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80144ca:	4b13      	ldr	r3, [pc, #76]	@ (8014518 <prvCheckForValidListAndQueue+0x6c>)
 80144cc:	4a10      	ldr	r2, [pc, #64]	@ (8014510 <prvCheckForValidListAndQueue+0x64>)
 80144ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80144d0:	4b12      	ldr	r3, [pc, #72]	@ (801451c <prvCheckForValidListAndQueue+0x70>)
 80144d2:	4a10      	ldr	r2, [pc, #64]	@ (8014514 <prvCheckForValidListAndQueue+0x68>)
 80144d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80144d6:	2300      	movs	r3, #0
 80144d8:	9300      	str	r3, [sp, #0]
 80144da:	4b11      	ldr	r3, [pc, #68]	@ (8014520 <prvCheckForValidListAndQueue+0x74>)
 80144dc:	4a11      	ldr	r2, [pc, #68]	@ (8014524 <prvCheckForValidListAndQueue+0x78>)
 80144de:	2110      	movs	r1, #16
 80144e0:	200a      	movs	r0, #10
 80144e2:	f7fd fb9b 	bl	8011c1c <xQueueGenericCreateStatic>
 80144e6:	4603      	mov	r3, r0
 80144e8:	4a08      	ldr	r2, [pc, #32]	@ (801450c <prvCheckForValidListAndQueue+0x60>)
 80144ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80144ec:	4b07      	ldr	r3, [pc, #28]	@ (801450c <prvCheckForValidListAndQueue+0x60>)
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d005      	beq.n	8014500 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80144f4:	4b05      	ldr	r3, [pc, #20]	@ (801450c <prvCheckForValidListAndQueue+0x60>)
 80144f6:	681b      	ldr	r3, [r3, #0]
 80144f8:	490b      	ldr	r1, [pc, #44]	@ (8014528 <prvCheckForValidListAndQueue+0x7c>)
 80144fa:	4618      	mov	r0, r3
 80144fc:	f7fe fb0e 	bl	8012b1c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014500:	f000 f9aa 	bl	8014858 <vPortExitCritical>
}
 8014504:	bf00      	nop
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
 801450a:	bf00      	nop
 801450c:	2000c188 	.word	0x2000c188
 8014510:	2000c158 	.word	0x2000c158
 8014514:	2000c16c 	.word	0x2000c16c
 8014518:	2000c180 	.word	0x2000c180
 801451c:	2000c184 	.word	0x2000c184
 8014520:	2000c234 	.word	0x2000c234
 8014524:	2000c194 	.word	0x2000c194
 8014528:	080164b4 	.word	0x080164b4

0801452c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 801452c:	b580      	push	{r7, lr}
 801452e:	b086      	sub	sp, #24
 8014530:	af00      	add	r7, sp, #0
 8014532:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d10d      	bne.n	801455a <xTimerIsTimerActive+0x2e>
	__asm volatile
 801453e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014542:	b672      	cpsid	i
 8014544:	f383 8811 	msr	BASEPRI, r3
 8014548:	f3bf 8f6f 	isb	sy
 801454c:	f3bf 8f4f 	dsb	sy
 8014550:	b662      	cpsie	i
 8014552:	60fb      	str	r3, [r7, #12]
}
 8014554:	bf00      	nop
 8014556:	bf00      	nop
 8014558:	e7fd      	b.n	8014556 <xTimerIsTimerActive+0x2a>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 801455a:	f000 f947 	bl	80147ec <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 801455e:	693b      	ldr	r3, [r7, #16]
 8014560:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014564:	f003 0301 	and.w	r3, r3, #1
 8014568:	2b00      	cmp	r3, #0
 801456a:	d102      	bne.n	8014572 <xTimerIsTimerActive+0x46>
		{
			xReturn = pdFALSE;
 801456c:	2300      	movs	r3, #0
 801456e:	617b      	str	r3, [r7, #20]
 8014570:	e001      	b.n	8014576 <xTimerIsTimerActive+0x4a>
		}
		else
		{
			xReturn = pdTRUE;
 8014572:	2301      	movs	r3, #1
 8014574:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8014576:	f000 f96f 	bl	8014858 <vPortExitCritical>

	return xReturn;
 801457a:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 801457c:	4618      	mov	r0, r3
 801457e:	3718      	adds	r7, #24
 8014580:	46bd      	mov	sp, r7
 8014582:	bd80      	pop	{r7, pc}

08014584 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8014584:	b580      	push	{r7, lr}
 8014586:	b086      	sub	sp, #24
 8014588:	af00      	add	r7, sp, #0
 801458a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	2b00      	cmp	r3, #0
 8014594:	d10d      	bne.n	80145b2 <pvTimerGetTimerID+0x2e>
	__asm volatile
 8014596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801459a:	b672      	cpsid	i
 801459c:	f383 8811 	msr	BASEPRI, r3
 80145a0:	f3bf 8f6f 	isb	sy
 80145a4:	f3bf 8f4f 	dsb	sy
 80145a8:	b662      	cpsie	i
 80145aa:	60fb      	str	r3, [r7, #12]
}
 80145ac:	bf00      	nop
 80145ae:	bf00      	nop
 80145b0:	e7fd      	b.n	80145ae <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 80145b2:	f000 f91b 	bl	80147ec <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80145b6:	697b      	ldr	r3, [r7, #20]
 80145b8:	69db      	ldr	r3, [r3, #28]
 80145ba:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80145bc:	f000 f94c 	bl	8014858 <vPortExitCritical>

	return pvReturn;
 80145c0:	693b      	ldr	r3, [r7, #16]
}
 80145c2:	4618      	mov	r0, r3
 80145c4:	3718      	adds	r7, #24
 80145c6:	46bd      	mov	sp, r7
 80145c8:	bd80      	pop	{r7, pc}
	...

080145cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80145cc:	b480      	push	{r7}
 80145ce:	b085      	sub	sp, #20
 80145d0:	af00      	add	r7, sp, #0
 80145d2:	60f8      	str	r0, [r7, #12]
 80145d4:	60b9      	str	r1, [r7, #8]
 80145d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	3b04      	subs	r3, #4
 80145dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80145e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	3b04      	subs	r3, #4
 80145ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80145ec:	68bb      	ldr	r3, [r7, #8]
 80145ee:	f023 0201 	bic.w	r2, r3, #1
 80145f2:	68fb      	ldr	r3, [r7, #12]
 80145f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	3b04      	subs	r3, #4
 80145fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80145fc:	4a0c      	ldr	r2, [pc, #48]	@ (8014630 <pxPortInitialiseStack+0x64>)
 80145fe:	68fb      	ldr	r3, [r7, #12]
 8014600:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014602:	68fb      	ldr	r3, [r7, #12]
 8014604:	3b14      	subs	r3, #20
 8014606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014608:	687a      	ldr	r2, [r7, #4]
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	3b04      	subs	r3, #4
 8014612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	f06f 0202 	mvn.w	r2, #2
 801461a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	3b20      	subs	r3, #32
 8014620:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014622:	68fb      	ldr	r3, [r7, #12]
}
 8014624:	4618      	mov	r0, r3
 8014626:	3714      	adds	r7, #20
 8014628:	46bd      	mov	sp, r7
 801462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801462e:	4770      	bx	lr
 8014630:	08014635 	.word	0x08014635

08014634 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014634:	b480      	push	{r7}
 8014636:	b085      	sub	sp, #20
 8014638:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801463a:	2300      	movs	r3, #0
 801463c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801463e:	4b15      	ldr	r3, [pc, #84]	@ (8014694 <prvTaskExitError+0x60>)
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014646:	d00d      	beq.n	8014664 <prvTaskExitError+0x30>
	__asm volatile
 8014648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801464c:	b672      	cpsid	i
 801464e:	f383 8811 	msr	BASEPRI, r3
 8014652:	f3bf 8f6f 	isb	sy
 8014656:	f3bf 8f4f 	dsb	sy
 801465a:	b662      	cpsie	i
 801465c:	60fb      	str	r3, [r7, #12]
}
 801465e:	bf00      	nop
 8014660:	bf00      	nop
 8014662:	e7fd      	b.n	8014660 <prvTaskExitError+0x2c>
	__asm volatile
 8014664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014668:	b672      	cpsid	i
 801466a:	f383 8811 	msr	BASEPRI, r3
 801466e:	f3bf 8f6f 	isb	sy
 8014672:	f3bf 8f4f 	dsb	sy
 8014676:	b662      	cpsie	i
 8014678:	60bb      	str	r3, [r7, #8]
}
 801467a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801467c:	bf00      	nop
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	2b00      	cmp	r3, #0
 8014682:	d0fc      	beq.n	801467e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014684:	bf00      	nop
 8014686:	bf00      	nop
 8014688:	3714      	adds	r7, #20
 801468a:	46bd      	mov	sp, r7
 801468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014690:	4770      	bx	lr
 8014692:	bf00      	nop
 8014694:	2000005c 	.word	0x2000005c
	...

080146a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80146a0:	4b07      	ldr	r3, [pc, #28]	@ (80146c0 <pxCurrentTCBConst2>)
 80146a2:	6819      	ldr	r1, [r3, #0]
 80146a4:	6808      	ldr	r0, [r1, #0]
 80146a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146aa:	f380 8809 	msr	PSP, r0
 80146ae:	f3bf 8f6f 	isb	sy
 80146b2:	f04f 0000 	mov.w	r0, #0
 80146b6:	f380 8811 	msr	BASEPRI, r0
 80146ba:	4770      	bx	lr
 80146bc:	f3af 8000 	nop.w

080146c0 <pxCurrentTCBConst2>:
 80146c0:	2000bc58 	.word	0x2000bc58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80146c4:	bf00      	nop
 80146c6:	bf00      	nop

080146c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80146c8:	4808      	ldr	r0, [pc, #32]	@ (80146ec <prvPortStartFirstTask+0x24>)
 80146ca:	6800      	ldr	r0, [r0, #0]
 80146cc:	6800      	ldr	r0, [r0, #0]
 80146ce:	f380 8808 	msr	MSP, r0
 80146d2:	f04f 0000 	mov.w	r0, #0
 80146d6:	f380 8814 	msr	CONTROL, r0
 80146da:	b662      	cpsie	i
 80146dc:	b661      	cpsie	f
 80146de:	f3bf 8f4f 	dsb	sy
 80146e2:	f3bf 8f6f 	isb	sy
 80146e6:	df00      	svc	0
 80146e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80146ea:	bf00      	nop
 80146ec:	e000ed08 	.word	0xe000ed08

080146f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80146f0:	b580      	push	{r7, lr}
 80146f2:	b084      	sub	sp, #16
 80146f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80146f6:	4b37      	ldr	r3, [pc, #220]	@ (80147d4 <xPortStartScheduler+0xe4>)
 80146f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80146fa:	68fb      	ldr	r3, [r7, #12]
 80146fc:	781b      	ldrb	r3, [r3, #0]
 80146fe:	b2db      	uxtb	r3, r3
 8014700:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014702:	68fb      	ldr	r3, [r7, #12]
 8014704:	22ff      	movs	r2, #255	@ 0xff
 8014706:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014708:	68fb      	ldr	r3, [r7, #12]
 801470a:	781b      	ldrb	r3, [r3, #0]
 801470c:	b2db      	uxtb	r3, r3
 801470e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014710:	78fb      	ldrb	r3, [r7, #3]
 8014712:	b2db      	uxtb	r3, r3
 8014714:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8014718:	b2da      	uxtb	r2, r3
 801471a:	4b2f      	ldr	r3, [pc, #188]	@ (80147d8 <xPortStartScheduler+0xe8>)
 801471c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801471e:	4b2f      	ldr	r3, [pc, #188]	@ (80147dc <xPortStartScheduler+0xec>)
 8014720:	2207      	movs	r2, #7
 8014722:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014724:	e009      	b.n	801473a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8014726:	4b2d      	ldr	r3, [pc, #180]	@ (80147dc <xPortStartScheduler+0xec>)
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	3b01      	subs	r3, #1
 801472c:	4a2b      	ldr	r2, [pc, #172]	@ (80147dc <xPortStartScheduler+0xec>)
 801472e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014730:	78fb      	ldrb	r3, [r7, #3]
 8014732:	b2db      	uxtb	r3, r3
 8014734:	005b      	lsls	r3, r3, #1
 8014736:	b2db      	uxtb	r3, r3
 8014738:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801473a:	78fb      	ldrb	r3, [r7, #3]
 801473c:	b2db      	uxtb	r3, r3
 801473e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014742:	2b80      	cmp	r3, #128	@ 0x80
 8014744:	d0ef      	beq.n	8014726 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014746:	4b25      	ldr	r3, [pc, #148]	@ (80147dc <xPortStartScheduler+0xec>)
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	f1c3 0307 	rsb	r3, r3, #7
 801474e:	2b04      	cmp	r3, #4
 8014750:	d00d      	beq.n	801476e <xPortStartScheduler+0x7e>
	__asm volatile
 8014752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014756:	b672      	cpsid	i
 8014758:	f383 8811 	msr	BASEPRI, r3
 801475c:	f3bf 8f6f 	isb	sy
 8014760:	f3bf 8f4f 	dsb	sy
 8014764:	b662      	cpsie	i
 8014766:	60bb      	str	r3, [r7, #8]
}
 8014768:	bf00      	nop
 801476a:	bf00      	nop
 801476c:	e7fd      	b.n	801476a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801476e:	4b1b      	ldr	r3, [pc, #108]	@ (80147dc <xPortStartScheduler+0xec>)
 8014770:	681b      	ldr	r3, [r3, #0]
 8014772:	021b      	lsls	r3, r3, #8
 8014774:	4a19      	ldr	r2, [pc, #100]	@ (80147dc <xPortStartScheduler+0xec>)
 8014776:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014778:	4b18      	ldr	r3, [pc, #96]	@ (80147dc <xPortStartScheduler+0xec>)
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014780:	4a16      	ldr	r2, [pc, #88]	@ (80147dc <xPortStartScheduler+0xec>)
 8014782:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	b2da      	uxtb	r2, r3
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801478c:	4b14      	ldr	r3, [pc, #80]	@ (80147e0 <xPortStartScheduler+0xf0>)
 801478e:	681b      	ldr	r3, [r3, #0]
 8014790:	4a13      	ldr	r2, [pc, #76]	@ (80147e0 <xPortStartScheduler+0xf0>)
 8014792:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014796:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014798:	4b11      	ldr	r3, [pc, #68]	@ (80147e0 <xPortStartScheduler+0xf0>)
 801479a:	681b      	ldr	r3, [r3, #0]
 801479c:	4a10      	ldr	r2, [pc, #64]	@ (80147e0 <xPortStartScheduler+0xf0>)
 801479e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80147a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80147a4:	f000 f8dc 	bl	8014960 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80147a8:	4b0e      	ldr	r3, [pc, #56]	@ (80147e4 <xPortStartScheduler+0xf4>)
 80147aa:	2200      	movs	r2, #0
 80147ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80147ae:	f000 f8fb 	bl	80149a8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80147b2:	4b0d      	ldr	r3, [pc, #52]	@ (80147e8 <xPortStartScheduler+0xf8>)
 80147b4:	681b      	ldr	r3, [r3, #0]
 80147b6:	4a0c      	ldr	r2, [pc, #48]	@ (80147e8 <xPortStartScheduler+0xf8>)
 80147b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80147bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80147be:	f7ff ff83 	bl	80146c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80147c2:	f7fe fe31 	bl	8013428 <vTaskSwitchContext>
	prvTaskExitError();
 80147c6:	f7ff ff35 	bl	8014634 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80147ca:	2300      	movs	r3, #0
}
 80147cc:	4618      	mov	r0, r3
 80147ce:	3710      	adds	r7, #16
 80147d0:	46bd      	mov	sp, r7
 80147d2:	bd80      	pop	{r7, pc}
 80147d4:	e000e400 	.word	0xe000e400
 80147d8:	2000c284 	.word	0x2000c284
 80147dc:	2000c288 	.word	0x2000c288
 80147e0:	e000ed20 	.word	0xe000ed20
 80147e4:	2000005c 	.word	0x2000005c
 80147e8:	e000ef34 	.word	0xe000ef34

080147ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80147ec:	b480      	push	{r7}
 80147ee:	b083      	sub	sp, #12
 80147f0:	af00      	add	r7, sp, #0
	__asm volatile
 80147f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147f6:	b672      	cpsid	i
 80147f8:	f383 8811 	msr	BASEPRI, r3
 80147fc:	f3bf 8f6f 	isb	sy
 8014800:	f3bf 8f4f 	dsb	sy
 8014804:	b662      	cpsie	i
 8014806:	607b      	str	r3, [r7, #4]
}
 8014808:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801480a:	4b11      	ldr	r3, [pc, #68]	@ (8014850 <vPortEnterCritical+0x64>)
 801480c:	681b      	ldr	r3, [r3, #0]
 801480e:	3301      	adds	r3, #1
 8014810:	4a0f      	ldr	r2, [pc, #60]	@ (8014850 <vPortEnterCritical+0x64>)
 8014812:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014814:	4b0e      	ldr	r3, [pc, #56]	@ (8014850 <vPortEnterCritical+0x64>)
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	2b01      	cmp	r3, #1
 801481a:	d112      	bne.n	8014842 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801481c:	4b0d      	ldr	r3, [pc, #52]	@ (8014854 <vPortEnterCritical+0x68>)
 801481e:	681b      	ldr	r3, [r3, #0]
 8014820:	b2db      	uxtb	r3, r3
 8014822:	2b00      	cmp	r3, #0
 8014824:	d00d      	beq.n	8014842 <vPortEnterCritical+0x56>
	__asm volatile
 8014826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801482a:	b672      	cpsid	i
 801482c:	f383 8811 	msr	BASEPRI, r3
 8014830:	f3bf 8f6f 	isb	sy
 8014834:	f3bf 8f4f 	dsb	sy
 8014838:	b662      	cpsie	i
 801483a:	603b      	str	r3, [r7, #0]
}
 801483c:	bf00      	nop
 801483e:	bf00      	nop
 8014840:	e7fd      	b.n	801483e <vPortEnterCritical+0x52>
	}
}
 8014842:	bf00      	nop
 8014844:	370c      	adds	r7, #12
 8014846:	46bd      	mov	sp, r7
 8014848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801484c:	4770      	bx	lr
 801484e:	bf00      	nop
 8014850:	2000005c 	.word	0x2000005c
 8014854:	e000ed04 	.word	0xe000ed04

08014858 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014858:	b480      	push	{r7}
 801485a:	b083      	sub	sp, #12
 801485c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801485e:	4b13      	ldr	r3, [pc, #76]	@ (80148ac <vPortExitCritical+0x54>)
 8014860:	681b      	ldr	r3, [r3, #0]
 8014862:	2b00      	cmp	r3, #0
 8014864:	d10d      	bne.n	8014882 <vPortExitCritical+0x2a>
	__asm volatile
 8014866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801486a:	b672      	cpsid	i
 801486c:	f383 8811 	msr	BASEPRI, r3
 8014870:	f3bf 8f6f 	isb	sy
 8014874:	f3bf 8f4f 	dsb	sy
 8014878:	b662      	cpsie	i
 801487a:	607b      	str	r3, [r7, #4]
}
 801487c:	bf00      	nop
 801487e:	bf00      	nop
 8014880:	e7fd      	b.n	801487e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8014882:	4b0a      	ldr	r3, [pc, #40]	@ (80148ac <vPortExitCritical+0x54>)
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	3b01      	subs	r3, #1
 8014888:	4a08      	ldr	r2, [pc, #32]	@ (80148ac <vPortExitCritical+0x54>)
 801488a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801488c:	4b07      	ldr	r3, [pc, #28]	@ (80148ac <vPortExitCritical+0x54>)
 801488e:	681b      	ldr	r3, [r3, #0]
 8014890:	2b00      	cmp	r3, #0
 8014892:	d105      	bne.n	80148a0 <vPortExitCritical+0x48>
 8014894:	2300      	movs	r3, #0
 8014896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014898:	683b      	ldr	r3, [r7, #0]
 801489a:	f383 8811 	msr	BASEPRI, r3
}
 801489e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80148a0:	bf00      	nop
 80148a2:	370c      	adds	r7, #12
 80148a4:	46bd      	mov	sp, r7
 80148a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148aa:	4770      	bx	lr
 80148ac:	2000005c 	.word	0x2000005c

080148b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80148b0:	f3ef 8009 	mrs	r0, PSP
 80148b4:	f3bf 8f6f 	isb	sy
 80148b8:	4b15      	ldr	r3, [pc, #84]	@ (8014910 <pxCurrentTCBConst>)
 80148ba:	681a      	ldr	r2, [r3, #0]
 80148bc:	f01e 0f10 	tst.w	lr, #16
 80148c0:	bf08      	it	eq
 80148c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80148c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148ca:	6010      	str	r0, [r2, #0]
 80148cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80148d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80148d4:	b672      	cpsid	i
 80148d6:	f380 8811 	msr	BASEPRI, r0
 80148da:	f3bf 8f4f 	dsb	sy
 80148de:	f3bf 8f6f 	isb	sy
 80148e2:	b662      	cpsie	i
 80148e4:	f7fe fda0 	bl	8013428 <vTaskSwitchContext>
 80148e8:	f04f 0000 	mov.w	r0, #0
 80148ec:	f380 8811 	msr	BASEPRI, r0
 80148f0:	bc09      	pop	{r0, r3}
 80148f2:	6819      	ldr	r1, [r3, #0]
 80148f4:	6808      	ldr	r0, [r1, #0]
 80148f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148fa:	f01e 0f10 	tst.w	lr, #16
 80148fe:	bf08      	it	eq
 8014900:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014904:	f380 8809 	msr	PSP, r0
 8014908:	f3bf 8f6f 	isb	sy
 801490c:	4770      	bx	lr
 801490e:	bf00      	nop

08014910 <pxCurrentTCBConst>:
 8014910:	2000bc58 	.word	0x2000bc58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014914:	bf00      	nop
 8014916:	bf00      	nop

08014918 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014918:	b580      	push	{r7, lr}
 801491a:	b082      	sub	sp, #8
 801491c:	af00      	add	r7, sp, #0
	__asm volatile
 801491e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014922:	b672      	cpsid	i
 8014924:	f383 8811 	msr	BASEPRI, r3
 8014928:	f3bf 8f6f 	isb	sy
 801492c:	f3bf 8f4f 	dsb	sy
 8014930:	b662      	cpsie	i
 8014932:	607b      	str	r3, [r7, #4]
}
 8014934:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014936:	f7fe fcbb 	bl	80132b0 <xTaskIncrementTick>
 801493a:	4603      	mov	r3, r0
 801493c:	2b00      	cmp	r3, #0
 801493e:	d003      	beq.n	8014948 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014940:	4b06      	ldr	r3, [pc, #24]	@ (801495c <SysTick_Handler+0x44>)
 8014942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014946:	601a      	str	r2, [r3, #0]
 8014948:	2300      	movs	r3, #0
 801494a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801494c:	683b      	ldr	r3, [r7, #0]
 801494e:	f383 8811 	msr	BASEPRI, r3
}
 8014952:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014954:	bf00      	nop
 8014956:	3708      	adds	r7, #8
 8014958:	46bd      	mov	sp, r7
 801495a:	bd80      	pop	{r7, pc}
 801495c:	e000ed04 	.word	0xe000ed04

08014960 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014960:	b480      	push	{r7}
 8014962:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014964:	4b0b      	ldr	r3, [pc, #44]	@ (8014994 <vPortSetupTimerInterrupt+0x34>)
 8014966:	2200      	movs	r2, #0
 8014968:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801496a:	4b0b      	ldr	r3, [pc, #44]	@ (8014998 <vPortSetupTimerInterrupt+0x38>)
 801496c:	2200      	movs	r2, #0
 801496e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014970:	4b0a      	ldr	r3, [pc, #40]	@ (801499c <vPortSetupTimerInterrupt+0x3c>)
 8014972:	681b      	ldr	r3, [r3, #0]
 8014974:	4a0a      	ldr	r2, [pc, #40]	@ (80149a0 <vPortSetupTimerInterrupt+0x40>)
 8014976:	fba2 2303 	umull	r2, r3, r2, r3
 801497a:	099b      	lsrs	r3, r3, #6
 801497c:	4a09      	ldr	r2, [pc, #36]	@ (80149a4 <vPortSetupTimerInterrupt+0x44>)
 801497e:	3b01      	subs	r3, #1
 8014980:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014982:	4b04      	ldr	r3, [pc, #16]	@ (8014994 <vPortSetupTimerInterrupt+0x34>)
 8014984:	2207      	movs	r2, #7
 8014986:	601a      	str	r2, [r3, #0]
}
 8014988:	bf00      	nop
 801498a:	46bd      	mov	sp, r7
 801498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014990:	4770      	bx	lr
 8014992:	bf00      	nop
 8014994:	e000e010 	.word	0xe000e010
 8014998:	e000e018 	.word	0xe000e018
 801499c:	20000000 	.word	0x20000000
 80149a0:	10624dd3 	.word	0x10624dd3
 80149a4:	e000e014 	.word	0xe000e014

080149a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80149a8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80149b8 <vPortEnableVFP+0x10>
 80149ac:	6801      	ldr	r1, [r0, #0]
 80149ae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80149b2:	6001      	str	r1, [r0, #0]
 80149b4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80149b6:	bf00      	nop
 80149b8:	e000ed88 	.word	0xe000ed88

080149bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80149bc:	b480      	push	{r7}
 80149be:	b085      	sub	sp, #20
 80149c0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80149c2:	f3ef 8305 	mrs	r3, IPSR
 80149c6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80149c8:	68fb      	ldr	r3, [r7, #12]
 80149ca:	2b0f      	cmp	r3, #15
 80149cc:	d917      	bls.n	80149fe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80149ce:	4a1a      	ldr	r2, [pc, #104]	@ (8014a38 <vPortValidateInterruptPriority+0x7c>)
 80149d0:	68fb      	ldr	r3, [r7, #12]
 80149d2:	4413      	add	r3, r2
 80149d4:	781b      	ldrb	r3, [r3, #0]
 80149d6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80149d8:	4b18      	ldr	r3, [pc, #96]	@ (8014a3c <vPortValidateInterruptPriority+0x80>)
 80149da:	781b      	ldrb	r3, [r3, #0]
 80149dc:	7afa      	ldrb	r2, [r7, #11]
 80149de:	429a      	cmp	r2, r3
 80149e0:	d20d      	bcs.n	80149fe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80149e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149e6:	b672      	cpsid	i
 80149e8:	f383 8811 	msr	BASEPRI, r3
 80149ec:	f3bf 8f6f 	isb	sy
 80149f0:	f3bf 8f4f 	dsb	sy
 80149f4:	b662      	cpsie	i
 80149f6:	607b      	str	r3, [r7, #4]
}
 80149f8:	bf00      	nop
 80149fa:	bf00      	nop
 80149fc:	e7fd      	b.n	80149fa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80149fe:	4b10      	ldr	r3, [pc, #64]	@ (8014a40 <vPortValidateInterruptPriority+0x84>)
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8014a06:	4b0f      	ldr	r3, [pc, #60]	@ (8014a44 <vPortValidateInterruptPriority+0x88>)
 8014a08:	681b      	ldr	r3, [r3, #0]
 8014a0a:	429a      	cmp	r2, r3
 8014a0c:	d90d      	bls.n	8014a2a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8014a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a12:	b672      	cpsid	i
 8014a14:	f383 8811 	msr	BASEPRI, r3
 8014a18:	f3bf 8f6f 	isb	sy
 8014a1c:	f3bf 8f4f 	dsb	sy
 8014a20:	b662      	cpsie	i
 8014a22:	603b      	str	r3, [r7, #0]
}
 8014a24:	bf00      	nop
 8014a26:	bf00      	nop
 8014a28:	e7fd      	b.n	8014a26 <vPortValidateInterruptPriority+0x6a>
	}
 8014a2a:	bf00      	nop
 8014a2c:	3714      	adds	r7, #20
 8014a2e:	46bd      	mov	sp, r7
 8014a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a34:	4770      	bx	lr
 8014a36:	bf00      	nop
 8014a38:	e000e3f0 	.word	0xe000e3f0
 8014a3c:	2000c284 	.word	0x2000c284
 8014a40:	e000ed0c 	.word	0xe000ed0c
 8014a44:	2000c288 	.word	0x2000c288

08014a48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	b08a      	sub	sp, #40	@ 0x28
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014a50:	2300      	movs	r3, #0
 8014a52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014a54:	f7fe fb5c 	bl	8013110 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014a58:	4b5d      	ldr	r3, [pc, #372]	@ (8014bd0 <pvPortMalloc+0x188>)
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d101      	bne.n	8014a64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014a60:	f000 f920 	bl	8014ca4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014a64:	4b5b      	ldr	r3, [pc, #364]	@ (8014bd4 <pvPortMalloc+0x18c>)
 8014a66:	681a      	ldr	r2, [r3, #0]
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	4013      	ands	r3, r2
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	f040 8094 	bne.w	8014b9a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d020      	beq.n	8014aba <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8014a78:	2208      	movs	r2, #8
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	4413      	add	r3, r2
 8014a7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	f003 0307 	and.w	r3, r3, #7
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	d017      	beq.n	8014aba <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	f023 0307 	bic.w	r3, r3, #7
 8014a90:	3308      	adds	r3, #8
 8014a92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	f003 0307 	and.w	r3, r3, #7
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d00d      	beq.n	8014aba <pvPortMalloc+0x72>
	__asm volatile
 8014a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014aa2:	b672      	cpsid	i
 8014aa4:	f383 8811 	msr	BASEPRI, r3
 8014aa8:	f3bf 8f6f 	isb	sy
 8014aac:	f3bf 8f4f 	dsb	sy
 8014ab0:	b662      	cpsie	i
 8014ab2:	617b      	str	r3, [r7, #20]
}
 8014ab4:	bf00      	nop
 8014ab6:	bf00      	nop
 8014ab8:	e7fd      	b.n	8014ab6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d06c      	beq.n	8014b9a <pvPortMalloc+0x152>
 8014ac0:	4b45      	ldr	r3, [pc, #276]	@ (8014bd8 <pvPortMalloc+0x190>)
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	687a      	ldr	r2, [r7, #4]
 8014ac6:	429a      	cmp	r2, r3
 8014ac8:	d867      	bhi.n	8014b9a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014aca:	4b44      	ldr	r3, [pc, #272]	@ (8014bdc <pvPortMalloc+0x194>)
 8014acc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014ace:	4b43      	ldr	r3, [pc, #268]	@ (8014bdc <pvPortMalloc+0x194>)
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014ad4:	e004      	b.n	8014ae0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8014ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ad8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014adc:	681b      	ldr	r3, [r3, #0]
 8014ade:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ae2:	685b      	ldr	r3, [r3, #4]
 8014ae4:	687a      	ldr	r2, [r7, #4]
 8014ae6:	429a      	cmp	r2, r3
 8014ae8:	d903      	bls.n	8014af2 <pvPortMalloc+0xaa>
 8014aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d1f1      	bne.n	8014ad6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014af2:	4b37      	ldr	r3, [pc, #220]	@ (8014bd0 <pvPortMalloc+0x188>)
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014af8:	429a      	cmp	r2, r3
 8014afa:	d04e      	beq.n	8014b9a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014afc:	6a3b      	ldr	r3, [r7, #32]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	2208      	movs	r2, #8
 8014b02:	4413      	add	r3, r2
 8014b04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b08:	681a      	ldr	r2, [r3, #0]
 8014b0a:	6a3b      	ldr	r3, [r7, #32]
 8014b0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b10:	685a      	ldr	r2, [r3, #4]
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	1ad2      	subs	r2, r2, r3
 8014b16:	2308      	movs	r3, #8
 8014b18:	005b      	lsls	r3, r3, #1
 8014b1a:	429a      	cmp	r2, r3
 8014b1c:	d922      	bls.n	8014b64 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	4413      	add	r3, r2
 8014b24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014b26:	69bb      	ldr	r3, [r7, #24]
 8014b28:	f003 0307 	and.w	r3, r3, #7
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d00d      	beq.n	8014b4c <pvPortMalloc+0x104>
	__asm volatile
 8014b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b34:	b672      	cpsid	i
 8014b36:	f383 8811 	msr	BASEPRI, r3
 8014b3a:	f3bf 8f6f 	isb	sy
 8014b3e:	f3bf 8f4f 	dsb	sy
 8014b42:	b662      	cpsie	i
 8014b44:	613b      	str	r3, [r7, #16]
}
 8014b46:	bf00      	nop
 8014b48:	bf00      	nop
 8014b4a:	e7fd      	b.n	8014b48 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b4e:	685a      	ldr	r2, [r3, #4]
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	1ad2      	subs	r2, r2, r3
 8014b54:	69bb      	ldr	r3, [r7, #24]
 8014b56:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b5a:	687a      	ldr	r2, [r7, #4]
 8014b5c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014b5e:	69b8      	ldr	r0, [r7, #24]
 8014b60:	f000 f902 	bl	8014d68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014b64:	4b1c      	ldr	r3, [pc, #112]	@ (8014bd8 <pvPortMalloc+0x190>)
 8014b66:	681a      	ldr	r2, [r3, #0]
 8014b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b6a:	685b      	ldr	r3, [r3, #4]
 8014b6c:	1ad3      	subs	r3, r2, r3
 8014b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8014bd8 <pvPortMalloc+0x190>)
 8014b70:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014b72:	4b19      	ldr	r3, [pc, #100]	@ (8014bd8 <pvPortMalloc+0x190>)
 8014b74:	681a      	ldr	r2, [r3, #0]
 8014b76:	4b1a      	ldr	r3, [pc, #104]	@ (8014be0 <pvPortMalloc+0x198>)
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	429a      	cmp	r2, r3
 8014b7c:	d203      	bcs.n	8014b86 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014b7e:	4b16      	ldr	r3, [pc, #88]	@ (8014bd8 <pvPortMalloc+0x190>)
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	4a17      	ldr	r2, [pc, #92]	@ (8014be0 <pvPortMalloc+0x198>)
 8014b84:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b88:	685a      	ldr	r2, [r3, #4]
 8014b8a:	4b12      	ldr	r3, [pc, #72]	@ (8014bd4 <pvPortMalloc+0x18c>)
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	431a      	orrs	r2, r3
 8014b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b92:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b96:	2200      	movs	r2, #0
 8014b98:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014b9a:	f7fe fac7 	bl	801312c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014b9e:	69fb      	ldr	r3, [r7, #28]
 8014ba0:	f003 0307 	and.w	r3, r3, #7
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d00d      	beq.n	8014bc4 <pvPortMalloc+0x17c>
	__asm volatile
 8014ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bac:	b672      	cpsid	i
 8014bae:	f383 8811 	msr	BASEPRI, r3
 8014bb2:	f3bf 8f6f 	isb	sy
 8014bb6:	f3bf 8f4f 	dsb	sy
 8014bba:	b662      	cpsie	i
 8014bbc:	60fb      	str	r3, [r7, #12]
}
 8014bbe:	bf00      	nop
 8014bc0:	bf00      	nop
 8014bc2:	e7fd      	b.n	8014bc0 <pvPortMalloc+0x178>
	return pvReturn;
 8014bc4:	69fb      	ldr	r3, [r7, #28]
}
 8014bc6:	4618      	mov	r0, r3
 8014bc8:	3728      	adds	r7, #40	@ 0x28
 8014bca:	46bd      	mov	sp, r7
 8014bcc:	bd80      	pop	{r7, pc}
 8014bce:	bf00      	nop
 8014bd0:	20018a94 	.word	0x20018a94
 8014bd4:	20018aa0 	.word	0x20018aa0
 8014bd8:	20018a98 	.word	0x20018a98
 8014bdc:	20018a8c 	.word	0x20018a8c
 8014be0:	20018a9c 	.word	0x20018a9c

08014be4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014be4:	b580      	push	{r7, lr}
 8014be6:	b086      	sub	sp, #24
 8014be8:	af00      	add	r7, sp, #0
 8014bea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d04e      	beq.n	8014c94 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014bf6:	2308      	movs	r3, #8
 8014bf8:	425b      	negs	r3, r3
 8014bfa:	697a      	ldr	r2, [r7, #20]
 8014bfc:	4413      	add	r3, r2
 8014bfe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014c00:	697b      	ldr	r3, [r7, #20]
 8014c02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014c04:	693b      	ldr	r3, [r7, #16]
 8014c06:	685a      	ldr	r2, [r3, #4]
 8014c08:	4b24      	ldr	r3, [pc, #144]	@ (8014c9c <vPortFree+0xb8>)
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	4013      	ands	r3, r2
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d10d      	bne.n	8014c2e <vPortFree+0x4a>
	__asm volatile
 8014c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c16:	b672      	cpsid	i
 8014c18:	f383 8811 	msr	BASEPRI, r3
 8014c1c:	f3bf 8f6f 	isb	sy
 8014c20:	f3bf 8f4f 	dsb	sy
 8014c24:	b662      	cpsie	i
 8014c26:	60fb      	str	r3, [r7, #12]
}
 8014c28:	bf00      	nop
 8014c2a:	bf00      	nop
 8014c2c:	e7fd      	b.n	8014c2a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014c2e:	693b      	ldr	r3, [r7, #16]
 8014c30:	681b      	ldr	r3, [r3, #0]
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d00d      	beq.n	8014c52 <vPortFree+0x6e>
	__asm volatile
 8014c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c3a:	b672      	cpsid	i
 8014c3c:	f383 8811 	msr	BASEPRI, r3
 8014c40:	f3bf 8f6f 	isb	sy
 8014c44:	f3bf 8f4f 	dsb	sy
 8014c48:	b662      	cpsie	i
 8014c4a:	60bb      	str	r3, [r7, #8]
}
 8014c4c:	bf00      	nop
 8014c4e:	bf00      	nop
 8014c50:	e7fd      	b.n	8014c4e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014c52:	693b      	ldr	r3, [r7, #16]
 8014c54:	685a      	ldr	r2, [r3, #4]
 8014c56:	4b11      	ldr	r3, [pc, #68]	@ (8014c9c <vPortFree+0xb8>)
 8014c58:	681b      	ldr	r3, [r3, #0]
 8014c5a:	4013      	ands	r3, r2
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	d019      	beq.n	8014c94 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014c60:	693b      	ldr	r3, [r7, #16]
 8014c62:	681b      	ldr	r3, [r3, #0]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d115      	bne.n	8014c94 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014c68:	693b      	ldr	r3, [r7, #16]
 8014c6a:	685a      	ldr	r2, [r3, #4]
 8014c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8014c9c <vPortFree+0xb8>)
 8014c6e:	681b      	ldr	r3, [r3, #0]
 8014c70:	43db      	mvns	r3, r3
 8014c72:	401a      	ands	r2, r3
 8014c74:	693b      	ldr	r3, [r7, #16]
 8014c76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014c78:	f7fe fa4a 	bl	8013110 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014c7c:	693b      	ldr	r3, [r7, #16]
 8014c7e:	685a      	ldr	r2, [r3, #4]
 8014c80:	4b07      	ldr	r3, [pc, #28]	@ (8014ca0 <vPortFree+0xbc>)
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	4413      	add	r3, r2
 8014c86:	4a06      	ldr	r2, [pc, #24]	@ (8014ca0 <vPortFree+0xbc>)
 8014c88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014c8a:	6938      	ldr	r0, [r7, #16]
 8014c8c:	f000 f86c 	bl	8014d68 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8014c90:	f7fe fa4c 	bl	801312c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014c94:	bf00      	nop
 8014c96:	3718      	adds	r7, #24
 8014c98:	46bd      	mov	sp, r7
 8014c9a:	bd80      	pop	{r7, pc}
 8014c9c:	20018aa0 	.word	0x20018aa0
 8014ca0:	20018a98 	.word	0x20018a98

08014ca4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014ca4:	b480      	push	{r7}
 8014ca6:	b085      	sub	sp, #20
 8014ca8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014caa:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8014cae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014cb0:	4b27      	ldr	r3, [pc, #156]	@ (8014d50 <prvHeapInit+0xac>)
 8014cb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014cb4:	68fb      	ldr	r3, [r7, #12]
 8014cb6:	f003 0307 	and.w	r3, r3, #7
 8014cba:	2b00      	cmp	r3, #0
 8014cbc:	d00c      	beq.n	8014cd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	3307      	adds	r3, #7
 8014cc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014cc4:	68fb      	ldr	r3, [r7, #12]
 8014cc6:	f023 0307 	bic.w	r3, r3, #7
 8014cca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014ccc:	68ba      	ldr	r2, [r7, #8]
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	1ad3      	subs	r3, r2, r3
 8014cd2:	4a1f      	ldr	r2, [pc, #124]	@ (8014d50 <prvHeapInit+0xac>)
 8014cd4:	4413      	add	r3, r2
 8014cd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014cd8:	68fb      	ldr	r3, [r7, #12]
 8014cda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8014d54 <prvHeapInit+0xb0>)
 8014cde:	687b      	ldr	r3, [r7, #4]
 8014ce0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8014d54 <prvHeapInit+0xb0>)
 8014ce4:	2200      	movs	r2, #0
 8014ce6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	68ba      	ldr	r2, [r7, #8]
 8014cec:	4413      	add	r3, r2
 8014cee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014cf0:	2208      	movs	r2, #8
 8014cf2:	68fb      	ldr	r3, [r7, #12]
 8014cf4:	1a9b      	subs	r3, r3, r2
 8014cf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014cf8:	68fb      	ldr	r3, [r7, #12]
 8014cfa:	f023 0307 	bic.w	r3, r3, #7
 8014cfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	4a15      	ldr	r2, [pc, #84]	@ (8014d58 <prvHeapInit+0xb4>)
 8014d04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014d06:	4b14      	ldr	r3, [pc, #80]	@ (8014d58 <prvHeapInit+0xb4>)
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	2200      	movs	r2, #0
 8014d0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014d0e:	4b12      	ldr	r3, [pc, #72]	@ (8014d58 <prvHeapInit+0xb4>)
 8014d10:	681b      	ldr	r3, [r3, #0]
 8014d12:	2200      	movs	r2, #0
 8014d14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014d1a:	683b      	ldr	r3, [r7, #0]
 8014d1c:	68fa      	ldr	r2, [r7, #12]
 8014d1e:	1ad2      	subs	r2, r2, r3
 8014d20:	683b      	ldr	r3, [r7, #0]
 8014d22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014d24:	4b0c      	ldr	r3, [pc, #48]	@ (8014d58 <prvHeapInit+0xb4>)
 8014d26:	681a      	ldr	r2, [r3, #0]
 8014d28:	683b      	ldr	r3, [r7, #0]
 8014d2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014d2c:	683b      	ldr	r3, [r7, #0]
 8014d2e:	685b      	ldr	r3, [r3, #4]
 8014d30:	4a0a      	ldr	r2, [pc, #40]	@ (8014d5c <prvHeapInit+0xb8>)
 8014d32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014d34:	683b      	ldr	r3, [r7, #0]
 8014d36:	685b      	ldr	r3, [r3, #4]
 8014d38:	4a09      	ldr	r2, [pc, #36]	@ (8014d60 <prvHeapInit+0xbc>)
 8014d3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014d3c:	4b09      	ldr	r3, [pc, #36]	@ (8014d64 <prvHeapInit+0xc0>)
 8014d3e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8014d42:	601a      	str	r2, [r3, #0]
}
 8014d44:	bf00      	nop
 8014d46:	3714      	adds	r7, #20
 8014d48:	46bd      	mov	sp, r7
 8014d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d4e:	4770      	bx	lr
 8014d50:	2000c28c 	.word	0x2000c28c
 8014d54:	20018a8c 	.word	0x20018a8c
 8014d58:	20018a94 	.word	0x20018a94
 8014d5c:	20018a9c 	.word	0x20018a9c
 8014d60:	20018a98 	.word	0x20018a98
 8014d64:	20018aa0 	.word	0x20018aa0

08014d68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014d68:	b480      	push	{r7}
 8014d6a:	b085      	sub	sp, #20
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014d70:	4b28      	ldr	r3, [pc, #160]	@ (8014e14 <prvInsertBlockIntoFreeList+0xac>)
 8014d72:	60fb      	str	r3, [r7, #12]
 8014d74:	e002      	b.n	8014d7c <prvInsertBlockIntoFreeList+0x14>
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	60fb      	str	r3, [r7, #12]
 8014d7c:	68fb      	ldr	r3, [r7, #12]
 8014d7e:	681b      	ldr	r3, [r3, #0]
 8014d80:	687a      	ldr	r2, [r7, #4]
 8014d82:	429a      	cmp	r2, r3
 8014d84:	d8f7      	bhi.n	8014d76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014d8a:	68fb      	ldr	r3, [r7, #12]
 8014d8c:	685b      	ldr	r3, [r3, #4]
 8014d8e:	68ba      	ldr	r2, [r7, #8]
 8014d90:	4413      	add	r3, r2
 8014d92:	687a      	ldr	r2, [r7, #4]
 8014d94:	429a      	cmp	r2, r3
 8014d96:	d108      	bne.n	8014daa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	685a      	ldr	r2, [r3, #4]
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	685b      	ldr	r3, [r3, #4]
 8014da0:	441a      	add	r2, r3
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	685b      	ldr	r3, [r3, #4]
 8014db2:	68ba      	ldr	r2, [r7, #8]
 8014db4:	441a      	add	r2, r3
 8014db6:	68fb      	ldr	r3, [r7, #12]
 8014db8:	681b      	ldr	r3, [r3, #0]
 8014dba:	429a      	cmp	r2, r3
 8014dbc:	d118      	bne.n	8014df0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	681a      	ldr	r2, [r3, #0]
 8014dc2:	4b15      	ldr	r3, [pc, #84]	@ (8014e18 <prvInsertBlockIntoFreeList+0xb0>)
 8014dc4:	681b      	ldr	r3, [r3, #0]
 8014dc6:	429a      	cmp	r2, r3
 8014dc8:	d00d      	beq.n	8014de6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	685a      	ldr	r2, [r3, #4]
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	681b      	ldr	r3, [r3, #0]
 8014dd2:	685b      	ldr	r3, [r3, #4]
 8014dd4:	441a      	add	r2, r3
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	681a      	ldr	r2, [r3, #0]
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	601a      	str	r2, [r3, #0]
 8014de4:	e008      	b.n	8014df8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014de6:	4b0c      	ldr	r3, [pc, #48]	@ (8014e18 <prvInsertBlockIntoFreeList+0xb0>)
 8014de8:	681a      	ldr	r2, [r3, #0]
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	601a      	str	r2, [r3, #0]
 8014dee:	e003      	b.n	8014df8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	681a      	ldr	r2, [r3, #0]
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014df8:	68fa      	ldr	r2, [r7, #12]
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	429a      	cmp	r2, r3
 8014dfe:	d002      	beq.n	8014e06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	687a      	ldr	r2, [r7, #4]
 8014e04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014e06:	bf00      	nop
 8014e08:	3714      	adds	r7, #20
 8014e0a:	46bd      	mov	sp, r7
 8014e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e10:	4770      	bx	lr
 8014e12:	bf00      	nop
 8014e14:	20018a8c 	.word	0x20018a8c
 8014e18:	20018a94 	.word	0x20018a94

08014e1c <malloc>:
 8014e1c:	4b02      	ldr	r3, [pc, #8]	@ (8014e28 <malloc+0xc>)
 8014e1e:	4601      	mov	r1, r0
 8014e20:	6818      	ldr	r0, [r3, #0]
 8014e22:	f000 b825 	b.w	8014e70 <_malloc_r>
 8014e26:	bf00      	nop
 8014e28:	2000006c 	.word	0x2000006c

08014e2c <sbrk_aligned>:
 8014e2c:	b570      	push	{r4, r5, r6, lr}
 8014e2e:	4e0f      	ldr	r6, [pc, #60]	@ (8014e6c <sbrk_aligned+0x40>)
 8014e30:	460c      	mov	r4, r1
 8014e32:	6831      	ldr	r1, [r6, #0]
 8014e34:	4605      	mov	r5, r0
 8014e36:	b911      	cbnz	r1, 8014e3e <sbrk_aligned+0x12>
 8014e38:	f000 fb80 	bl	801553c <_sbrk_r>
 8014e3c:	6030      	str	r0, [r6, #0]
 8014e3e:	4621      	mov	r1, r4
 8014e40:	4628      	mov	r0, r5
 8014e42:	f000 fb7b 	bl	801553c <_sbrk_r>
 8014e46:	1c43      	adds	r3, r0, #1
 8014e48:	d103      	bne.n	8014e52 <sbrk_aligned+0x26>
 8014e4a:	f04f 34ff 	mov.w	r4, #4294967295
 8014e4e:	4620      	mov	r0, r4
 8014e50:	bd70      	pop	{r4, r5, r6, pc}
 8014e52:	1cc4      	adds	r4, r0, #3
 8014e54:	f024 0403 	bic.w	r4, r4, #3
 8014e58:	42a0      	cmp	r0, r4
 8014e5a:	d0f8      	beq.n	8014e4e <sbrk_aligned+0x22>
 8014e5c:	1a21      	subs	r1, r4, r0
 8014e5e:	4628      	mov	r0, r5
 8014e60:	f000 fb6c 	bl	801553c <_sbrk_r>
 8014e64:	3001      	adds	r0, #1
 8014e66:	d1f2      	bne.n	8014e4e <sbrk_aligned+0x22>
 8014e68:	e7ef      	b.n	8014e4a <sbrk_aligned+0x1e>
 8014e6a:	bf00      	nop
 8014e6c:	20018aa4 	.word	0x20018aa4

08014e70 <_malloc_r>:
 8014e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014e74:	1ccd      	adds	r5, r1, #3
 8014e76:	f025 0503 	bic.w	r5, r5, #3
 8014e7a:	3508      	adds	r5, #8
 8014e7c:	2d0c      	cmp	r5, #12
 8014e7e:	bf38      	it	cc
 8014e80:	250c      	movcc	r5, #12
 8014e82:	2d00      	cmp	r5, #0
 8014e84:	4606      	mov	r6, r0
 8014e86:	db01      	blt.n	8014e8c <_malloc_r+0x1c>
 8014e88:	42a9      	cmp	r1, r5
 8014e8a:	d904      	bls.n	8014e96 <_malloc_r+0x26>
 8014e8c:	230c      	movs	r3, #12
 8014e8e:	6033      	str	r3, [r6, #0]
 8014e90:	2000      	movs	r0, #0
 8014e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014e96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014f6c <_malloc_r+0xfc>
 8014e9a:	f000 f869 	bl	8014f70 <__malloc_lock>
 8014e9e:	f8d8 3000 	ldr.w	r3, [r8]
 8014ea2:	461c      	mov	r4, r3
 8014ea4:	bb44      	cbnz	r4, 8014ef8 <_malloc_r+0x88>
 8014ea6:	4629      	mov	r1, r5
 8014ea8:	4630      	mov	r0, r6
 8014eaa:	f7ff ffbf 	bl	8014e2c <sbrk_aligned>
 8014eae:	1c43      	adds	r3, r0, #1
 8014eb0:	4604      	mov	r4, r0
 8014eb2:	d158      	bne.n	8014f66 <_malloc_r+0xf6>
 8014eb4:	f8d8 4000 	ldr.w	r4, [r8]
 8014eb8:	4627      	mov	r7, r4
 8014eba:	2f00      	cmp	r7, #0
 8014ebc:	d143      	bne.n	8014f46 <_malloc_r+0xd6>
 8014ebe:	2c00      	cmp	r4, #0
 8014ec0:	d04b      	beq.n	8014f5a <_malloc_r+0xea>
 8014ec2:	6823      	ldr	r3, [r4, #0]
 8014ec4:	4639      	mov	r1, r7
 8014ec6:	4630      	mov	r0, r6
 8014ec8:	eb04 0903 	add.w	r9, r4, r3
 8014ecc:	f000 fb36 	bl	801553c <_sbrk_r>
 8014ed0:	4581      	cmp	r9, r0
 8014ed2:	d142      	bne.n	8014f5a <_malloc_r+0xea>
 8014ed4:	6821      	ldr	r1, [r4, #0]
 8014ed6:	1a6d      	subs	r5, r5, r1
 8014ed8:	4629      	mov	r1, r5
 8014eda:	4630      	mov	r0, r6
 8014edc:	f7ff ffa6 	bl	8014e2c <sbrk_aligned>
 8014ee0:	3001      	adds	r0, #1
 8014ee2:	d03a      	beq.n	8014f5a <_malloc_r+0xea>
 8014ee4:	6823      	ldr	r3, [r4, #0]
 8014ee6:	442b      	add	r3, r5
 8014ee8:	6023      	str	r3, [r4, #0]
 8014eea:	f8d8 3000 	ldr.w	r3, [r8]
 8014eee:	685a      	ldr	r2, [r3, #4]
 8014ef0:	bb62      	cbnz	r2, 8014f4c <_malloc_r+0xdc>
 8014ef2:	f8c8 7000 	str.w	r7, [r8]
 8014ef6:	e00f      	b.n	8014f18 <_malloc_r+0xa8>
 8014ef8:	6822      	ldr	r2, [r4, #0]
 8014efa:	1b52      	subs	r2, r2, r5
 8014efc:	d420      	bmi.n	8014f40 <_malloc_r+0xd0>
 8014efe:	2a0b      	cmp	r2, #11
 8014f00:	d917      	bls.n	8014f32 <_malloc_r+0xc2>
 8014f02:	1961      	adds	r1, r4, r5
 8014f04:	42a3      	cmp	r3, r4
 8014f06:	6025      	str	r5, [r4, #0]
 8014f08:	bf18      	it	ne
 8014f0a:	6059      	strne	r1, [r3, #4]
 8014f0c:	6863      	ldr	r3, [r4, #4]
 8014f0e:	bf08      	it	eq
 8014f10:	f8c8 1000 	streq.w	r1, [r8]
 8014f14:	5162      	str	r2, [r4, r5]
 8014f16:	604b      	str	r3, [r1, #4]
 8014f18:	4630      	mov	r0, r6
 8014f1a:	f000 f82f 	bl	8014f7c <__malloc_unlock>
 8014f1e:	f104 000b 	add.w	r0, r4, #11
 8014f22:	1d23      	adds	r3, r4, #4
 8014f24:	f020 0007 	bic.w	r0, r0, #7
 8014f28:	1ac2      	subs	r2, r0, r3
 8014f2a:	bf1c      	itt	ne
 8014f2c:	1a1b      	subne	r3, r3, r0
 8014f2e:	50a3      	strne	r3, [r4, r2]
 8014f30:	e7af      	b.n	8014e92 <_malloc_r+0x22>
 8014f32:	6862      	ldr	r2, [r4, #4]
 8014f34:	42a3      	cmp	r3, r4
 8014f36:	bf0c      	ite	eq
 8014f38:	f8c8 2000 	streq.w	r2, [r8]
 8014f3c:	605a      	strne	r2, [r3, #4]
 8014f3e:	e7eb      	b.n	8014f18 <_malloc_r+0xa8>
 8014f40:	4623      	mov	r3, r4
 8014f42:	6864      	ldr	r4, [r4, #4]
 8014f44:	e7ae      	b.n	8014ea4 <_malloc_r+0x34>
 8014f46:	463c      	mov	r4, r7
 8014f48:	687f      	ldr	r7, [r7, #4]
 8014f4a:	e7b6      	b.n	8014eba <_malloc_r+0x4a>
 8014f4c:	461a      	mov	r2, r3
 8014f4e:	685b      	ldr	r3, [r3, #4]
 8014f50:	42a3      	cmp	r3, r4
 8014f52:	d1fb      	bne.n	8014f4c <_malloc_r+0xdc>
 8014f54:	2300      	movs	r3, #0
 8014f56:	6053      	str	r3, [r2, #4]
 8014f58:	e7de      	b.n	8014f18 <_malloc_r+0xa8>
 8014f5a:	230c      	movs	r3, #12
 8014f5c:	6033      	str	r3, [r6, #0]
 8014f5e:	4630      	mov	r0, r6
 8014f60:	f000 f80c 	bl	8014f7c <__malloc_unlock>
 8014f64:	e794      	b.n	8014e90 <_malloc_r+0x20>
 8014f66:	6005      	str	r5, [r0, #0]
 8014f68:	e7d6      	b.n	8014f18 <_malloc_r+0xa8>
 8014f6a:	bf00      	nop
 8014f6c:	20018aa8 	.word	0x20018aa8

08014f70 <__malloc_lock>:
 8014f70:	4801      	ldr	r0, [pc, #4]	@ (8014f78 <__malloc_lock+0x8>)
 8014f72:	f7ee ba53 	b.w	800341c <__retarget_lock_acquire_recursive>
 8014f76:	bf00      	nop
 8014f78:	2000ae54 	.word	0x2000ae54

08014f7c <__malloc_unlock>:
 8014f7c:	4801      	ldr	r0, [pc, #4]	@ (8014f84 <__malloc_unlock+0x8>)
 8014f7e:	f7ee ba62 	b.w	8003446 <__retarget_lock_release_recursive>
 8014f82:	bf00      	nop
 8014f84:	2000ae54 	.word	0x2000ae54

08014f88 <std>:
 8014f88:	2300      	movs	r3, #0
 8014f8a:	b510      	push	{r4, lr}
 8014f8c:	4604      	mov	r4, r0
 8014f8e:	e9c0 3300 	strd	r3, r3, [r0]
 8014f92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014f96:	6083      	str	r3, [r0, #8]
 8014f98:	8181      	strh	r1, [r0, #12]
 8014f9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8014f9c:	81c2      	strh	r2, [r0, #14]
 8014f9e:	6183      	str	r3, [r0, #24]
 8014fa0:	4619      	mov	r1, r3
 8014fa2:	2208      	movs	r2, #8
 8014fa4:	305c      	adds	r0, #92	@ 0x5c
 8014fa6:	f000 fa2f 	bl	8015408 <memset>
 8014faa:	4b0d      	ldr	r3, [pc, #52]	@ (8014fe0 <std+0x58>)
 8014fac:	6263      	str	r3, [r4, #36]	@ 0x24
 8014fae:	4b0d      	ldr	r3, [pc, #52]	@ (8014fe4 <std+0x5c>)
 8014fb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8014fe8 <std+0x60>)
 8014fb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8014fec <std+0x64>)
 8014fb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8014fba:	4b0d      	ldr	r3, [pc, #52]	@ (8014ff0 <std+0x68>)
 8014fbc:	6224      	str	r4, [r4, #32]
 8014fbe:	429c      	cmp	r4, r3
 8014fc0:	d006      	beq.n	8014fd0 <std+0x48>
 8014fc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014fc6:	4294      	cmp	r4, r2
 8014fc8:	d002      	beq.n	8014fd0 <std+0x48>
 8014fca:	33d0      	adds	r3, #208	@ 0xd0
 8014fcc:	429c      	cmp	r4, r3
 8014fce:	d105      	bne.n	8014fdc <std+0x54>
 8014fd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014fd8:	f7ee b9f9 	b.w	80033ce <__retarget_lock_init_recursive>
 8014fdc:	bd10      	pop	{r4, pc}
 8014fde:	bf00      	nop
 8014fe0:	08015259 	.word	0x08015259
 8014fe4:	0801527b 	.word	0x0801527b
 8014fe8:	080152b3 	.word	0x080152b3
 8014fec:	080152d7 	.word	0x080152d7
 8014ff0:	20018aac 	.word	0x20018aac

08014ff4 <stdio_exit_handler>:
 8014ff4:	4a02      	ldr	r2, [pc, #8]	@ (8015000 <stdio_exit_handler+0xc>)
 8014ff6:	4903      	ldr	r1, [pc, #12]	@ (8015004 <stdio_exit_handler+0x10>)
 8014ff8:	4803      	ldr	r0, [pc, #12]	@ (8015008 <stdio_exit_handler+0x14>)
 8014ffa:	f000 b869 	b.w	80150d0 <_fwalk_sglue>
 8014ffe:	bf00      	nop
 8015000:	20000060 	.word	0x20000060
 8015004:	08015fd9 	.word	0x08015fd9
 8015008:	20000070 	.word	0x20000070

0801500c <cleanup_stdio>:
 801500c:	6841      	ldr	r1, [r0, #4]
 801500e:	4b0c      	ldr	r3, [pc, #48]	@ (8015040 <cleanup_stdio+0x34>)
 8015010:	4299      	cmp	r1, r3
 8015012:	b510      	push	{r4, lr}
 8015014:	4604      	mov	r4, r0
 8015016:	d001      	beq.n	801501c <cleanup_stdio+0x10>
 8015018:	f000 ffde 	bl	8015fd8 <_fflush_r>
 801501c:	68a1      	ldr	r1, [r4, #8]
 801501e:	4b09      	ldr	r3, [pc, #36]	@ (8015044 <cleanup_stdio+0x38>)
 8015020:	4299      	cmp	r1, r3
 8015022:	d002      	beq.n	801502a <cleanup_stdio+0x1e>
 8015024:	4620      	mov	r0, r4
 8015026:	f000 ffd7 	bl	8015fd8 <_fflush_r>
 801502a:	68e1      	ldr	r1, [r4, #12]
 801502c:	4b06      	ldr	r3, [pc, #24]	@ (8015048 <cleanup_stdio+0x3c>)
 801502e:	4299      	cmp	r1, r3
 8015030:	d004      	beq.n	801503c <cleanup_stdio+0x30>
 8015032:	4620      	mov	r0, r4
 8015034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015038:	f000 bfce 	b.w	8015fd8 <_fflush_r>
 801503c:	bd10      	pop	{r4, pc}
 801503e:	bf00      	nop
 8015040:	20018aac 	.word	0x20018aac
 8015044:	20018b14 	.word	0x20018b14
 8015048:	20018b7c 	.word	0x20018b7c

0801504c <global_stdio_init.part.0>:
 801504c:	b510      	push	{r4, lr}
 801504e:	4b0b      	ldr	r3, [pc, #44]	@ (801507c <global_stdio_init.part.0+0x30>)
 8015050:	4c0b      	ldr	r4, [pc, #44]	@ (8015080 <global_stdio_init.part.0+0x34>)
 8015052:	4a0c      	ldr	r2, [pc, #48]	@ (8015084 <global_stdio_init.part.0+0x38>)
 8015054:	601a      	str	r2, [r3, #0]
 8015056:	4620      	mov	r0, r4
 8015058:	2200      	movs	r2, #0
 801505a:	2104      	movs	r1, #4
 801505c:	f7ff ff94 	bl	8014f88 <std>
 8015060:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015064:	2201      	movs	r2, #1
 8015066:	2109      	movs	r1, #9
 8015068:	f7ff ff8e 	bl	8014f88 <std>
 801506c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015070:	2202      	movs	r2, #2
 8015072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015076:	2112      	movs	r1, #18
 8015078:	f7ff bf86 	b.w	8014f88 <std>
 801507c:	20018be4 	.word	0x20018be4
 8015080:	20018aac 	.word	0x20018aac
 8015084:	08014ff5 	.word	0x08014ff5

08015088 <__sfp_lock_acquire>:
 8015088:	4801      	ldr	r0, [pc, #4]	@ (8015090 <__sfp_lock_acquire+0x8>)
 801508a:	f7ee b9c7 	b.w	800341c <__retarget_lock_acquire_recursive>
 801508e:	bf00      	nop
 8015090:	2000ae48 	.word	0x2000ae48

08015094 <__sfp_lock_release>:
 8015094:	4801      	ldr	r0, [pc, #4]	@ (801509c <__sfp_lock_release+0x8>)
 8015096:	f7ee b9d6 	b.w	8003446 <__retarget_lock_release_recursive>
 801509a:	bf00      	nop
 801509c:	2000ae48 	.word	0x2000ae48

080150a0 <__sinit>:
 80150a0:	b510      	push	{r4, lr}
 80150a2:	4604      	mov	r4, r0
 80150a4:	f7ff fff0 	bl	8015088 <__sfp_lock_acquire>
 80150a8:	6a23      	ldr	r3, [r4, #32]
 80150aa:	b11b      	cbz	r3, 80150b4 <__sinit+0x14>
 80150ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80150b0:	f7ff bff0 	b.w	8015094 <__sfp_lock_release>
 80150b4:	4b04      	ldr	r3, [pc, #16]	@ (80150c8 <__sinit+0x28>)
 80150b6:	6223      	str	r3, [r4, #32]
 80150b8:	4b04      	ldr	r3, [pc, #16]	@ (80150cc <__sinit+0x2c>)
 80150ba:	681b      	ldr	r3, [r3, #0]
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d1f5      	bne.n	80150ac <__sinit+0xc>
 80150c0:	f7ff ffc4 	bl	801504c <global_stdio_init.part.0>
 80150c4:	e7f2      	b.n	80150ac <__sinit+0xc>
 80150c6:	bf00      	nop
 80150c8:	0801500d 	.word	0x0801500d
 80150cc:	20018be4 	.word	0x20018be4

080150d0 <_fwalk_sglue>:
 80150d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80150d4:	4607      	mov	r7, r0
 80150d6:	4688      	mov	r8, r1
 80150d8:	4614      	mov	r4, r2
 80150da:	2600      	movs	r6, #0
 80150dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80150e0:	f1b9 0901 	subs.w	r9, r9, #1
 80150e4:	d505      	bpl.n	80150f2 <_fwalk_sglue+0x22>
 80150e6:	6824      	ldr	r4, [r4, #0]
 80150e8:	2c00      	cmp	r4, #0
 80150ea:	d1f7      	bne.n	80150dc <_fwalk_sglue+0xc>
 80150ec:	4630      	mov	r0, r6
 80150ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80150f2:	89ab      	ldrh	r3, [r5, #12]
 80150f4:	2b01      	cmp	r3, #1
 80150f6:	d907      	bls.n	8015108 <_fwalk_sglue+0x38>
 80150f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80150fc:	3301      	adds	r3, #1
 80150fe:	d003      	beq.n	8015108 <_fwalk_sglue+0x38>
 8015100:	4629      	mov	r1, r5
 8015102:	4638      	mov	r0, r7
 8015104:	47c0      	blx	r8
 8015106:	4306      	orrs	r6, r0
 8015108:	3568      	adds	r5, #104	@ 0x68
 801510a:	e7e9      	b.n	80150e0 <_fwalk_sglue+0x10>

0801510c <iprintf>:
 801510c:	b40f      	push	{r0, r1, r2, r3}
 801510e:	b507      	push	{r0, r1, r2, lr}
 8015110:	4906      	ldr	r1, [pc, #24]	@ (801512c <iprintf+0x20>)
 8015112:	ab04      	add	r3, sp, #16
 8015114:	6808      	ldr	r0, [r1, #0]
 8015116:	f853 2b04 	ldr.w	r2, [r3], #4
 801511a:	6881      	ldr	r1, [r0, #8]
 801511c:	9301      	str	r3, [sp, #4]
 801511e:	f000 fc33 	bl	8015988 <_vfiprintf_r>
 8015122:	b003      	add	sp, #12
 8015124:	f85d eb04 	ldr.w	lr, [sp], #4
 8015128:	b004      	add	sp, #16
 801512a:	4770      	bx	lr
 801512c:	2000006c 	.word	0x2000006c

08015130 <_puts_r>:
 8015130:	6a03      	ldr	r3, [r0, #32]
 8015132:	b570      	push	{r4, r5, r6, lr}
 8015134:	6884      	ldr	r4, [r0, #8]
 8015136:	4605      	mov	r5, r0
 8015138:	460e      	mov	r6, r1
 801513a:	b90b      	cbnz	r3, 8015140 <_puts_r+0x10>
 801513c:	f7ff ffb0 	bl	80150a0 <__sinit>
 8015140:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015142:	07db      	lsls	r3, r3, #31
 8015144:	d405      	bmi.n	8015152 <_puts_r+0x22>
 8015146:	89a3      	ldrh	r3, [r4, #12]
 8015148:	0598      	lsls	r0, r3, #22
 801514a:	d402      	bmi.n	8015152 <_puts_r+0x22>
 801514c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801514e:	f7ee f965 	bl	800341c <__retarget_lock_acquire_recursive>
 8015152:	89a3      	ldrh	r3, [r4, #12]
 8015154:	0719      	lsls	r1, r3, #28
 8015156:	d502      	bpl.n	801515e <_puts_r+0x2e>
 8015158:	6923      	ldr	r3, [r4, #16]
 801515a:	2b00      	cmp	r3, #0
 801515c:	d135      	bne.n	80151ca <_puts_r+0x9a>
 801515e:	4621      	mov	r1, r4
 8015160:	4628      	mov	r0, r5
 8015162:	f000 f8fb 	bl	801535c <__swsetup_r>
 8015166:	b380      	cbz	r0, 80151ca <_puts_r+0x9a>
 8015168:	f04f 35ff 	mov.w	r5, #4294967295
 801516c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801516e:	07da      	lsls	r2, r3, #31
 8015170:	d405      	bmi.n	801517e <_puts_r+0x4e>
 8015172:	89a3      	ldrh	r3, [r4, #12]
 8015174:	059b      	lsls	r3, r3, #22
 8015176:	d402      	bmi.n	801517e <_puts_r+0x4e>
 8015178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801517a:	f7ee f964 	bl	8003446 <__retarget_lock_release_recursive>
 801517e:	4628      	mov	r0, r5
 8015180:	bd70      	pop	{r4, r5, r6, pc}
 8015182:	2b00      	cmp	r3, #0
 8015184:	da04      	bge.n	8015190 <_puts_r+0x60>
 8015186:	69a2      	ldr	r2, [r4, #24]
 8015188:	429a      	cmp	r2, r3
 801518a:	dc17      	bgt.n	80151bc <_puts_r+0x8c>
 801518c:	290a      	cmp	r1, #10
 801518e:	d015      	beq.n	80151bc <_puts_r+0x8c>
 8015190:	6823      	ldr	r3, [r4, #0]
 8015192:	1c5a      	adds	r2, r3, #1
 8015194:	6022      	str	r2, [r4, #0]
 8015196:	7019      	strb	r1, [r3, #0]
 8015198:	68a3      	ldr	r3, [r4, #8]
 801519a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801519e:	3b01      	subs	r3, #1
 80151a0:	60a3      	str	r3, [r4, #8]
 80151a2:	2900      	cmp	r1, #0
 80151a4:	d1ed      	bne.n	8015182 <_puts_r+0x52>
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	da11      	bge.n	80151ce <_puts_r+0x9e>
 80151aa:	4622      	mov	r2, r4
 80151ac:	210a      	movs	r1, #10
 80151ae:	4628      	mov	r0, r5
 80151b0:	f000 f895 	bl	80152de <__swbuf_r>
 80151b4:	3001      	adds	r0, #1
 80151b6:	d0d7      	beq.n	8015168 <_puts_r+0x38>
 80151b8:	250a      	movs	r5, #10
 80151ba:	e7d7      	b.n	801516c <_puts_r+0x3c>
 80151bc:	4622      	mov	r2, r4
 80151be:	4628      	mov	r0, r5
 80151c0:	f000 f88d 	bl	80152de <__swbuf_r>
 80151c4:	3001      	adds	r0, #1
 80151c6:	d1e7      	bne.n	8015198 <_puts_r+0x68>
 80151c8:	e7ce      	b.n	8015168 <_puts_r+0x38>
 80151ca:	3e01      	subs	r6, #1
 80151cc:	e7e4      	b.n	8015198 <_puts_r+0x68>
 80151ce:	6823      	ldr	r3, [r4, #0]
 80151d0:	1c5a      	adds	r2, r3, #1
 80151d2:	6022      	str	r2, [r4, #0]
 80151d4:	220a      	movs	r2, #10
 80151d6:	701a      	strb	r2, [r3, #0]
 80151d8:	e7ee      	b.n	80151b8 <_puts_r+0x88>
	...

080151dc <puts>:
 80151dc:	4b02      	ldr	r3, [pc, #8]	@ (80151e8 <puts+0xc>)
 80151de:	4601      	mov	r1, r0
 80151e0:	6818      	ldr	r0, [r3, #0]
 80151e2:	f7ff bfa5 	b.w	8015130 <_puts_r>
 80151e6:	bf00      	nop
 80151e8:	2000006c 	.word	0x2000006c

080151ec <sniprintf>:
 80151ec:	b40c      	push	{r2, r3}
 80151ee:	b530      	push	{r4, r5, lr}
 80151f0:	4b18      	ldr	r3, [pc, #96]	@ (8015254 <sniprintf+0x68>)
 80151f2:	1e0c      	subs	r4, r1, #0
 80151f4:	681d      	ldr	r5, [r3, #0]
 80151f6:	b09d      	sub	sp, #116	@ 0x74
 80151f8:	da08      	bge.n	801520c <sniprintf+0x20>
 80151fa:	238b      	movs	r3, #139	@ 0x8b
 80151fc:	602b      	str	r3, [r5, #0]
 80151fe:	f04f 30ff 	mov.w	r0, #4294967295
 8015202:	b01d      	add	sp, #116	@ 0x74
 8015204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015208:	b002      	add	sp, #8
 801520a:	4770      	bx	lr
 801520c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015210:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015214:	f04f 0300 	mov.w	r3, #0
 8015218:	931b      	str	r3, [sp, #108]	@ 0x6c
 801521a:	bf14      	ite	ne
 801521c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015220:	4623      	moveq	r3, r4
 8015222:	9304      	str	r3, [sp, #16]
 8015224:	9307      	str	r3, [sp, #28]
 8015226:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801522a:	9002      	str	r0, [sp, #8]
 801522c:	9006      	str	r0, [sp, #24]
 801522e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015232:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8015234:	ab21      	add	r3, sp, #132	@ 0x84
 8015236:	a902      	add	r1, sp, #8
 8015238:	4628      	mov	r0, r5
 801523a:	9301      	str	r3, [sp, #4]
 801523c:	f000 fa7e 	bl	801573c <_svfiprintf_r>
 8015240:	1c43      	adds	r3, r0, #1
 8015242:	bfbc      	itt	lt
 8015244:	238b      	movlt	r3, #139	@ 0x8b
 8015246:	602b      	strlt	r3, [r5, #0]
 8015248:	2c00      	cmp	r4, #0
 801524a:	d0da      	beq.n	8015202 <sniprintf+0x16>
 801524c:	9b02      	ldr	r3, [sp, #8]
 801524e:	2200      	movs	r2, #0
 8015250:	701a      	strb	r2, [r3, #0]
 8015252:	e7d6      	b.n	8015202 <sniprintf+0x16>
 8015254:	2000006c 	.word	0x2000006c

08015258 <__sread>:
 8015258:	b510      	push	{r4, lr}
 801525a:	460c      	mov	r4, r1
 801525c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015260:	f000 f95a 	bl	8015518 <_read_r>
 8015264:	2800      	cmp	r0, #0
 8015266:	bfab      	itete	ge
 8015268:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801526a:	89a3      	ldrhlt	r3, [r4, #12]
 801526c:	181b      	addge	r3, r3, r0
 801526e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015272:	bfac      	ite	ge
 8015274:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015276:	81a3      	strhlt	r3, [r4, #12]
 8015278:	bd10      	pop	{r4, pc}

0801527a <__swrite>:
 801527a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801527e:	461f      	mov	r7, r3
 8015280:	898b      	ldrh	r3, [r1, #12]
 8015282:	05db      	lsls	r3, r3, #23
 8015284:	4605      	mov	r5, r0
 8015286:	460c      	mov	r4, r1
 8015288:	4616      	mov	r6, r2
 801528a:	d505      	bpl.n	8015298 <__swrite+0x1e>
 801528c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015290:	2302      	movs	r3, #2
 8015292:	2200      	movs	r2, #0
 8015294:	f000 f92e 	bl	80154f4 <_lseek_r>
 8015298:	89a3      	ldrh	r3, [r4, #12]
 801529a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801529e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80152a2:	81a3      	strh	r3, [r4, #12]
 80152a4:	4632      	mov	r2, r6
 80152a6:	463b      	mov	r3, r7
 80152a8:	4628      	mov	r0, r5
 80152aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80152ae:	f000 b955 	b.w	801555c <_write_r>

080152b2 <__sseek>:
 80152b2:	b510      	push	{r4, lr}
 80152b4:	460c      	mov	r4, r1
 80152b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152ba:	f000 f91b 	bl	80154f4 <_lseek_r>
 80152be:	1c43      	adds	r3, r0, #1
 80152c0:	89a3      	ldrh	r3, [r4, #12]
 80152c2:	bf15      	itete	ne
 80152c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80152c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80152ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80152ce:	81a3      	strheq	r3, [r4, #12]
 80152d0:	bf18      	it	ne
 80152d2:	81a3      	strhne	r3, [r4, #12]
 80152d4:	bd10      	pop	{r4, pc}

080152d6 <__sclose>:
 80152d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152da:	f000 b89d 	b.w	8015418 <_close_r>

080152de <__swbuf_r>:
 80152de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152e0:	460e      	mov	r6, r1
 80152e2:	4614      	mov	r4, r2
 80152e4:	4605      	mov	r5, r0
 80152e6:	b118      	cbz	r0, 80152f0 <__swbuf_r+0x12>
 80152e8:	6a03      	ldr	r3, [r0, #32]
 80152ea:	b90b      	cbnz	r3, 80152f0 <__swbuf_r+0x12>
 80152ec:	f7ff fed8 	bl	80150a0 <__sinit>
 80152f0:	69a3      	ldr	r3, [r4, #24]
 80152f2:	60a3      	str	r3, [r4, #8]
 80152f4:	89a3      	ldrh	r3, [r4, #12]
 80152f6:	071a      	lsls	r2, r3, #28
 80152f8:	d501      	bpl.n	80152fe <__swbuf_r+0x20>
 80152fa:	6923      	ldr	r3, [r4, #16]
 80152fc:	b943      	cbnz	r3, 8015310 <__swbuf_r+0x32>
 80152fe:	4621      	mov	r1, r4
 8015300:	4628      	mov	r0, r5
 8015302:	f000 f82b 	bl	801535c <__swsetup_r>
 8015306:	b118      	cbz	r0, 8015310 <__swbuf_r+0x32>
 8015308:	f04f 37ff 	mov.w	r7, #4294967295
 801530c:	4638      	mov	r0, r7
 801530e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015310:	6823      	ldr	r3, [r4, #0]
 8015312:	6922      	ldr	r2, [r4, #16]
 8015314:	1a98      	subs	r0, r3, r2
 8015316:	6963      	ldr	r3, [r4, #20]
 8015318:	b2f6      	uxtb	r6, r6
 801531a:	4283      	cmp	r3, r0
 801531c:	4637      	mov	r7, r6
 801531e:	dc05      	bgt.n	801532c <__swbuf_r+0x4e>
 8015320:	4621      	mov	r1, r4
 8015322:	4628      	mov	r0, r5
 8015324:	f000 fe58 	bl	8015fd8 <_fflush_r>
 8015328:	2800      	cmp	r0, #0
 801532a:	d1ed      	bne.n	8015308 <__swbuf_r+0x2a>
 801532c:	68a3      	ldr	r3, [r4, #8]
 801532e:	3b01      	subs	r3, #1
 8015330:	60a3      	str	r3, [r4, #8]
 8015332:	6823      	ldr	r3, [r4, #0]
 8015334:	1c5a      	adds	r2, r3, #1
 8015336:	6022      	str	r2, [r4, #0]
 8015338:	701e      	strb	r6, [r3, #0]
 801533a:	6962      	ldr	r2, [r4, #20]
 801533c:	1c43      	adds	r3, r0, #1
 801533e:	429a      	cmp	r2, r3
 8015340:	d004      	beq.n	801534c <__swbuf_r+0x6e>
 8015342:	89a3      	ldrh	r3, [r4, #12]
 8015344:	07db      	lsls	r3, r3, #31
 8015346:	d5e1      	bpl.n	801530c <__swbuf_r+0x2e>
 8015348:	2e0a      	cmp	r6, #10
 801534a:	d1df      	bne.n	801530c <__swbuf_r+0x2e>
 801534c:	4621      	mov	r1, r4
 801534e:	4628      	mov	r0, r5
 8015350:	f000 fe42 	bl	8015fd8 <_fflush_r>
 8015354:	2800      	cmp	r0, #0
 8015356:	d0d9      	beq.n	801530c <__swbuf_r+0x2e>
 8015358:	e7d6      	b.n	8015308 <__swbuf_r+0x2a>
	...

0801535c <__swsetup_r>:
 801535c:	b538      	push	{r3, r4, r5, lr}
 801535e:	4b29      	ldr	r3, [pc, #164]	@ (8015404 <__swsetup_r+0xa8>)
 8015360:	4605      	mov	r5, r0
 8015362:	6818      	ldr	r0, [r3, #0]
 8015364:	460c      	mov	r4, r1
 8015366:	b118      	cbz	r0, 8015370 <__swsetup_r+0x14>
 8015368:	6a03      	ldr	r3, [r0, #32]
 801536a:	b90b      	cbnz	r3, 8015370 <__swsetup_r+0x14>
 801536c:	f7ff fe98 	bl	80150a0 <__sinit>
 8015370:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015374:	0719      	lsls	r1, r3, #28
 8015376:	d422      	bmi.n	80153be <__swsetup_r+0x62>
 8015378:	06da      	lsls	r2, r3, #27
 801537a:	d407      	bmi.n	801538c <__swsetup_r+0x30>
 801537c:	2209      	movs	r2, #9
 801537e:	602a      	str	r2, [r5, #0]
 8015380:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015384:	81a3      	strh	r3, [r4, #12]
 8015386:	f04f 30ff 	mov.w	r0, #4294967295
 801538a:	e033      	b.n	80153f4 <__swsetup_r+0x98>
 801538c:	0758      	lsls	r0, r3, #29
 801538e:	d512      	bpl.n	80153b6 <__swsetup_r+0x5a>
 8015390:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015392:	b141      	cbz	r1, 80153a6 <__swsetup_r+0x4a>
 8015394:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015398:	4299      	cmp	r1, r3
 801539a:	d002      	beq.n	80153a2 <__swsetup_r+0x46>
 801539c:	4628      	mov	r0, r5
 801539e:	f000 f927 	bl	80155f0 <_free_r>
 80153a2:	2300      	movs	r3, #0
 80153a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80153a6:	89a3      	ldrh	r3, [r4, #12]
 80153a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80153ac:	81a3      	strh	r3, [r4, #12]
 80153ae:	2300      	movs	r3, #0
 80153b0:	6063      	str	r3, [r4, #4]
 80153b2:	6923      	ldr	r3, [r4, #16]
 80153b4:	6023      	str	r3, [r4, #0]
 80153b6:	89a3      	ldrh	r3, [r4, #12]
 80153b8:	f043 0308 	orr.w	r3, r3, #8
 80153bc:	81a3      	strh	r3, [r4, #12]
 80153be:	6923      	ldr	r3, [r4, #16]
 80153c0:	b94b      	cbnz	r3, 80153d6 <__swsetup_r+0x7a>
 80153c2:	89a3      	ldrh	r3, [r4, #12]
 80153c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80153c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80153cc:	d003      	beq.n	80153d6 <__swsetup_r+0x7a>
 80153ce:	4621      	mov	r1, r4
 80153d0:	4628      	mov	r0, r5
 80153d2:	f000 fe4f 	bl	8016074 <__smakebuf_r>
 80153d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153da:	f013 0201 	ands.w	r2, r3, #1
 80153de:	d00a      	beq.n	80153f6 <__swsetup_r+0x9a>
 80153e0:	2200      	movs	r2, #0
 80153e2:	60a2      	str	r2, [r4, #8]
 80153e4:	6962      	ldr	r2, [r4, #20]
 80153e6:	4252      	negs	r2, r2
 80153e8:	61a2      	str	r2, [r4, #24]
 80153ea:	6922      	ldr	r2, [r4, #16]
 80153ec:	b942      	cbnz	r2, 8015400 <__swsetup_r+0xa4>
 80153ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80153f2:	d1c5      	bne.n	8015380 <__swsetup_r+0x24>
 80153f4:	bd38      	pop	{r3, r4, r5, pc}
 80153f6:	0799      	lsls	r1, r3, #30
 80153f8:	bf58      	it	pl
 80153fa:	6962      	ldrpl	r2, [r4, #20]
 80153fc:	60a2      	str	r2, [r4, #8]
 80153fe:	e7f4      	b.n	80153ea <__swsetup_r+0x8e>
 8015400:	2000      	movs	r0, #0
 8015402:	e7f7      	b.n	80153f4 <__swsetup_r+0x98>
 8015404:	2000006c 	.word	0x2000006c

08015408 <memset>:
 8015408:	4402      	add	r2, r0
 801540a:	4603      	mov	r3, r0
 801540c:	4293      	cmp	r3, r2
 801540e:	d100      	bne.n	8015412 <memset+0xa>
 8015410:	4770      	bx	lr
 8015412:	f803 1b01 	strb.w	r1, [r3], #1
 8015416:	e7f9      	b.n	801540c <memset+0x4>

08015418 <_close_r>:
 8015418:	b538      	push	{r3, r4, r5, lr}
 801541a:	4d06      	ldr	r5, [pc, #24]	@ (8015434 <_close_r+0x1c>)
 801541c:	2300      	movs	r3, #0
 801541e:	4604      	mov	r4, r0
 8015420:	4608      	mov	r0, r1
 8015422:	602b      	str	r3, [r5, #0]
 8015424:	f7ed fe1d 	bl	8003062 <_close>
 8015428:	1c43      	adds	r3, r0, #1
 801542a:	d102      	bne.n	8015432 <_close_r+0x1a>
 801542c:	682b      	ldr	r3, [r5, #0]
 801542e:	b103      	cbz	r3, 8015432 <_close_r+0x1a>
 8015430:	6023      	str	r3, [r4, #0]
 8015432:	bd38      	pop	{r3, r4, r5, pc}
 8015434:	20018be8 	.word	0x20018be8

08015438 <_reclaim_reent>:
 8015438:	4b2d      	ldr	r3, [pc, #180]	@ (80154f0 <_reclaim_reent+0xb8>)
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	4283      	cmp	r3, r0
 801543e:	b570      	push	{r4, r5, r6, lr}
 8015440:	4604      	mov	r4, r0
 8015442:	d053      	beq.n	80154ec <_reclaim_reent+0xb4>
 8015444:	69c3      	ldr	r3, [r0, #28]
 8015446:	b31b      	cbz	r3, 8015490 <_reclaim_reent+0x58>
 8015448:	68db      	ldr	r3, [r3, #12]
 801544a:	b163      	cbz	r3, 8015466 <_reclaim_reent+0x2e>
 801544c:	2500      	movs	r5, #0
 801544e:	69e3      	ldr	r3, [r4, #28]
 8015450:	68db      	ldr	r3, [r3, #12]
 8015452:	5959      	ldr	r1, [r3, r5]
 8015454:	b9b1      	cbnz	r1, 8015484 <_reclaim_reent+0x4c>
 8015456:	3504      	adds	r5, #4
 8015458:	2d80      	cmp	r5, #128	@ 0x80
 801545a:	d1f8      	bne.n	801544e <_reclaim_reent+0x16>
 801545c:	69e3      	ldr	r3, [r4, #28]
 801545e:	4620      	mov	r0, r4
 8015460:	68d9      	ldr	r1, [r3, #12]
 8015462:	f000 f8c5 	bl	80155f0 <_free_r>
 8015466:	69e3      	ldr	r3, [r4, #28]
 8015468:	6819      	ldr	r1, [r3, #0]
 801546a:	b111      	cbz	r1, 8015472 <_reclaim_reent+0x3a>
 801546c:	4620      	mov	r0, r4
 801546e:	f000 f8bf 	bl	80155f0 <_free_r>
 8015472:	69e3      	ldr	r3, [r4, #28]
 8015474:	689d      	ldr	r5, [r3, #8]
 8015476:	b15d      	cbz	r5, 8015490 <_reclaim_reent+0x58>
 8015478:	4629      	mov	r1, r5
 801547a:	4620      	mov	r0, r4
 801547c:	682d      	ldr	r5, [r5, #0]
 801547e:	f000 f8b7 	bl	80155f0 <_free_r>
 8015482:	e7f8      	b.n	8015476 <_reclaim_reent+0x3e>
 8015484:	680e      	ldr	r6, [r1, #0]
 8015486:	4620      	mov	r0, r4
 8015488:	f000 f8b2 	bl	80155f0 <_free_r>
 801548c:	4631      	mov	r1, r6
 801548e:	e7e1      	b.n	8015454 <_reclaim_reent+0x1c>
 8015490:	6961      	ldr	r1, [r4, #20]
 8015492:	b111      	cbz	r1, 801549a <_reclaim_reent+0x62>
 8015494:	4620      	mov	r0, r4
 8015496:	f000 f8ab 	bl	80155f0 <_free_r>
 801549a:	69e1      	ldr	r1, [r4, #28]
 801549c:	b111      	cbz	r1, 80154a4 <_reclaim_reent+0x6c>
 801549e:	4620      	mov	r0, r4
 80154a0:	f000 f8a6 	bl	80155f0 <_free_r>
 80154a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80154a6:	b111      	cbz	r1, 80154ae <_reclaim_reent+0x76>
 80154a8:	4620      	mov	r0, r4
 80154aa:	f000 f8a1 	bl	80155f0 <_free_r>
 80154ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80154b0:	b111      	cbz	r1, 80154b8 <_reclaim_reent+0x80>
 80154b2:	4620      	mov	r0, r4
 80154b4:	f000 f89c 	bl	80155f0 <_free_r>
 80154b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80154ba:	b111      	cbz	r1, 80154c2 <_reclaim_reent+0x8a>
 80154bc:	4620      	mov	r0, r4
 80154be:	f000 f897 	bl	80155f0 <_free_r>
 80154c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80154c4:	b111      	cbz	r1, 80154cc <_reclaim_reent+0x94>
 80154c6:	4620      	mov	r0, r4
 80154c8:	f000 f892 	bl	80155f0 <_free_r>
 80154cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80154ce:	b111      	cbz	r1, 80154d6 <_reclaim_reent+0x9e>
 80154d0:	4620      	mov	r0, r4
 80154d2:	f000 f88d 	bl	80155f0 <_free_r>
 80154d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80154d8:	b111      	cbz	r1, 80154e0 <_reclaim_reent+0xa8>
 80154da:	4620      	mov	r0, r4
 80154dc:	f000 f888 	bl	80155f0 <_free_r>
 80154e0:	6a23      	ldr	r3, [r4, #32]
 80154e2:	b11b      	cbz	r3, 80154ec <_reclaim_reent+0xb4>
 80154e4:	4620      	mov	r0, r4
 80154e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80154ea:	4718      	bx	r3
 80154ec:	bd70      	pop	{r4, r5, r6, pc}
 80154ee:	bf00      	nop
 80154f0:	2000006c 	.word	0x2000006c

080154f4 <_lseek_r>:
 80154f4:	b538      	push	{r3, r4, r5, lr}
 80154f6:	4d07      	ldr	r5, [pc, #28]	@ (8015514 <_lseek_r+0x20>)
 80154f8:	4604      	mov	r4, r0
 80154fa:	4608      	mov	r0, r1
 80154fc:	4611      	mov	r1, r2
 80154fe:	2200      	movs	r2, #0
 8015500:	602a      	str	r2, [r5, #0]
 8015502:	461a      	mov	r2, r3
 8015504:	f7ed fdd4 	bl	80030b0 <_lseek>
 8015508:	1c43      	adds	r3, r0, #1
 801550a:	d102      	bne.n	8015512 <_lseek_r+0x1e>
 801550c:	682b      	ldr	r3, [r5, #0]
 801550e:	b103      	cbz	r3, 8015512 <_lseek_r+0x1e>
 8015510:	6023      	str	r3, [r4, #0]
 8015512:	bd38      	pop	{r3, r4, r5, pc}
 8015514:	20018be8 	.word	0x20018be8

08015518 <_read_r>:
 8015518:	b538      	push	{r3, r4, r5, lr}
 801551a:	4d07      	ldr	r5, [pc, #28]	@ (8015538 <_read_r+0x20>)
 801551c:	4604      	mov	r4, r0
 801551e:	4608      	mov	r0, r1
 8015520:	4611      	mov	r1, r2
 8015522:	2200      	movs	r2, #0
 8015524:	602a      	str	r2, [r5, #0]
 8015526:	461a      	mov	r2, r3
 8015528:	f7ed fd7e 	bl	8003028 <_read>
 801552c:	1c43      	adds	r3, r0, #1
 801552e:	d102      	bne.n	8015536 <_read_r+0x1e>
 8015530:	682b      	ldr	r3, [r5, #0]
 8015532:	b103      	cbz	r3, 8015536 <_read_r+0x1e>
 8015534:	6023      	str	r3, [r4, #0]
 8015536:	bd38      	pop	{r3, r4, r5, pc}
 8015538:	20018be8 	.word	0x20018be8

0801553c <_sbrk_r>:
 801553c:	b538      	push	{r3, r4, r5, lr}
 801553e:	4d06      	ldr	r5, [pc, #24]	@ (8015558 <_sbrk_r+0x1c>)
 8015540:	2300      	movs	r3, #0
 8015542:	4604      	mov	r4, r0
 8015544:	4608      	mov	r0, r1
 8015546:	602b      	str	r3, [r5, #0]
 8015548:	f7ed fdc0 	bl	80030cc <_sbrk>
 801554c:	1c43      	adds	r3, r0, #1
 801554e:	d102      	bne.n	8015556 <_sbrk_r+0x1a>
 8015550:	682b      	ldr	r3, [r5, #0]
 8015552:	b103      	cbz	r3, 8015556 <_sbrk_r+0x1a>
 8015554:	6023      	str	r3, [r4, #0]
 8015556:	bd38      	pop	{r3, r4, r5, pc}
 8015558:	20018be8 	.word	0x20018be8

0801555c <_write_r>:
 801555c:	b538      	push	{r3, r4, r5, lr}
 801555e:	4d07      	ldr	r5, [pc, #28]	@ (801557c <_write_r+0x20>)
 8015560:	4604      	mov	r4, r0
 8015562:	4608      	mov	r0, r1
 8015564:	4611      	mov	r1, r2
 8015566:	2200      	movs	r2, #0
 8015568:	602a      	str	r2, [r5, #0]
 801556a:	461a      	mov	r2, r3
 801556c:	f7ec fec1 	bl	80022f2 <_write>
 8015570:	1c43      	adds	r3, r0, #1
 8015572:	d102      	bne.n	801557a <_write_r+0x1e>
 8015574:	682b      	ldr	r3, [r5, #0]
 8015576:	b103      	cbz	r3, 801557a <_write_r+0x1e>
 8015578:	6023      	str	r3, [r4, #0]
 801557a:	bd38      	pop	{r3, r4, r5, pc}
 801557c:	20018be8 	.word	0x20018be8

08015580 <__errno>:
 8015580:	4b01      	ldr	r3, [pc, #4]	@ (8015588 <__errno+0x8>)
 8015582:	6818      	ldr	r0, [r3, #0]
 8015584:	4770      	bx	lr
 8015586:	bf00      	nop
 8015588:	2000006c 	.word	0x2000006c

0801558c <__libc_init_array>:
 801558c:	b570      	push	{r4, r5, r6, lr}
 801558e:	4d0d      	ldr	r5, [pc, #52]	@ (80155c4 <__libc_init_array+0x38>)
 8015590:	4c0d      	ldr	r4, [pc, #52]	@ (80155c8 <__libc_init_array+0x3c>)
 8015592:	1b64      	subs	r4, r4, r5
 8015594:	10a4      	asrs	r4, r4, #2
 8015596:	2600      	movs	r6, #0
 8015598:	42a6      	cmp	r6, r4
 801559a:	d109      	bne.n	80155b0 <__libc_init_array+0x24>
 801559c:	4d0b      	ldr	r5, [pc, #44]	@ (80155cc <__libc_init_array+0x40>)
 801559e:	4c0c      	ldr	r4, [pc, #48]	@ (80155d0 <__libc_init_array+0x44>)
 80155a0:	f000 fe16 	bl	80161d0 <_init>
 80155a4:	1b64      	subs	r4, r4, r5
 80155a6:	10a4      	asrs	r4, r4, #2
 80155a8:	2600      	movs	r6, #0
 80155aa:	42a6      	cmp	r6, r4
 80155ac:	d105      	bne.n	80155ba <__libc_init_array+0x2e>
 80155ae:	bd70      	pop	{r4, r5, r6, pc}
 80155b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80155b4:	4798      	blx	r3
 80155b6:	3601      	adds	r6, #1
 80155b8:	e7ee      	b.n	8015598 <__libc_init_array+0xc>
 80155ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80155be:	4798      	blx	r3
 80155c0:	3601      	adds	r6, #1
 80155c2:	e7f2      	b.n	80155aa <__libc_init_array+0x1e>
 80155c4:	080233c0 	.word	0x080233c0
 80155c8:	080233c0 	.word	0x080233c0
 80155cc:	080233c0 	.word	0x080233c0
 80155d0:	080233c4 	.word	0x080233c4

080155d4 <memcpy>:
 80155d4:	440a      	add	r2, r1
 80155d6:	4291      	cmp	r1, r2
 80155d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80155dc:	d100      	bne.n	80155e0 <memcpy+0xc>
 80155de:	4770      	bx	lr
 80155e0:	b510      	push	{r4, lr}
 80155e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80155e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80155ea:	4291      	cmp	r1, r2
 80155ec:	d1f9      	bne.n	80155e2 <memcpy+0xe>
 80155ee:	bd10      	pop	{r4, pc}

080155f0 <_free_r>:
 80155f0:	b538      	push	{r3, r4, r5, lr}
 80155f2:	4605      	mov	r5, r0
 80155f4:	2900      	cmp	r1, #0
 80155f6:	d041      	beq.n	801567c <_free_r+0x8c>
 80155f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80155fc:	1f0c      	subs	r4, r1, #4
 80155fe:	2b00      	cmp	r3, #0
 8015600:	bfb8      	it	lt
 8015602:	18e4      	addlt	r4, r4, r3
 8015604:	f7ff fcb4 	bl	8014f70 <__malloc_lock>
 8015608:	4a1d      	ldr	r2, [pc, #116]	@ (8015680 <_free_r+0x90>)
 801560a:	6813      	ldr	r3, [r2, #0]
 801560c:	b933      	cbnz	r3, 801561c <_free_r+0x2c>
 801560e:	6063      	str	r3, [r4, #4]
 8015610:	6014      	str	r4, [r2, #0]
 8015612:	4628      	mov	r0, r5
 8015614:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015618:	f7ff bcb0 	b.w	8014f7c <__malloc_unlock>
 801561c:	42a3      	cmp	r3, r4
 801561e:	d908      	bls.n	8015632 <_free_r+0x42>
 8015620:	6820      	ldr	r0, [r4, #0]
 8015622:	1821      	adds	r1, r4, r0
 8015624:	428b      	cmp	r3, r1
 8015626:	bf01      	itttt	eq
 8015628:	6819      	ldreq	r1, [r3, #0]
 801562a:	685b      	ldreq	r3, [r3, #4]
 801562c:	1809      	addeq	r1, r1, r0
 801562e:	6021      	streq	r1, [r4, #0]
 8015630:	e7ed      	b.n	801560e <_free_r+0x1e>
 8015632:	461a      	mov	r2, r3
 8015634:	685b      	ldr	r3, [r3, #4]
 8015636:	b10b      	cbz	r3, 801563c <_free_r+0x4c>
 8015638:	42a3      	cmp	r3, r4
 801563a:	d9fa      	bls.n	8015632 <_free_r+0x42>
 801563c:	6811      	ldr	r1, [r2, #0]
 801563e:	1850      	adds	r0, r2, r1
 8015640:	42a0      	cmp	r0, r4
 8015642:	d10b      	bne.n	801565c <_free_r+0x6c>
 8015644:	6820      	ldr	r0, [r4, #0]
 8015646:	4401      	add	r1, r0
 8015648:	1850      	adds	r0, r2, r1
 801564a:	4283      	cmp	r3, r0
 801564c:	6011      	str	r1, [r2, #0]
 801564e:	d1e0      	bne.n	8015612 <_free_r+0x22>
 8015650:	6818      	ldr	r0, [r3, #0]
 8015652:	685b      	ldr	r3, [r3, #4]
 8015654:	6053      	str	r3, [r2, #4]
 8015656:	4408      	add	r0, r1
 8015658:	6010      	str	r0, [r2, #0]
 801565a:	e7da      	b.n	8015612 <_free_r+0x22>
 801565c:	d902      	bls.n	8015664 <_free_r+0x74>
 801565e:	230c      	movs	r3, #12
 8015660:	602b      	str	r3, [r5, #0]
 8015662:	e7d6      	b.n	8015612 <_free_r+0x22>
 8015664:	6820      	ldr	r0, [r4, #0]
 8015666:	1821      	adds	r1, r4, r0
 8015668:	428b      	cmp	r3, r1
 801566a:	bf04      	itt	eq
 801566c:	6819      	ldreq	r1, [r3, #0]
 801566e:	685b      	ldreq	r3, [r3, #4]
 8015670:	6063      	str	r3, [r4, #4]
 8015672:	bf04      	itt	eq
 8015674:	1809      	addeq	r1, r1, r0
 8015676:	6021      	streq	r1, [r4, #0]
 8015678:	6054      	str	r4, [r2, #4]
 801567a:	e7ca      	b.n	8015612 <_free_r+0x22>
 801567c:	bd38      	pop	{r3, r4, r5, pc}
 801567e:	bf00      	nop
 8015680:	20018aa8 	.word	0x20018aa8

08015684 <__ssputs_r>:
 8015684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015688:	688e      	ldr	r6, [r1, #8]
 801568a:	461f      	mov	r7, r3
 801568c:	42be      	cmp	r6, r7
 801568e:	680b      	ldr	r3, [r1, #0]
 8015690:	4682      	mov	sl, r0
 8015692:	460c      	mov	r4, r1
 8015694:	4690      	mov	r8, r2
 8015696:	d82d      	bhi.n	80156f4 <__ssputs_r+0x70>
 8015698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801569c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80156a0:	d026      	beq.n	80156f0 <__ssputs_r+0x6c>
 80156a2:	6965      	ldr	r5, [r4, #20]
 80156a4:	6909      	ldr	r1, [r1, #16]
 80156a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80156aa:	eba3 0901 	sub.w	r9, r3, r1
 80156ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80156b2:	1c7b      	adds	r3, r7, #1
 80156b4:	444b      	add	r3, r9
 80156b6:	106d      	asrs	r5, r5, #1
 80156b8:	429d      	cmp	r5, r3
 80156ba:	bf38      	it	cc
 80156bc:	461d      	movcc	r5, r3
 80156be:	0553      	lsls	r3, r2, #21
 80156c0:	d527      	bpl.n	8015712 <__ssputs_r+0x8e>
 80156c2:	4629      	mov	r1, r5
 80156c4:	f7ff fbd4 	bl	8014e70 <_malloc_r>
 80156c8:	4606      	mov	r6, r0
 80156ca:	b360      	cbz	r0, 8015726 <__ssputs_r+0xa2>
 80156cc:	6921      	ldr	r1, [r4, #16]
 80156ce:	464a      	mov	r2, r9
 80156d0:	f7ff ff80 	bl	80155d4 <memcpy>
 80156d4:	89a3      	ldrh	r3, [r4, #12]
 80156d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80156da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80156de:	81a3      	strh	r3, [r4, #12]
 80156e0:	6126      	str	r6, [r4, #16]
 80156e2:	6165      	str	r5, [r4, #20]
 80156e4:	444e      	add	r6, r9
 80156e6:	eba5 0509 	sub.w	r5, r5, r9
 80156ea:	6026      	str	r6, [r4, #0]
 80156ec:	60a5      	str	r5, [r4, #8]
 80156ee:	463e      	mov	r6, r7
 80156f0:	42be      	cmp	r6, r7
 80156f2:	d900      	bls.n	80156f6 <__ssputs_r+0x72>
 80156f4:	463e      	mov	r6, r7
 80156f6:	6820      	ldr	r0, [r4, #0]
 80156f8:	4632      	mov	r2, r6
 80156fa:	4641      	mov	r1, r8
 80156fc:	f000 fcf6 	bl	80160ec <memmove>
 8015700:	68a3      	ldr	r3, [r4, #8]
 8015702:	1b9b      	subs	r3, r3, r6
 8015704:	60a3      	str	r3, [r4, #8]
 8015706:	6823      	ldr	r3, [r4, #0]
 8015708:	4433      	add	r3, r6
 801570a:	6023      	str	r3, [r4, #0]
 801570c:	2000      	movs	r0, #0
 801570e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015712:	462a      	mov	r2, r5
 8015714:	f000 fd26 	bl	8016164 <_realloc_r>
 8015718:	4606      	mov	r6, r0
 801571a:	2800      	cmp	r0, #0
 801571c:	d1e0      	bne.n	80156e0 <__ssputs_r+0x5c>
 801571e:	6921      	ldr	r1, [r4, #16]
 8015720:	4650      	mov	r0, sl
 8015722:	f7ff ff65 	bl	80155f0 <_free_r>
 8015726:	230c      	movs	r3, #12
 8015728:	f8ca 3000 	str.w	r3, [sl]
 801572c:	89a3      	ldrh	r3, [r4, #12]
 801572e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015732:	81a3      	strh	r3, [r4, #12]
 8015734:	f04f 30ff 	mov.w	r0, #4294967295
 8015738:	e7e9      	b.n	801570e <__ssputs_r+0x8a>
	...

0801573c <_svfiprintf_r>:
 801573c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015740:	4698      	mov	r8, r3
 8015742:	898b      	ldrh	r3, [r1, #12]
 8015744:	061b      	lsls	r3, r3, #24
 8015746:	b09d      	sub	sp, #116	@ 0x74
 8015748:	4607      	mov	r7, r0
 801574a:	460d      	mov	r5, r1
 801574c:	4614      	mov	r4, r2
 801574e:	d510      	bpl.n	8015772 <_svfiprintf_r+0x36>
 8015750:	690b      	ldr	r3, [r1, #16]
 8015752:	b973      	cbnz	r3, 8015772 <_svfiprintf_r+0x36>
 8015754:	2140      	movs	r1, #64	@ 0x40
 8015756:	f7ff fb8b 	bl	8014e70 <_malloc_r>
 801575a:	6028      	str	r0, [r5, #0]
 801575c:	6128      	str	r0, [r5, #16]
 801575e:	b930      	cbnz	r0, 801576e <_svfiprintf_r+0x32>
 8015760:	230c      	movs	r3, #12
 8015762:	603b      	str	r3, [r7, #0]
 8015764:	f04f 30ff 	mov.w	r0, #4294967295
 8015768:	b01d      	add	sp, #116	@ 0x74
 801576a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801576e:	2340      	movs	r3, #64	@ 0x40
 8015770:	616b      	str	r3, [r5, #20]
 8015772:	2300      	movs	r3, #0
 8015774:	9309      	str	r3, [sp, #36]	@ 0x24
 8015776:	2320      	movs	r3, #32
 8015778:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801577c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015780:	2330      	movs	r3, #48	@ 0x30
 8015782:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015920 <_svfiprintf_r+0x1e4>
 8015786:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801578a:	f04f 0901 	mov.w	r9, #1
 801578e:	4623      	mov	r3, r4
 8015790:	469a      	mov	sl, r3
 8015792:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015796:	b10a      	cbz	r2, 801579c <_svfiprintf_r+0x60>
 8015798:	2a25      	cmp	r2, #37	@ 0x25
 801579a:	d1f9      	bne.n	8015790 <_svfiprintf_r+0x54>
 801579c:	ebba 0b04 	subs.w	fp, sl, r4
 80157a0:	d00b      	beq.n	80157ba <_svfiprintf_r+0x7e>
 80157a2:	465b      	mov	r3, fp
 80157a4:	4622      	mov	r2, r4
 80157a6:	4629      	mov	r1, r5
 80157a8:	4638      	mov	r0, r7
 80157aa:	f7ff ff6b 	bl	8015684 <__ssputs_r>
 80157ae:	3001      	adds	r0, #1
 80157b0:	f000 80a7 	beq.w	8015902 <_svfiprintf_r+0x1c6>
 80157b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80157b6:	445a      	add	r2, fp
 80157b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80157ba:	f89a 3000 	ldrb.w	r3, [sl]
 80157be:	2b00      	cmp	r3, #0
 80157c0:	f000 809f 	beq.w	8015902 <_svfiprintf_r+0x1c6>
 80157c4:	2300      	movs	r3, #0
 80157c6:	f04f 32ff 	mov.w	r2, #4294967295
 80157ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80157ce:	f10a 0a01 	add.w	sl, sl, #1
 80157d2:	9304      	str	r3, [sp, #16]
 80157d4:	9307      	str	r3, [sp, #28]
 80157d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80157da:	931a      	str	r3, [sp, #104]	@ 0x68
 80157dc:	4654      	mov	r4, sl
 80157de:	2205      	movs	r2, #5
 80157e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80157e4:	484e      	ldr	r0, [pc, #312]	@ (8015920 <_svfiprintf_r+0x1e4>)
 80157e6:	f7ea fd13 	bl	8000210 <memchr>
 80157ea:	9a04      	ldr	r2, [sp, #16]
 80157ec:	b9d8      	cbnz	r0, 8015826 <_svfiprintf_r+0xea>
 80157ee:	06d0      	lsls	r0, r2, #27
 80157f0:	bf44      	itt	mi
 80157f2:	2320      	movmi	r3, #32
 80157f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80157f8:	0711      	lsls	r1, r2, #28
 80157fa:	bf44      	itt	mi
 80157fc:	232b      	movmi	r3, #43	@ 0x2b
 80157fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015802:	f89a 3000 	ldrb.w	r3, [sl]
 8015806:	2b2a      	cmp	r3, #42	@ 0x2a
 8015808:	d015      	beq.n	8015836 <_svfiprintf_r+0xfa>
 801580a:	9a07      	ldr	r2, [sp, #28]
 801580c:	4654      	mov	r4, sl
 801580e:	2000      	movs	r0, #0
 8015810:	f04f 0c0a 	mov.w	ip, #10
 8015814:	4621      	mov	r1, r4
 8015816:	f811 3b01 	ldrb.w	r3, [r1], #1
 801581a:	3b30      	subs	r3, #48	@ 0x30
 801581c:	2b09      	cmp	r3, #9
 801581e:	d94b      	bls.n	80158b8 <_svfiprintf_r+0x17c>
 8015820:	b1b0      	cbz	r0, 8015850 <_svfiprintf_r+0x114>
 8015822:	9207      	str	r2, [sp, #28]
 8015824:	e014      	b.n	8015850 <_svfiprintf_r+0x114>
 8015826:	eba0 0308 	sub.w	r3, r0, r8
 801582a:	fa09 f303 	lsl.w	r3, r9, r3
 801582e:	4313      	orrs	r3, r2
 8015830:	9304      	str	r3, [sp, #16]
 8015832:	46a2      	mov	sl, r4
 8015834:	e7d2      	b.n	80157dc <_svfiprintf_r+0xa0>
 8015836:	9b03      	ldr	r3, [sp, #12]
 8015838:	1d19      	adds	r1, r3, #4
 801583a:	681b      	ldr	r3, [r3, #0]
 801583c:	9103      	str	r1, [sp, #12]
 801583e:	2b00      	cmp	r3, #0
 8015840:	bfbb      	ittet	lt
 8015842:	425b      	neglt	r3, r3
 8015844:	f042 0202 	orrlt.w	r2, r2, #2
 8015848:	9307      	strge	r3, [sp, #28]
 801584a:	9307      	strlt	r3, [sp, #28]
 801584c:	bfb8      	it	lt
 801584e:	9204      	strlt	r2, [sp, #16]
 8015850:	7823      	ldrb	r3, [r4, #0]
 8015852:	2b2e      	cmp	r3, #46	@ 0x2e
 8015854:	d10a      	bne.n	801586c <_svfiprintf_r+0x130>
 8015856:	7863      	ldrb	r3, [r4, #1]
 8015858:	2b2a      	cmp	r3, #42	@ 0x2a
 801585a:	d132      	bne.n	80158c2 <_svfiprintf_r+0x186>
 801585c:	9b03      	ldr	r3, [sp, #12]
 801585e:	1d1a      	adds	r2, r3, #4
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	9203      	str	r2, [sp, #12]
 8015864:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015868:	3402      	adds	r4, #2
 801586a:	9305      	str	r3, [sp, #20]
 801586c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015930 <_svfiprintf_r+0x1f4>
 8015870:	7821      	ldrb	r1, [r4, #0]
 8015872:	2203      	movs	r2, #3
 8015874:	4650      	mov	r0, sl
 8015876:	f7ea fccb 	bl	8000210 <memchr>
 801587a:	b138      	cbz	r0, 801588c <_svfiprintf_r+0x150>
 801587c:	9b04      	ldr	r3, [sp, #16]
 801587e:	eba0 000a 	sub.w	r0, r0, sl
 8015882:	2240      	movs	r2, #64	@ 0x40
 8015884:	4082      	lsls	r2, r0
 8015886:	4313      	orrs	r3, r2
 8015888:	3401      	adds	r4, #1
 801588a:	9304      	str	r3, [sp, #16]
 801588c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015890:	4824      	ldr	r0, [pc, #144]	@ (8015924 <_svfiprintf_r+0x1e8>)
 8015892:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015896:	2206      	movs	r2, #6
 8015898:	f7ea fcba 	bl	8000210 <memchr>
 801589c:	2800      	cmp	r0, #0
 801589e:	d036      	beq.n	801590e <_svfiprintf_r+0x1d2>
 80158a0:	4b21      	ldr	r3, [pc, #132]	@ (8015928 <_svfiprintf_r+0x1ec>)
 80158a2:	bb1b      	cbnz	r3, 80158ec <_svfiprintf_r+0x1b0>
 80158a4:	9b03      	ldr	r3, [sp, #12]
 80158a6:	3307      	adds	r3, #7
 80158a8:	f023 0307 	bic.w	r3, r3, #7
 80158ac:	3308      	adds	r3, #8
 80158ae:	9303      	str	r3, [sp, #12]
 80158b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80158b2:	4433      	add	r3, r6
 80158b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80158b6:	e76a      	b.n	801578e <_svfiprintf_r+0x52>
 80158b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80158bc:	460c      	mov	r4, r1
 80158be:	2001      	movs	r0, #1
 80158c0:	e7a8      	b.n	8015814 <_svfiprintf_r+0xd8>
 80158c2:	2300      	movs	r3, #0
 80158c4:	3401      	adds	r4, #1
 80158c6:	9305      	str	r3, [sp, #20]
 80158c8:	4619      	mov	r1, r3
 80158ca:	f04f 0c0a 	mov.w	ip, #10
 80158ce:	4620      	mov	r0, r4
 80158d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80158d4:	3a30      	subs	r2, #48	@ 0x30
 80158d6:	2a09      	cmp	r2, #9
 80158d8:	d903      	bls.n	80158e2 <_svfiprintf_r+0x1a6>
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d0c6      	beq.n	801586c <_svfiprintf_r+0x130>
 80158de:	9105      	str	r1, [sp, #20]
 80158e0:	e7c4      	b.n	801586c <_svfiprintf_r+0x130>
 80158e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80158e6:	4604      	mov	r4, r0
 80158e8:	2301      	movs	r3, #1
 80158ea:	e7f0      	b.n	80158ce <_svfiprintf_r+0x192>
 80158ec:	ab03      	add	r3, sp, #12
 80158ee:	9300      	str	r3, [sp, #0]
 80158f0:	462a      	mov	r2, r5
 80158f2:	4b0e      	ldr	r3, [pc, #56]	@ (801592c <_svfiprintf_r+0x1f0>)
 80158f4:	a904      	add	r1, sp, #16
 80158f6:	4638      	mov	r0, r7
 80158f8:	f3af 8000 	nop.w
 80158fc:	1c42      	adds	r2, r0, #1
 80158fe:	4606      	mov	r6, r0
 8015900:	d1d6      	bne.n	80158b0 <_svfiprintf_r+0x174>
 8015902:	89ab      	ldrh	r3, [r5, #12]
 8015904:	065b      	lsls	r3, r3, #25
 8015906:	f53f af2d 	bmi.w	8015764 <_svfiprintf_r+0x28>
 801590a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801590c:	e72c      	b.n	8015768 <_svfiprintf_r+0x2c>
 801590e:	ab03      	add	r3, sp, #12
 8015910:	9300      	str	r3, [sp, #0]
 8015912:	462a      	mov	r2, r5
 8015914:	4b05      	ldr	r3, [pc, #20]	@ (801592c <_svfiprintf_r+0x1f0>)
 8015916:	a904      	add	r1, sp, #16
 8015918:	4638      	mov	r0, r7
 801591a:	f000 f9bb 	bl	8015c94 <_printf_i>
 801591e:	e7ed      	b.n	80158fc <_svfiprintf_r+0x1c0>
 8015920:	08023382 	.word	0x08023382
 8015924:	0802338c 	.word	0x0802338c
 8015928:	00000000 	.word	0x00000000
 801592c:	08015685 	.word	0x08015685
 8015930:	08023388 	.word	0x08023388

08015934 <__sfputc_r>:
 8015934:	6893      	ldr	r3, [r2, #8]
 8015936:	3b01      	subs	r3, #1
 8015938:	2b00      	cmp	r3, #0
 801593a:	b410      	push	{r4}
 801593c:	6093      	str	r3, [r2, #8]
 801593e:	da08      	bge.n	8015952 <__sfputc_r+0x1e>
 8015940:	6994      	ldr	r4, [r2, #24]
 8015942:	42a3      	cmp	r3, r4
 8015944:	db01      	blt.n	801594a <__sfputc_r+0x16>
 8015946:	290a      	cmp	r1, #10
 8015948:	d103      	bne.n	8015952 <__sfputc_r+0x1e>
 801594a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801594e:	f7ff bcc6 	b.w	80152de <__swbuf_r>
 8015952:	6813      	ldr	r3, [r2, #0]
 8015954:	1c58      	adds	r0, r3, #1
 8015956:	6010      	str	r0, [r2, #0]
 8015958:	7019      	strb	r1, [r3, #0]
 801595a:	4608      	mov	r0, r1
 801595c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015960:	4770      	bx	lr

08015962 <__sfputs_r>:
 8015962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015964:	4606      	mov	r6, r0
 8015966:	460f      	mov	r7, r1
 8015968:	4614      	mov	r4, r2
 801596a:	18d5      	adds	r5, r2, r3
 801596c:	42ac      	cmp	r4, r5
 801596e:	d101      	bne.n	8015974 <__sfputs_r+0x12>
 8015970:	2000      	movs	r0, #0
 8015972:	e007      	b.n	8015984 <__sfputs_r+0x22>
 8015974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015978:	463a      	mov	r2, r7
 801597a:	4630      	mov	r0, r6
 801597c:	f7ff ffda 	bl	8015934 <__sfputc_r>
 8015980:	1c43      	adds	r3, r0, #1
 8015982:	d1f3      	bne.n	801596c <__sfputs_r+0xa>
 8015984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015988 <_vfiprintf_r>:
 8015988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801598c:	460d      	mov	r5, r1
 801598e:	b09d      	sub	sp, #116	@ 0x74
 8015990:	4614      	mov	r4, r2
 8015992:	4698      	mov	r8, r3
 8015994:	4606      	mov	r6, r0
 8015996:	b118      	cbz	r0, 80159a0 <_vfiprintf_r+0x18>
 8015998:	6a03      	ldr	r3, [r0, #32]
 801599a:	b90b      	cbnz	r3, 80159a0 <_vfiprintf_r+0x18>
 801599c:	f7ff fb80 	bl	80150a0 <__sinit>
 80159a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159a2:	07d9      	lsls	r1, r3, #31
 80159a4:	d405      	bmi.n	80159b2 <_vfiprintf_r+0x2a>
 80159a6:	89ab      	ldrh	r3, [r5, #12]
 80159a8:	059a      	lsls	r2, r3, #22
 80159aa:	d402      	bmi.n	80159b2 <_vfiprintf_r+0x2a>
 80159ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159ae:	f7ed fd35 	bl	800341c <__retarget_lock_acquire_recursive>
 80159b2:	89ab      	ldrh	r3, [r5, #12]
 80159b4:	071b      	lsls	r3, r3, #28
 80159b6:	d501      	bpl.n	80159bc <_vfiprintf_r+0x34>
 80159b8:	692b      	ldr	r3, [r5, #16]
 80159ba:	b99b      	cbnz	r3, 80159e4 <_vfiprintf_r+0x5c>
 80159bc:	4629      	mov	r1, r5
 80159be:	4630      	mov	r0, r6
 80159c0:	f7ff fccc 	bl	801535c <__swsetup_r>
 80159c4:	b170      	cbz	r0, 80159e4 <_vfiprintf_r+0x5c>
 80159c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159c8:	07dc      	lsls	r4, r3, #31
 80159ca:	d504      	bpl.n	80159d6 <_vfiprintf_r+0x4e>
 80159cc:	f04f 30ff 	mov.w	r0, #4294967295
 80159d0:	b01d      	add	sp, #116	@ 0x74
 80159d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159d6:	89ab      	ldrh	r3, [r5, #12]
 80159d8:	0598      	lsls	r0, r3, #22
 80159da:	d4f7      	bmi.n	80159cc <_vfiprintf_r+0x44>
 80159dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159de:	f7ed fd32 	bl	8003446 <__retarget_lock_release_recursive>
 80159e2:	e7f3      	b.n	80159cc <_vfiprintf_r+0x44>
 80159e4:	2300      	movs	r3, #0
 80159e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80159e8:	2320      	movs	r3, #32
 80159ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80159ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80159f2:	2330      	movs	r3, #48	@ 0x30
 80159f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015ba4 <_vfiprintf_r+0x21c>
 80159f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80159fc:	f04f 0901 	mov.w	r9, #1
 8015a00:	4623      	mov	r3, r4
 8015a02:	469a      	mov	sl, r3
 8015a04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a08:	b10a      	cbz	r2, 8015a0e <_vfiprintf_r+0x86>
 8015a0a:	2a25      	cmp	r2, #37	@ 0x25
 8015a0c:	d1f9      	bne.n	8015a02 <_vfiprintf_r+0x7a>
 8015a0e:	ebba 0b04 	subs.w	fp, sl, r4
 8015a12:	d00b      	beq.n	8015a2c <_vfiprintf_r+0xa4>
 8015a14:	465b      	mov	r3, fp
 8015a16:	4622      	mov	r2, r4
 8015a18:	4629      	mov	r1, r5
 8015a1a:	4630      	mov	r0, r6
 8015a1c:	f7ff ffa1 	bl	8015962 <__sfputs_r>
 8015a20:	3001      	adds	r0, #1
 8015a22:	f000 80a7 	beq.w	8015b74 <_vfiprintf_r+0x1ec>
 8015a26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015a28:	445a      	add	r2, fp
 8015a2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8015a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	f000 809f 	beq.w	8015b74 <_vfiprintf_r+0x1ec>
 8015a36:	2300      	movs	r3, #0
 8015a38:	f04f 32ff 	mov.w	r2, #4294967295
 8015a3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015a40:	f10a 0a01 	add.w	sl, sl, #1
 8015a44:	9304      	str	r3, [sp, #16]
 8015a46:	9307      	str	r3, [sp, #28]
 8015a48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015a4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8015a4e:	4654      	mov	r4, sl
 8015a50:	2205      	movs	r2, #5
 8015a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a56:	4853      	ldr	r0, [pc, #332]	@ (8015ba4 <_vfiprintf_r+0x21c>)
 8015a58:	f7ea fbda 	bl	8000210 <memchr>
 8015a5c:	9a04      	ldr	r2, [sp, #16]
 8015a5e:	b9d8      	cbnz	r0, 8015a98 <_vfiprintf_r+0x110>
 8015a60:	06d1      	lsls	r1, r2, #27
 8015a62:	bf44      	itt	mi
 8015a64:	2320      	movmi	r3, #32
 8015a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a6a:	0713      	lsls	r3, r2, #28
 8015a6c:	bf44      	itt	mi
 8015a6e:	232b      	movmi	r3, #43	@ 0x2b
 8015a70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a74:	f89a 3000 	ldrb.w	r3, [sl]
 8015a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8015a7a:	d015      	beq.n	8015aa8 <_vfiprintf_r+0x120>
 8015a7c:	9a07      	ldr	r2, [sp, #28]
 8015a7e:	4654      	mov	r4, sl
 8015a80:	2000      	movs	r0, #0
 8015a82:	f04f 0c0a 	mov.w	ip, #10
 8015a86:	4621      	mov	r1, r4
 8015a88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015a8c:	3b30      	subs	r3, #48	@ 0x30
 8015a8e:	2b09      	cmp	r3, #9
 8015a90:	d94b      	bls.n	8015b2a <_vfiprintf_r+0x1a2>
 8015a92:	b1b0      	cbz	r0, 8015ac2 <_vfiprintf_r+0x13a>
 8015a94:	9207      	str	r2, [sp, #28]
 8015a96:	e014      	b.n	8015ac2 <_vfiprintf_r+0x13a>
 8015a98:	eba0 0308 	sub.w	r3, r0, r8
 8015a9c:	fa09 f303 	lsl.w	r3, r9, r3
 8015aa0:	4313      	orrs	r3, r2
 8015aa2:	9304      	str	r3, [sp, #16]
 8015aa4:	46a2      	mov	sl, r4
 8015aa6:	e7d2      	b.n	8015a4e <_vfiprintf_r+0xc6>
 8015aa8:	9b03      	ldr	r3, [sp, #12]
 8015aaa:	1d19      	adds	r1, r3, #4
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	9103      	str	r1, [sp, #12]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	bfbb      	ittet	lt
 8015ab4:	425b      	neglt	r3, r3
 8015ab6:	f042 0202 	orrlt.w	r2, r2, #2
 8015aba:	9307      	strge	r3, [sp, #28]
 8015abc:	9307      	strlt	r3, [sp, #28]
 8015abe:	bfb8      	it	lt
 8015ac0:	9204      	strlt	r2, [sp, #16]
 8015ac2:	7823      	ldrb	r3, [r4, #0]
 8015ac4:	2b2e      	cmp	r3, #46	@ 0x2e
 8015ac6:	d10a      	bne.n	8015ade <_vfiprintf_r+0x156>
 8015ac8:	7863      	ldrb	r3, [r4, #1]
 8015aca:	2b2a      	cmp	r3, #42	@ 0x2a
 8015acc:	d132      	bne.n	8015b34 <_vfiprintf_r+0x1ac>
 8015ace:	9b03      	ldr	r3, [sp, #12]
 8015ad0:	1d1a      	adds	r2, r3, #4
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	9203      	str	r2, [sp, #12]
 8015ad6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015ada:	3402      	adds	r4, #2
 8015adc:	9305      	str	r3, [sp, #20]
 8015ade:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015bb4 <_vfiprintf_r+0x22c>
 8015ae2:	7821      	ldrb	r1, [r4, #0]
 8015ae4:	2203      	movs	r2, #3
 8015ae6:	4650      	mov	r0, sl
 8015ae8:	f7ea fb92 	bl	8000210 <memchr>
 8015aec:	b138      	cbz	r0, 8015afe <_vfiprintf_r+0x176>
 8015aee:	9b04      	ldr	r3, [sp, #16]
 8015af0:	eba0 000a 	sub.w	r0, r0, sl
 8015af4:	2240      	movs	r2, #64	@ 0x40
 8015af6:	4082      	lsls	r2, r0
 8015af8:	4313      	orrs	r3, r2
 8015afa:	3401      	adds	r4, #1
 8015afc:	9304      	str	r3, [sp, #16]
 8015afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b02:	4829      	ldr	r0, [pc, #164]	@ (8015ba8 <_vfiprintf_r+0x220>)
 8015b04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015b08:	2206      	movs	r2, #6
 8015b0a:	f7ea fb81 	bl	8000210 <memchr>
 8015b0e:	2800      	cmp	r0, #0
 8015b10:	d03f      	beq.n	8015b92 <_vfiprintf_r+0x20a>
 8015b12:	4b26      	ldr	r3, [pc, #152]	@ (8015bac <_vfiprintf_r+0x224>)
 8015b14:	bb1b      	cbnz	r3, 8015b5e <_vfiprintf_r+0x1d6>
 8015b16:	9b03      	ldr	r3, [sp, #12]
 8015b18:	3307      	adds	r3, #7
 8015b1a:	f023 0307 	bic.w	r3, r3, #7
 8015b1e:	3308      	adds	r3, #8
 8015b20:	9303      	str	r3, [sp, #12]
 8015b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b24:	443b      	add	r3, r7
 8015b26:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b28:	e76a      	b.n	8015a00 <_vfiprintf_r+0x78>
 8015b2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b2e:	460c      	mov	r4, r1
 8015b30:	2001      	movs	r0, #1
 8015b32:	e7a8      	b.n	8015a86 <_vfiprintf_r+0xfe>
 8015b34:	2300      	movs	r3, #0
 8015b36:	3401      	adds	r4, #1
 8015b38:	9305      	str	r3, [sp, #20]
 8015b3a:	4619      	mov	r1, r3
 8015b3c:	f04f 0c0a 	mov.w	ip, #10
 8015b40:	4620      	mov	r0, r4
 8015b42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b46:	3a30      	subs	r2, #48	@ 0x30
 8015b48:	2a09      	cmp	r2, #9
 8015b4a:	d903      	bls.n	8015b54 <_vfiprintf_r+0x1cc>
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d0c6      	beq.n	8015ade <_vfiprintf_r+0x156>
 8015b50:	9105      	str	r1, [sp, #20]
 8015b52:	e7c4      	b.n	8015ade <_vfiprintf_r+0x156>
 8015b54:	fb0c 2101 	mla	r1, ip, r1, r2
 8015b58:	4604      	mov	r4, r0
 8015b5a:	2301      	movs	r3, #1
 8015b5c:	e7f0      	b.n	8015b40 <_vfiprintf_r+0x1b8>
 8015b5e:	ab03      	add	r3, sp, #12
 8015b60:	9300      	str	r3, [sp, #0]
 8015b62:	462a      	mov	r2, r5
 8015b64:	4b12      	ldr	r3, [pc, #72]	@ (8015bb0 <_vfiprintf_r+0x228>)
 8015b66:	a904      	add	r1, sp, #16
 8015b68:	4630      	mov	r0, r6
 8015b6a:	f3af 8000 	nop.w
 8015b6e:	4607      	mov	r7, r0
 8015b70:	1c78      	adds	r0, r7, #1
 8015b72:	d1d6      	bne.n	8015b22 <_vfiprintf_r+0x19a>
 8015b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015b76:	07d9      	lsls	r1, r3, #31
 8015b78:	d405      	bmi.n	8015b86 <_vfiprintf_r+0x1fe>
 8015b7a:	89ab      	ldrh	r3, [r5, #12]
 8015b7c:	059a      	lsls	r2, r3, #22
 8015b7e:	d402      	bmi.n	8015b86 <_vfiprintf_r+0x1fe>
 8015b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015b82:	f7ed fc60 	bl	8003446 <__retarget_lock_release_recursive>
 8015b86:	89ab      	ldrh	r3, [r5, #12]
 8015b88:	065b      	lsls	r3, r3, #25
 8015b8a:	f53f af1f 	bmi.w	80159cc <_vfiprintf_r+0x44>
 8015b8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015b90:	e71e      	b.n	80159d0 <_vfiprintf_r+0x48>
 8015b92:	ab03      	add	r3, sp, #12
 8015b94:	9300      	str	r3, [sp, #0]
 8015b96:	462a      	mov	r2, r5
 8015b98:	4b05      	ldr	r3, [pc, #20]	@ (8015bb0 <_vfiprintf_r+0x228>)
 8015b9a:	a904      	add	r1, sp, #16
 8015b9c:	4630      	mov	r0, r6
 8015b9e:	f000 f879 	bl	8015c94 <_printf_i>
 8015ba2:	e7e4      	b.n	8015b6e <_vfiprintf_r+0x1e6>
 8015ba4:	08023382 	.word	0x08023382
 8015ba8:	0802338c 	.word	0x0802338c
 8015bac:	00000000 	.word	0x00000000
 8015bb0:	08015963 	.word	0x08015963
 8015bb4:	08023388 	.word	0x08023388

08015bb8 <_printf_common>:
 8015bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015bbc:	4616      	mov	r6, r2
 8015bbe:	4698      	mov	r8, r3
 8015bc0:	688a      	ldr	r2, [r1, #8]
 8015bc2:	690b      	ldr	r3, [r1, #16]
 8015bc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015bc8:	4293      	cmp	r3, r2
 8015bca:	bfb8      	it	lt
 8015bcc:	4613      	movlt	r3, r2
 8015bce:	6033      	str	r3, [r6, #0]
 8015bd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015bd4:	4607      	mov	r7, r0
 8015bd6:	460c      	mov	r4, r1
 8015bd8:	b10a      	cbz	r2, 8015bde <_printf_common+0x26>
 8015bda:	3301      	adds	r3, #1
 8015bdc:	6033      	str	r3, [r6, #0]
 8015bde:	6823      	ldr	r3, [r4, #0]
 8015be0:	0699      	lsls	r1, r3, #26
 8015be2:	bf42      	ittt	mi
 8015be4:	6833      	ldrmi	r3, [r6, #0]
 8015be6:	3302      	addmi	r3, #2
 8015be8:	6033      	strmi	r3, [r6, #0]
 8015bea:	6825      	ldr	r5, [r4, #0]
 8015bec:	f015 0506 	ands.w	r5, r5, #6
 8015bf0:	d106      	bne.n	8015c00 <_printf_common+0x48>
 8015bf2:	f104 0a19 	add.w	sl, r4, #25
 8015bf6:	68e3      	ldr	r3, [r4, #12]
 8015bf8:	6832      	ldr	r2, [r6, #0]
 8015bfa:	1a9b      	subs	r3, r3, r2
 8015bfc:	42ab      	cmp	r3, r5
 8015bfe:	dc26      	bgt.n	8015c4e <_printf_common+0x96>
 8015c00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015c04:	6822      	ldr	r2, [r4, #0]
 8015c06:	3b00      	subs	r3, #0
 8015c08:	bf18      	it	ne
 8015c0a:	2301      	movne	r3, #1
 8015c0c:	0692      	lsls	r2, r2, #26
 8015c0e:	d42b      	bmi.n	8015c68 <_printf_common+0xb0>
 8015c10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015c14:	4641      	mov	r1, r8
 8015c16:	4638      	mov	r0, r7
 8015c18:	47c8      	blx	r9
 8015c1a:	3001      	adds	r0, #1
 8015c1c:	d01e      	beq.n	8015c5c <_printf_common+0xa4>
 8015c1e:	6823      	ldr	r3, [r4, #0]
 8015c20:	6922      	ldr	r2, [r4, #16]
 8015c22:	f003 0306 	and.w	r3, r3, #6
 8015c26:	2b04      	cmp	r3, #4
 8015c28:	bf02      	ittt	eq
 8015c2a:	68e5      	ldreq	r5, [r4, #12]
 8015c2c:	6833      	ldreq	r3, [r6, #0]
 8015c2e:	1aed      	subeq	r5, r5, r3
 8015c30:	68a3      	ldr	r3, [r4, #8]
 8015c32:	bf0c      	ite	eq
 8015c34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015c38:	2500      	movne	r5, #0
 8015c3a:	4293      	cmp	r3, r2
 8015c3c:	bfc4      	itt	gt
 8015c3e:	1a9b      	subgt	r3, r3, r2
 8015c40:	18ed      	addgt	r5, r5, r3
 8015c42:	2600      	movs	r6, #0
 8015c44:	341a      	adds	r4, #26
 8015c46:	42b5      	cmp	r5, r6
 8015c48:	d11a      	bne.n	8015c80 <_printf_common+0xc8>
 8015c4a:	2000      	movs	r0, #0
 8015c4c:	e008      	b.n	8015c60 <_printf_common+0xa8>
 8015c4e:	2301      	movs	r3, #1
 8015c50:	4652      	mov	r2, sl
 8015c52:	4641      	mov	r1, r8
 8015c54:	4638      	mov	r0, r7
 8015c56:	47c8      	blx	r9
 8015c58:	3001      	adds	r0, #1
 8015c5a:	d103      	bne.n	8015c64 <_printf_common+0xac>
 8015c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8015c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c64:	3501      	adds	r5, #1
 8015c66:	e7c6      	b.n	8015bf6 <_printf_common+0x3e>
 8015c68:	18e1      	adds	r1, r4, r3
 8015c6a:	1c5a      	adds	r2, r3, #1
 8015c6c:	2030      	movs	r0, #48	@ 0x30
 8015c6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015c72:	4422      	add	r2, r4
 8015c74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015c78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015c7c:	3302      	adds	r3, #2
 8015c7e:	e7c7      	b.n	8015c10 <_printf_common+0x58>
 8015c80:	2301      	movs	r3, #1
 8015c82:	4622      	mov	r2, r4
 8015c84:	4641      	mov	r1, r8
 8015c86:	4638      	mov	r0, r7
 8015c88:	47c8      	blx	r9
 8015c8a:	3001      	adds	r0, #1
 8015c8c:	d0e6      	beq.n	8015c5c <_printf_common+0xa4>
 8015c8e:	3601      	adds	r6, #1
 8015c90:	e7d9      	b.n	8015c46 <_printf_common+0x8e>
	...

08015c94 <_printf_i>:
 8015c94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015c98:	7e0f      	ldrb	r7, [r1, #24]
 8015c9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015c9c:	2f78      	cmp	r7, #120	@ 0x78
 8015c9e:	4691      	mov	r9, r2
 8015ca0:	4680      	mov	r8, r0
 8015ca2:	460c      	mov	r4, r1
 8015ca4:	469a      	mov	sl, r3
 8015ca6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015caa:	d807      	bhi.n	8015cbc <_printf_i+0x28>
 8015cac:	2f62      	cmp	r7, #98	@ 0x62
 8015cae:	d80a      	bhi.n	8015cc6 <_printf_i+0x32>
 8015cb0:	2f00      	cmp	r7, #0
 8015cb2:	f000 80d1 	beq.w	8015e58 <_printf_i+0x1c4>
 8015cb6:	2f58      	cmp	r7, #88	@ 0x58
 8015cb8:	f000 80b8 	beq.w	8015e2c <_printf_i+0x198>
 8015cbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015cc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015cc4:	e03a      	b.n	8015d3c <_printf_i+0xa8>
 8015cc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015cca:	2b15      	cmp	r3, #21
 8015ccc:	d8f6      	bhi.n	8015cbc <_printf_i+0x28>
 8015cce:	a101      	add	r1, pc, #4	@ (adr r1, 8015cd4 <_printf_i+0x40>)
 8015cd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015cd4:	08015d2d 	.word	0x08015d2d
 8015cd8:	08015d41 	.word	0x08015d41
 8015cdc:	08015cbd 	.word	0x08015cbd
 8015ce0:	08015cbd 	.word	0x08015cbd
 8015ce4:	08015cbd 	.word	0x08015cbd
 8015ce8:	08015cbd 	.word	0x08015cbd
 8015cec:	08015d41 	.word	0x08015d41
 8015cf0:	08015cbd 	.word	0x08015cbd
 8015cf4:	08015cbd 	.word	0x08015cbd
 8015cf8:	08015cbd 	.word	0x08015cbd
 8015cfc:	08015cbd 	.word	0x08015cbd
 8015d00:	08015e3f 	.word	0x08015e3f
 8015d04:	08015d6b 	.word	0x08015d6b
 8015d08:	08015df9 	.word	0x08015df9
 8015d0c:	08015cbd 	.word	0x08015cbd
 8015d10:	08015cbd 	.word	0x08015cbd
 8015d14:	08015e61 	.word	0x08015e61
 8015d18:	08015cbd 	.word	0x08015cbd
 8015d1c:	08015d6b 	.word	0x08015d6b
 8015d20:	08015cbd 	.word	0x08015cbd
 8015d24:	08015cbd 	.word	0x08015cbd
 8015d28:	08015e01 	.word	0x08015e01
 8015d2c:	6833      	ldr	r3, [r6, #0]
 8015d2e:	1d1a      	adds	r2, r3, #4
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	6032      	str	r2, [r6, #0]
 8015d34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015d38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015d3c:	2301      	movs	r3, #1
 8015d3e:	e09c      	b.n	8015e7a <_printf_i+0x1e6>
 8015d40:	6833      	ldr	r3, [r6, #0]
 8015d42:	6820      	ldr	r0, [r4, #0]
 8015d44:	1d19      	adds	r1, r3, #4
 8015d46:	6031      	str	r1, [r6, #0]
 8015d48:	0606      	lsls	r6, r0, #24
 8015d4a:	d501      	bpl.n	8015d50 <_printf_i+0xbc>
 8015d4c:	681d      	ldr	r5, [r3, #0]
 8015d4e:	e003      	b.n	8015d58 <_printf_i+0xc4>
 8015d50:	0645      	lsls	r5, r0, #25
 8015d52:	d5fb      	bpl.n	8015d4c <_printf_i+0xb8>
 8015d54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015d58:	2d00      	cmp	r5, #0
 8015d5a:	da03      	bge.n	8015d64 <_printf_i+0xd0>
 8015d5c:	232d      	movs	r3, #45	@ 0x2d
 8015d5e:	426d      	negs	r5, r5
 8015d60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015d64:	4858      	ldr	r0, [pc, #352]	@ (8015ec8 <_printf_i+0x234>)
 8015d66:	230a      	movs	r3, #10
 8015d68:	e011      	b.n	8015d8e <_printf_i+0xfa>
 8015d6a:	6821      	ldr	r1, [r4, #0]
 8015d6c:	6833      	ldr	r3, [r6, #0]
 8015d6e:	0608      	lsls	r0, r1, #24
 8015d70:	f853 5b04 	ldr.w	r5, [r3], #4
 8015d74:	d402      	bmi.n	8015d7c <_printf_i+0xe8>
 8015d76:	0649      	lsls	r1, r1, #25
 8015d78:	bf48      	it	mi
 8015d7a:	b2ad      	uxthmi	r5, r5
 8015d7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8015d7e:	4852      	ldr	r0, [pc, #328]	@ (8015ec8 <_printf_i+0x234>)
 8015d80:	6033      	str	r3, [r6, #0]
 8015d82:	bf14      	ite	ne
 8015d84:	230a      	movne	r3, #10
 8015d86:	2308      	moveq	r3, #8
 8015d88:	2100      	movs	r1, #0
 8015d8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015d8e:	6866      	ldr	r6, [r4, #4]
 8015d90:	60a6      	str	r6, [r4, #8]
 8015d92:	2e00      	cmp	r6, #0
 8015d94:	db05      	blt.n	8015da2 <_printf_i+0x10e>
 8015d96:	6821      	ldr	r1, [r4, #0]
 8015d98:	432e      	orrs	r6, r5
 8015d9a:	f021 0104 	bic.w	r1, r1, #4
 8015d9e:	6021      	str	r1, [r4, #0]
 8015da0:	d04b      	beq.n	8015e3a <_printf_i+0x1a6>
 8015da2:	4616      	mov	r6, r2
 8015da4:	fbb5 f1f3 	udiv	r1, r5, r3
 8015da8:	fb03 5711 	mls	r7, r3, r1, r5
 8015dac:	5dc7      	ldrb	r7, [r0, r7]
 8015dae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015db2:	462f      	mov	r7, r5
 8015db4:	42bb      	cmp	r3, r7
 8015db6:	460d      	mov	r5, r1
 8015db8:	d9f4      	bls.n	8015da4 <_printf_i+0x110>
 8015dba:	2b08      	cmp	r3, #8
 8015dbc:	d10b      	bne.n	8015dd6 <_printf_i+0x142>
 8015dbe:	6823      	ldr	r3, [r4, #0]
 8015dc0:	07df      	lsls	r7, r3, #31
 8015dc2:	d508      	bpl.n	8015dd6 <_printf_i+0x142>
 8015dc4:	6923      	ldr	r3, [r4, #16]
 8015dc6:	6861      	ldr	r1, [r4, #4]
 8015dc8:	4299      	cmp	r1, r3
 8015dca:	bfde      	ittt	le
 8015dcc:	2330      	movle	r3, #48	@ 0x30
 8015dce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015dd2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015dd6:	1b92      	subs	r2, r2, r6
 8015dd8:	6122      	str	r2, [r4, #16]
 8015dda:	f8cd a000 	str.w	sl, [sp]
 8015dde:	464b      	mov	r3, r9
 8015de0:	aa03      	add	r2, sp, #12
 8015de2:	4621      	mov	r1, r4
 8015de4:	4640      	mov	r0, r8
 8015de6:	f7ff fee7 	bl	8015bb8 <_printf_common>
 8015dea:	3001      	adds	r0, #1
 8015dec:	d14a      	bne.n	8015e84 <_printf_i+0x1f0>
 8015dee:	f04f 30ff 	mov.w	r0, #4294967295
 8015df2:	b004      	add	sp, #16
 8015df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015df8:	6823      	ldr	r3, [r4, #0]
 8015dfa:	f043 0320 	orr.w	r3, r3, #32
 8015dfe:	6023      	str	r3, [r4, #0]
 8015e00:	4832      	ldr	r0, [pc, #200]	@ (8015ecc <_printf_i+0x238>)
 8015e02:	2778      	movs	r7, #120	@ 0x78
 8015e04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015e08:	6823      	ldr	r3, [r4, #0]
 8015e0a:	6831      	ldr	r1, [r6, #0]
 8015e0c:	061f      	lsls	r7, r3, #24
 8015e0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8015e12:	d402      	bmi.n	8015e1a <_printf_i+0x186>
 8015e14:	065f      	lsls	r7, r3, #25
 8015e16:	bf48      	it	mi
 8015e18:	b2ad      	uxthmi	r5, r5
 8015e1a:	6031      	str	r1, [r6, #0]
 8015e1c:	07d9      	lsls	r1, r3, #31
 8015e1e:	bf44      	itt	mi
 8015e20:	f043 0320 	orrmi.w	r3, r3, #32
 8015e24:	6023      	strmi	r3, [r4, #0]
 8015e26:	b11d      	cbz	r5, 8015e30 <_printf_i+0x19c>
 8015e28:	2310      	movs	r3, #16
 8015e2a:	e7ad      	b.n	8015d88 <_printf_i+0xf4>
 8015e2c:	4826      	ldr	r0, [pc, #152]	@ (8015ec8 <_printf_i+0x234>)
 8015e2e:	e7e9      	b.n	8015e04 <_printf_i+0x170>
 8015e30:	6823      	ldr	r3, [r4, #0]
 8015e32:	f023 0320 	bic.w	r3, r3, #32
 8015e36:	6023      	str	r3, [r4, #0]
 8015e38:	e7f6      	b.n	8015e28 <_printf_i+0x194>
 8015e3a:	4616      	mov	r6, r2
 8015e3c:	e7bd      	b.n	8015dba <_printf_i+0x126>
 8015e3e:	6833      	ldr	r3, [r6, #0]
 8015e40:	6825      	ldr	r5, [r4, #0]
 8015e42:	6961      	ldr	r1, [r4, #20]
 8015e44:	1d18      	adds	r0, r3, #4
 8015e46:	6030      	str	r0, [r6, #0]
 8015e48:	062e      	lsls	r6, r5, #24
 8015e4a:	681b      	ldr	r3, [r3, #0]
 8015e4c:	d501      	bpl.n	8015e52 <_printf_i+0x1be>
 8015e4e:	6019      	str	r1, [r3, #0]
 8015e50:	e002      	b.n	8015e58 <_printf_i+0x1c4>
 8015e52:	0668      	lsls	r0, r5, #25
 8015e54:	d5fb      	bpl.n	8015e4e <_printf_i+0x1ba>
 8015e56:	8019      	strh	r1, [r3, #0]
 8015e58:	2300      	movs	r3, #0
 8015e5a:	6123      	str	r3, [r4, #16]
 8015e5c:	4616      	mov	r6, r2
 8015e5e:	e7bc      	b.n	8015dda <_printf_i+0x146>
 8015e60:	6833      	ldr	r3, [r6, #0]
 8015e62:	1d1a      	adds	r2, r3, #4
 8015e64:	6032      	str	r2, [r6, #0]
 8015e66:	681e      	ldr	r6, [r3, #0]
 8015e68:	6862      	ldr	r2, [r4, #4]
 8015e6a:	2100      	movs	r1, #0
 8015e6c:	4630      	mov	r0, r6
 8015e6e:	f7ea f9cf 	bl	8000210 <memchr>
 8015e72:	b108      	cbz	r0, 8015e78 <_printf_i+0x1e4>
 8015e74:	1b80      	subs	r0, r0, r6
 8015e76:	6060      	str	r0, [r4, #4]
 8015e78:	6863      	ldr	r3, [r4, #4]
 8015e7a:	6123      	str	r3, [r4, #16]
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015e82:	e7aa      	b.n	8015dda <_printf_i+0x146>
 8015e84:	6923      	ldr	r3, [r4, #16]
 8015e86:	4632      	mov	r2, r6
 8015e88:	4649      	mov	r1, r9
 8015e8a:	4640      	mov	r0, r8
 8015e8c:	47d0      	blx	sl
 8015e8e:	3001      	adds	r0, #1
 8015e90:	d0ad      	beq.n	8015dee <_printf_i+0x15a>
 8015e92:	6823      	ldr	r3, [r4, #0]
 8015e94:	079b      	lsls	r3, r3, #30
 8015e96:	d413      	bmi.n	8015ec0 <_printf_i+0x22c>
 8015e98:	68e0      	ldr	r0, [r4, #12]
 8015e9a:	9b03      	ldr	r3, [sp, #12]
 8015e9c:	4298      	cmp	r0, r3
 8015e9e:	bfb8      	it	lt
 8015ea0:	4618      	movlt	r0, r3
 8015ea2:	e7a6      	b.n	8015df2 <_printf_i+0x15e>
 8015ea4:	2301      	movs	r3, #1
 8015ea6:	4632      	mov	r2, r6
 8015ea8:	4649      	mov	r1, r9
 8015eaa:	4640      	mov	r0, r8
 8015eac:	47d0      	blx	sl
 8015eae:	3001      	adds	r0, #1
 8015eb0:	d09d      	beq.n	8015dee <_printf_i+0x15a>
 8015eb2:	3501      	adds	r5, #1
 8015eb4:	68e3      	ldr	r3, [r4, #12]
 8015eb6:	9903      	ldr	r1, [sp, #12]
 8015eb8:	1a5b      	subs	r3, r3, r1
 8015eba:	42ab      	cmp	r3, r5
 8015ebc:	dcf2      	bgt.n	8015ea4 <_printf_i+0x210>
 8015ebe:	e7eb      	b.n	8015e98 <_printf_i+0x204>
 8015ec0:	2500      	movs	r5, #0
 8015ec2:	f104 0619 	add.w	r6, r4, #25
 8015ec6:	e7f5      	b.n	8015eb4 <_printf_i+0x220>
 8015ec8:	08023393 	.word	0x08023393
 8015ecc:	080233a4 	.word	0x080233a4

08015ed0 <__sflush_r>:
 8015ed0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ed8:	0716      	lsls	r6, r2, #28
 8015eda:	4605      	mov	r5, r0
 8015edc:	460c      	mov	r4, r1
 8015ede:	d454      	bmi.n	8015f8a <__sflush_r+0xba>
 8015ee0:	684b      	ldr	r3, [r1, #4]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	dc02      	bgt.n	8015eec <__sflush_r+0x1c>
 8015ee6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	dd48      	ble.n	8015f7e <__sflush_r+0xae>
 8015eec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015eee:	2e00      	cmp	r6, #0
 8015ef0:	d045      	beq.n	8015f7e <__sflush_r+0xae>
 8015ef2:	2300      	movs	r3, #0
 8015ef4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015ef8:	682f      	ldr	r7, [r5, #0]
 8015efa:	6a21      	ldr	r1, [r4, #32]
 8015efc:	602b      	str	r3, [r5, #0]
 8015efe:	d030      	beq.n	8015f62 <__sflush_r+0x92>
 8015f00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015f02:	89a3      	ldrh	r3, [r4, #12]
 8015f04:	0759      	lsls	r1, r3, #29
 8015f06:	d505      	bpl.n	8015f14 <__sflush_r+0x44>
 8015f08:	6863      	ldr	r3, [r4, #4]
 8015f0a:	1ad2      	subs	r2, r2, r3
 8015f0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015f0e:	b10b      	cbz	r3, 8015f14 <__sflush_r+0x44>
 8015f10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015f12:	1ad2      	subs	r2, r2, r3
 8015f14:	2300      	movs	r3, #0
 8015f16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015f18:	6a21      	ldr	r1, [r4, #32]
 8015f1a:	4628      	mov	r0, r5
 8015f1c:	47b0      	blx	r6
 8015f1e:	1c43      	adds	r3, r0, #1
 8015f20:	89a3      	ldrh	r3, [r4, #12]
 8015f22:	d106      	bne.n	8015f32 <__sflush_r+0x62>
 8015f24:	6829      	ldr	r1, [r5, #0]
 8015f26:	291d      	cmp	r1, #29
 8015f28:	d82b      	bhi.n	8015f82 <__sflush_r+0xb2>
 8015f2a:	4a2a      	ldr	r2, [pc, #168]	@ (8015fd4 <__sflush_r+0x104>)
 8015f2c:	40ca      	lsrs	r2, r1
 8015f2e:	07d6      	lsls	r6, r2, #31
 8015f30:	d527      	bpl.n	8015f82 <__sflush_r+0xb2>
 8015f32:	2200      	movs	r2, #0
 8015f34:	6062      	str	r2, [r4, #4]
 8015f36:	04d9      	lsls	r1, r3, #19
 8015f38:	6922      	ldr	r2, [r4, #16]
 8015f3a:	6022      	str	r2, [r4, #0]
 8015f3c:	d504      	bpl.n	8015f48 <__sflush_r+0x78>
 8015f3e:	1c42      	adds	r2, r0, #1
 8015f40:	d101      	bne.n	8015f46 <__sflush_r+0x76>
 8015f42:	682b      	ldr	r3, [r5, #0]
 8015f44:	b903      	cbnz	r3, 8015f48 <__sflush_r+0x78>
 8015f46:	6560      	str	r0, [r4, #84]	@ 0x54
 8015f48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015f4a:	602f      	str	r7, [r5, #0]
 8015f4c:	b1b9      	cbz	r1, 8015f7e <__sflush_r+0xae>
 8015f4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015f52:	4299      	cmp	r1, r3
 8015f54:	d002      	beq.n	8015f5c <__sflush_r+0x8c>
 8015f56:	4628      	mov	r0, r5
 8015f58:	f7ff fb4a 	bl	80155f0 <_free_r>
 8015f5c:	2300      	movs	r3, #0
 8015f5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8015f60:	e00d      	b.n	8015f7e <__sflush_r+0xae>
 8015f62:	2301      	movs	r3, #1
 8015f64:	4628      	mov	r0, r5
 8015f66:	47b0      	blx	r6
 8015f68:	4602      	mov	r2, r0
 8015f6a:	1c50      	adds	r0, r2, #1
 8015f6c:	d1c9      	bne.n	8015f02 <__sflush_r+0x32>
 8015f6e:	682b      	ldr	r3, [r5, #0]
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d0c6      	beq.n	8015f02 <__sflush_r+0x32>
 8015f74:	2b1d      	cmp	r3, #29
 8015f76:	d001      	beq.n	8015f7c <__sflush_r+0xac>
 8015f78:	2b16      	cmp	r3, #22
 8015f7a:	d11e      	bne.n	8015fba <__sflush_r+0xea>
 8015f7c:	602f      	str	r7, [r5, #0]
 8015f7e:	2000      	movs	r0, #0
 8015f80:	e022      	b.n	8015fc8 <__sflush_r+0xf8>
 8015f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015f86:	b21b      	sxth	r3, r3
 8015f88:	e01b      	b.n	8015fc2 <__sflush_r+0xf2>
 8015f8a:	690f      	ldr	r7, [r1, #16]
 8015f8c:	2f00      	cmp	r7, #0
 8015f8e:	d0f6      	beq.n	8015f7e <__sflush_r+0xae>
 8015f90:	0793      	lsls	r3, r2, #30
 8015f92:	680e      	ldr	r6, [r1, #0]
 8015f94:	bf08      	it	eq
 8015f96:	694b      	ldreq	r3, [r1, #20]
 8015f98:	600f      	str	r7, [r1, #0]
 8015f9a:	bf18      	it	ne
 8015f9c:	2300      	movne	r3, #0
 8015f9e:	eba6 0807 	sub.w	r8, r6, r7
 8015fa2:	608b      	str	r3, [r1, #8]
 8015fa4:	f1b8 0f00 	cmp.w	r8, #0
 8015fa8:	dde9      	ble.n	8015f7e <__sflush_r+0xae>
 8015faa:	6a21      	ldr	r1, [r4, #32]
 8015fac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015fae:	4643      	mov	r3, r8
 8015fb0:	463a      	mov	r2, r7
 8015fb2:	4628      	mov	r0, r5
 8015fb4:	47b0      	blx	r6
 8015fb6:	2800      	cmp	r0, #0
 8015fb8:	dc08      	bgt.n	8015fcc <__sflush_r+0xfc>
 8015fba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015fbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015fc2:	81a3      	strh	r3, [r4, #12]
 8015fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8015fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015fcc:	4407      	add	r7, r0
 8015fce:	eba8 0800 	sub.w	r8, r8, r0
 8015fd2:	e7e7      	b.n	8015fa4 <__sflush_r+0xd4>
 8015fd4:	20400001 	.word	0x20400001

08015fd8 <_fflush_r>:
 8015fd8:	b538      	push	{r3, r4, r5, lr}
 8015fda:	690b      	ldr	r3, [r1, #16]
 8015fdc:	4605      	mov	r5, r0
 8015fde:	460c      	mov	r4, r1
 8015fe0:	b913      	cbnz	r3, 8015fe8 <_fflush_r+0x10>
 8015fe2:	2500      	movs	r5, #0
 8015fe4:	4628      	mov	r0, r5
 8015fe6:	bd38      	pop	{r3, r4, r5, pc}
 8015fe8:	b118      	cbz	r0, 8015ff2 <_fflush_r+0x1a>
 8015fea:	6a03      	ldr	r3, [r0, #32]
 8015fec:	b90b      	cbnz	r3, 8015ff2 <_fflush_r+0x1a>
 8015fee:	f7ff f857 	bl	80150a0 <__sinit>
 8015ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d0f3      	beq.n	8015fe2 <_fflush_r+0xa>
 8015ffa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015ffc:	07d0      	lsls	r0, r2, #31
 8015ffe:	d404      	bmi.n	801600a <_fflush_r+0x32>
 8016000:	0599      	lsls	r1, r3, #22
 8016002:	d402      	bmi.n	801600a <_fflush_r+0x32>
 8016004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016006:	f7ed fa09 	bl	800341c <__retarget_lock_acquire_recursive>
 801600a:	4628      	mov	r0, r5
 801600c:	4621      	mov	r1, r4
 801600e:	f7ff ff5f 	bl	8015ed0 <__sflush_r>
 8016012:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016014:	07da      	lsls	r2, r3, #31
 8016016:	4605      	mov	r5, r0
 8016018:	d4e4      	bmi.n	8015fe4 <_fflush_r+0xc>
 801601a:	89a3      	ldrh	r3, [r4, #12]
 801601c:	059b      	lsls	r3, r3, #22
 801601e:	d4e1      	bmi.n	8015fe4 <_fflush_r+0xc>
 8016020:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016022:	f7ed fa10 	bl	8003446 <__retarget_lock_release_recursive>
 8016026:	e7dd      	b.n	8015fe4 <_fflush_r+0xc>

08016028 <__swhatbuf_r>:
 8016028:	b570      	push	{r4, r5, r6, lr}
 801602a:	460c      	mov	r4, r1
 801602c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016030:	2900      	cmp	r1, #0
 8016032:	b096      	sub	sp, #88	@ 0x58
 8016034:	4615      	mov	r5, r2
 8016036:	461e      	mov	r6, r3
 8016038:	da0d      	bge.n	8016056 <__swhatbuf_r+0x2e>
 801603a:	89a3      	ldrh	r3, [r4, #12]
 801603c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016040:	f04f 0100 	mov.w	r1, #0
 8016044:	bf14      	ite	ne
 8016046:	2340      	movne	r3, #64	@ 0x40
 8016048:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801604c:	2000      	movs	r0, #0
 801604e:	6031      	str	r1, [r6, #0]
 8016050:	602b      	str	r3, [r5, #0]
 8016052:	b016      	add	sp, #88	@ 0x58
 8016054:	bd70      	pop	{r4, r5, r6, pc}
 8016056:	466a      	mov	r2, sp
 8016058:	f000 f862 	bl	8016120 <_fstat_r>
 801605c:	2800      	cmp	r0, #0
 801605e:	dbec      	blt.n	801603a <__swhatbuf_r+0x12>
 8016060:	9901      	ldr	r1, [sp, #4]
 8016062:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016066:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801606a:	4259      	negs	r1, r3
 801606c:	4159      	adcs	r1, r3
 801606e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016072:	e7eb      	b.n	801604c <__swhatbuf_r+0x24>

08016074 <__smakebuf_r>:
 8016074:	898b      	ldrh	r3, [r1, #12]
 8016076:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016078:	079d      	lsls	r5, r3, #30
 801607a:	4606      	mov	r6, r0
 801607c:	460c      	mov	r4, r1
 801607e:	d507      	bpl.n	8016090 <__smakebuf_r+0x1c>
 8016080:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016084:	6023      	str	r3, [r4, #0]
 8016086:	6123      	str	r3, [r4, #16]
 8016088:	2301      	movs	r3, #1
 801608a:	6163      	str	r3, [r4, #20]
 801608c:	b003      	add	sp, #12
 801608e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016090:	ab01      	add	r3, sp, #4
 8016092:	466a      	mov	r2, sp
 8016094:	f7ff ffc8 	bl	8016028 <__swhatbuf_r>
 8016098:	9f00      	ldr	r7, [sp, #0]
 801609a:	4605      	mov	r5, r0
 801609c:	4639      	mov	r1, r7
 801609e:	4630      	mov	r0, r6
 80160a0:	f7fe fee6 	bl	8014e70 <_malloc_r>
 80160a4:	b948      	cbnz	r0, 80160ba <__smakebuf_r+0x46>
 80160a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160aa:	059a      	lsls	r2, r3, #22
 80160ac:	d4ee      	bmi.n	801608c <__smakebuf_r+0x18>
 80160ae:	f023 0303 	bic.w	r3, r3, #3
 80160b2:	f043 0302 	orr.w	r3, r3, #2
 80160b6:	81a3      	strh	r3, [r4, #12]
 80160b8:	e7e2      	b.n	8016080 <__smakebuf_r+0xc>
 80160ba:	89a3      	ldrh	r3, [r4, #12]
 80160bc:	6020      	str	r0, [r4, #0]
 80160be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80160c2:	81a3      	strh	r3, [r4, #12]
 80160c4:	9b01      	ldr	r3, [sp, #4]
 80160c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80160ca:	b15b      	cbz	r3, 80160e4 <__smakebuf_r+0x70>
 80160cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80160d0:	4630      	mov	r0, r6
 80160d2:	f000 f837 	bl	8016144 <_isatty_r>
 80160d6:	b128      	cbz	r0, 80160e4 <__smakebuf_r+0x70>
 80160d8:	89a3      	ldrh	r3, [r4, #12]
 80160da:	f023 0303 	bic.w	r3, r3, #3
 80160de:	f043 0301 	orr.w	r3, r3, #1
 80160e2:	81a3      	strh	r3, [r4, #12]
 80160e4:	89a3      	ldrh	r3, [r4, #12]
 80160e6:	431d      	orrs	r5, r3
 80160e8:	81a5      	strh	r5, [r4, #12]
 80160ea:	e7cf      	b.n	801608c <__smakebuf_r+0x18>

080160ec <memmove>:
 80160ec:	4288      	cmp	r0, r1
 80160ee:	b510      	push	{r4, lr}
 80160f0:	eb01 0402 	add.w	r4, r1, r2
 80160f4:	d902      	bls.n	80160fc <memmove+0x10>
 80160f6:	4284      	cmp	r4, r0
 80160f8:	4623      	mov	r3, r4
 80160fa:	d807      	bhi.n	801610c <memmove+0x20>
 80160fc:	1e43      	subs	r3, r0, #1
 80160fe:	42a1      	cmp	r1, r4
 8016100:	d008      	beq.n	8016114 <memmove+0x28>
 8016102:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016106:	f803 2f01 	strb.w	r2, [r3, #1]!
 801610a:	e7f8      	b.n	80160fe <memmove+0x12>
 801610c:	4402      	add	r2, r0
 801610e:	4601      	mov	r1, r0
 8016110:	428a      	cmp	r2, r1
 8016112:	d100      	bne.n	8016116 <memmove+0x2a>
 8016114:	bd10      	pop	{r4, pc}
 8016116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801611a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801611e:	e7f7      	b.n	8016110 <memmove+0x24>

08016120 <_fstat_r>:
 8016120:	b538      	push	{r3, r4, r5, lr}
 8016122:	4d07      	ldr	r5, [pc, #28]	@ (8016140 <_fstat_r+0x20>)
 8016124:	2300      	movs	r3, #0
 8016126:	4604      	mov	r4, r0
 8016128:	4608      	mov	r0, r1
 801612a:	4611      	mov	r1, r2
 801612c:	602b      	str	r3, [r5, #0]
 801612e:	f7ec ffa4 	bl	800307a <_fstat>
 8016132:	1c43      	adds	r3, r0, #1
 8016134:	d102      	bne.n	801613c <_fstat_r+0x1c>
 8016136:	682b      	ldr	r3, [r5, #0]
 8016138:	b103      	cbz	r3, 801613c <_fstat_r+0x1c>
 801613a:	6023      	str	r3, [r4, #0]
 801613c:	bd38      	pop	{r3, r4, r5, pc}
 801613e:	bf00      	nop
 8016140:	20018be8 	.word	0x20018be8

08016144 <_isatty_r>:
 8016144:	b538      	push	{r3, r4, r5, lr}
 8016146:	4d06      	ldr	r5, [pc, #24]	@ (8016160 <_isatty_r+0x1c>)
 8016148:	2300      	movs	r3, #0
 801614a:	4604      	mov	r4, r0
 801614c:	4608      	mov	r0, r1
 801614e:	602b      	str	r3, [r5, #0]
 8016150:	f7ec ffa3 	bl	800309a <_isatty>
 8016154:	1c43      	adds	r3, r0, #1
 8016156:	d102      	bne.n	801615e <_isatty_r+0x1a>
 8016158:	682b      	ldr	r3, [r5, #0]
 801615a:	b103      	cbz	r3, 801615e <_isatty_r+0x1a>
 801615c:	6023      	str	r3, [r4, #0]
 801615e:	bd38      	pop	{r3, r4, r5, pc}
 8016160:	20018be8 	.word	0x20018be8

08016164 <_realloc_r>:
 8016164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016168:	4607      	mov	r7, r0
 801616a:	4614      	mov	r4, r2
 801616c:	460d      	mov	r5, r1
 801616e:	b921      	cbnz	r1, 801617a <_realloc_r+0x16>
 8016170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016174:	4611      	mov	r1, r2
 8016176:	f7fe be7b 	b.w	8014e70 <_malloc_r>
 801617a:	b92a      	cbnz	r2, 8016188 <_realloc_r+0x24>
 801617c:	f7ff fa38 	bl	80155f0 <_free_r>
 8016180:	4625      	mov	r5, r4
 8016182:	4628      	mov	r0, r5
 8016184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016188:	f000 f81a 	bl	80161c0 <_malloc_usable_size_r>
 801618c:	4284      	cmp	r4, r0
 801618e:	4606      	mov	r6, r0
 8016190:	d802      	bhi.n	8016198 <_realloc_r+0x34>
 8016192:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016196:	d8f4      	bhi.n	8016182 <_realloc_r+0x1e>
 8016198:	4621      	mov	r1, r4
 801619a:	4638      	mov	r0, r7
 801619c:	f7fe fe68 	bl	8014e70 <_malloc_r>
 80161a0:	4680      	mov	r8, r0
 80161a2:	b908      	cbnz	r0, 80161a8 <_realloc_r+0x44>
 80161a4:	4645      	mov	r5, r8
 80161a6:	e7ec      	b.n	8016182 <_realloc_r+0x1e>
 80161a8:	42b4      	cmp	r4, r6
 80161aa:	4622      	mov	r2, r4
 80161ac:	4629      	mov	r1, r5
 80161ae:	bf28      	it	cs
 80161b0:	4632      	movcs	r2, r6
 80161b2:	f7ff fa0f 	bl	80155d4 <memcpy>
 80161b6:	4629      	mov	r1, r5
 80161b8:	4638      	mov	r0, r7
 80161ba:	f7ff fa19 	bl	80155f0 <_free_r>
 80161be:	e7f1      	b.n	80161a4 <_realloc_r+0x40>

080161c0 <_malloc_usable_size_r>:
 80161c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80161c4:	1f18      	subs	r0, r3, #4
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	bfbc      	itt	lt
 80161ca:	580b      	ldrlt	r3, [r1, r0]
 80161cc:	18c0      	addlt	r0, r0, r3
 80161ce:	4770      	bx	lr

080161d0 <_init>:
 80161d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80161d2:	bf00      	nop
 80161d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80161d6:	bc08      	pop	{r3}
 80161d8:	469e      	mov	lr, r3
 80161da:	4770      	bx	lr

080161dc <_fini>:
 80161dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80161de:	bf00      	nop
 80161e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80161e2:	bc08      	pop	{r3}
 80161e4:	469e      	mov	lr, r3
 80161e6:	4770      	bx	lr
