/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [21:0] _06_;
  wire [9:0] _07_;
  reg [11:0] _08_;
  wire [6:0] _09_;
  wire [6:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [24:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [20:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_92z;
  wire [21:0] celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = celloutsig_0_32z[1] ? celloutsig_0_22z : celloutsig_0_34z;
  assign celloutsig_0_6z = in_data[72] ? celloutsig_0_0z : celloutsig_0_3z;
  assign celloutsig_1_17z = celloutsig_1_12z ? celloutsig_1_5z : _02_;
  assign celloutsig_0_22z = celloutsig_0_0z ? celloutsig_0_14z[12] : celloutsig_0_11z[8];
  assign celloutsig_0_28z = celloutsig_0_23z[10] ? in_data[21] : celloutsig_0_0z;
  assign celloutsig_0_9z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_0_43z = ~celloutsig_0_30z[3];
  assign celloutsig_0_87z = ~celloutsig_0_28z;
  assign celloutsig_0_38z = ~((celloutsig_0_6z | celloutsig_0_27z) & celloutsig_0_8z[0]);
  assign celloutsig_1_5z = ~((_03_ | celloutsig_1_0z[1]) & celloutsig_1_2z[9]);
  assign celloutsig_0_4z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_49z = celloutsig_0_32z[2] | ~(celloutsig_0_29z[3]);
  assign celloutsig_1_14z = celloutsig_1_11z | ~(celloutsig_1_11z);
  assign celloutsig_0_15z = celloutsig_0_1z | ~(celloutsig_0_10z);
  assign celloutsig_0_19z = in_data[44] | ~(celloutsig_0_0z);
  assign celloutsig_1_7z = celloutsig_1_0z[3] ^ celloutsig_1_5z;
  assign celloutsig_0_17z = celloutsig_0_3z ^ celloutsig_0_15z;
  assign celloutsig_0_20z = celloutsig_0_3z ^ celloutsig_0_17z;
  assign celloutsig_0_40z = ~(celloutsig_0_7z ^ celloutsig_0_29z[3]);
  assign celloutsig_0_45z = ~(in_data[50] ^ celloutsig_0_20z);
  assign celloutsig_0_53z = ~(celloutsig_0_38z ^ celloutsig_0_14z[16]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z ^ celloutsig_0_3z);
  assign celloutsig_0_93z = { celloutsig_0_23z, celloutsig_0_87z, celloutsig_0_65z, celloutsig_0_37z } + { celloutsig_0_14z[13], celloutsig_0_15z, _06_[19:14], _04_, _06_[12], celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_87z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_65z, celloutsig_0_43z };
  assign celloutsig_1_4z = { in_data[125], _03_, _07_[7:4], _01_, _00_, _07_[1:0] } + celloutsig_1_2z;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 12'h000;
    else _08_ <= { celloutsig_0_11z[11:2], celloutsig_0_3z, celloutsig_0_1z };
  reg [6:0] _36_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _36_ <= 7'h00;
    else _36_ <= { _08_[10:6], celloutsig_0_15z, celloutsig_0_20z };
  assign { _09_[6:1], _05_ } = _36_;
  reg [7:0] _37_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _37_ <= 8'h00;
    else _37_ <= { celloutsig_0_33z[11:9], celloutsig_0_44z, celloutsig_0_47z, celloutsig_0_51z, celloutsig_0_17z, celloutsig_0_0z };
  assign { _06_[19:14], _04_, _06_[12] } = _37_;
  reg [8:0] _38_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 9'h000;
    else _38_ <= in_data[167:159];
  assign { _03_, _07_[7:4], _01_, _00_, _07_[1:0] } = _38_;
  reg [6:0] _39_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _39_ <= 7'h00;
    else _39_ <= celloutsig_1_0z[13:7];
  assign { _02_, _10_[5:0] } = _39_;
  assign celloutsig_1_2z = { _07_[7], _03_, _07_[7:4], _01_, _00_, _07_[1:0] } & celloutsig_1_0z[14:5];
  assign celloutsig_0_14z = { celloutsig_0_13z[15:1], celloutsig_0_4z, celloutsig_0_12z } & { celloutsig_0_13z[9:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_18z = { in_data[65:58], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_7z } & { celloutsig_0_14z[14:11], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_14z[12:5], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z } & { celloutsig_0_13z[12:0], celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_24z = { in_data[55:50], celloutsig_0_3z } & { in_data[29:24], celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_18z[11:2], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_20z } & in_data[31:18];
  assign celloutsig_0_51z = { celloutsig_0_14z[7:0], celloutsig_0_40z } == { _09_[5:2], celloutsig_0_12z, celloutsig_0_44z, celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_49z };
  assign celloutsig_0_56z = celloutsig_0_13z[15:5] == { celloutsig_0_37z[2:0], celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_1_19z = { celloutsig_1_9z[1:0], celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z } == { _02_, _10_[5:0], celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_21z = { celloutsig_0_14z[9:8], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_7z } == { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_1z = { in_data[51:50], celloutsig_0_0z } === in_data[66:64];
  assign celloutsig_0_65z = { celloutsig_0_11z[6:2], celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_10z, celloutsig_0_53z, celloutsig_0_58z, celloutsig_0_3z } && { celloutsig_0_28z, _09_[6:1], _05_, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_0_41z = { in_data[32:20], celloutsig_0_3z } || { celloutsig_0_13z[13:1], celloutsig_0_22z };
  assign celloutsig_0_58z = { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_56z, celloutsig_0_56z, celloutsig_0_12z } || celloutsig_0_33z[12:7];
  assign celloutsig_0_27z = celloutsig_0_13z[16:11] || { celloutsig_0_14z[14:10], celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[46:31] < in_data[95:80];
  assign celloutsig_0_3z = { in_data[51:49], celloutsig_0_0z } < in_data[7:4];
  assign celloutsig_1_15z = { celloutsig_1_0z[11:9], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_14z } != { celloutsig_1_2z[7], celloutsig_1_7z, celloutsig_1_6z, _02_, _10_[5:0] };
  assign celloutsig_1_18z = { celloutsig_1_4z[7:1], celloutsig_1_6z, celloutsig_1_17z } != { celloutsig_1_0z[14:8], celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_12z = celloutsig_0_9z != celloutsig_0_11z[1];
  assign celloutsig_0_2z = { in_data[67:62], celloutsig_0_1z } != { in_data[15:10], celloutsig_0_0z };
  assign celloutsig_0_13z = - { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_10z = | { in_data[52:48], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_12z = | _07_[7:5];
  assign celloutsig_1_6z = | { _07_[5:4], _07_[1], _01_, _00_ };
  assign celloutsig_1_11z = | { _02_, _10_[5:4] };
  assign celloutsig_0_32z = celloutsig_0_13z[3:1] >> { celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_10z };
  assign celloutsig_0_33z = { celloutsig_0_24z[2:1], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_13z } >> { celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[156:142] >> in_data[158:144];
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z } >> { in_data[85:75], celloutsig_0_3z };
  assign celloutsig_0_8z = in_data[18:15] - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_92z = celloutsig_0_37z[2:0] - { celloutsig_0_47z, celloutsig_0_1z, celloutsig_0_51z };
  assign celloutsig_1_9z = _10_[3:0] - celloutsig_1_0z[6:3];
  assign celloutsig_0_29z = { celloutsig_0_16z[1:0], celloutsig_0_28z, celloutsig_0_0z } - { celloutsig_0_8z[3:2], celloutsig_0_15z, celloutsig_0_28z };
  assign celloutsig_0_37z = celloutsig_0_18z[15:11] ~^ { celloutsig_0_31z[7:4], celloutsig_0_19z };
  assign celloutsig_0_16z = { celloutsig_0_11z[1], celloutsig_0_2z, celloutsig_0_9z } ~^ { celloutsig_0_11z[0], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_30z = celloutsig_0_23z[10:0] ~^ celloutsig_0_18z[15:5];
  assign celloutsig_0_26z = ~((celloutsig_0_4z & celloutsig_0_3z) | in_data[57]);
  assign celloutsig_0_34z = ~((celloutsig_0_12z & celloutsig_0_3z) | (celloutsig_0_13z[16] & celloutsig_0_2z));
  assign celloutsig_0_47z = ~((celloutsig_0_20z & celloutsig_0_45z) | (celloutsig_0_21z & celloutsig_0_4z));
  assign { _06_[21:20], _06_[13], _06_[11:0] } = { celloutsig_0_14z[13], celloutsig_0_15z, _04_, celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_87z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_65z, celloutsig_0_43z };
  assign { _07_[9:8], _07_[3:2] } = { in_data[125], _03_, _01_, _00_ };
  assign _09_[0] = _05_;
  assign _10_[6] = _02_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
