// Seed: 868664632
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    input  wire id_2,
    output tri1 id_3
);
  assign id_3 = id_2;
  assign module_2.id_3 = 0;
  assign module_1.id_4 = 0;
  assign id_3 = id_2 & "" == id_0;
  supply1 id_5;
  assign id_5 = -1;
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1,
    input  wire id_2
);
  always disable id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0
  );
  always @* begin : LABEL_0
    begin : LABEL_1
      id_4 <= 1;
    end
  end
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri1 id_5,
    output tri0 id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_6
  );
endmodule
