// Seed: 3346136824
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4
);
  assign id_1 = -1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri id_4,
    input wor id_5
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd20,
    parameter id_2 = 32'd76
) ();
  wire _id_1;
  wire [id_1 : id_1] _id_2;
  assign id_1 = id_1;
  wire [id_2 : $realtime] id_3;
  logic id_4;
endmodule
module module_3 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  module_2 modCall_1 ();
  input wire id_1;
  assign id_2[(-1)] = 1;
endmodule
