{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749558422137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749558422137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 21:27:02 2025 " "Processing started: Tue Jun 10 21:27:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749558422137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558422137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558422137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749558422381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749558422381 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558427833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:09 Progress: Loading ptmch_fpga-main/nios2_system.qsys " "2025.06.10.21:27:09 Progress: Loading ptmch_fpga-main/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558429957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:10 Progress: Reading input file " "2025.06.10.21:27:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558430371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:10 Progress: Adding altpll_0 \[altpll 18.1\] " "2025.06.10.21:27:10 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558430424 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll_0: Used altpll 23.1 (instead of 18.1) " "Altpll_0: Used altpll 23.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:11 Progress: Parameterizing module altpll_0 " "2025.06.10.21:27:11 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:11 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.06.10.21:27:11 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431120 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 23.1 (instead of 18.1) " "Clk_0: Used clock_source 23.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:11 Progress: Parameterizing module clk_0 " "2025.06.10.21:27:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:11 Progress: Building connections " "2025.06.10.21:27:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:11 Progress: Parameterizing connections " "2025.06.10.21:27:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:11 Progress: Validating " "2025.06.10.21:27:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.10.21:27:11 Progress: Done reading input file " "2025.06.10.21:27:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431264 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558431640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558432006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"nios2_system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"nios2_system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558433310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558433315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 3 modules, 5 files " "Nios2_system: Done \"nios2_system\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558433316 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_system.qsys " "Finished elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tb/ptmch_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tb/ptmch_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top_tb " "Found entity 1: ptmch_top_tb" {  } { { "rtl/tb/ptmch_top_tb.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/tb/ptmch_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_10m08_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_10m08_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_10m08_top " "Found entity 1: max10_10m08_top" {  } { { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ptmch/ptmch_trg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_trg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_trg " "Found entity 1: ptmch_trg" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ptmch/ptmch_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top " "Found entity 1: ptmch_top" {  } { { "rtl/ptmch/ptmch_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "db/ip/nios2_system/nios2_system.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nios2_system/submodules/nios2_system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_altpll_0_dffpipe_l2c " "Found entity 1: nios2_system_altpll_0_dffpipe_l2c" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434096 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_altpll_0_stdsync_sv6 " "Found entity 2: nios2_system_altpll_0_stdsync_sv6" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434096 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_altpll_0_altpll_sc92 " "Found entity 3: nios2_system_altpll_0_altpll_sc92" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434096 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_altpll_0 " "Found entity 4: nios2_system_altpll_0" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749558434096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558434096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inst_edge ptmch_trg.sv(34) " "Verilog HDL Implicit Net warning at ptmch_trg.sv(34): created implicit net for \"inst_edge\"" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_falling_edge ptmch_trg.sv(35) " "Verilog HDL Implicit Net warning at ptmch_trg.sv(35): created implicit net for \"cs_falling_edge\"" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max10_10m08_top " "Elaborating entity \"max10_10m08_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749558434117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system nios2_system:u0 " "Elaborating entity \"nios2_system\" for hierarchy \"nios2_system:u0\"" {  } { { "max10_10m08_top.sv" "u0" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0 nios2_system:u0\|nios2_system_altpll_0:altpll_0 " "Elaborating entity \"nios2_system_altpll_0\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\"" {  } { { "db/ip/nios2_system/nios2_system.v" "altpll_0" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0_stdsync_sv6 nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_system_altpll_0_stdsync_sv6\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "stdsync2" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0_dffpipe_l2c nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2\|nios2_system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_system_altpll_0_dffpipe_l2c\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2\|nios2_system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "dffpipe3" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0_altpll_sc92 nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_sc92:sd1 " "Elaborating entity \"nios2_system_altpll_0_altpll_sc92\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_sc92:sd1\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "sd1" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios2_system/nios2_system.v" "rst_controller" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_top ptmch_top:ptmch_inst " "Elaborating entity \"ptmch_top\" for hierarchy \"ptmch_top:ptmch_inst\"" {  } { { "max10_10m08_top.sv" "ptmch_inst" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_trg ptmch_top:ptmch_inst\|ptmch_trg:trg_inst " "Elaborating entity \"ptmch_trg\" for hierarchy \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\"" {  } { { "rtl/ptmch/ptmch_top.sv" "trg_inst" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558434179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ptmch_trg.sv(50) " "Verilog HDL assignment warning at ptmch_trg.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749558434180 "|max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ptmch_trg.sv(85) " "Verilog HDL assignment warning at ptmch_trg.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749558434180 "|max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749558434542 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749558434639 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1749558434643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TRG_PLS\[1\] GND " "Pin \"TRG_PLS\[1\]\" is stuck at GND" {  } { { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749558434659 "|max10_10m08_top|TRG_PLS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TRG_PLS\[2\] GND " "Pin \"TRG_PLS\[2\]\" is stuck at GND" {  } { { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749558434659 "|max10_10m08_top|TRG_PLS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TRG_PLS\[3\] GND " "Pin \"TRG_PLS\[3\]\" is stuck at GND" {  } { { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749558434659 "|max10_10m08_top|TRG_PLS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TRG_PLS\[4\] GND " "Pin \"TRG_PLS\[4\]\" is stuck at GND" {  } { { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749558434659 "|max10_10m08_top|TRG_PLS[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749558434659 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749558434979 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_sc92:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_sc92:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 151 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 295 0 0 } } { "db/ip/nios2_system/nios2_system.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v" 39 0 0 } } { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 41 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1749558435088 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_sc92:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_sc92:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 151 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 295 0 0 } } { "db/ip/nios2_system/nios2_system.v" "" { Text "C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v" 39 0 0 } } { "max10_10m08_top.sv" "" { Text "C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv" 41 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1749558435088 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558435104 ""}
{ "Info" "ISTA_SDC_FOUND" "max10.sdc " "Reading SDC File: 'max10.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1749558435352 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749558435353 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558435353 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1749558435354 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558435357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558435357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558435357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558435357 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1749558435357 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1749558435358 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749558435359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749558435359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK50M " "  20.000       CLK50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749558435359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.000      SPI_CLK " "   9.000      SPI_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749558435359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "   6.250 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749558435359 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558435359 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558435369 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1749558435379 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558435380 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1749558435386 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558435386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749558435555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749558435555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749558435584 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749558435584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749558435584 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1749558435584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749558435584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749558435602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 21:27:15 2025 " "Processing ended: Tue Jun 10 21:27:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749558435602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749558435602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749558435602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749558435602 ""}
