INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
