
---------- Begin Simulation Statistics ----------
final_tick                                83600318500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49145                       # Simulator instruction rate (inst/s)
host_mem_usage                                 969828                       # Number of bytes of host memory used
host_op_rate                                    98880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2034.81                       # Real time elapsed on the host
host_tick_rate                               41085157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083600                       # Number of seconds simulated
sim_ticks                                 83600318500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 103707824                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 61064321                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.672006                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.672006                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3416027                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1708223                       # number of floating regfile writes
system.cpu.idleCycles                        10154915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2719748                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24302584                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.469498                       # Inst execution rate
system.cpu.iew.exec_refs                     53922231                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19747424                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8696973                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37126630                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3648                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            184569                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21612893                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           267044451                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34174807                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3788820                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             245701023                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  44693                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1998561                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2373948                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2055462                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          29867                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2073950                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         645798                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 264858236                       # num instructions consuming a value
system.cpu.iew.wb_count                     243635172                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.639101                       # average fanout of values written-back
system.cpu.iew.wb_producers                 169271137                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.457143                       # insts written-back per cycle
system.cpu.iew.wb_sent                      244476246                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                374407597                       # number of integer regfile reads
system.cpu.int_regfile_writes               195906662                       # number of integer regfile writes
system.cpu.ipc                               0.598084                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.598084                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3628753      1.45%      1.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             189169327     75.82%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               284503      0.11%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                160713      0.06%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              127356      0.05%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24782      0.01%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               408407      0.16%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               127835      0.05%     77.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              377128      0.15%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              16816      0.01%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             112      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             55      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34216016     13.71%     91.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18777862      7.53%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          744175      0.30%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1425827      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              249489844                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3516953                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6889765                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3157867                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4882999                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3330143                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013348                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2846215     85.47%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  29205      0.88%     86.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    427      0.01%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   952      0.03%     86.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  452      0.01%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 190870      5.73%     92.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                122102      3.67%     95.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             54239      1.63%     97.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            85676      2.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              245674281                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          652789627                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    240477305                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         328033921                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  267022087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 249489844                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22364                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        65843784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            323839                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          14537                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     73553535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     157045723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.588645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88584090     56.41%     56.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11593848      7.38%     63.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12157434      7.74%     71.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11400623      7.26%     78.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10271682      6.54%     85.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8455118      5.38%     90.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8124733      5.17%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4397017      2.80%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2061178      1.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       157045723                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.492158                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1129757                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1932652                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             37126630                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21612893                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               106405131                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        167200638                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1565718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       188398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384976                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        54888                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          136                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4848421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2850                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9698526                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2986                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31233588                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21585246                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2845503                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13503727                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11172582                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.737025                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2801879                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              39359                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1386123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             519854                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           866269                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       357032                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        65456795                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2336857                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    147336067                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.365590                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.331881                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92118143     62.52%     62.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13237305      8.98%     71.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8610210      5.84%     77.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13405770      9.10%     86.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4089219      2.78%     89.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2389568      1.62%     90.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2159745      1.47%     92.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1346428      0.91%     93.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9979679      6.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    147336067                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9979679                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46514595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46514595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46557023                       # number of overall hits
system.cpu.dcache.overall_hits::total        46557023                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1419542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1419542                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1422362                       # number of overall misses
system.cpu.dcache.overall_misses::total       1422362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35522516972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35522516972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35522516972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35522516972                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47934137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47934137                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47979385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47979385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25023.928120                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25023.928120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24974.315239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24974.315239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       238679                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8941                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.694889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       530389                       # number of writebacks
system.cpu.dcache.writebacks::total            530389                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       492396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       492396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       492396                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       492396                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       927146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       927146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       928584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       928584                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21473114478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21473114478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21531396978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21531396978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019342                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019354                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23160.445580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23160.445580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23187.344363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23187.344363                       # average overall mshr miss latency
system.cpu.dcache.replacements                 927542                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30092351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30092351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1171901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1171901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26218393000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26218393000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31264252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31264252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22372.532321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22372.532321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       489909                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       489909                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       681992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       681992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12474718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12474718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18291.590664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18291.590664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16422244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16422244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       247641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       247641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9304123972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9304123972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37571.015995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37571.015995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       245154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       245154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8998395978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8998395978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36705.075087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36705.075087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        42428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         42428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        45248                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        45248                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.062323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     58282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031780                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031780                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40530.250348                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40530.250348                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.805131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47485746                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            928054                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.167008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.805131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96886824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96886824                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 90549640                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              20409761                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41756690                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1955684                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2373948                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11155752                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                524629                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              284681813                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2422156                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34174323                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19752179                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        329742                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         49118                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           95180844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      148252877                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31233588                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14494315                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      58915567                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5776434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        172                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 6735                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         53090                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           62                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1036                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23145374                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1683917                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          157045723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.895254                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.169480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                110437824     70.32%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2400652      1.53%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2665613      1.70%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2148644      1.37%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3103588      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3316553      2.11%     79.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3116733      1.98%     80.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3082711      1.96%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 26773405     17.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            157045723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186803                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.886677                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     18871136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18871136                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18871136                       # number of overall hits
system.cpu.icache.overall_hits::total        18871136                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4274232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4274232                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4274232                       # number of overall misses
system.cpu.icache.overall_misses::total       4274232                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  56878968454                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  56878968454                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  56878968454                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  56878968454                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23145368                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23145368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23145368                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23145368                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.184669                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.184669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.184669                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.184669                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13307.412526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13307.412526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13307.412526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13307.412526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18512                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1279                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.473808                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3920676                       # number of writebacks
system.cpu.icache.writebacks::total           3920676                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       352512                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       352512                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       352512                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       352512                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3921720                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3921720                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3921720                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3921720                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50267598965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50267598965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50267598965                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50267598965                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.169439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.169439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.169439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.169439                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12817.742971                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12817.742971                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12817.742971                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12817.742971                       # average overall mshr miss latency
system.cpu.icache.replacements                3920676                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18871136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18871136                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4274232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4274232                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  56878968454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  56878968454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23145368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23145368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.184669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.184669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13307.412526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13307.412526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       352512                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       352512                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3921720                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3921720                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50267598965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50267598965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.169439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.169439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12817.742971                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12817.742971                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.596506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22792855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3921719                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.811955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.596506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50212455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50212455                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23154966                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        420039                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2773282                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 9064344                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                22357                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               29867                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4947329                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                60123                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6571                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  83600318500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2373948                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 92086619                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12671929                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4193                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  42012240                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7896794                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              278767585                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                114706                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 663897                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 320061                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6634368                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             421                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           297197315                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   687499243                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                435474333                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4084475                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 82617072                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      98                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4979755                       # count of insts added to the skid buffer
system.cpu.rob.reads                        403840997                       # The number of ROB reads
system.cpu.rob.writes                       543098746                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3879024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               773424                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4652448                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3879024                       # number of overall hits
system.l2.overall_hits::.cpu.data              773424                       # number of overall hits
system.l2.overall_hits::total                 4652448                       # number of overall hits
system.l2.demand_misses::.cpu.inst              41974                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154630                       # number of demand (read+write) misses
system.l2.demand_misses::total                 196604                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             41974                       # number of overall misses
system.l2.overall_misses::.cpu.data            154630                       # number of overall misses
system.l2.overall_misses::total                196604                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3270448500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11806151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15076599500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3270448500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11806151000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15076599500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3920998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           928054                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4849052                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3920998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          928054                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4849052                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.166617                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040545                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.166617                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040545                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77916.055177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76350.973291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76685.110679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77916.055177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76350.973291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76685.110679                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107998                       # number of writebacks
system.l2.writebacks::total                    107998                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         41955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            196585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        41955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           196585                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2842191500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10233572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13075763500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2842191500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10233572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13075763500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.166617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040541                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.166617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040541                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67743.808843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66181.025674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66514.553501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67743.808843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66181.025674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66514.553501                       # average overall mshr miss latency
system.l2.replacements                         190372                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       530389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           530389                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       530389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       530389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3918383                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3918383                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3918383                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3918383                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          580                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           580                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              530                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  530                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          534                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              534                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.007491                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.007491                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.007491                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.007491                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            150743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           94360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               94360                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6953151000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6953151000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        245103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            245103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.384981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.384981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73687.484103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73687.484103                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        94360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5992126500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5992126500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.384981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63502.824290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63502.824290                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3879024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3879024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        41974                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41974                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3270448500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3270448500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3920998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3920998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77916.055177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77916.055177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        41955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2842191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2842191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67743.808843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67743.808843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        622681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            622681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        60270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4853000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4853000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       682951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        682951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80520.988883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80520.988883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        60270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4241445500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4241445500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70374.074996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70374.074996                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8173.783980                       # Cycle average of tags in use
system.l2.tags.total_refs                     9692438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    198564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     48.812665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     192.018598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3146.448618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4835.316763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.384088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.590249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997776                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3289                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77742892                       # Number of tag accesses
system.l2.tags.data_accesses                 77742892                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     41955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000471368750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              512656                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101716                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      196585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107998                       # Number of write requests accepted
system.mem_ctrls.readBursts                    196585                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107998                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    359                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                196585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107998                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.849686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.694114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.179828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6358     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.975786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.943308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3346     52.61%     52.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      1.04%     53.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2733     42.97%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      2.99%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.33%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12581440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6911872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    150.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83598522000                       # Total gap between requests
system.mem_ctrls.avgGap                     274468.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2685120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9873344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6909824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32118537.921598944813                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 118101751.011869639158                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82653082.236762046814                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        41955                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       154630                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107998                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1457635000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5133922250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1983215508000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34742.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33201.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18363446.62                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2685120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9896320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12581440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2685120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2685120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6911872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6911872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        41955                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       154630                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         196585                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107998                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107998                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32118538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    118376583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        150495120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32118538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32118538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82677580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82677580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82677580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32118538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    118376583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       233172700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               196226                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107966                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7747                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2912319750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             981130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6591557250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14841.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33591.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110158                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              56005                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   141.045469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.798853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   160.953755                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        79759     57.78%     57.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39423     28.56%     86.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10018      7.26%     93.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3412      2.47%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1556      1.13%     97.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          801      0.58%     97.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          510      0.37%     98.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          356      0.26%     98.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2193      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12558464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6909824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              150.220289                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.653082                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       498300600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       264853050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      712300680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277552620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6598775040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28081543620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8454906720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44888232330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.938532                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21708769250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2791360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59100189250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       487226460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       258963210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      688752960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286029900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6598775040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28116248070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8425681920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44861677560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.620893                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21627762750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2791360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59181195750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107998                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80389                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94360                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        102225                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       581561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       581561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 581561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19493312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19493312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19493312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            196589                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  196589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              196589                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           204242000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          245731250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4604670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       638387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3920676                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          479527                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             534                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           245103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          245103                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3921720                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       682951                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11763393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2784718                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14548111                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    501867072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93340352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              595207424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          191094                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6958080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5040680                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011521                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106970                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4982740     98.85%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  57804      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    136      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5040680                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83600318500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9300328000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5884459730                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1393420351                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
