module debug #(parameter text_len = 20) (
  input clk,
  input greset,
  input text_req,
  output text_done,
  input [8*text_len-1:0] debug_text,
  output UART_TX);

  wire reset;

  reg [3:0]       text_cntr;

  reg             tx_req;
  reg [7:0]       tx_data;
  wire            tx_ready;

  reg [7:0] text [0:text_len-1];
  reg [15:0] i;

  always @*
  begin
    for(i=0;i<text_len;i=i+1) 
      text[i] <= debug_text[i*8 +:8];

    //text[text_len] <= "\n";
    //text[text_len+1] <= 'h0d;
  end

  reg [26:0] count;

  always @(posedge clk)
  begin
     if (reset) begin
       count <= 0;
     end
     else begin
       count <= count + 1;
     end
  end 

  sync_reset u_sync_reset(
          .clk(clk),
          .reset_in(greset),
          .reset_out(reset)
  );

  uart_tx u_uart_tx (
          .clk (clk),
          .reset (reset),
          .tx_req(tx_req),
          .tx_ready(tx_ready),
          .tx_data(tx_data),
          .uart_tx(UART_TX)
  );

  // Output the text
  always @(posedge clk) begin
     if (text_req && text_cntr == 0 && !tx_req) begin
       text_cntr <= text_len;
       text_done <= 1'b1;
     end

     if (text_cntr == text_len || (text_cntr > 0 && tx_ready)) begin
        text_cntr <= text_cntr - 1;
        tx_data = text[text_len +1 - text_cntr];
        tx_req <= 1'b1;
     end else if (tx_ready) tx_req <= 1'b0;
  end

endmodule
