// Seed: 2535521169
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    input wor id_3,
    output wire id_4,
    output supply0 id_5,
    output tri0 id_6,
    output wor id_7
);
  wire [-1 : -1] id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  wire id_13;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd92,
    parameter id_4 = 32'd52
) (
    output wand id_0,
    input  tri0 id_1,
    input  tri0 _id_2
);
  wire _id_4, id_5, id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_7 [~  id_2 : id_4];
  wire id_8;
  ;
  not primCall (id_0, id_5);
endmodule
