#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 29 14:50:13 2021
# Process ID: 15736
# Current directory: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38708 D:\IIITD\ELD_LABs\LAB_END_SEM_4\END_SEM\END_SEM.xpr
# Log file: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/vivado.log
# Journal file: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.xpr
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
update_compile_order -fileset sources_1
set_property CONFIG.ASSOCIATED_RESET {reset} [get_bd_ports /Clock]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
catch { config_ip_cache -export [get_ips -all endSem_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all endSem_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all endSem_rst_Clk_100M_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_xbar_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all endSem_auto_us_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
launch_runs -jobs 4 {endSem_microblaze_0_0_synth_1 endSem_dlmb_v10_0_synth_1 endSem_ilmb_v10_0_synth_1 endSem_dlmb_bram_if_cntlr_0_synth_1 endSem_ilmb_bram_if_cntlr_0_synth_1 endSem_lmb_bram_0_synth_1 endSem_mdm_1_0_synth_1 endSem_rst_Clk_100M_0_synth_1 endSem_axi_bram_ctrl_0_0_synth_1 endSem_xbar_0_synth_1 endSem_axi_bram_ctrl_0_bram_0_synth_1 endSem_axi_dma_0_0_synth_1 endSem_auto_pc_1_synth_1 endSem_auto_us_0_synth_1 endSem_auto_ds_0_synth_1 endSem_auto_pc_0_synth_1}
export_simulation -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -directory D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/sim_scripts -ip_user_files_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files -ipstatic_source_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/modelsim} {questa=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/questa} {riviera=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/riviera} {activehdl=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
catch { config_ip_cache -export [get_ips -all endSem_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_xbar_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_us_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
launch_runs -jobs 4 {endSem_microblaze_0_0_synth_1 endSem_ilmb_bram_if_cntlr_0_synth_1 endSem_lmb_bram_0_synth_1 endSem_mdm_1_0_synth_1 endSem_axi_bram_ctrl_0_0_synth_1 endSem_xbar_0_synth_1 endSem_axi_dma_0_0_synth_1 endSem_auto_us_0_synth_1 endSem_auto_ds_0_synth_1 endSem_auto_pc_0_synth_1}
export_simulation -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -directory D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/sim_scripts -ip_user_files_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files -ipstatic_source_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/modelsim} {questa=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/questa} {riviera=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/riviera} {activehdl=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -top
add_files -norecurse D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb1.v w ]
add_files -fileset sim_1 D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb1.v
update_compile_order -fileset sim_1
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
file mkdir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk
write_hwdef -force  -file D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
update_compile_order -fileset sim_1
launch_sdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
launch_sdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
launch_sdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
launch_simulation
source endSem_tb1.tcl
current_wave_config {Untitled 1}
add_wave {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/clka}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rsta}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/ena}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/wea}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/addra}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/dina}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/douta}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/clkb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rstb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/enb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/web}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/addrb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/dinb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/doutb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rsta_busy}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rstb_busy}} 
current_wave_config {Untitled 1}
add_wave {{/endSem_tb1/in0/endSem_i/axi_dma_0/M_AXI_MM2S}} {{/endSem_tb1/in0/endSem_i/axi_dma_0/M_AXI_S2MM}} {{/endSem_tb1/in0/endSem_i/axi_dma_0/S_AXI_LITE}} 
run 200 us
run 200 us
close_sim
