<html><body><samp><pre>
<!@TC:1415974766>
Synopsys VHDL Compiler, version comp201303rc, Build 036R, built Feb 25 2013
@N: : <!@TM:1415974769> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="E:\Embedded\Synplify\fpga_H201303\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1415974769> | Setting time resolution to ns
@N: : <a href="E:\Embedded\Projects\POCP\Lab06\src\RAM_Ham.vhd:6:7:6:14:@N::@XP_MSG">RAM_Ham.vhd(6)</a><!@TM:1415974769> | Top entity is set to RAM_Ham.
VHDL syntax check successful!
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 14 17:19:29 2014

###########################################################]

</pre></samp></body></html>
