
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000710  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000898  080008a0  000018a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000898  08000898  000018a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000898  08000898  000018a0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000898  080008a0  000018a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000898  08000898  00001898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800089c  0800089c  0000189c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000018a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000018a0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000018a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000009f3  00000000  00000000  000018ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000027f  00000000  00000000  000022bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  00002540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000093  00000000  00000000  00002600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001498  00000000  00000000  00002693  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000ee1  00000000  00000000  00003b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00005893  00000000  00000000  00004a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000a29f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000024c  00000000  00000000  0000a2e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  0000a530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000880 	.word	0x08000880

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000880 	.word	0x08000880

080001c8 <main>:
void delay(void){
	for(uint32_t i=0;i<500000;i++);

}
int main()
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOLed,GPIOButton;


	GPIOButton.pGPIOx=GPIOB;
 80001ce:	4b1f      	ldr	r3, [pc, #124]	@ (800024c <main+0x84>)
 80001d0:	603b      	str	r3, [r7, #0]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_IN;
 80001d2:	2300      	movs	r3, #0
 80001d4:	717b      	strb	r3, [r7, #5]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_12;
 80001d6:	230c      	movs	r3, #12
 80001d8:	713b      	strb	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 80001da:	2302      	movs	r3, #2
 80001dc:	71bb      	strb	r3, [r7, #6]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_PIN_PU;
 80001de:	2301      	movs	r3, #1
 80001e0:	71fb      	strb	r3, [r7, #7]

	GPIOLed.pGPIOx=GPIOA;
 80001e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000250 <main+0x88>)
 80001e4:	60fb      	str	r3, [r7, #12]
	GPIOLed.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_OUT;
 80001e6:	2301      	movs	r3, #1
 80001e8:	747b      	strb	r3, [r7, #17]
	GPIOLed.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_7;
 80001ea:	2307      	movs	r3, #7
 80001ec:	743b      	strb	r3, [r7, #16]
	GPIOLed.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_PP;
 80001ee:	2300      	movs	r3, #0
 80001f0:	753b      	strb	r3, [r7, #20]
	GPIOLed.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 80001f2:	2302      	movs	r3, #2
 80001f4:	74bb      	strb	r3, [r7, #18]
	GPIOLed.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD;
 80001f6:	2300      	movs	r3, #0
 80001f8:	74fb      	strb	r3, [r7, #19]


	GPIO_PeripheralClockControl(GPIOB, ENABLE);
 80001fa:	2101      	movs	r1, #1
 80001fc:	4813      	ldr	r0, [pc, #76]	@ (800024c <main+0x84>)
 80001fe:	f000 f9f7 	bl	80005f0 <GPIO_PeripheralClockControl>
	GPIO_PeripheralClockControl(GPIOA, ENABLE);
 8000202:	2101      	movs	r1, #1
 8000204:	4812      	ldr	r0, [pc, #72]	@ (8000250 <main+0x88>)
 8000206:	f000 f9f3 	bl	80005f0 <GPIO_PeripheralClockControl>

	GPIO_Init(&GPIOLed);
 800020a:	f107 030c 	add.w	r3, r7, #12
 800020e:	4618      	mov	r0, r3
 8000210:	f000 f84a 	bl	80002a8 <GPIO_Init>
	GPIO_Init(&GPIOButton);
 8000214:	463b      	mov	r3, r7
 8000216:	4618      	mov	r0, r3
 8000218:	f000 f846 	bl	80002a8 <GPIO_Init>

	while(1){
		if(GPIO_ReadFromInputPin(GPIOButton.pGPIOx,GPIOButton.GPIO_PinConfig.GPIO_PinNumber) == BTN_PRESSED){
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	793a      	ldrb	r2, [r7, #4]
 8000220:	4611      	mov	r1, r2
 8000222:	4618      	mov	r0, r3
 8000224:	f000 facc 	bl	80007c0 <GPIO_ReadFromInputPin>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d106      	bne.n	800023c <main+0x74>

			GPIO_WriteToOutputPin(GPIOLed.pGPIOx,GPIOLed.GPIO_PinConfig.GPIO_PinNumber,GPIO_PIN_SET);
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	7c39      	ldrb	r1, [r7, #16]
 8000232:	2201      	movs	r2, #1
 8000234:	4618      	mov	r0, r3
 8000236:	f000 fad8 	bl	80007ea <GPIO_WriteToOutputPin>
 800023a:	e7ef      	b.n	800021c <main+0x54>

		}
		else
		{
			GPIO_WriteToOutputPin(GPIOLed.pGPIOx,GPIOLed.GPIO_PinConfig.GPIO_PinNumber,GPIO_PIN_RESET);
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	7c39      	ldrb	r1, [r7, #16]
 8000240:	2200      	movs	r2, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f000 fad1 	bl	80007ea <GPIO_WriteToOutputPin>
		if(GPIO_ReadFromInputPin(GPIOButton.pGPIOx,GPIOButton.GPIO_PinConfig.GPIO_PinNumber) == BTN_PRESSED){
 8000248:	e7e8      	b.n	800021c <main+0x54>
 800024a:	bf00      	nop
 800024c:	40020400 	.word	0x40020400
 8000250:	40020000 	.word	0x40020000

08000254 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000254:	480d      	ldr	r0, [pc, #52]	@ (800028c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000256:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000258:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800025c:	480c      	ldr	r0, [pc, #48]	@ (8000290 <LoopForever+0x6>)
  ldr r1, =_edata
 800025e:	490d      	ldr	r1, [pc, #52]	@ (8000294 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000260:	4a0d      	ldr	r2, [pc, #52]	@ (8000298 <LoopForever+0xe>)
  movs r3, #0
 8000262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000264:	e002      	b.n	800026c <LoopCopyDataInit>

08000266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800026a:	3304      	adds	r3, #4

0800026c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800026c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800026e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000270:	d3f9      	bcc.n	8000266 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000272:	4a0a      	ldr	r2, [pc, #40]	@ (800029c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000274:	4c0a      	ldr	r4, [pc, #40]	@ (80002a0 <LoopForever+0x16>)
  movs r3, #0
 8000276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000278:	e001      	b.n	800027e <LoopFillZerobss>

0800027a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800027a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800027c:	3204      	adds	r2, #4

0800027e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800027e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000280:	d3fb      	bcc.n	800027a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000282:	f000 fad9 	bl	8000838 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000286:	f7ff ff9f 	bl	80001c8 <main>

0800028a <LoopForever>:

LoopForever:
  b LoopForever
 800028a:	e7fe      	b.n	800028a <LoopForever>
  ldr   r0, =_estack
 800028c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000294:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000298:	080008a0 	.word	0x080008a0
  ldr r2, =_sbss
 800029c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002a0:	2000001c 	.word	0x2000001c

080002a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002a4:	e7fe      	b.n	80002a4 <ADC_IRQHandler>
	...

080002a8 <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80002a8:	b480      	push	{r7}
 80002aa:	b087      	sub	sp, #28
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 80002b0:	2300      	movs	r3, #0
 80002b2:	617b      	str	r3, [r7, #20]

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	795b      	ldrb	r3, [r3, #5]
 80002b8:	2b03      	cmp	r3, #3
 80002ba:	d820      	bhi.n	80002fe <GPIO_Init+0x56>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	795b      	ldrb	r3, [r3, #5]
 80002c0:	461a      	mov	r2, r3
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	791b      	ldrb	r3, [r3, #4]
 80002c6:	005b      	lsls	r3, r3, #1
 80002c8:	fa02 f303 	lsl.w	r3, r2, r3
 80002cc:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register struct which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	681a      	ldr	r2, [r3, #0]
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	791b      	ldrb	r3, [r3, #4]
 80002d8:	005b      	lsls	r3, r3, #1
 80002da:	2103      	movs	r1, #3
 80002dc:	fa01 f303 	lsl.w	r3, r1, r3
 80002e0:	43db      	mvns	r3, r3
 80002e2:	4619      	mov	r1, r3
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	400a      	ands	r2, r1
 80002ea:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	6819      	ldr	r1, [r3, #0]
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	697a      	ldr	r2, [r7, #20]
 80002f8:	430a      	orrs	r2, r1
 80002fa:	601a      	str	r2, [r3, #0]
 80002fc:	e0bd      	b.n	800047a <GPIO_Init+0x1d2>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	795b      	ldrb	r3, [r3, #5]
 8000302:	2b04      	cmp	r3, #4
 8000304:	d817      	bhi.n	8000336 <GPIO_Init+0x8e>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000306:	4b44      	ldr	r3, [pc, #272]	@ (8000418 <GPIO_Init+0x170>)
 8000308:	68db      	ldr	r3, [r3, #12]
 800030a:	687a      	ldr	r2, [r7, #4]
 800030c:	7912      	ldrb	r2, [r2, #4]
 800030e:	4611      	mov	r1, r2
 8000310:	2201      	movs	r2, #1
 8000312:	408a      	lsls	r2, r1
 8000314:	4611      	mov	r1, r2
 8000316:	4a40      	ldr	r2, [pc, #256]	@ (8000418 <GPIO_Init+0x170>)
 8000318:	430b      	orrs	r3, r1
 800031a:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800031c:	4b3e      	ldr	r3, [pc, #248]	@ (8000418 <GPIO_Init+0x170>)
 800031e:	689b      	ldr	r3, [r3, #8]
 8000320:	687a      	ldr	r2, [r7, #4]
 8000322:	7912      	ldrb	r2, [r2, #4]
 8000324:	4611      	mov	r1, r2
 8000326:	2201      	movs	r2, #1
 8000328:	408a      	lsls	r2, r1
 800032a:	43d2      	mvns	r2, r2
 800032c:	4611      	mov	r1, r2
 800032e:	4a3a      	ldr	r2, [pc, #232]	@ (8000418 <GPIO_Init+0x170>)
 8000330:	430b      	orrs	r3, r1
 8000332:	6093      	str	r3, [r2, #8]
 8000334:	e035      	b.n	80003a2 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	795b      	ldrb	r3, [r3, #5]
 800033a:	2b05      	cmp	r3, #5
 800033c:	d817      	bhi.n	800036e <GPIO_Init+0xc6>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800033e:	4b36      	ldr	r3, [pc, #216]	@ (8000418 <GPIO_Init+0x170>)
 8000340:	689b      	ldr	r3, [r3, #8]
 8000342:	687a      	ldr	r2, [r7, #4]
 8000344:	7912      	ldrb	r2, [r2, #4]
 8000346:	4611      	mov	r1, r2
 8000348:	2201      	movs	r2, #1
 800034a:	408a      	lsls	r2, r1
 800034c:	4611      	mov	r1, r2
 800034e:	4a32      	ldr	r2, [pc, #200]	@ (8000418 <GPIO_Init+0x170>)
 8000350:	430b      	orrs	r3, r1
 8000352:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000354:	4b30      	ldr	r3, [pc, #192]	@ (8000418 <GPIO_Init+0x170>)
 8000356:	68db      	ldr	r3, [r3, #12]
 8000358:	687a      	ldr	r2, [r7, #4]
 800035a:	7912      	ldrb	r2, [r2, #4]
 800035c:	4611      	mov	r1, r2
 800035e:	2201      	movs	r2, #1
 8000360:	408a      	lsls	r2, r1
 8000362:	43d2      	mvns	r2, r2
 8000364:	4611      	mov	r1, r2
 8000366:	4a2c      	ldr	r2, [pc, #176]	@ (8000418 <GPIO_Init+0x170>)
 8000368:	430b      	orrs	r3, r1
 800036a:	60d3      	str	r3, [r2, #12]
 800036c:	e019      	b.n	80003a2 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	795b      	ldrb	r3, [r3, #5]
 8000372:	2b06      	cmp	r3, #6
 8000374:	d815      	bhi.n	80003a2 <GPIO_Init+0xfa>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000376:	4b28      	ldr	r3, [pc, #160]	@ (8000418 <GPIO_Init+0x170>)
 8000378:	68db      	ldr	r3, [r3, #12]
 800037a:	687a      	ldr	r2, [r7, #4]
 800037c:	7912      	ldrb	r2, [r2, #4]
 800037e:	4611      	mov	r1, r2
 8000380:	2201      	movs	r2, #1
 8000382:	408a      	lsls	r2, r1
 8000384:	4611      	mov	r1, r2
 8000386:	4a24      	ldr	r2, [pc, #144]	@ (8000418 <GPIO_Init+0x170>)
 8000388:	430b      	orrs	r3, r1
 800038a:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800038c:	4b22      	ldr	r3, [pc, #136]	@ (8000418 <GPIO_Init+0x170>)
 800038e:	689b      	ldr	r3, [r3, #8]
 8000390:	687a      	ldr	r2, [r7, #4]
 8000392:	7912      	ldrb	r2, [r2, #4]
 8000394:	4611      	mov	r1, r2
 8000396:	2201      	movs	r2, #1
 8000398:	408a      	lsls	r2, r1
 800039a:	4611      	mov	r1, r2
 800039c:	4a1e      	ldr	r2, [pc, #120]	@ (8000418 <GPIO_Init+0x170>)
 800039e:	430b      	orrs	r3, r1
 80003a0:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	791b      	ldrb	r3, [r3, #4]
 80003a6:	089b      	lsrs	r3, r3, #2
 80003a8:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	791b      	ldrb	r3, [r3, #4]
 80003ae:	f003 0303 	and.w	r3, r3, #3
 80003b2:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a18      	ldr	r2, [pc, #96]	@ (800041c <GPIO_Init+0x174>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d03c      	beq.n	8000438 <GPIO_Init+0x190>
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a17      	ldr	r2, [pc, #92]	@ (8000420 <GPIO_Init+0x178>)
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d024      	beq.n	8000412 <GPIO_Init+0x16a>
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	4a15      	ldr	r2, [pc, #84]	@ (8000424 <GPIO_Init+0x17c>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d01d      	beq.n	800040e <GPIO_Init+0x166>
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	4a14      	ldr	r2, [pc, #80]	@ (8000428 <GPIO_Init+0x180>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d016      	beq.n	800040a <GPIO_Init+0x162>
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a12      	ldr	r2, [pc, #72]	@ (800042c <GPIO_Init+0x184>)
 80003e2:	4293      	cmp	r3, r2
 80003e4:	d00f      	beq.n	8000406 <GPIO_Init+0x15e>
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4a11      	ldr	r2, [pc, #68]	@ (8000430 <GPIO_Init+0x188>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d008      	beq.n	8000402 <GPIO_Init+0x15a>
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a0f      	ldr	r2, [pc, #60]	@ (8000434 <GPIO_Init+0x18c>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d101      	bne.n	80003fe <GPIO_Init+0x156>
 80003fa:	2307      	movs	r3, #7
 80003fc:	e01d      	b.n	800043a <GPIO_Init+0x192>
 80003fe:	2300      	movs	r3, #0
 8000400:	e01b      	b.n	800043a <GPIO_Init+0x192>
 8000402:	2305      	movs	r3, #5
 8000404:	e019      	b.n	800043a <GPIO_Init+0x192>
 8000406:	2304      	movs	r3, #4
 8000408:	e017      	b.n	800043a <GPIO_Init+0x192>
 800040a:	2303      	movs	r3, #3
 800040c:	e015      	b.n	800043a <GPIO_Init+0x192>
 800040e:	2302      	movs	r3, #2
 8000410:	e013      	b.n	800043a <GPIO_Init+0x192>
 8000412:	2301      	movs	r3, #1
 8000414:	e011      	b.n	800043a <GPIO_Init+0x192>
 8000416:	bf00      	nop
 8000418:	40013c00 	.word	0x40013c00
 800041c:	40020000 	.word	0x40020000
 8000420:	40020400 	.word	0x40020400
 8000424:	40020800 	.word	0x40020800
 8000428:	40020c00 	.word	0x40020c00
 800042c:	40021000 	.word	0x40021000
 8000430:	40021400 	.word	0x40021400
 8000434:	40021800 	.word	0x40021800
 8000438:	2300      	movs	r3, #0
 800043a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800043c:	4b69      	ldr	r3, [pc, #420]	@ (80005e4 <GPIO_Init+0x33c>)
 800043e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000440:	4a68      	ldr	r2, [pc, #416]	@ (80005e4 <GPIO_Init+0x33c>)
 8000442:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000446:	6413      	str	r3, [r2, #64]	@ 0x40
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 8000448:	4a67      	ldr	r2, [pc, #412]	@ (80005e8 <GPIO_Init+0x340>)
 800044a:	7cfb      	ldrb	r3, [r7, #19]
 800044c:	3302      	adds	r3, #2
 800044e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000452:	7c79      	ldrb	r1, [r7, #17]
 8000454:	7cbb      	ldrb	r3, [r7, #18]
 8000456:	009b      	lsls	r3, r3, #2
 8000458:	fa01 f303 	lsl.w	r3, r1, r3
 800045c:	4618      	mov	r0, r3
 800045e:	4962      	ldr	r1, [pc, #392]	@ (80005e8 <GPIO_Init+0x340>)
 8000460:	7cfb      	ldrb	r3, [r7, #19]
 8000462:	4302      	orrs	r2, r0
 8000464:	3302      	adds	r3, #2
 8000466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	791b      	ldrb	r3, [r3, #4]
 800046e:	461a      	mov	r2, r3
 8000470:	2301      	movs	r3, #1
 8000472:	fa03 f202 	lsl.w	r2, r3, r2
 8000476:	4b5d      	ldr	r3, [pc, #372]	@ (80005ec <GPIO_Init+0x344>)
 8000478:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 800047a:	2300      	movs	r3, #0
 800047c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	799b      	ldrb	r3, [r3, #6]
 8000482:	461a      	mov	r2, r3
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	791b      	ldrb	r3, [r3, #4]
 8000488:	005b      	lsls	r3, r3, #1
 800048a:	fa02 f303 	lsl.w	r3, r2, r3
 800048e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	689a      	ldr	r2, [r3, #8]
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	791b      	ldrb	r3, [r3, #4]
 800049a:	005b      	lsls	r3, r3, #1
 800049c:	2103      	movs	r1, #3
 800049e:	fa01 f303 	lsl.w	r3, r1, r3
 80004a2:	43db      	mvns	r3, r3
 80004a4:	4619      	mov	r1, r3
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	400a      	ands	r2, r1
 80004ac:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	6899      	ldr	r1, [r3, #8]
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	697a      	ldr	r2, [r7, #20]
 80004ba:	430a      	orrs	r2, r1
 80004bc:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 80004be:	2300      	movs	r3, #0
 80004c0:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	79db      	ldrb	r3, [r3, #7]
 80004c6:	461a      	mov	r2, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	791b      	ldrb	r3, [r3, #4]
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	fa02 f303 	lsl.w	r3, r2, r3
 80004d2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	68da      	ldr	r2, [r3, #12]
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	791b      	ldrb	r3, [r3, #4]
 80004de:	005b      	lsls	r3, r3, #1
 80004e0:	2103      	movs	r1, #3
 80004e2:	fa01 f303 	lsl.w	r3, r1, r3
 80004e6:	43db      	mvns	r3, r3
 80004e8:	4619      	mov	r1, r3
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	400a      	ands	r2, r1
 80004f0:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	68d9      	ldr	r1, [r3, #12]
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	697a      	ldr	r2, [r7, #20]
 80004fe:	430a      	orrs	r2, r1
 8000500:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	temp=0;
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	7a1b      	ldrb	r3, [r3, #8]
 800050a:	461a      	mov	r2, r3
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	791b      	ldrb	r3, [r3, #4]
 8000510:	fa02 f303 	lsl.w	r3, r2, r3
 8000514:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	685a      	ldr	r2, [r3, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	791b      	ldrb	r3, [r3, #4]
 8000520:	4619      	mov	r1, r3
 8000522:	2301      	movs	r3, #1
 8000524:	408b      	lsls	r3, r1
 8000526:	43db      	mvns	r3, r3
 8000528:	4619      	mov	r1, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	400a      	ands	r2, r1
 8000530:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	6859      	ldr	r1, [r3, #4]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	697a      	ldr	r2, [r7, #20]
 800053e:	430a      	orrs	r2, r1
 8000540:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	795b      	ldrb	r3, [r3, #5]
 8000546:	2b02      	cmp	r3, #2
 8000548:	d146      	bne.n	80005d8 <GPIO_Init+0x330>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode /8;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	7a5b      	ldrb	r3, [r3, #9]
 800054e:	08db      	lsrs	r3, r3, #3
 8000550:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode %8;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	7a5b      	ldrb	r3, [r3, #9]
 8000556:	f003 0307 	and.w	r3, r3, #7
 800055a:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 800055c:	7c3b      	ldrb	r3, [r7, #16]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d11d      	bne.n	800059e <GPIO_Init+0x2f6>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	6a1a      	ldr	r2, [r3, #32]
 8000568:	7bfb      	ldrb	r3, [r7, #15]
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	210f      	movs	r1, #15
 800056e:	fa01 f303 	lsl.w	r3, r1, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	4619      	mov	r1, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	400a      	ands	r2, r1
 800057c:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	6a1a      	ldr	r2, [r3, #32]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	7a5b      	ldrb	r3, [r3, #9]
 8000588:	4619      	mov	r1, r3
 800058a:	7bfb      	ldrb	r3, [r7, #15]
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	fa01 f303 	lsl.w	r3, r1, r3
 8000592:	4619      	mov	r1, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	430a      	orrs	r2, r1
 800059a:	621a      	str	r2, [r3, #32]
		}


	}

}
 800059c:	e01c      	b.n	80005d8 <GPIO_Init+0x330>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80005a4:	7bfb      	ldrb	r3, [r7, #15]
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	210f      	movs	r1, #15
 80005aa:	fa01 f303 	lsl.w	r3, r1, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	4619      	mov	r1, r3
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	400a      	ands	r2, r1
 80005b8:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	7a5b      	ldrb	r3, [r3, #9]
 80005c4:	4619      	mov	r1, r3
 80005c6:	7bfb      	ldrb	r3, [r7, #15]
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	fa01 f303 	lsl.w	r3, r1, r3
 80005ce:	4619      	mov	r1, r3
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	430a      	orrs	r2, r1
 80005d6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80005d8:	bf00      	nop
 80005da:	371c      	adds	r7, #28
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40013800 	.word	0x40013800
 80005ec:	40013c00 	.word	0x40013c00

080005f0 <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	460b      	mov	r3, r1
 80005fa:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 80005fc:	78fb      	ldrb	r3, [r7, #3]
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d162      	bne.n	80006c8 <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4a64      	ldr	r2, [pc, #400]	@ (8000798 <GPIO_PeripheralClockControl+0x1a8>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d106      	bne.n	8000618 <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 800060a:	4b64      	ldr	r3, [pc, #400]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	4a63      	ldr	r2, [pc, #396]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 8000616:	e0b9      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4a61      	ldr	r2, [pc, #388]	@ (80007a0 <GPIO_PeripheralClockControl+0x1b0>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d106      	bne.n	800062e <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000620:	4b5e      	ldr	r3, [pc, #376]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000624:	4a5d      	ldr	r2, [pc, #372]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000626:	f043 0302 	orr.w	r3, r3, #2
 800062a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800062c:	e0ae      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4a5c      	ldr	r2, [pc, #368]	@ (80007a4 <GPIO_PeripheralClockControl+0x1b4>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d106      	bne.n	8000644 <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 8000636:	4b59      	ldr	r3, [pc, #356]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	4a58      	ldr	r2, [pc, #352]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800063c:	f043 0304 	orr.w	r3, r3, #4
 8000640:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000642:	e0a3      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a58      	ldr	r2, [pc, #352]	@ (80007a8 <GPIO_PeripheralClockControl+0x1b8>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d106      	bne.n	800065a <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 800064c:	4b53      	ldr	r3, [pc, #332]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800064e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000650:	4a52      	ldr	r2, [pc, #328]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000652:	f043 0308 	orr.w	r3, r3, #8
 8000656:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000658:	e098      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4a53      	ldr	r2, [pc, #332]	@ (80007ac <GPIO_PeripheralClockControl+0x1bc>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d106      	bne.n	8000670 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 8000662:	4b4e      	ldr	r3, [pc, #312]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4a4d      	ldr	r2, [pc, #308]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000668:	f043 0310 	orr.w	r3, r3, #16
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800066e:	e08d      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4a4f      	ldr	r2, [pc, #316]	@ (80007b0 <GPIO_PeripheralClockControl+0x1c0>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d106      	bne.n	8000686 <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 8000678:	4b48      	ldr	r3, [pc, #288]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800067a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067c:	4a47      	ldr	r2, [pc, #284]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800067e:	f043 0320 	orr.w	r3, r3, #32
 8000682:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000684:	e082      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4a4a      	ldr	r2, [pc, #296]	@ (80007b4 <GPIO_PeripheralClockControl+0x1c4>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d106      	bne.n	800069c <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 800068e:	4b43      	ldr	r3, [pc, #268]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	4a42      	ldr	r2, [pc, #264]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000694:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000698:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800069a:	e077      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4a46      	ldr	r2, [pc, #280]	@ (80007b8 <GPIO_PeripheralClockControl+0x1c8>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d106      	bne.n	80006b2 <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 80006a4:	4b3d      	ldr	r3, [pc, #244]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a8:	4a3c      	ldr	r2, [pc, #240]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006ae:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006b0:	e06c      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a41      	ldr	r2, [pc, #260]	@ (80007bc <GPIO_PeripheralClockControl+0x1cc>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d168      	bne.n	800078c <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 80006ba:	4b38      	ldr	r3, [pc, #224]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	4a37      	ldr	r2, [pc, #220]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006c4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006c6:	e061      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4a33      	ldr	r2, [pc, #204]	@ (8000798 <GPIO_PeripheralClockControl+0x1a8>)
 80006cc:	4293      	cmp	r3, r2
 80006ce:	d106      	bne.n	80006de <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 80006d0:	4b32      	ldr	r3, [pc, #200]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d4:	4a31      	ldr	r2, [pc, #196]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006d6:	f023 0301 	bic.w	r3, r3, #1
 80006da:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006dc:	e056      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a2f      	ldr	r2, [pc, #188]	@ (80007a0 <GPIO_PeripheralClockControl+0x1b0>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d106      	bne.n	80006f4 <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 80006e6:	4b2d      	ldr	r3, [pc, #180]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a2c      	ldr	r2, [pc, #176]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006ec:	f023 0302 	bic.w	r3, r3, #2
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006f2:	e04b      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a2b      	ldr	r2, [pc, #172]	@ (80007a4 <GPIO_PeripheralClockControl+0x1b4>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d106      	bne.n	800070a <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 80006fc:	4b27      	ldr	r3, [pc, #156]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 80006fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000700:	4a26      	ldr	r2, [pc, #152]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000702:	f023 0304 	bic.w	r3, r3, #4
 8000706:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000708:	e040      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4a26      	ldr	r2, [pc, #152]	@ (80007a8 <GPIO_PeripheralClockControl+0x1b8>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d106      	bne.n	8000720 <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 8000712:	4b22      	ldr	r3, [pc, #136]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	4a21      	ldr	r2, [pc, #132]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000718:	f023 0308 	bic.w	r3, r3, #8
 800071c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800071e:	e035      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4a22      	ldr	r2, [pc, #136]	@ (80007ac <GPIO_PeripheralClockControl+0x1bc>)
 8000724:	4293      	cmp	r3, r2
 8000726:	d106      	bne.n	8000736 <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 8000728:	4b1c      	ldr	r3, [pc, #112]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800072a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072c:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800072e:	f023 0310 	bic.w	r3, r3, #16
 8000732:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000734:	e02a      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4a1d      	ldr	r2, [pc, #116]	@ (80007b0 <GPIO_PeripheralClockControl+0x1c0>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d106      	bne.n	800074c <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 800073e:	4b17      	ldr	r3, [pc, #92]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	4a16      	ldr	r2, [pc, #88]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000744:	f023 0320 	bic.w	r3, r3, #32
 8000748:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800074a:	e01f      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	4a19      	ldr	r2, [pc, #100]	@ (80007b4 <GPIO_PeripheralClockControl+0x1c4>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d106      	bne.n	8000762 <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000758:	4a10      	ldr	r2, [pc, #64]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800075a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800075e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000760:	e014      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4a14      	ldr	r2, [pc, #80]	@ (80007b8 <GPIO_PeripheralClockControl+0x1c8>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d106      	bne.n	8000778 <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 800076a:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a0b      	ldr	r2, [pc, #44]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000770:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000776:	e009      	b.n	800078c <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4a10      	ldr	r2, [pc, #64]	@ (80007bc <GPIO_PeripheralClockControl+0x1cc>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d105      	bne.n	800078c <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000784:	4a05      	ldr	r2, [pc, #20]	@ (800079c <GPIO_PeripheralClockControl+0x1ac>)
 8000786:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800078a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	40020000 	.word	0x40020000
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020400 	.word	0x40020400
 80007a4:	40020800 	.word	0x40020800
 80007a8:	40020c00 	.word	0x40020c00
 80007ac:	40021000 	.word	0x40021000
 80007b0:	40021400 	.word	0x40021400
 80007b4:	40021800 	.word	0x40021800
 80007b8:	40021c00 	.word	0x40021c00
 80007bc:	40022000 	.word	0x40022000

080007c0 <GPIO_ReadFromInputPin>:
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx,uint8_t PinNumber){
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	460b      	mov	r3, r1
 80007ca:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber)&0x1); // this logic is more suitable rather than shifting 1 to the right , because return value is 0 or 1
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	691a      	ldr	r2, [r3, #16]
 80007d0:	78fb      	ldrb	r3, [r7, #3]
 80007d2:	fa22 f303 	lsr.w	r3, r2, r3
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	f003 0301 	and.w	r3, r3, #1
 80007dc:	73fb      	strb	r3, [r7, #15]
	return value; //either 0 or 1
 80007de:	7bfb      	ldrb	r3, [r7, #15]
} // Read a bit from IDR of GPIO port
 80007e0:	4618      	mov	r0, r3
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr

080007ea <GPIO_WriteToOutputPin>:
	uint16_t value;
	value = (uint16_t)pGPIOx->IDR;
	return value;

} // Read full IDR 16 bits
void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx,uint8_t PinNumber, uint8_t Value){
 80007ea:	b480      	push	{r7}
 80007ec:	b083      	sub	sp, #12
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	6078      	str	r0, [r7, #4]
 80007f2:	460b      	mov	r3, r1
 80007f4:	70fb      	strb	r3, [r7, #3]
 80007f6:	4613      	mov	r3, r2
 80007f8:	70bb      	strb	r3, [r7, #2]
	// set an bit in the ODR
	if(Value==GPIO_PIN_SET)
 80007fa:	78bb      	ldrb	r3, [r7, #2]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d109      	bne.n	8000814 <GPIO_WriteToOutputPin+0x2a>
	{
		pGPIOx->ODR|=(1<<PinNumber);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	695b      	ldr	r3, [r3, #20]
 8000804:	78fa      	ldrb	r2, [r7, #3]
 8000806:	2101      	movs	r1, #1
 8000808:	fa01 f202 	lsl.w	r2, r1, r2
 800080c:	431a      	orrs	r2, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	615a      	str	r2, [r3, #20]
	}
	else if(Value == GPIO_PIN_RESET)
	{
		pGPIOx->ODR&=~(1<<PinNumber);
	}
}
 8000812:	e00c      	b.n	800082e <GPIO_WriteToOutputPin+0x44>
	else if(Value == GPIO_PIN_RESET)
 8000814:	78bb      	ldrb	r3, [r7, #2]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d109      	bne.n	800082e <GPIO_WriteToOutputPin+0x44>
		pGPIOx->ODR&=~(1<<PinNumber);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	695b      	ldr	r3, [r3, #20]
 800081e:	78fa      	ldrb	r2, [r7, #3]
 8000820:	2101      	movs	r1, #1
 8000822:	fa01 f202 	lsl.w	r2, r1, r2
 8000826:	43d2      	mvns	r2, r2
 8000828:	401a      	ands	r2, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	615a      	str	r2, [r3, #20]
}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <__libc_init_array>:
 8000838:	b570      	push	{r4, r5, r6, lr}
 800083a:	4d0d      	ldr	r5, [pc, #52]	@ (8000870 <__libc_init_array+0x38>)
 800083c:	4c0d      	ldr	r4, [pc, #52]	@ (8000874 <__libc_init_array+0x3c>)
 800083e:	1b64      	subs	r4, r4, r5
 8000840:	10a4      	asrs	r4, r4, #2
 8000842:	2600      	movs	r6, #0
 8000844:	42a6      	cmp	r6, r4
 8000846:	d109      	bne.n	800085c <__libc_init_array+0x24>
 8000848:	4d0b      	ldr	r5, [pc, #44]	@ (8000878 <__libc_init_array+0x40>)
 800084a:	4c0c      	ldr	r4, [pc, #48]	@ (800087c <__libc_init_array+0x44>)
 800084c:	f000 f818 	bl	8000880 <_init>
 8000850:	1b64      	subs	r4, r4, r5
 8000852:	10a4      	asrs	r4, r4, #2
 8000854:	2600      	movs	r6, #0
 8000856:	42a6      	cmp	r6, r4
 8000858:	d105      	bne.n	8000866 <__libc_init_array+0x2e>
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000860:	4798      	blx	r3
 8000862:	3601      	adds	r6, #1
 8000864:	e7ee      	b.n	8000844 <__libc_init_array+0xc>
 8000866:	f855 3b04 	ldr.w	r3, [r5], #4
 800086a:	4798      	blx	r3
 800086c:	3601      	adds	r6, #1
 800086e:	e7f2      	b.n	8000856 <__libc_init_array+0x1e>
 8000870:	08000898 	.word	0x08000898
 8000874:	08000898 	.word	0x08000898
 8000878:	08000898 	.word	0x08000898
 800087c:	0800089c 	.word	0x0800089c

08000880 <_init>:
 8000880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000882:	bf00      	nop
 8000884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000886:	bc08      	pop	{r3}
 8000888:	469e      	mov	lr, r3
 800088a:	4770      	bx	lr

0800088c <_fini>:
 800088c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800088e:	bf00      	nop
 8000890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000892:	bc08      	pop	{r3}
 8000894:	469e      	mov	lr, r3
 8000896:	4770      	bx	lr
