Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 9AE7B1BB5B2
	for <lists+amd-gfx@lfdr.de>; Tue, 28 Apr 2020 07:13:07 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id EC84F6E03F;
	Tue, 28 Apr 2020 05:13:05 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pl1-x629.google.com (mail-pl1-x629.google.com
 [IPv6:2607:f8b0:4864:20::629])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 94A8D6E03F
 for <amd-gfx@lists.freedesktop.org>; Tue, 28 Apr 2020 05:13:04 +0000 (UTC)
Received: by mail-pl1-x629.google.com with SMTP id n24so7869458plp.13
 for <amd-gfx@lists.freedesktop.org>; Mon, 27 Apr 2020 22:13:04 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=pjgFEb16ueLOdKUUq7O6NYq8xdfWJQIjrXG0nchn0/k=;
 b=a6GE1PL3qr3wb1k+gd6/ct+ax72dILvg/tiOcgdWtNHXiotZp61hSca48EqLbp17Z9
 ctXjcMI3qxIvasJhWYFm2cg+KCdAfKJpBbVjYRF/0iJBngaXzbL0AyxdqQdZXYLR4LEy
 vJw5A1hYaEztOOa/OSluceFlK7WCGpXr0O9knDJWlYZLlavMNyVRXzdel8kI7Q4rXfo2
 7uPAhzEI03OYGokURHgt/LTSP+R1bxfbmd9KGJXBaxgshF2hyfetq+nEzI8nbuIchdJt
 mD4VQcYfLPQrKbqIh++u8OJdmE32LnWnVcEtCEIEIQQm1ab16THYEYyjE9Ih0teqtqCE
 kQYQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=pjgFEb16ueLOdKUUq7O6NYq8xdfWJQIjrXG0nchn0/k=;
 b=NH7ZQzKmZnESvU5KECf9cMEZi6WhJ0Jt9Q+zYKCnHKyza1vhN2ltckOlYP2F0Dxz+V
 iBhunxWIV06Zmsz0l1T6Tpwe315cyBwQs2joYQj8v4RBQKBAB1UlKXvE2VdV4Rjx81LL
 LFx1Zq6ICn9lqbET5gQy0SJoHfAG76ZSGUfQLFFwgEBXhCYHt4lqpF3Ybn0ChbD+43dP
 gq+5zctto+kVMiCAWGPs6GFYoTQ2NF8Fu8E/x0rSnWIiuZxynPZupqQWRUVyPqZnIM3U
 M2So9uX3WXOhs/+/l7qapHA8t+B/b+/dahRlb21Tv9QNmmtuvf3IX+N/PQHA8qUqC9QS
 sOgQ==
X-Gm-Message-State: AGi0PuYXboIhUR/xpwDsh4zulbjBdBRyFE5GXLnhWXHPhboW2eti8C/j
 lp/eR9Xut0Cq/cqPy1X7e4tellmeAmTgkgavXvo=
X-Google-Smtp-Source: APiQypL4//hEVI19VGy+6uWFxlbRNTsWHpYnGx1rFeTaxyZw1nfdMCiNYLGfmwc0LjEpsNvDHFCkopW6TmP6fcnZucM=
X-Received: by 2002:a17:902:a50d:: with SMTP id
 s13mr17216594plq.5.1588050784137; 
 Mon, 27 Apr 2020 22:13:04 -0700 (PDT)
MIME-Version: 1.0
References: <CAAxE2A64Z91LiB9FduJf-8OO3He+1gZ9sxDfD+BVwc+-9Z7BnA@mail.gmail.com>
 <64c5a883-1933-c494-7a93-dc19e0bd0445@gmail.com>
 <CAAxE2A6Hgnq_zBjQQoa51S7KfVzddjndRGjrJYtjY7v9+vuwDw@mail.gmail.com>
 <328ea10b-1453-371e-7392-54e1a4051715@gmail.com>
 <MN2PR12MB448809E68050B9A61B1CC7FAF7AF0@MN2PR12MB4488.namprd12.prod.outlook.com>
 <CAAxE2A50b_+oX9wmF2D6LZs9GvG9Rhug8AQU40aeDbMDm_kFqw@mail.gmail.com>
 <217db438-608d-d28c-6678-4173a6291d8b@gmail.com>
In-Reply-To: <217db438-608d-d28c-6678-4173a6291d8b@gmail.com>
From: =?UTF-8?B?TWFyZWsgT2zFocOhaw==?= <maraeo@gmail.com>
Date: Tue, 28 Apr 2020 01:12:52 -0400
Message-ID: <CAAxE2A5ZoQjWw+8JjHe5j-_-ABtEc_kE4BRL0CNS3kzhbVe0Xg@mail.gmail.com>
Subject: Re: drm/amdgpu: apply AMDGPU_IB_FLAG_EMIT_MEM_SYNC to compute IBs too
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>,
 amd-gfx mailing list <amd-gfx@lists.freedesktop.org>
Content-Type: multipart/mixed; boundary="===============1265833791=="
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

--===============1265833791==
Content-Type: multipart/alternative; boundary="000000000000dfb71405a452e22c"

--000000000000dfb71405a452e22c
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

No, Mesa won't use it. It's only necessary for the constant engine. My
understanding from various discussions with the PAL team is that they need
it, but I don't know if they even understand what the MEM_SYNC flag does.

Marek

On Mon., Apr. 27, 2020, 10:53 Christian K=C3=B6nig, <
ckoenig.leichtzumerken@gmail.com> wrote:

> Yeah, but is Mesa going to use it?
>
> Christian.
>
> Am 27.04.20 um 15:54 schrieb Marek Ol=C5=A1=C3=A1k:
>
> PAL requested it and they are going to use it. (it looks like they have t=
o
> use it for correctness)
>
> Marek
>
> On Mon, Apr 27, 2020 at 9:02 AM Deucher, Alexander <
> Alexander.Deucher@amd.com> wrote:
>
>> [AMD Official Use Only - Internal Distribution Only]
>>
>> Do we have open source code UMD code which uses this?
>>
>> Alex
>> ------------------------------
>> *From:* Christian K=C3=B6nig <ckoenig.leichtzumerken@gmail.com>
>> *Sent:* Sunday, April 26, 2020 4:55 AM
>> *To:* Marek Ol=C5=A1=C3=A1k <maraeo@gmail.com>; Koenig, Christian <
>> Christian.Koenig@amd.com>
>> *Cc:* Deucher, Alexander <Alexander.Deucher@amd.com>; amd-gfx mailing
>> list <amd-gfx@lists.freedesktop.org>
>> *Subject:* Re: drm/amdgpu: apply AMDGPU_IB_FLAG_EMIT_MEM_SYNC to compute
>> IBs too
>>
>> Thanks for that explanation. I suspected that there was a good reason to
>> have that in the kernel, but couldn't find one.
>>
>> In this case the patch is Reviewed-by: Christian K=C3=B6nig
>> <christian.koenig@amd.com> <christian.koenig@amd.com>
>>
>> We should probably add this explanation as comment to the flag as well.
>>
>> Thanks,
>> Christian.
>>
>> Am 26.04.20 um 02:43 schrieb Marek Ol=C5=A1=C3=A1k:
>>
>> It was merged into amd-staging-drm-next.
>>
>> I'm not absolutely sure, but I think we need to invalidate before IBs if
>> an IB is cached in L2 and the CPU has updated it. It can only be cached =
in
>> L2 if something other than CP has read it or written to it without
>> invalidation. CP reads don't cache it but they can hit the cache if it's
>> already cached.
>>
>> For CE, we need to invalidate before the IB in the kernel, because CE IB=
s
>> can't do cache invalidations IIRC. This is the number one reason for
>> merging the already pushed commits.
>>
>> Marek
>>
>> On Sat., Apr. 25, 2020, 11:03 Christian K=C3=B6nig, <
>> ckoenig.leichtzumerken@gmail.com> wrote:
>>
>> Was that patch set actually merged upstream? My last status is that we
>> couldn't find a reason why we need to do this in the kernel.
>>
>> Christian.
>>
>> Am 25.04.20 um 10:52 schrieb Marek Ol=C5=A1=C3=A1k:
>>
>> This was missed.
>>
>> Marek
>>
>> _______________________________________________
>> amd-gfx mailing listamd-gfx@lists.freedesktop.orghttps://lists.freedeskt=
op.org/mailman/listinfo/amd-gfx <https://nam11.safelinks.protection.outlook=
.com/?url=3Dhttps%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-=
gfx&data=3D02%7C01%7CAlexander.Deucher%40amd.com%7C6b35f61512d34bf2dc8b08d7=
e9bfa1a6%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637234881577782939&sd=
ata=3D%2B95wpbjY3Q675FaX9iH1BNIFyEz5jpN4PzjEOOpIu9Q%3D&reserved=3D0>
>>
>>
>>
>> _______________________________________________
>> amd-gfx mailing listamd-gfx@lists.freedesktop.orghttps://lists.freedeskt=
op.org/mailman/listinfo/amd-gfx <https://nam11.safelinks.protection.outlook=
.com/?url=3Dhttps%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-=
gfx&data=3D02%7C01%7CAlexander.Deucher%40amd.com%7C6b35f61512d34bf2dc8b08d7=
e9bfa1a6%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637234881577782939&sd=
ata=3D%2B95wpbjY3Q675FaX9iH1BNIFyEz5jpN4PzjEOOpIu9Q%3D&reserved=3D0>
>>
>>
>>
> _______________________________________________
> amd-gfx mailing listamd-gfx@lists.freedesktop.orghttps://lists.freedeskto=
p.org/mailman/listinfo/amd-gfx
>
>
>

--000000000000dfb71405a452e22c
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"auto">No, Mesa won&#39;t use it. It&#39;s only necessary for th=
e constant engine. My understanding from various discussions with the PAL t=
eam is that they need it, but I don&#39;t know if they even understand what=
 the MEM_SYNC flag does.<div dir=3D"auto"><br></div><div dir=3D"auto">Marek=
</div></div><br><div class=3D"gmail_quote"><div dir=3D"ltr" class=3D"gmail_=
attr">On Mon., Apr. 27, 2020, 10:53 Christian K=C3=B6nig, &lt;<a href=3D"ma=
ilto:ckoenig.leichtzumerken@gmail.com">ckoenig.leichtzumerken@gmail.com</a>=
&gt; wrote:<br></div><blockquote class=3D"gmail_quote" style=3D"margin:0 0 =
0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
 =20
   =20
 =20
  <div text=3D"#000000" bgcolor=3D"#FFFFFF">
    <div>Yeah, but is Mesa going to use it?<br>
      <br>
      Christian.<br>
      <br>
      Am 27.04.20 um 15:54 schrieb Marek Ol=C5=A1=C3=A1k:<br>
    </div>
    <blockquote type=3D"cite">
     =20
      <div dir=3D"ltr">
        <div>PAL requested it and they are going to use it. (it looks
          like they have to use it for correctness)<br>
        </div>
        <div><br>
        </div>
        <div>Marek<br>
        </div>
      </div>
      <br>
      <div class=3D"gmail_quote">
        <div dir=3D"ltr" class=3D"gmail_attr">On Mon, Apr 27, 2020 at 9:02
          AM Deucher, Alexander &lt;<a href=3D"mailto:Alexander.Deucher@amd=
.com" target=3D"_blank" rel=3D"noreferrer">Alexander.Deucher@amd.com</a>&gt=
;
          wrote:<br>
        </div>
        <blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex=
;border-left:1px solid rgb(204,204,204);padding-left:1ex">
          <div dir=3D"ltr">
            <p style=3D"font-family:Arial;font-size:10pt;color:rgb(0,120,21=
5);margin:15pt" align=3D"Left">
              [AMD Official Use Only - Internal Distribution Only]<br>
            </p>
            <br>
            <div>
              <div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif;=
font-size:12pt;color:rgb(0,0,0)">Do
                we have open source code UMD code which uses this?</div>
              <div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif;=
font-size:12pt;color:rgb(0,0,0)"><br>
              </div>
              <div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif;=
font-size:12pt;color:rgb(0,0,0)">Alex<br>
              </div>
              <hr style=3D"display:inline-block;width:98%">
              <div id=3D"m_-6677784358645779172gmail-m_-4239586701017450887=
divRplyFwdMsg" dir=3D"ltr"><font style=3D"font-size:11pt" face=3D"Calibri,
                  sans-serif" color=3D"#000000"><b>From:</b> Christian
                  K=C3=B6nig &lt;<a href=3D"mailto:ckoenig.leichtzumerken@g=
mail.com" target=3D"_blank" rel=3D"noreferrer">ckoenig.leichtzumerken@gmail=
.com</a>&gt;<br>
                  <b>Sent:</b> Sunday, April 26, 2020 4:55 AM<br>
                  <b>To:</b> Marek Ol=C5=A1=C3=A1k &lt;<a href=3D"mailto:ma=
raeo@gmail.com" target=3D"_blank" rel=3D"noreferrer">maraeo@gmail.com</a>&g=
t;;
                  Koenig, Christian &lt;<a href=3D"mailto:Christian.Koenig@=
amd.com" target=3D"_blank" rel=3D"noreferrer">Christian.Koenig@amd.com</a>&=
gt;<br>
                  <b>Cc:</b> Deucher, Alexander &lt;<a href=3D"mailto:Alexa=
nder.Deucher@amd.com" target=3D"_blank" rel=3D"noreferrer">Alexander.Deuche=
r@amd.com</a>&gt;;
                  amd-gfx mailing list &lt;<a href=3D"mailto:amd-gfx@lists.=
freedesktop.org" target=3D"_blank" rel=3D"noreferrer">amd-gfx@lists.freedes=
ktop.org</a>&gt;<br>
                  <b>Subject:</b> Re: drm/amdgpu: apply
                  AMDGPU_IB_FLAG_EMIT_MEM_SYNC to compute IBs too</font>
                <div>=C2=A0</div>
              </div>
              <div style=3D"background-color:rgb(255,255,255)">
                <div>Thanks for that explanation. I suspected that there
                  was a good reason to have that in the kernel, but
                  couldn&#39;t find one.<br>
                  <br>
                  In this case the patch is Reviewed-by: Christian K=C3=B6n=
ig
                  <a href=3D"mailto:christian.koenig@amd.com" target=3D"_bl=
ank" rel=3D"noreferrer">
                    &lt;christian.koenig@amd.com&gt;</a><br>
                  <br>
                  We should probably add this explanation as comment to
                  the flag as well.<br>
                  <br>
                  Thanks,<br>
                  Christian.<br>
                  <br>
                  Am 26.04.20 um 02:43 schrieb Marek Ol=C5=A1=C3=A1k:<br>
                </div>
                <blockquote type=3D"cite">
                  <div dir=3D"auto">It was merged into
                    amd-staging-drm-next.
                    <div dir=3D"auto"><br>
                    </div>
                    <div dir=3D"auto">I&#39;m not absolutely sure, but I th=
ink
                      we need to invalidate before IBs if an IB is
                      cached in L2 and the CPU has updated it. It can
                      only be cached in L2 if something other than CP
                      has read it or written to it without invalidation.
                      CP reads don&#39;t cache it but they can hit the cach=
e
                      if it&#39;s already cached.</div>
                    <div dir=3D"auto"><br>
                    </div>
                    <div dir=3D"auto">For CE, we need to invalidate before
                      the IB in the kernel, because CE IBs can&#39;t do
                      cache invalidations IIRC. This is the number one
                      reason for merging the already pushed commits.</div>
                    <div dir=3D"auto"><br>
                    </div>
                    <div dir=3D"auto">Marek</div>
                  </div>
                  <br>
                  <div>
                    <div dir=3D"ltr">On Sat., Apr. 25, 2020, 11:03
                      Christian K=C3=B6nig, &lt;<a href=3D"mailto:ckoenig.l=
eichtzumerken@gmail.com" target=3D"_blank" rel=3D"noreferrer">ckoenig.leich=
tzumerken@gmail.com</a>&gt;
                      wrote:<br>
                    </div>
                    <blockquote style=3D"margin:0px 0px 0px 0.8ex;border-le=
ft:1px solid rgb(204,204,204);padding-left:1ex">
                      <div bgcolor=3D"#FFFFFF">
                        <div>Was that patch set actually merged
                          upstream? My last status is that we couldn&#39;t
                          find a reason why we need to do this in the
                          kernel.<br>
                          <br>
                          Christian.<br>
                          <br>
                          Am 25.04.20 um 10:52 schrieb Marek Ol=C5=A1=C3=A1=
k:<br>
                        </div>
                        <blockquote type=3D"cite">
                          <div dir=3D"ltr">
                            <div>This was missed.</div>
                            <div><br>
                            </div>
                            <div>Marek<br>
                            </div>
                          </div>
                          <br>
                          <fieldset></fieldset>
                          <pre>____________________________________________=
___
amd-gfx mailing list
<a href=3D"mailto:amd-gfx@lists.freedesktop.org" rel=3D"noreferrer noreferr=
er" target=3D"_blank">amd-gfx@lists.freedesktop.org</a>
<a href=3D"https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2=
F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=3D02%7C01=
%7CAlexander.Deucher%40amd.com%7C6b35f61512d34bf2dc8b08d7e9bfa1a6%7C3dd8961=
fe4884e608e11a82d994e183d%7C0%7C0%7C637234881577782939&amp;sdata=3D%2B95wpb=
jY3Q675FaX9iH1BNIFyEz5jpN4PzjEOOpIu9Q%3D&amp;reserved=3D0" rel=3D"noreferre=
r noreferrer" target=3D"_blank">https://lists.freedesktop.org/mailman/listi=
nfo/amd-gfx</a>
</pre>
                        </blockquote>
                        <br>
                      </div>
                    </blockquote>
                  </div>
                  <br>
                  <fieldset></fieldset>
                  <pre>_______________________________________________
amd-gfx mailing list
<a href=3D"mailto:amd-gfx@lists.freedesktop.org" target=3D"_blank" rel=3D"n=
oreferrer">amd-gfx@lists.freedesktop.org</a>
<a href=3D"https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2=
F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=3D02%7C01=
%7CAlexander.Deucher%40amd.com%7C6b35f61512d34bf2dc8b08d7e9bfa1a6%7C3dd8961=
fe4884e608e11a82d994e183d%7C0%7C0%7C637234881577782939&amp;sdata=3D%2B95wpb=
jY3Q675FaX9iH1BNIFyEz5jpN4PzjEOOpIu9Q%3D&amp;reserved=3D0" target=3D"_blank=
" rel=3D"noreferrer">https://lists.freedesktop.org/mailman/listinfo/amd-gfx=
</a>
</pre>
                </blockquote>
                <br>
              </div>
            </div>
          </div>
        </blockquote>
      </div>
      <br>
      <fieldset></fieldset>
      <pre>_______________________________________________
amd-gfx mailing list
<a href=3D"mailto:amd-gfx@lists.freedesktop.org" target=3D"_blank" rel=3D"n=
oreferrer">amd-gfx@lists.freedesktop.org</a>
<a href=3D"https://lists.freedesktop.org/mailman/listinfo/amd-gfx" target=
=3D"_blank" rel=3D"noreferrer">https://lists.freedesktop.org/mailman/listin=
fo/amd-gfx</a>
</pre>
    </blockquote>
    <br>
  </div>

</blockquote></div>

--000000000000dfb71405a452e22c--

--===============1265833791==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

--===============1265833791==--
