
TIM_check.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fdc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080030e8  080030e8  000130e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800315c  0800315c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800315c  0800315c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800315c  0800315c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800315c  0800315c  0001315c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003160  08003160  00013160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003164  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  080031cc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  080031cc  0002026c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c126  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fb5  00000000  00000000  0002c1fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c80  00000000  00000000  0002e1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009af  00000000  00000000  0002ee30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018a3c  00000000  00000000  0002f7df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e87d  00000000  00000000  0004821b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bf5c  00000000  00000000  00056a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ac0  00000000  00000000  000e29f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000e64b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080030d0 	.word	0x080030d0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080030d0 	.word	0x080030d0

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b2d      	ldr	r3, [pc, #180]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2c      	ldr	r2, [pc, #176]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b2a      	ldr	r3, [pc, #168]	; (8000218 <MX_GPIO_Init+0xcc>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b27      	ldr	r3, [pc, #156]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a26      	ldr	r2, [pc, #152]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b24      	ldr	r3, [pc, #144]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b21      	ldr	r3, [pc, #132]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a20      	ldr	r2, [pc, #128]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <MX_GPIO_Init+0xcc>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a1a      	ldr	r2, [pc, #104]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b18      	ldr	r3, [pc, #96]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2120      	movs	r1, #32
 80001c4:	4815      	ldr	r0, [pc, #84]	; (800021c <MX_GPIO_Init+0xd0>)
 80001c6:	f000 fe2b 	bl	8000e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001d0:	4b13      	ldr	r3, [pc, #76]	; (8000220 <MX_GPIO_Init+0xd4>)
 80001d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d4:	2300      	movs	r3, #0
 80001d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001d8:	f107 0310 	add.w	r3, r7, #16
 80001dc:	4619      	mov	r1, r3
 80001de:	4811      	ldr	r0, [pc, #68]	; (8000224 <MX_GPIO_Init+0xd8>)
 80001e0:	f000 fc9a 	bl	8000b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001e4:	2320      	movs	r3, #32
 80001e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e8:	2301      	movs	r3, #1
 80001ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ec:	2300      	movs	r3, #0
 80001ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f0:	2302      	movs	r3, #2
 80001f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	4619      	mov	r1, r3
 80001fa:	4808      	ldr	r0, [pc, #32]	; (800021c <MX_GPIO_Init+0xd0>)
 80001fc:	f000 fc8c 	bl	8000b18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000200:	2200      	movs	r2, #0
 8000202:	2100      	movs	r1, #0
 8000204:	2028      	movs	r0, #40	; 0x28
 8000206:	f000 fc50 	bl	8000aaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800020a:	2028      	movs	r0, #40	; 0x28
 800020c:	f000 fc69 	bl	8000ae2 <HAL_NVIC_EnableIRQ>

}
 8000210:	bf00      	nop
 8000212:	3720      	adds	r7, #32
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40021000 	.word	0x40021000
 800021c:	40010800 	.word	0x40010800
 8000220:	10110000 	.word	0x10110000
 8000224:	40011000 	.word	0x40011000

08000228 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000230:	1d39      	adds	r1, r7, #4
 8000232:	f04f 33ff 	mov.w	r3, #4294967295
 8000236:	2201      	movs	r2, #1
 8000238:	4803      	ldr	r0, [pc, #12]	; (8000248 <__io_putchar+0x20>)
 800023a:	f001 fe89 	bl	8001f50 <HAL_UART_Transmit>
  return ch;
 800023e:	687b      	ldr	r3, [r7, #4]
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	200000d4 	.word	0x200000d4

0800024c <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t overflows = 0U;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800024c:	b480      	push	{r7}
 800024e:	b083      	sub	sp, #12
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1) {
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a06      	ldr	r2, [pc, #24]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800025a:	4293      	cmp	r3, r2
 800025c:	d104      	bne.n	8000268 <HAL_TIM_PeriodElapsedCallback+0x1c>
		overflows++;
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	3301      	adds	r3, #1
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000266:	6013      	str	r3, [r2, #0]
	}
}
 8000268:	bf00      	nop
 800026a:	370c      	adds	r7, #12
 800026c:	46bd      	mov	sp, r7
 800026e:	bc80      	pop	{r7}
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	40012c00 	.word	0x40012c00
 8000278:	20000084 	.word	0x20000084

0800027c <GetMicroSec>:


uint32_t GetMicroSec(void){
 800027c:	b480      	push	{r7}
 800027e:	b083      	sub	sp, #12
 8000280:	af00      	add	r7, sp, #0
	uint32_t count = __HAL_TIM_GET_COUNTER(&htim1);
 8000282:	4b0f      	ldr	r3, [pc, #60]	; (80002c0 <GetMicroSec+0x44>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000288:	603b      	str	r3, [r7, #0]
	uint32_t overflow = overflows;
 800028a:	4b0e      	ldr	r3, [pc, #56]	; (80002c4 <GetMicroSec+0x48>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	607b      	str	r3, [r7, #4]
	if (__HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_UPDATE) && (count < 0x8000)) {
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <GetMicroSec+0x44>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	691b      	ldr	r3, [r3, #16]
 8000296:	f003 0301 	and.w	r3, r3, #1
 800029a:	2b01      	cmp	r3, #1
 800029c:	d106      	bne.n	80002ac <GetMicroSec+0x30>
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80002a4:	d202      	bcs.n	80002ac <GetMicroSec+0x30>
	        overflow++;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	3301      	adds	r3, #1
 80002aa:	607b      	str	r3, [r7, #4]
	}

	return(overflow << 16) + count;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	041a      	lsls	r2, r3, #16
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	4413      	add	r3, r2
}
 80002b4:	4618      	mov	r0, r3
 80002b6:	370c      	adds	r7, #12
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bc80      	pop	{r7}
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	2000008c 	.word	0x2000008c
 80002c4:	20000084 	.word	0x20000084

080002c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002ce:	f000 fa8f 	bl	80007f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d2:	f000 f825 	bl	8000320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002d6:	f7ff ff39 	bl	800014c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002da:	f000 f9fb 	bl	80006d4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80002de:	f000 f97b 	bl	80005d8 <MX_TIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Base_Init(&htim1);
 80002e2:	480d      	ldr	r0, [pc, #52]	; (8000318 <main+0x50>)
 80002e4:	f001 f9e6 	bl	80016b4 <HAL_TIM_Base_Init>
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 80002e8:	4b0b      	ldr	r3, [pc, #44]	; (8000318 <main+0x50>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2200      	movs	r2, #0
 80002ee:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start_IT(&htim1);
 80002f0:	4809      	ldr	r0, [pc, #36]	; (8000318 <main+0x50>)
 80002f2:	f001 fa2f 	bl	8001754 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint32_t start = GetMicroSec();
 80002f6:	f7ff ffc1 	bl	800027c <GetMicroSec>
 80002fa:	6078      	str	r0, [r7, #4]
	  HAL_Delay(100);
 80002fc:	2064      	movs	r0, #100	; 0x64
 80002fe:	f000 fad9 	bl	80008b4 <HAL_Delay>
	  uint32_t end = GetMicroSec();
 8000302:	f7ff ffbb 	bl	800027c <GetMicroSec>
 8000306:	6038      	str	r0, [r7, #0]
	  printf("\r\n aaba : %lu \r\n", end - start);
 8000308:	683a      	ldr	r2, [r7, #0]
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	1ad3      	subs	r3, r2, r3
 800030e:	4619      	mov	r1, r3
 8000310:	4802      	ldr	r0, [pc, #8]	; (800031c <main+0x54>)
 8000312:	f002 f85f 	bl	80023d4 <iprintf>
  {
 8000316:	e7ee      	b.n	80002f6 <main+0x2e>
 8000318:	2000008c 	.word	0x2000008c
 800031c:	080030e8 	.word	0x080030e8

08000320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b090      	sub	sp, #64	; 0x40
 8000324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000326:	f107 0318 	add.w	r3, r7, #24
 800032a:	2228      	movs	r2, #40	; 0x28
 800032c:	2100      	movs	r1, #0
 800032e:	4618      	mov	r0, r3
 8000330:	f002 f8a5 	bl	800247e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	605a      	str	r2, [r3, #4]
 800033c:	609a      	str	r2, [r3, #8]
 800033e:	60da      	str	r2, [r3, #12]
 8000340:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000342:	2302      	movs	r3, #2
 8000344:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000346:	2301      	movs	r3, #1
 8000348:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800034a:	2310      	movs	r3, #16
 800034c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800034e:	2300      	movs	r3, #0
 8000350:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000352:	f107 0318 	add.w	r3, r7, #24
 8000356:	4618      	mov	r0, r3
 8000358:	f000 fd9c 	bl	8000e94 <HAL_RCC_OscConfig>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000362:	f000 f818 	bl	8000396 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000366:	230f      	movs	r3, #15
 8000368:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800036a:	2300      	movs	r3, #0
 800036c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800036e:	2300      	movs	r3, #0
 8000370:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000376:	2300      	movs	r3, #0
 8000378:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	2100      	movs	r1, #0
 800037e:	4618      	mov	r0, r3
 8000380:	f001 f80a 	bl	8001398 <HAL_RCC_ClockConfig>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800038a:	f000 f804 	bl	8000396 <Error_Handler>
  }
}
 800038e:	bf00      	nop
 8000390:	3740      	adds	r7, #64	; 0x40
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}

08000396 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000396:	b480      	push	{r7}
 8000398:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800039a:	b672      	cpsid	i
}
 800039c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800039e:	e7fe      	b.n	800039e <Error_Handler+0x8>

080003a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b085      	sub	sp, #20
 80003a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003a6:	4b15      	ldr	r3, [pc, #84]	; (80003fc <HAL_MspInit+0x5c>)
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	4a14      	ldr	r2, [pc, #80]	; (80003fc <HAL_MspInit+0x5c>)
 80003ac:	f043 0301 	orr.w	r3, r3, #1
 80003b0:	6193      	str	r3, [r2, #24]
 80003b2:	4b12      	ldr	r3, [pc, #72]	; (80003fc <HAL_MspInit+0x5c>)
 80003b4:	699b      	ldr	r3, [r3, #24]
 80003b6:	f003 0301 	and.w	r3, r3, #1
 80003ba:	60bb      	str	r3, [r7, #8]
 80003bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003be:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <HAL_MspInit+0x5c>)
 80003c0:	69db      	ldr	r3, [r3, #28]
 80003c2:	4a0e      	ldr	r2, [pc, #56]	; (80003fc <HAL_MspInit+0x5c>)
 80003c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c8:	61d3      	str	r3, [r2, #28]
 80003ca:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <HAL_MspInit+0x5c>)
 80003cc:	69db      	ldr	r3, [r3, #28]
 80003ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003d6:	4b0a      	ldr	r3, [pc, #40]	; (8000400 <HAL_MspInit+0x60>)
 80003d8:	685b      	ldr	r3, [r3, #4]
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003e2:	60fb      	str	r3, [r7, #12]
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003ea:	60fb      	str	r3, [r7, #12]
 80003ec:	4a04      	ldr	r2, [pc, #16]	; (8000400 <HAL_MspInit+0x60>)
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003f2:	bf00      	nop
 80003f4:	3714      	adds	r7, #20
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr
 80003fc:	40021000 	.word	0x40021000
 8000400:	40010000 	.word	0x40010000

08000404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000408:	e7fe      	b.n	8000408 <NMI_Handler+0x4>

0800040a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800040e:	e7fe      	b.n	800040e <HardFault_Handler+0x4>

08000410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000414:	e7fe      	b.n	8000414 <MemManage_Handler+0x4>

08000416 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800041a:	e7fe      	b.n	800041a <BusFault_Handler+0x4>

0800041c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000420:	e7fe      	b.n	8000420 <UsageFault_Handler+0x4>

08000422 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000422:	b480      	push	{r7}
 8000424:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000426:	bf00      	nop
 8000428:	46bd      	mov	sp, r7
 800042a:	bc80      	pop	{r7}
 800042c:	4770      	bx	lr

0800042e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800042e:	b480      	push	{r7}
 8000430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000432:	bf00      	nop
 8000434:	46bd      	mov	sp, r7
 8000436:	bc80      	pop	{r7}
 8000438:	4770      	bx	lr

0800043a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800043e:	bf00      	nop
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr

08000446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000446:	b580      	push	{r7, lr}
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800044a:	f000 fa17 	bl	800087c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
	...

08000454 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000458:	4802      	ldr	r0, [pc, #8]	; (8000464 <TIM1_UP_IRQHandler+0x10>)
 800045a:	f001 f9cd 	bl	80017f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800045e:	bf00      	nop
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	2000008c 	.word	0x2000008c

08000468 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800046c:	4802      	ldr	r0, [pc, #8]	; (8000478 <TIM1_CC_IRQHandler+0x10>)
 800046e:	f001 f9c3 	bl	80017f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	2000008c 	.word	0x2000008c

0800047c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000480:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000484:	f000 fce4 	bl	8000e50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}

0800048c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b086      	sub	sp, #24
 8000490:	af00      	add	r7, sp, #0
 8000492:	60f8      	str	r0, [r7, #12]
 8000494:	60b9      	str	r1, [r7, #8]
 8000496:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
 800049c:	e00a      	b.n	80004b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800049e:	f3af 8000 	nop.w
 80004a2:	4601      	mov	r1, r0
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	1c5a      	adds	r2, r3, #1
 80004a8:	60ba      	str	r2, [r7, #8]
 80004aa:	b2ca      	uxtb	r2, r1
 80004ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004ae:	697b      	ldr	r3, [r7, #20]
 80004b0:	3301      	adds	r3, #1
 80004b2:	617b      	str	r3, [r7, #20]
 80004b4:	697a      	ldr	r2, [r7, #20]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	429a      	cmp	r2, r3
 80004ba:	dbf0      	blt.n	800049e <_read+0x12>
  }

  return len;
 80004bc:	687b      	ldr	r3, [r7, #4]
}
 80004be:	4618      	mov	r0, r3
 80004c0:	3718      	adds	r7, #24
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}

080004c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80004c6:	b580      	push	{r7, lr}
 80004c8:	b086      	sub	sp, #24
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	60f8      	str	r0, [r7, #12]
 80004ce:	60b9      	str	r1, [r7, #8]
 80004d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004d2:	2300      	movs	r3, #0
 80004d4:	617b      	str	r3, [r7, #20]
 80004d6:	e009      	b.n	80004ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	1c5a      	adds	r2, r3, #1
 80004dc:	60ba      	str	r2, [r7, #8]
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	4618      	mov	r0, r3
 80004e2:	f7ff fea1 	bl	8000228 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004e6:	697b      	ldr	r3, [r7, #20]
 80004e8:	3301      	adds	r3, #1
 80004ea:	617b      	str	r3, [r7, #20]
 80004ec:	697a      	ldr	r2, [r7, #20]
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	429a      	cmp	r2, r3
 80004f2:	dbf1      	blt.n	80004d8 <_write+0x12>
  }
  return len;
 80004f4:	687b      	ldr	r3, [r7, #4]
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	3718      	adds	r7, #24
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}

080004fe <_close>:

int _close(int file)
{
 80004fe:	b480      	push	{r7}
 8000500:	b083      	sub	sp, #12
 8000502:	af00      	add	r7, sp, #0
 8000504:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000506:	f04f 33ff 	mov.w	r3, #4294967295
}
 800050a:	4618      	mov	r0, r3
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr

08000514 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000524:	605a      	str	r2, [r3, #4]
  return 0;
 8000526:	2300      	movs	r3, #0
}
 8000528:	4618      	mov	r0, r3
 800052a:	370c      	adds	r7, #12
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr

08000532 <_isatty>:

int _isatty(int file)
{
 8000532:	b480      	push	{r7}
 8000534:	b083      	sub	sp, #12
 8000536:	af00      	add	r7, sp, #0
 8000538:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800053a:	2301      	movs	r3, #1
}
 800053c:	4618      	mov	r0, r3
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr

08000546 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000546:	b480      	push	{r7}
 8000548:	b085      	sub	sp, #20
 800054a:	af00      	add	r7, sp, #0
 800054c:	60f8      	str	r0, [r7, #12]
 800054e:	60b9      	str	r1, [r7, #8]
 8000550:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000552:	2300      	movs	r3, #0
}
 8000554:	4618      	mov	r0, r3
 8000556:	3714      	adds	r7, #20
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr
	...

08000560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000568:	4a14      	ldr	r2, [pc, #80]	; (80005bc <_sbrk+0x5c>)
 800056a:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <_sbrk+0x60>)
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000574:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <_sbrk+0x64>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d102      	bne.n	8000582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <_sbrk+0x64>)
 800057e:	4a12      	ldr	r2, [pc, #72]	; (80005c8 <_sbrk+0x68>)
 8000580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000582:	4b10      	ldr	r3, [pc, #64]	; (80005c4 <_sbrk+0x64>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4413      	add	r3, r2
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	429a      	cmp	r2, r3
 800058e:	d207      	bcs.n	80005a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000590:	f001 ffc4 	bl	800251c <__errno>
 8000594:	4603      	mov	r3, r0
 8000596:	220c      	movs	r2, #12
 8000598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800059a:	f04f 33ff 	mov.w	r3, #4294967295
 800059e:	e009      	b.n	80005b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <_sbrk+0x64>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005a6:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <_sbrk+0x64>)
 80005a8:	681a      	ldr	r2, [r3, #0]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4413      	add	r3, r2
 80005ae:	4a05      	ldr	r2, [pc, #20]	; (80005c4 <_sbrk+0x64>)
 80005b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005b2:	68fb      	ldr	r3, [r7, #12]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3718      	adds	r7, #24
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20005000 	.word	0x20005000
 80005c0:	00000400 	.word	0x00000400
 80005c4:	20000088 	.word	0x20000088
 80005c8:	20000270 	.word	0x20000270

080005cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005de:	f107 0308 	add.w	r3, r7, #8
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ec:	463b      	mov	r3, r7
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80005f4:	4b1e      	ldr	r3, [pc, #120]	; (8000670 <MX_TIM1_Init+0x98>)
 80005f6:	4a1f      	ldr	r2, [pc, #124]	; (8000674 <MX_TIM1_Init+0x9c>)
 80005f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 80005fa:	4b1d      	ldr	r3, [pc, #116]	; (8000670 <MX_TIM1_Init+0x98>)
 80005fc:	2207      	movs	r2, #7
 80005fe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000600:	4b1b      	ldr	r3, [pc, #108]	; (8000670 <MX_TIM1_Init+0x98>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000606:	4b1a      	ldr	r3, [pc, #104]	; (8000670 <MX_TIM1_Init+0x98>)
 8000608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800060c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800060e:	4b18      	ldr	r3, [pc, #96]	; (8000670 <MX_TIM1_Init+0x98>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000614:	4b16      	ldr	r3, [pc, #88]	; (8000670 <MX_TIM1_Init+0x98>)
 8000616:	2200      	movs	r2, #0
 8000618:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800061a:	4b15      	ldr	r3, [pc, #84]	; (8000670 <MX_TIM1_Init+0x98>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000620:	4813      	ldr	r0, [pc, #76]	; (8000670 <MX_TIM1_Init+0x98>)
 8000622:	f001 f847 	bl	80016b4 <HAL_TIM_Base_Init>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800062c:	f7ff feb3 	bl	8000396 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000634:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000636:	f107 0308 	add.w	r3, r7, #8
 800063a:	4619      	mov	r1, r3
 800063c:	480c      	ldr	r0, [pc, #48]	; (8000670 <MX_TIM1_Init+0x98>)
 800063e:	f001 f9e3 	bl	8001a08 <HAL_TIM_ConfigClockSource>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000648:	f7ff fea5 	bl	8000396 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800064c:	2300      	movs	r3, #0
 800064e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000654:	463b      	mov	r3, r7
 8000656:	4619      	mov	r1, r3
 8000658:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_TIM1_Init+0x98>)
 800065a:	f001 fbb9 	bl	8001dd0 <HAL_TIMEx_MasterConfigSynchronization>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000664:	f7ff fe97 	bl	8000396 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000668:	bf00      	nop
 800066a:	3718      	adds	r7, #24
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	2000008c 	.word	0x2000008c
 8000674:	40012c00 	.word	0x40012c00

08000678 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a11      	ldr	r2, [pc, #68]	; (80006cc <HAL_TIM_Base_MspInit+0x54>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d11b      	bne.n	80006c2 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800068a:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <HAL_TIM_Base_MspInit+0x58>)
 800068c:	699b      	ldr	r3, [r3, #24]
 800068e:	4a10      	ldr	r2, [pc, #64]	; (80006d0 <HAL_TIM_Base_MspInit+0x58>)
 8000690:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000694:	6193      	str	r3, [r2, #24]
 8000696:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <HAL_TIM_Base_MspInit+0x58>)
 8000698:	699b      	ldr	r3, [r3, #24]
 800069a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2100      	movs	r1, #0
 80006a6:	2019      	movs	r0, #25
 80006a8:	f000 f9ff 	bl	8000aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80006ac:	2019      	movs	r0, #25
 80006ae:	f000 fa18 	bl	8000ae2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2100      	movs	r1, #0
 80006b6:	201b      	movs	r0, #27
 80006b8:	f000 f9f7 	bl	8000aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80006bc:	201b      	movs	r0, #27
 80006be:	f000 fa10 	bl	8000ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80006c2:	bf00      	nop
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40012c00 	.word	0x40012c00
 80006d0:	40021000 	.word	0x40021000

080006d4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006d8:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006da:	4a12      	ldr	r2, [pc, #72]	; (8000724 <MX_USART2_UART_Init+0x50>)
 80006dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006de:	4b10      	ldr	r3, [pc, #64]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006fa:	220c      	movs	r2, #12
 80006fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800070a:	4805      	ldr	r0, [pc, #20]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 800070c:	f001 fbd0 	bl	8001eb0 <HAL_UART_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000716:	f7ff fe3e 	bl	8000396 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	200000d4 	.word	0x200000d4
 8000724:	40004400 	.word	0x40004400

08000728 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000730:	f107 0310 	add.w	r3, r7, #16
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a15      	ldr	r2, [pc, #84]	; (8000798 <HAL_UART_MspInit+0x70>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d123      	bne.n	8000790 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <HAL_UART_MspInit+0x74>)
 800074a:	69db      	ldr	r3, [r3, #28]
 800074c:	4a13      	ldr	r2, [pc, #76]	; (800079c <HAL_UART_MspInit+0x74>)
 800074e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000752:	61d3      	str	r3, [r2, #28]
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <HAL_UART_MspInit+0x74>)
 8000756:	69db      	ldr	r3, [r3, #28]
 8000758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000760:	4b0e      	ldr	r3, [pc, #56]	; (800079c <HAL_UART_MspInit+0x74>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	4a0d      	ldr	r2, [pc, #52]	; (800079c <HAL_UART_MspInit+0x74>)
 8000766:	f043 0304 	orr.w	r3, r3, #4
 800076a:	6193      	str	r3, [r2, #24]
 800076c:	4b0b      	ldr	r3, [pc, #44]	; (800079c <HAL_UART_MspInit+0x74>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	f003 0304 	and.w	r3, r3, #4
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000778:	230c      	movs	r3, #12
 800077a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077c:	2302      	movs	r3, #2
 800077e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2302      	movs	r3, #2
 8000782:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	f107 0310 	add.w	r3, r7, #16
 8000788:	4619      	mov	r1, r3
 800078a:	4805      	ldr	r0, [pc, #20]	; (80007a0 <HAL_UART_MspInit+0x78>)
 800078c:	f000 f9c4 	bl	8000b18 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000790:	bf00      	nop
 8000792:	3720      	adds	r7, #32
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40004400 	.word	0x40004400
 800079c:	40021000 	.word	0x40021000
 80007a0:	40010800 	.word	0x40010800

080007a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a4:	f7ff ff12 	bl	80005cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a8:	480b      	ldr	r0, [pc, #44]	; (80007d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007aa:	490c      	ldr	r1, [pc, #48]	; (80007dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007ac:	4a0c      	ldr	r2, [pc, #48]	; (80007e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b0:	e002      	b.n	80007b8 <LoopCopyDataInit>

080007b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b6:	3304      	adds	r3, #4

080007b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007bc:	d3f9      	bcc.n	80007b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007be:	4a09      	ldr	r2, [pc, #36]	; (80007e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007c0:	4c09      	ldr	r4, [pc, #36]	; (80007e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c4:	e001      	b.n	80007ca <LoopFillZerobss>

080007c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c8:	3204      	adds	r2, #4

080007ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007cc:	d3fb      	bcc.n	80007c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ce:	f001 feab 	bl	8002528 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007d2:	f7ff fd79 	bl	80002c8 <main>
  bx lr
 80007d6:	4770      	bx	lr
  ldr r0, =_sdata
 80007d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007dc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80007e0:	08003164 	.word	0x08003164
  ldr r2, =_sbss
 80007e4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80007e8:	2000026c 	.word	0x2000026c

080007ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007ec:	e7fe      	b.n	80007ec <ADC1_2_IRQHandler>
	...

080007f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f4:	4b08      	ldr	r3, [pc, #32]	; (8000818 <HAL_Init+0x28>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a07      	ldr	r2, [pc, #28]	; (8000818 <HAL_Init+0x28>)
 80007fa:	f043 0310 	orr.w	r3, r3, #16
 80007fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000800:	2003      	movs	r0, #3
 8000802:	f000 f947 	bl	8000a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000806:	2000      	movs	r0, #0
 8000808:	f000 f808 	bl	800081c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800080c:	f7ff fdc8 	bl	80003a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000810:	2300      	movs	r3, #0
}
 8000812:	4618      	mov	r0, r3
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40022000 	.word	0x40022000

0800081c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000824:	4b12      	ldr	r3, [pc, #72]	; (8000870 <HAL_InitTick+0x54>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4b12      	ldr	r3, [pc, #72]	; (8000874 <HAL_InitTick+0x58>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000832:	fbb3 f3f1 	udiv	r3, r3, r1
 8000836:	fbb2 f3f3 	udiv	r3, r2, r3
 800083a:	4618      	mov	r0, r3
 800083c:	f000 f95f 	bl	8000afe <HAL_SYSTICK_Config>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000846:	2301      	movs	r3, #1
 8000848:	e00e      	b.n	8000868 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2b0f      	cmp	r3, #15
 800084e:	d80a      	bhi.n	8000866 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000850:	2200      	movs	r2, #0
 8000852:	6879      	ldr	r1, [r7, #4]
 8000854:	f04f 30ff 	mov.w	r0, #4294967295
 8000858:	f000 f927 	bl	8000aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800085c:	4a06      	ldr	r2, [pc, #24]	; (8000878 <HAL_InitTick+0x5c>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000862:	2300      	movs	r3, #0
 8000864:	e000      	b.n	8000868 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000866:	2301      	movs	r3, #1
}
 8000868:	4618      	mov	r0, r3
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000000 	.word	0x20000000
 8000874:	20000008 	.word	0x20000008
 8000878:	20000004 	.word	0x20000004

0800087c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000880:	4b05      	ldr	r3, [pc, #20]	; (8000898 <HAL_IncTick+0x1c>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	461a      	mov	r2, r3
 8000886:	4b05      	ldr	r3, [pc, #20]	; (800089c <HAL_IncTick+0x20>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4413      	add	r3, r2
 800088c:	4a03      	ldr	r2, [pc, #12]	; (800089c <HAL_IncTick+0x20>)
 800088e:	6013      	str	r3, [r2, #0]
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr
 8000898:	20000008 	.word	0x20000008
 800089c:	2000011c 	.word	0x2000011c

080008a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  return uwTick;
 80008a4:	4b02      	ldr	r3, [pc, #8]	; (80008b0 <HAL_GetTick+0x10>)
 80008a6:	681b      	ldr	r3, [r3, #0]
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr
 80008b0:	2000011c 	.word	0x2000011c

080008b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008bc:	f7ff fff0 	bl	80008a0 <HAL_GetTick>
 80008c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008cc:	d005      	beq.n	80008da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008ce:	4b0a      	ldr	r3, [pc, #40]	; (80008f8 <HAL_Delay+0x44>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	461a      	mov	r2, r3
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	4413      	add	r3, r2
 80008d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008da:	bf00      	nop
 80008dc:	f7ff ffe0 	bl	80008a0 <HAL_GetTick>
 80008e0:	4602      	mov	r2, r0
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	1ad3      	subs	r3, r2, r3
 80008e6:	68fa      	ldr	r2, [r7, #12]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d8f7      	bhi.n	80008dc <HAL_Delay+0x28>
  {
  }
}
 80008ec:	bf00      	nop
 80008ee:	bf00      	nop
 80008f0:	3710      	adds	r7, #16
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000008 	.word	0x20000008

080008fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f003 0307 	and.w	r3, r3, #7
 800090a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <__NVIC_SetPriorityGrouping+0x44>)
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000912:	68ba      	ldr	r2, [r7, #8]
 8000914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000918:	4013      	ands	r3, r2
 800091a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800092c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800092e:	4a04      	ldr	r2, [pc, #16]	; (8000940 <__NVIC_SetPriorityGrouping+0x44>)
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	60d3      	str	r3, [r2, #12]
}
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	bc80      	pop	{r7}
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000948:	4b04      	ldr	r3, [pc, #16]	; (800095c <__NVIC_GetPriorityGrouping+0x18>)
 800094a:	68db      	ldr	r3, [r3, #12]
 800094c:	0a1b      	lsrs	r3, r3, #8
 800094e:	f003 0307 	and.w	r3, r3, #7
}
 8000952:	4618      	mov	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	bc80      	pop	{r7}
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800096a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096e:	2b00      	cmp	r3, #0
 8000970:	db0b      	blt.n	800098a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	f003 021f 	and.w	r2, r3, #31
 8000978:	4906      	ldr	r1, [pc, #24]	; (8000994 <__NVIC_EnableIRQ+0x34>)
 800097a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097e:	095b      	lsrs	r3, r3, #5
 8000980:	2001      	movs	r0, #1
 8000982:	fa00 f202 	lsl.w	r2, r0, r2
 8000986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	bc80      	pop	{r7}
 8000992:	4770      	bx	lr
 8000994:	e000e100 	.word	0xe000e100

08000998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	6039      	str	r1, [r7, #0]
 80009a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	db0a      	blt.n	80009c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	490c      	ldr	r1, [pc, #48]	; (80009e4 <__NVIC_SetPriority+0x4c>)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	0112      	lsls	r2, r2, #4
 80009b8:	b2d2      	uxtb	r2, r2
 80009ba:	440b      	add	r3, r1
 80009bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009c0:	e00a      	b.n	80009d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4908      	ldr	r1, [pc, #32]	; (80009e8 <__NVIC_SetPriority+0x50>)
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	f003 030f 	and.w	r3, r3, #15
 80009ce:	3b04      	subs	r3, #4
 80009d0:	0112      	lsls	r2, r2, #4
 80009d2:	b2d2      	uxtb	r2, r2
 80009d4:	440b      	add	r3, r1
 80009d6:	761a      	strb	r2, [r3, #24]
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	e000e100 	.word	0xe000e100
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b089      	sub	sp, #36	; 0x24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f003 0307 	and.w	r3, r3, #7
 80009fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a00:	69fb      	ldr	r3, [r7, #28]
 8000a02:	f1c3 0307 	rsb	r3, r3, #7
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	bf28      	it	cs
 8000a0a:	2304      	movcs	r3, #4
 8000a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3304      	adds	r3, #4
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	d902      	bls.n	8000a1c <NVIC_EncodePriority+0x30>
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	3b03      	subs	r3, #3
 8000a1a:	e000      	b.n	8000a1e <NVIC_EncodePriority+0x32>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a20:	f04f 32ff 	mov.w	r2, #4294967295
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	43da      	mvns	r2, r3
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	401a      	ands	r2, r3
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a34:	f04f 31ff 	mov.w	r1, #4294967295
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3e:	43d9      	mvns	r1, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	4313      	orrs	r3, r2
         );
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3724      	adds	r7, #36	; 0x24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr

08000a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a60:	d301      	bcc.n	8000a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a62:	2301      	movs	r3, #1
 8000a64:	e00f      	b.n	8000a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a66:	4a0a      	ldr	r2, [pc, #40]	; (8000a90 <SysTick_Config+0x40>)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a6e:	210f      	movs	r1, #15
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	f7ff ff90 	bl	8000998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <SysTick_Config+0x40>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7e:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <SysTick_Config+0x40>)
 8000a80:	2207      	movs	r2, #7
 8000a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	e000e010 	.word	0xe000e010

08000a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff ff2d 	bl	80008fc <__NVIC_SetPriorityGrouping>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b086      	sub	sp, #24
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
 8000ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000abc:	f7ff ff42 	bl	8000944 <__NVIC_GetPriorityGrouping>
 8000ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	68b9      	ldr	r1, [r7, #8]
 8000ac6:	6978      	ldr	r0, [r7, #20]
 8000ac8:	f7ff ff90 	bl	80009ec <NVIC_EncodePriority>
 8000acc:	4602      	mov	r2, r0
 8000ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff5f 	bl	8000998 <__NVIC_SetPriority>
}
 8000ada:	bf00      	nop
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	4603      	mov	r3, r0
 8000aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff35 	bl	8000960 <__NVIC_EnableIRQ>
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b082      	sub	sp, #8
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f7ff ffa2 	bl	8000a50 <SysTick_Config>
 8000b0c:	4603      	mov	r3, r0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b08b      	sub	sp, #44	; 0x2c
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b26:	2300      	movs	r3, #0
 8000b28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b2a:	e169      	b.n	8000e00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b30:	fa02 f303 	lsl.w	r3, r2, r3
 8000b34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	69fa      	ldr	r2, [r7, #28]
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b40:	69ba      	ldr	r2, [r7, #24]
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	f040 8158 	bne.w	8000dfa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	4a9a      	ldr	r2, [pc, #616]	; (8000db8 <HAL_GPIO_Init+0x2a0>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d05e      	beq.n	8000c12 <HAL_GPIO_Init+0xfa>
 8000b54:	4a98      	ldr	r2, [pc, #608]	; (8000db8 <HAL_GPIO_Init+0x2a0>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d875      	bhi.n	8000c46 <HAL_GPIO_Init+0x12e>
 8000b5a:	4a98      	ldr	r2, [pc, #608]	; (8000dbc <HAL_GPIO_Init+0x2a4>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d058      	beq.n	8000c12 <HAL_GPIO_Init+0xfa>
 8000b60:	4a96      	ldr	r2, [pc, #600]	; (8000dbc <HAL_GPIO_Init+0x2a4>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d86f      	bhi.n	8000c46 <HAL_GPIO_Init+0x12e>
 8000b66:	4a96      	ldr	r2, [pc, #600]	; (8000dc0 <HAL_GPIO_Init+0x2a8>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d052      	beq.n	8000c12 <HAL_GPIO_Init+0xfa>
 8000b6c:	4a94      	ldr	r2, [pc, #592]	; (8000dc0 <HAL_GPIO_Init+0x2a8>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d869      	bhi.n	8000c46 <HAL_GPIO_Init+0x12e>
 8000b72:	4a94      	ldr	r2, [pc, #592]	; (8000dc4 <HAL_GPIO_Init+0x2ac>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d04c      	beq.n	8000c12 <HAL_GPIO_Init+0xfa>
 8000b78:	4a92      	ldr	r2, [pc, #584]	; (8000dc4 <HAL_GPIO_Init+0x2ac>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d863      	bhi.n	8000c46 <HAL_GPIO_Init+0x12e>
 8000b7e:	4a92      	ldr	r2, [pc, #584]	; (8000dc8 <HAL_GPIO_Init+0x2b0>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d046      	beq.n	8000c12 <HAL_GPIO_Init+0xfa>
 8000b84:	4a90      	ldr	r2, [pc, #576]	; (8000dc8 <HAL_GPIO_Init+0x2b0>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d85d      	bhi.n	8000c46 <HAL_GPIO_Init+0x12e>
 8000b8a:	2b12      	cmp	r3, #18
 8000b8c:	d82a      	bhi.n	8000be4 <HAL_GPIO_Init+0xcc>
 8000b8e:	2b12      	cmp	r3, #18
 8000b90:	d859      	bhi.n	8000c46 <HAL_GPIO_Init+0x12e>
 8000b92:	a201      	add	r2, pc, #4	; (adr r2, 8000b98 <HAL_GPIO_Init+0x80>)
 8000b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b98:	08000c13 	.word	0x08000c13
 8000b9c:	08000bed 	.word	0x08000bed
 8000ba0:	08000bff 	.word	0x08000bff
 8000ba4:	08000c41 	.word	0x08000c41
 8000ba8:	08000c47 	.word	0x08000c47
 8000bac:	08000c47 	.word	0x08000c47
 8000bb0:	08000c47 	.word	0x08000c47
 8000bb4:	08000c47 	.word	0x08000c47
 8000bb8:	08000c47 	.word	0x08000c47
 8000bbc:	08000c47 	.word	0x08000c47
 8000bc0:	08000c47 	.word	0x08000c47
 8000bc4:	08000c47 	.word	0x08000c47
 8000bc8:	08000c47 	.word	0x08000c47
 8000bcc:	08000c47 	.word	0x08000c47
 8000bd0:	08000c47 	.word	0x08000c47
 8000bd4:	08000c47 	.word	0x08000c47
 8000bd8:	08000c47 	.word	0x08000c47
 8000bdc:	08000bf5 	.word	0x08000bf5
 8000be0:	08000c09 	.word	0x08000c09
 8000be4:	4a79      	ldr	r2, [pc, #484]	; (8000dcc <HAL_GPIO_Init+0x2b4>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d013      	beq.n	8000c12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bea:	e02c      	b.n	8000c46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	623b      	str	r3, [r7, #32]
          break;
 8000bf2:	e029      	b.n	8000c48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	3304      	adds	r3, #4
 8000bfa:	623b      	str	r3, [r7, #32]
          break;
 8000bfc:	e024      	b.n	8000c48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	68db      	ldr	r3, [r3, #12]
 8000c02:	3308      	adds	r3, #8
 8000c04:	623b      	str	r3, [r7, #32]
          break;
 8000c06:	e01f      	b.n	8000c48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	330c      	adds	r3, #12
 8000c0e:	623b      	str	r3, [r7, #32]
          break;
 8000c10:	e01a      	b.n	8000c48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d102      	bne.n	8000c20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	623b      	str	r3, [r7, #32]
          break;
 8000c1e:	e013      	b.n	8000c48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d105      	bne.n	8000c34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c28:	2308      	movs	r3, #8
 8000c2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	69fa      	ldr	r2, [r7, #28]
 8000c30:	611a      	str	r2, [r3, #16]
          break;
 8000c32:	e009      	b.n	8000c48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c34:	2308      	movs	r3, #8
 8000c36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	69fa      	ldr	r2, [r7, #28]
 8000c3c:	615a      	str	r2, [r3, #20]
          break;
 8000c3e:	e003      	b.n	8000c48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c40:	2300      	movs	r3, #0
 8000c42:	623b      	str	r3, [r7, #32]
          break;
 8000c44:	e000      	b.n	8000c48 <HAL_GPIO_Init+0x130>
          break;
 8000c46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	2bff      	cmp	r3, #255	; 0xff
 8000c4c:	d801      	bhi.n	8000c52 <HAL_GPIO_Init+0x13a>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	e001      	b.n	8000c56 <HAL_GPIO_Init+0x13e>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	3304      	adds	r3, #4
 8000c56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	2bff      	cmp	r3, #255	; 0xff
 8000c5c:	d802      	bhi.n	8000c64 <HAL_GPIO_Init+0x14c>
 8000c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	e002      	b.n	8000c6a <HAL_GPIO_Init+0x152>
 8000c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c66:	3b08      	subs	r3, #8
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	210f      	movs	r1, #15
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	fa01 f303 	lsl.w	r3, r1, r3
 8000c78:	43db      	mvns	r3, r3
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	6a39      	ldr	r1, [r7, #32]
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	fa01 f303 	lsl.w	r3, r1, r3
 8000c84:	431a      	orrs	r2, r3
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f000 80b1 	beq.w	8000dfa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c98:	4b4d      	ldr	r3, [pc, #308]	; (8000dd0 <HAL_GPIO_Init+0x2b8>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	4a4c      	ldr	r2, [pc, #304]	; (8000dd0 <HAL_GPIO_Init+0x2b8>)
 8000c9e:	f043 0301 	orr.w	r3, r3, #1
 8000ca2:	6193      	str	r3, [r2, #24]
 8000ca4:	4b4a      	ldr	r3, [pc, #296]	; (8000dd0 <HAL_GPIO_Init+0x2b8>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	f003 0301 	and.w	r3, r3, #1
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cb0:	4a48      	ldr	r2, [pc, #288]	; (8000dd4 <HAL_GPIO_Init+0x2bc>)
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb4:	089b      	lsrs	r3, r3, #2
 8000cb6:	3302      	adds	r3, #2
 8000cb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc0:	f003 0303 	and.w	r3, r3, #3
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	220f      	movs	r2, #15
 8000cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ccc:	43db      	mvns	r3, r3
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a40      	ldr	r2, [pc, #256]	; (8000dd8 <HAL_GPIO_Init+0x2c0>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d013      	beq.n	8000d04 <HAL_GPIO_Init+0x1ec>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4a3f      	ldr	r2, [pc, #252]	; (8000ddc <HAL_GPIO_Init+0x2c4>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d00d      	beq.n	8000d00 <HAL_GPIO_Init+0x1e8>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4a3e      	ldr	r2, [pc, #248]	; (8000de0 <HAL_GPIO_Init+0x2c8>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d007      	beq.n	8000cfc <HAL_GPIO_Init+0x1e4>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4a3d      	ldr	r2, [pc, #244]	; (8000de4 <HAL_GPIO_Init+0x2cc>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d101      	bne.n	8000cf8 <HAL_GPIO_Init+0x1e0>
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	e006      	b.n	8000d06 <HAL_GPIO_Init+0x1ee>
 8000cf8:	2304      	movs	r3, #4
 8000cfa:	e004      	b.n	8000d06 <HAL_GPIO_Init+0x1ee>
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	e002      	b.n	8000d06 <HAL_GPIO_Init+0x1ee>
 8000d00:	2301      	movs	r3, #1
 8000d02:	e000      	b.n	8000d06 <HAL_GPIO_Init+0x1ee>
 8000d04:	2300      	movs	r3, #0
 8000d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d08:	f002 0203 	and.w	r2, r2, #3
 8000d0c:	0092      	lsls	r2, r2, #2
 8000d0e:	4093      	lsls	r3, r2
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d16:	492f      	ldr	r1, [pc, #188]	; (8000dd4 <HAL_GPIO_Init+0x2bc>)
 8000d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1a:	089b      	lsrs	r3, r3, #2
 8000d1c:	3302      	adds	r3, #2
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d006      	beq.n	8000d3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d30:	4b2d      	ldr	r3, [pc, #180]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d32:	689a      	ldr	r2, [r3, #8]
 8000d34:	492c      	ldr	r1, [pc, #176]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d36:	69bb      	ldr	r3, [r7, #24]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	608b      	str	r3, [r1, #8]
 8000d3c:	e006      	b.n	8000d4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d3e:	4b2a      	ldr	r3, [pc, #168]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d40:	689a      	ldr	r2, [r3, #8]
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	43db      	mvns	r3, r3
 8000d46:	4928      	ldr	r1, [pc, #160]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d48:	4013      	ands	r3, r2
 8000d4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d006      	beq.n	8000d66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d58:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d5a:	68da      	ldr	r2, [r3, #12]
 8000d5c:	4922      	ldr	r1, [pc, #136]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	60cb      	str	r3, [r1, #12]
 8000d64:	e006      	b.n	8000d74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d66:	4b20      	ldr	r3, [pc, #128]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d68:	68da      	ldr	r2, [r3, #12]
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	491e      	ldr	r1, [pc, #120]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d70:	4013      	ands	r3, r2
 8000d72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d006      	beq.n	8000d8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d80:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d82:	685a      	ldr	r2, [r3, #4]
 8000d84:	4918      	ldr	r1, [pc, #96]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	604b      	str	r3, [r1, #4]
 8000d8c:	e006      	b.n	8000d9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d8e:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d90:	685a      	ldr	r2, [r3, #4]
 8000d92:	69bb      	ldr	r3, [r7, #24]
 8000d94:	43db      	mvns	r3, r3
 8000d96:	4914      	ldr	r1, [pc, #80]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000d98:	4013      	ands	r3, r2
 8000d9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d021      	beq.n	8000dec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000da8:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	490e      	ldr	r1, [pc, #56]	; (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	600b      	str	r3, [r1, #0]
 8000db4:	e021      	b.n	8000dfa <HAL_GPIO_Init+0x2e2>
 8000db6:	bf00      	nop
 8000db8:	10320000 	.word	0x10320000
 8000dbc:	10310000 	.word	0x10310000
 8000dc0:	10220000 	.word	0x10220000
 8000dc4:	10210000 	.word	0x10210000
 8000dc8:	10120000 	.word	0x10120000
 8000dcc:	10110000 	.word	0x10110000
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	40010000 	.word	0x40010000
 8000dd8:	40010800 	.word	0x40010800
 8000ddc:	40010c00 	.word	0x40010c00
 8000de0:	40011000 	.word	0x40011000
 8000de4:	40011400 	.word	0x40011400
 8000de8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dec:	4b0b      	ldr	r3, [pc, #44]	; (8000e1c <HAL_GPIO_Init+0x304>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	43db      	mvns	r3, r3
 8000df4:	4909      	ldr	r1, [pc, #36]	; (8000e1c <HAL_GPIO_Init+0x304>)
 8000df6:	4013      	ands	r3, r2
 8000df8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e06:	fa22 f303 	lsr.w	r3, r2, r3
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f47f ae8e 	bne.w	8000b2c <HAL_GPIO_Init+0x14>
  }
}
 8000e10:	bf00      	nop
 8000e12:	bf00      	nop
 8000e14:	372c      	adds	r7, #44	; 0x2c
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bc80      	pop	{r7}
 8000e1a:	4770      	bx	lr
 8000e1c:	40010400 	.word	0x40010400

08000e20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	807b      	strh	r3, [r7, #2]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e30:	787b      	ldrb	r3, [r7, #1]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e36:	887a      	ldrh	r2, [r7, #2]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e3c:	e003      	b.n	8000e46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e3e:	887b      	ldrh	r3, [r7, #2]
 8000e40:	041a      	lsls	r2, r3, #16
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	611a      	str	r2, [r3, #16]
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bc80      	pop	{r7}
 8000e4e:	4770      	bx	lr

08000e50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e5a:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e5c:	695a      	ldr	r2, [r3, #20]
 8000e5e:	88fb      	ldrh	r3, [r7, #6]
 8000e60:	4013      	ands	r3, r2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d006      	beq.n	8000e74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e68:	88fb      	ldrh	r3, [r7, #6]
 8000e6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 f806 	bl	8000e80 <HAL_GPIO_EXTI_Callback>
  }
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40010400 	.word	0x40010400

08000e80 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr

08000e94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d101      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e272      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f000 8087 	beq.w	8000fc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000eb4:	4b92      	ldr	r3, [pc, #584]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f003 030c 	and.w	r3, r3, #12
 8000ebc:	2b04      	cmp	r3, #4
 8000ebe:	d00c      	beq.n	8000eda <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ec0:	4b8f      	ldr	r3, [pc, #572]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f003 030c 	and.w	r3, r3, #12
 8000ec8:	2b08      	cmp	r3, #8
 8000eca:	d112      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x5e>
 8000ecc:	4b8c      	ldr	r3, [pc, #560]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ed8:	d10b      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eda:	4b89      	ldr	r3, [pc, #548]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d06c      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x12c>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d168      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e24c      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000efa:	d106      	bne.n	8000f0a <HAL_RCC_OscConfig+0x76>
 8000efc:	4b80      	ldr	r3, [pc, #512]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a7f      	ldr	r2, [pc, #508]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f06:	6013      	str	r3, [r2, #0]
 8000f08:	e02e      	b.n	8000f68 <HAL_RCC_OscConfig+0xd4>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10c      	bne.n	8000f2c <HAL_RCC_OscConfig+0x98>
 8000f12:	4b7b      	ldr	r3, [pc, #492]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a7a      	ldr	r2, [pc, #488]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f1c:	6013      	str	r3, [r2, #0]
 8000f1e:	4b78      	ldr	r3, [pc, #480]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a77      	ldr	r2, [pc, #476]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f28:	6013      	str	r3, [r2, #0]
 8000f2a:	e01d      	b.n	8000f68 <HAL_RCC_OscConfig+0xd4>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f34:	d10c      	bne.n	8000f50 <HAL_RCC_OscConfig+0xbc>
 8000f36:	4b72      	ldr	r3, [pc, #456]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a71      	ldr	r2, [pc, #452]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	4b6f      	ldr	r3, [pc, #444]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a6e      	ldr	r2, [pc, #440]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f4c:	6013      	str	r3, [r2, #0]
 8000f4e:	e00b      	b.n	8000f68 <HAL_RCC_OscConfig+0xd4>
 8000f50:	4b6b      	ldr	r3, [pc, #428]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a6a      	ldr	r2, [pc, #424]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	4b68      	ldr	r3, [pc, #416]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a67      	ldr	r2, [pc, #412]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d013      	beq.n	8000f98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f70:	f7ff fc96 	bl	80008a0 <HAL_GetTick>
 8000f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f76:	e008      	b.n	8000f8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f78:	f7ff fc92 	bl	80008a0 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b64      	cmp	r3, #100	; 0x64
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e200      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f8a:	4b5d      	ldr	r3, [pc, #372]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d0f0      	beq.n	8000f78 <HAL_RCC_OscConfig+0xe4>
 8000f96:	e014      	b.n	8000fc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f98:	f7ff fc82 	bl	80008a0 <HAL_GetTick>
 8000f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fa0:	f7ff fc7e 	bl	80008a0 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b64      	cmp	r3, #100	; 0x64
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e1ec      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fb2:	4b53      	ldr	r3, [pc, #332]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1f0      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x10c>
 8000fbe:	e000      	b.n	8000fc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d063      	beq.n	8001096 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fce:	4b4c      	ldr	r3, [pc, #304]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f003 030c 	and.w	r3, r3, #12
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d00b      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fda:	4b49      	ldr	r3, [pc, #292]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f003 030c 	and.w	r3, r3, #12
 8000fe2:	2b08      	cmp	r3, #8
 8000fe4:	d11c      	bne.n	8001020 <HAL_RCC_OscConfig+0x18c>
 8000fe6:	4b46      	ldr	r3, [pc, #280]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d116      	bne.n	8001020 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff2:	4b43      	ldr	r3, [pc, #268]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d005      	beq.n	800100a <HAL_RCC_OscConfig+0x176>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	691b      	ldr	r3, [r3, #16]
 8001002:	2b01      	cmp	r3, #1
 8001004:	d001      	beq.n	800100a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e1c0      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800100a:	4b3d      	ldr	r3, [pc, #244]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	00db      	lsls	r3, r3, #3
 8001018:	4939      	ldr	r1, [pc, #228]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 800101a:	4313      	orrs	r3, r2
 800101c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800101e:	e03a      	b.n	8001096 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	691b      	ldr	r3, [r3, #16]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d020      	beq.n	800106a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001028:	4b36      	ldr	r3, [pc, #216]	; (8001104 <HAL_RCC_OscConfig+0x270>)
 800102a:	2201      	movs	r2, #1
 800102c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800102e:	f7ff fc37 	bl	80008a0 <HAL_GetTick>
 8001032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001036:	f7ff fc33 	bl	80008a0 <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e1a1      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001048:	4b2d      	ldr	r3, [pc, #180]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	d0f0      	beq.n	8001036 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001054:	4b2a      	ldr	r3, [pc, #168]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	4927      	ldr	r1, [pc, #156]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 8001064:	4313      	orrs	r3, r2
 8001066:	600b      	str	r3, [r1, #0]
 8001068:	e015      	b.n	8001096 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800106a:	4b26      	ldr	r3, [pc, #152]	; (8001104 <HAL_RCC_OscConfig+0x270>)
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fc16 	bl	80008a0 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001078:	f7ff fc12 	bl	80008a0 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e180      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800108a:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0308 	and.w	r3, r3, #8
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d03a      	beq.n	8001118 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d019      	beq.n	80010de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010aa:	4b17      	ldr	r3, [pc, #92]	; (8001108 <HAL_RCC_OscConfig+0x274>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b0:	f7ff fbf6 	bl	80008a0 <HAL_GetTick>
 80010b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010b6:	e008      	b.n	80010ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010b8:	f7ff fbf2 	bl	80008a0 <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e160      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ca:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d0f0      	beq.n	80010b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f000 face 	bl	8001678 <RCC_Delay>
 80010dc:	e01c      	b.n	8001118 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <HAL_RCC_OscConfig+0x274>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e4:	f7ff fbdc 	bl	80008a0 <HAL_GetTick>
 80010e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ea:	e00f      	b.n	800110c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ec:	f7ff fbd8 	bl	80008a0 <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d908      	bls.n	800110c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e146      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
 80010fe:	bf00      	nop
 8001100:	40021000 	.word	0x40021000
 8001104:	42420000 	.word	0x42420000
 8001108:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800110c:	4b92      	ldr	r3, [pc, #584]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800110e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001110:	f003 0302 	and.w	r3, r3, #2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1e9      	bne.n	80010ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0304 	and.w	r3, r3, #4
 8001120:	2b00      	cmp	r3, #0
 8001122:	f000 80a6 	beq.w	8001272 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800112a:	4b8b      	ldr	r3, [pc, #556]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d10d      	bne.n	8001152 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001136:	4b88      	ldr	r3, [pc, #544]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	4a87      	ldr	r2, [pc, #540]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800113c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001140:	61d3      	str	r3, [r2, #28]
 8001142:	4b85      	ldr	r3, [pc, #532]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800114e:	2301      	movs	r3, #1
 8001150:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001152:	4b82      	ldr	r3, [pc, #520]	; (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800115a:	2b00      	cmp	r3, #0
 800115c:	d118      	bne.n	8001190 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800115e:	4b7f      	ldr	r3, [pc, #508]	; (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a7e      	ldr	r2, [pc, #504]	; (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800116a:	f7ff fb99 	bl	80008a0 <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001170:	e008      	b.n	8001184 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001172:	f7ff fb95 	bl	80008a0 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2b64      	cmp	r3, #100	; 0x64
 800117e:	d901      	bls.n	8001184 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001180:	2303      	movs	r3, #3
 8001182:	e103      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001184:	4b75      	ldr	r3, [pc, #468]	; (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0f0      	beq.n	8001172 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d106      	bne.n	80011a6 <HAL_RCC_OscConfig+0x312>
 8001198:	4b6f      	ldr	r3, [pc, #444]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	4a6e      	ldr	r2, [pc, #440]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800119e:	f043 0301 	orr.w	r3, r3, #1
 80011a2:	6213      	str	r3, [r2, #32]
 80011a4:	e02d      	b.n	8001202 <HAL_RCC_OscConfig+0x36e>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d10c      	bne.n	80011c8 <HAL_RCC_OscConfig+0x334>
 80011ae:	4b6a      	ldr	r3, [pc, #424]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011b0:	6a1b      	ldr	r3, [r3, #32]
 80011b2:	4a69      	ldr	r2, [pc, #420]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011b4:	f023 0301 	bic.w	r3, r3, #1
 80011b8:	6213      	str	r3, [r2, #32]
 80011ba:	4b67      	ldr	r3, [pc, #412]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011bc:	6a1b      	ldr	r3, [r3, #32]
 80011be:	4a66      	ldr	r2, [pc, #408]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011c0:	f023 0304 	bic.w	r3, r3, #4
 80011c4:	6213      	str	r3, [r2, #32]
 80011c6:	e01c      	b.n	8001202 <HAL_RCC_OscConfig+0x36e>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	2b05      	cmp	r3, #5
 80011ce:	d10c      	bne.n	80011ea <HAL_RCC_OscConfig+0x356>
 80011d0:	4b61      	ldr	r3, [pc, #388]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011d2:	6a1b      	ldr	r3, [r3, #32]
 80011d4:	4a60      	ldr	r2, [pc, #384]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	6213      	str	r3, [r2, #32]
 80011dc:	4b5e      	ldr	r3, [pc, #376]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	4a5d      	ldr	r2, [pc, #372]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6213      	str	r3, [r2, #32]
 80011e8:	e00b      	b.n	8001202 <HAL_RCC_OscConfig+0x36e>
 80011ea:	4b5b      	ldr	r3, [pc, #364]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	4a5a      	ldr	r2, [pc, #360]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011f0:	f023 0301 	bic.w	r3, r3, #1
 80011f4:	6213      	str	r3, [r2, #32]
 80011f6:	4b58      	ldr	r3, [pc, #352]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	4a57      	ldr	r2, [pc, #348]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011fc:	f023 0304 	bic.w	r3, r3, #4
 8001200:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d015      	beq.n	8001236 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800120a:	f7ff fb49 	bl	80008a0 <HAL_GetTick>
 800120e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001210:	e00a      	b.n	8001228 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001212:	f7ff fb45 	bl	80008a0 <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001220:	4293      	cmp	r3, r2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e0b1      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001228:	4b4b      	ldr	r3, [pc, #300]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800122a:	6a1b      	ldr	r3, [r3, #32]
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0ee      	beq.n	8001212 <HAL_RCC_OscConfig+0x37e>
 8001234:	e014      	b.n	8001260 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001236:	f7ff fb33 	bl	80008a0 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800123c:	e00a      	b.n	8001254 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123e:	f7ff fb2f 	bl	80008a0 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	f241 3288 	movw	r2, #5000	; 0x1388
 800124c:	4293      	cmp	r3, r2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e09b      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001254:	4b40      	ldr	r3, [pc, #256]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1ee      	bne.n	800123e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d105      	bne.n	8001272 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001266:	4b3c      	ldr	r3, [pc, #240]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	4a3b      	ldr	r2, [pc, #236]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800126c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001270:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 8087 	beq.w	800138a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800127c:	4b36      	ldr	r3, [pc, #216]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 030c 	and.w	r3, r3, #12
 8001284:	2b08      	cmp	r3, #8
 8001286:	d061      	beq.n	800134c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	2b02      	cmp	r3, #2
 800128e:	d146      	bne.n	800131e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001290:	4b33      	ldr	r3, [pc, #204]	; (8001360 <HAL_RCC_OscConfig+0x4cc>)
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001296:	f7ff fb03 	bl	80008a0 <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129c:	e008      	b.n	80012b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800129e:	f7ff faff 	bl	80008a0 <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e06d      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012b0:	4b29      	ldr	r3, [pc, #164]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1f0      	bne.n	800129e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c4:	d108      	bne.n	80012d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012c6:	4b24      	ldr	r3, [pc, #144]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	4921      	ldr	r1, [pc, #132]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d8:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a19      	ldr	r1, [r3, #32]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e8:	430b      	orrs	r3, r1
 80012ea:	491b      	ldr	r1, [pc, #108]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012f0:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <HAL_RCC_OscConfig+0x4cc>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f6:	f7ff fad3 	bl	80008a0 <HAL_GetTick>
 80012fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012fe:	f7ff facf 	bl	80008a0 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e03d      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001310:	4b11      	ldr	r3, [pc, #68]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0f0      	beq.n	80012fe <HAL_RCC_OscConfig+0x46a>
 800131c:	e035      	b.n	800138a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <HAL_RCC_OscConfig+0x4cc>)
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001324:	f7ff fabc 	bl	80008a0 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800132c:	f7ff fab8 	bl	80008a0 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e026      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800133e:	4b06      	ldr	r3, [pc, #24]	; (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0x498>
 800134a:	e01e      	b.n	800138a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	69db      	ldr	r3, [r3, #28]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d107      	bne.n	8001364 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e019      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
 8001358:	40021000 	.word	0x40021000
 800135c:	40007000 	.word	0x40007000
 8001360:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001364:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_RCC_OscConfig+0x500>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	429a      	cmp	r2, r3
 8001376:	d106      	bne.n	8001386 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001382:	429a      	cmp	r2, r3
 8001384:	d001      	beq.n	800138a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e000      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40021000 	.word	0x40021000

08001398 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e0d0      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013ac:	4b6a      	ldr	r3, [pc, #424]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d910      	bls.n	80013dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b67      	ldr	r3, [pc, #412]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 0207 	bic.w	r2, r3, #7
 80013c2:	4965      	ldr	r1, [pc, #404]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ca:	4b63      	ldr	r3, [pc, #396]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e0b8      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d020      	beq.n	800142a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0304 	and.w	r3, r3, #4
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d005      	beq.n	8001400 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013f4:	4b59      	ldr	r3, [pc, #356]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4a58      	ldr	r2, [pc, #352]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80013fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0308 	and.w	r3, r3, #8
 8001408:	2b00      	cmp	r3, #0
 800140a:	d005      	beq.n	8001418 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800140c:	4b53      	ldr	r3, [pc, #332]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	4a52      	ldr	r2, [pc, #328]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001412:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001416:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001418:	4b50      	ldr	r3, [pc, #320]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	494d      	ldr	r1, [pc, #308]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001426:	4313      	orrs	r3, r2
 8001428:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	2b00      	cmp	r3, #0
 8001434:	d040      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d107      	bne.n	800144e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143e:	4b47      	ldr	r3, [pc, #284]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d115      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e07f      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d107      	bne.n	8001466 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001456:	4b41      	ldr	r3, [pc, #260]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d109      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e073      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001466:	4b3d      	ldr	r3, [pc, #244]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e06b      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001476:	4b39      	ldr	r3, [pc, #228]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f023 0203 	bic.w	r2, r3, #3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	4936      	ldr	r1, [pc, #216]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001484:	4313      	orrs	r3, r2
 8001486:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001488:	f7ff fa0a 	bl	80008a0 <HAL_GetTick>
 800148c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800148e:	e00a      	b.n	80014a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001490:	f7ff fa06 	bl	80008a0 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f241 3288 	movw	r2, #5000	; 0x1388
 800149e:	4293      	cmp	r3, r2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e053      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014a6:	4b2d      	ldr	r3, [pc, #180]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 020c 	and.w	r2, r3, #12
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d1eb      	bne.n	8001490 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014b8:	4b27      	ldr	r3, [pc, #156]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0307 	and.w	r3, r3, #7
 80014c0:	683a      	ldr	r2, [r7, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d210      	bcs.n	80014e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014c6:	4b24      	ldr	r3, [pc, #144]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f023 0207 	bic.w	r2, r3, #7
 80014ce:	4922      	ldr	r1, [pc, #136]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014d6:	4b20      	ldr	r3, [pc, #128]	; (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d001      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e032      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d008      	beq.n	8001506 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014f4:	4b19      	ldr	r3, [pc, #100]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	4916      	ldr	r1, [pc, #88]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001502:	4313      	orrs	r3, r2
 8001504:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	2b00      	cmp	r3, #0
 8001510:	d009      	beq.n	8001526 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	490e      	ldr	r1, [pc, #56]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001522:	4313      	orrs	r3, r2
 8001524:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001526:	f000 f821 	bl	800156c <HAL_RCC_GetSysClockFreq>
 800152a:	4602      	mov	r2, r0
 800152c:	4b0b      	ldr	r3, [pc, #44]	; (800155c <HAL_RCC_ClockConfig+0x1c4>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	091b      	lsrs	r3, r3, #4
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	490a      	ldr	r1, [pc, #40]	; (8001560 <HAL_RCC_ClockConfig+0x1c8>)
 8001538:	5ccb      	ldrb	r3, [r1, r3]
 800153a:	fa22 f303 	lsr.w	r3, r2, r3
 800153e:	4a09      	ldr	r2, [pc, #36]	; (8001564 <HAL_RCC_ClockConfig+0x1cc>)
 8001540:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <HAL_RCC_ClockConfig+0x1d0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff f968 	bl	800081c <HAL_InitTick>

  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40022000 	.word	0x40022000
 800155c:	40021000 	.word	0x40021000
 8001560:	080030fc 	.word	0x080030fc
 8001564:	20000000 	.word	0x20000000
 8001568:	20000004 	.word	0x20000004

0800156c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800156c:	b480      	push	{r7}
 800156e:	b087      	sub	sp, #28
 8001570:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001586:	4b1e      	ldr	r3, [pc, #120]	; (8001600 <HAL_RCC_GetSysClockFreq+0x94>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f003 030c 	and.w	r3, r3, #12
 8001592:	2b04      	cmp	r3, #4
 8001594:	d002      	beq.n	800159c <HAL_RCC_GetSysClockFreq+0x30>
 8001596:	2b08      	cmp	r3, #8
 8001598:	d003      	beq.n	80015a2 <HAL_RCC_GetSysClockFreq+0x36>
 800159a:	e027      	b.n	80015ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800159c:	4b19      	ldr	r3, [pc, #100]	; (8001604 <HAL_RCC_GetSysClockFreq+0x98>)
 800159e:	613b      	str	r3, [r7, #16]
      break;
 80015a0:	e027      	b.n	80015f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	0c9b      	lsrs	r3, r3, #18
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	4a17      	ldr	r2, [pc, #92]	; (8001608 <HAL_RCC_GetSysClockFreq+0x9c>)
 80015ac:	5cd3      	ldrb	r3, [r2, r3]
 80015ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d010      	beq.n	80015dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015ba:	4b11      	ldr	r3, [pc, #68]	; (8001600 <HAL_RCC_GetSysClockFreq+0x94>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	0c5b      	lsrs	r3, r3, #17
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	4a11      	ldr	r2, [pc, #68]	; (800160c <HAL_RCC_GetSysClockFreq+0xa0>)
 80015c6:	5cd3      	ldrb	r3, [r2, r3]
 80015c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a0d      	ldr	r2, [pc, #52]	; (8001604 <HAL_RCC_GetSysClockFreq+0x98>)
 80015ce:	fb03 f202 	mul.w	r2, r3, r2
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	e004      	b.n	80015e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a0c      	ldr	r2, [pc, #48]	; (8001610 <HAL_RCC_GetSysClockFreq+0xa4>)
 80015e0:	fb02 f303 	mul.w	r3, r2, r3
 80015e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	613b      	str	r3, [r7, #16]
      break;
 80015ea:	e002      	b.n	80015f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_RCC_GetSysClockFreq+0x98>)
 80015ee:	613b      	str	r3, [r7, #16]
      break;
 80015f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015f2:	693b      	ldr	r3, [r7, #16]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	371c      	adds	r7, #28
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40021000 	.word	0x40021000
 8001604:	007a1200 	.word	0x007a1200
 8001608:	08003114 	.word	0x08003114
 800160c:	08003124 	.word	0x08003124
 8001610:	003d0900 	.word	0x003d0900

08001614 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001618:	4b02      	ldr	r3, [pc, #8]	; (8001624 <HAL_RCC_GetHCLKFreq+0x10>)
 800161a:	681b      	ldr	r3, [r3, #0]
}
 800161c:	4618      	mov	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr
 8001624:	20000000 	.word	0x20000000

08001628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800162c:	f7ff fff2 	bl	8001614 <HAL_RCC_GetHCLKFreq>
 8001630:	4602      	mov	r2, r0
 8001632:	4b05      	ldr	r3, [pc, #20]	; (8001648 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	4903      	ldr	r1, [pc, #12]	; (800164c <HAL_RCC_GetPCLK1Freq+0x24>)
 800163e:	5ccb      	ldrb	r3, [r1, r3]
 8001640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001644:	4618      	mov	r0, r3
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40021000 	.word	0x40021000
 800164c:	0800310c 	.word	0x0800310c

08001650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001654:	f7ff ffde 	bl	8001614 <HAL_RCC_GetHCLKFreq>
 8001658:	4602      	mov	r2, r0
 800165a:	4b05      	ldr	r3, [pc, #20]	; (8001670 <HAL_RCC_GetPCLK2Freq+0x20>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	0adb      	lsrs	r3, r3, #11
 8001660:	f003 0307 	and.w	r3, r3, #7
 8001664:	4903      	ldr	r1, [pc, #12]	; (8001674 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001666:	5ccb      	ldrb	r3, [r1, r3]
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800166c:	4618      	mov	r0, r3
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40021000 	.word	0x40021000
 8001674:	0800310c 	.word	0x0800310c

08001678 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001680:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <RCC_Delay+0x34>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <RCC_Delay+0x38>)
 8001686:	fba2 2303 	umull	r2, r3, r2, r3
 800168a:	0a5b      	lsrs	r3, r3, #9
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	fb02 f303 	mul.w	r3, r2, r3
 8001692:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001694:	bf00      	nop
  }
  while (Delay --);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	1e5a      	subs	r2, r3, #1
 800169a:	60fa      	str	r2, [r7, #12]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1f9      	bne.n	8001694 <RCC_Delay+0x1c>
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr
 80016ac:	20000000 	.word	0x20000000
 80016b0:	10624dd3 	.word	0x10624dd3

080016b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e041      	b.n	800174a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d106      	bne.n	80016e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7fe ffcc 	bl	8000678 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2202      	movs	r2, #2
 80016e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3304      	adds	r3, #4
 80016f0:	4619      	mov	r1, r3
 80016f2:	4610      	mov	r0, r2
 80016f4:	f000 fa74 	bl	8001be0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2201      	movs	r2, #1
 80016fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2201      	movs	r2, #1
 800170c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2201      	movs	r2, #1
 800171c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2201      	movs	r2, #1
 8001724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2201      	movs	r2, #1
 800172c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2201      	movs	r2, #1
 800173c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2201      	movs	r2, #1
 8001744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b01      	cmp	r3, #1
 8001766:	d001      	beq.n	800176c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e03a      	b.n	80017e2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2202      	movs	r2, #2
 8001770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f042 0201 	orr.w	r2, r2, #1
 8001782:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a18      	ldr	r2, [pc, #96]	; (80017ec <HAL_TIM_Base_Start_IT+0x98>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d00e      	beq.n	80017ac <HAL_TIM_Base_Start_IT+0x58>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001796:	d009      	beq.n	80017ac <HAL_TIM_Base_Start_IT+0x58>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a14      	ldr	r2, [pc, #80]	; (80017f0 <HAL_TIM_Base_Start_IT+0x9c>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d004      	beq.n	80017ac <HAL_TIM_Base_Start_IT+0x58>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a13      	ldr	r2, [pc, #76]	; (80017f4 <HAL_TIM_Base_Start_IT+0xa0>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d111      	bne.n	80017d0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2b06      	cmp	r3, #6
 80017bc:	d010      	beq.n	80017e0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f042 0201 	orr.w	r2, r2, #1
 80017cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017ce:	e007      	b.n	80017e0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f042 0201 	orr.w	r2, r2, #1
 80017de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3714      	adds	r7, #20
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	40012c00 	.word	0x40012c00
 80017f0:	40000400 	.word	0x40000400
 80017f4:	40000800 	.word	0x40000800

080017f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b02      	cmp	r3, #2
 800180c:	d122      	bne.n	8001854 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	2b02      	cmp	r3, #2
 800181a:	d11b      	bne.n	8001854 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f06f 0202 	mvn.w	r2, #2
 8001824:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2201      	movs	r2, #1
 800182a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f003 0303 	and.w	r3, r3, #3
 8001836:	2b00      	cmp	r3, #0
 8001838:	d003      	beq.n	8001842 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 f9b4 	bl	8001ba8 <HAL_TIM_IC_CaptureCallback>
 8001840:	e005      	b.n	800184e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 f9a7 	bl	8001b96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f000 f9b6 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	f003 0304 	and.w	r3, r3, #4
 800185e:	2b04      	cmp	r3, #4
 8001860:	d122      	bne.n	80018a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	2b04      	cmp	r3, #4
 800186e:	d11b      	bne.n	80018a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f06f 0204 	mvn.w	r2, #4
 8001878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2202      	movs	r2, #2
 800187e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 f98a 	bl	8001ba8 <HAL_TIM_IC_CaptureCallback>
 8001894:	e005      	b.n	80018a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f000 f97d 	bl	8001b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 f98c 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	691b      	ldr	r3, [r3, #16]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b08      	cmp	r3, #8
 80018b4:	d122      	bne.n	80018fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d11b      	bne.n	80018fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f06f 0208 	mvn.w	r2, #8
 80018cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2204      	movs	r2, #4
 80018d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d003      	beq.n	80018ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 f960 	bl	8001ba8 <HAL_TIM_IC_CaptureCallback>
 80018e8:	e005      	b.n	80018f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 f953 	bl	8001b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f000 f962 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	691b      	ldr	r3, [r3, #16]
 8001902:	f003 0310 	and.w	r3, r3, #16
 8001906:	2b10      	cmp	r3, #16
 8001908:	d122      	bne.n	8001950 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	f003 0310 	and.w	r3, r3, #16
 8001914:	2b10      	cmp	r3, #16
 8001916:	d11b      	bne.n	8001950 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f06f 0210 	mvn.w	r2, #16
 8001920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2208      	movs	r2, #8
 8001926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001932:	2b00      	cmp	r3, #0
 8001934:	d003      	beq.n	800193e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f000 f936 	bl	8001ba8 <HAL_TIM_IC_CaptureCallback>
 800193c:	e005      	b.n	800194a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 f929 	bl	8001b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f000 f938 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	2b01      	cmp	r3, #1
 800195c:	d10e      	bne.n	800197c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b01      	cmp	r3, #1
 800196a:	d107      	bne.n	800197c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f06f 0201 	mvn.w	r2, #1
 8001974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7fe fc68 	bl	800024c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001986:	2b80      	cmp	r3, #128	; 0x80
 8001988:	d10e      	bne.n	80019a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001994:	2b80      	cmp	r3, #128	; 0x80
 8001996:	d107      	bne.n	80019a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80019a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 fa7b 	bl	8001e9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019b2:	2b40      	cmp	r3, #64	; 0x40
 80019b4:	d10e      	bne.n	80019d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019c0:	2b40      	cmp	r3, #64	; 0x40
 80019c2:	d107      	bne.n	80019d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80019cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 f8fc 	bl	8001bcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	f003 0320 	and.w	r3, r3, #32
 80019de:	2b20      	cmp	r3, #32
 80019e0:	d10e      	bne.n	8001a00 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	f003 0320 	and.w	r3, r3, #32
 80019ec:	2b20      	cmp	r3, #32
 80019ee:	d107      	bne.n	8001a00 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f06f 0220 	mvn.w	r2, #32
 80019f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 fa46 	bl	8001e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a12:	2300      	movs	r3, #0
 8001a14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d101      	bne.n	8001a24 <HAL_TIM_ConfigClockSource+0x1c>
 8001a20:	2302      	movs	r3, #2
 8001a22:	e0b4      	b.n	8001b8e <HAL_TIM_ConfigClockSource+0x186>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2202      	movs	r2, #2
 8001a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001a42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	68ba      	ldr	r2, [r7, #8]
 8001a52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a5c:	d03e      	beq.n	8001adc <HAL_TIM_ConfigClockSource+0xd4>
 8001a5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a62:	f200 8087 	bhi.w	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a6a:	f000 8086 	beq.w	8001b7a <HAL_TIM_ConfigClockSource+0x172>
 8001a6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a72:	d87f      	bhi.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001a74:	2b70      	cmp	r3, #112	; 0x70
 8001a76:	d01a      	beq.n	8001aae <HAL_TIM_ConfigClockSource+0xa6>
 8001a78:	2b70      	cmp	r3, #112	; 0x70
 8001a7a:	d87b      	bhi.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001a7c:	2b60      	cmp	r3, #96	; 0x60
 8001a7e:	d050      	beq.n	8001b22 <HAL_TIM_ConfigClockSource+0x11a>
 8001a80:	2b60      	cmp	r3, #96	; 0x60
 8001a82:	d877      	bhi.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001a84:	2b50      	cmp	r3, #80	; 0x50
 8001a86:	d03c      	beq.n	8001b02 <HAL_TIM_ConfigClockSource+0xfa>
 8001a88:	2b50      	cmp	r3, #80	; 0x50
 8001a8a:	d873      	bhi.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001a8c:	2b40      	cmp	r3, #64	; 0x40
 8001a8e:	d058      	beq.n	8001b42 <HAL_TIM_ConfigClockSource+0x13a>
 8001a90:	2b40      	cmp	r3, #64	; 0x40
 8001a92:	d86f      	bhi.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001a94:	2b30      	cmp	r3, #48	; 0x30
 8001a96:	d064      	beq.n	8001b62 <HAL_TIM_ConfigClockSource+0x15a>
 8001a98:	2b30      	cmp	r3, #48	; 0x30
 8001a9a:	d86b      	bhi.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001a9c:	2b20      	cmp	r3, #32
 8001a9e:	d060      	beq.n	8001b62 <HAL_TIM_ConfigClockSource+0x15a>
 8001aa0:	2b20      	cmp	r3, #32
 8001aa2:	d867      	bhi.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d05c      	beq.n	8001b62 <HAL_TIM_ConfigClockSource+0x15a>
 8001aa8:	2b10      	cmp	r3, #16
 8001aaa:	d05a      	beq.n	8001b62 <HAL_TIM_ConfigClockSource+0x15a>
 8001aac:	e062      	b.n	8001b74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001abe:	f000 f968 	bl	8001d92 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ad0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	609a      	str	r2, [r3, #8]
      break;
 8001ada:	e04f      	b.n	8001b7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001aec:	f000 f951 	bl	8001d92 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	689a      	ldr	r2, [r3, #8]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001afe:	609a      	str	r2, [r3, #8]
      break;
 8001b00:	e03c      	b.n	8001b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b0e:	461a      	mov	r2, r3
 8001b10:	f000 f8c8 	bl	8001ca4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2150      	movs	r1, #80	; 0x50
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f91f 	bl	8001d5e <TIM_ITRx_SetConfig>
      break;
 8001b20:	e02c      	b.n	8001b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b2e:	461a      	mov	r2, r3
 8001b30:	f000 f8e6 	bl	8001d00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2160      	movs	r1, #96	; 0x60
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 f90f 	bl	8001d5e <TIM_ITRx_SetConfig>
      break;
 8001b40:	e01c      	b.n	8001b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b4e:	461a      	mov	r2, r3
 8001b50:	f000 f8a8 	bl	8001ca4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2140      	movs	r1, #64	; 0x40
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f8ff 	bl	8001d5e <TIM_ITRx_SetConfig>
      break;
 8001b60:	e00c      	b.n	8001b7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	f000 f8f6 	bl	8001d5e <TIM_ITRx_SetConfig>
      break;
 8001b72:	e003      	b.n	8001b7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
      break;
 8001b78:	e000      	b.n	8001b7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001b7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr

08001bba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001bc2:	bf00      	nop
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
	...

08001be0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a29      	ldr	r2, [pc, #164]	; (8001c98 <TIM_Base_SetConfig+0xb8>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d00b      	beq.n	8001c10 <TIM_Base_SetConfig+0x30>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bfe:	d007      	beq.n	8001c10 <TIM_Base_SetConfig+0x30>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a26      	ldr	r2, [pc, #152]	; (8001c9c <TIM_Base_SetConfig+0xbc>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d003      	beq.n	8001c10 <TIM_Base_SetConfig+0x30>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a25      	ldr	r2, [pc, #148]	; (8001ca0 <TIM_Base_SetConfig+0xc0>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d108      	bne.n	8001c22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	68fa      	ldr	r2, [r7, #12]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a1c      	ldr	r2, [pc, #112]	; (8001c98 <TIM_Base_SetConfig+0xb8>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d00b      	beq.n	8001c42 <TIM_Base_SetConfig+0x62>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c30:	d007      	beq.n	8001c42 <TIM_Base_SetConfig+0x62>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a19      	ldr	r2, [pc, #100]	; (8001c9c <TIM_Base_SetConfig+0xbc>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d003      	beq.n	8001c42 <TIM_Base_SetConfig+0x62>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a18      	ldr	r2, [pc, #96]	; (8001ca0 <TIM_Base_SetConfig+0xc0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d108      	bne.n	8001c54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <TIM_Base_SetConfig+0xb8>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d103      	bne.n	8001c88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	691a      	ldr	r2, [r3, #16]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	615a      	str	r2, [r3, #20]
}
 8001c8e:	bf00      	nop
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr
 8001c98:	40012c00 	.word	0x40012c00
 8001c9c:	40000400 	.word	0x40000400
 8001ca0:	40000800 	.word	0x40000800

08001ca4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b087      	sub	sp, #28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6a1b      	ldr	r3, [r3, #32]
 8001cb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	f023 0201 	bic.w	r2, r3, #1
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	011b      	lsls	r3, r3, #4
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	f023 030a 	bic.w	r3, r3, #10
 8001ce0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001ce2:	697a      	ldr	r2, [r7, #20]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	621a      	str	r2, [r3, #32]
}
 8001cf6:	bf00      	nop
 8001cf8:	371c      	adds	r7, #28
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr

08001d00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b087      	sub	sp, #28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	f023 0210 	bic.w	r2, r3, #16
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	031b      	lsls	r3, r3, #12
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	011b      	lsls	r3, r3, #4
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	697a      	ldr	r2, [r7, #20]
 8001d52:	621a      	str	r2, [r3, #32]
}
 8001d54:	bf00      	nop
 8001d56:	371c      	adds	r7, #28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr

08001d5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b085      	sub	sp, #20
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
 8001d66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d76:	683a      	ldr	r2, [r7, #0]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	f043 0307 	orr.w	r3, r3, #7
 8001d80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	609a      	str	r2, [r3, #8]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr

08001d92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b087      	sub	sp, #28
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	60f8      	str	r0, [r7, #12]
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
 8001d9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001dac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	021a      	lsls	r2, r3, #8
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	431a      	orrs	r2, r3
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	609a      	str	r2, [r3, #8]
}
 8001dc6:	bf00      	nop
 8001dc8:	371c      	adds	r7, #28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d101      	bne.n	8001de8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001de4:	2302      	movs	r3, #2
 8001de6:	e046      	b.n	8001e76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2202      	movs	r2, #2
 8001df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a16      	ldr	r2, [pc, #88]	; (8001e80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d00e      	beq.n	8001e4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e34:	d009      	beq.n	8001e4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a12      	ldr	r2, [pc, #72]	; (8001e84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d004      	beq.n	8001e4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a10      	ldr	r2, [pc, #64]	; (8001e88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d10c      	bne.n	8001e64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68ba      	ldr	r2, [r7, #8]
 8001e62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	40012c00 	.word	0x40012c00
 8001e84:	40000400 	.word	0x40000400
 8001e88:	40000800 	.word	0x40000800

08001e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr

08001e9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e042      	b.n	8001f48 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d106      	bne.n	8001edc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f7fe fc26 	bl	8000728 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2224      	movs	r2, #36	; 0x24
 8001ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ef2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 f91d 	bl	8002134 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	691a      	ldr	r2, [r3, #16]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	695a      	ldr	r2, [r3, #20]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2220      	movs	r2, #32
 8001f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	; 0x28
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b20      	cmp	r3, #32
 8001f6e:	d16d      	bne.n	800204c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d002      	beq.n	8001f7c <HAL_UART_Transmit+0x2c>
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d101      	bne.n	8001f80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e066      	b.n	800204e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2221      	movs	r2, #33	; 0x21
 8001f8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f8e:	f7fe fc87 	bl	80008a0 <HAL_GetTick>
 8001f92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	88fa      	ldrh	r2, [r7, #6]
 8001f98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	88fa      	ldrh	r2, [r7, #6]
 8001f9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fa8:	d108      	bne.n	8001fbc <HAL_UART_Transmit+0x6c>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d104      	bne.n	8001fbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	61bb      	str	r3, [r7, #24]
 8001fba:	e003      	b.n	8001fc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001fc4:	e02a      	b.n	800201c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2180      	movs	r1, #128	; 0x80
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 f840 	bl	8002056 <UART_WaitOnFlagUntilTimeout>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e036      	b.n	800204e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d10b      	bne.n	8001ffe <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	461a      	mov	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ff4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	3302      	adds	r3, #2
 8001ffa:	61bb      	str	r3, [r7, #24]
 8001ffc:	e007      	b.n	800200e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	781a      	ldrb	r2, [r3, #0]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	3301      	adds	r3, #1
 800200c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002012:	b29b      	uxth	r3, r3
 8002014:	3b01      	subs	r3, #1
 8002016:	b29a      	uxth	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002020:	b29b      	uxth	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1cf      	bne.n	8001fc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	2200      	movs	r2, #0
 800202e:	2140      	movs	r1, #64	; 0x40
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f000 f810 	bl	8002056 <UART_WaitOnFlagUntilTimeout>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e006      	b.n	800204e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2220      	movs	r2, #32
 8002044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	e000      	b.n	800204e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800204c:	2302      	movs	r3, #2
  }
}
 800204e:	4618      	mov	r0, r3
 8002050:	3720      	adds	r7, #32
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b090      	sub	sp, #64	; 0x40
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	60b9      	str	r1, [r7, #8]
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	4613      	mov	r3, r2
 8002064:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002066:	e050      	b.n	800210a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002068:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800206a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206e:	d04c      	beq.n	800210a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002070:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002072:	2b00      	cmp	r3, #0
 8002074:	d007      	beq.n	8002086 <UART_WaitOnFlagUntilTimeout+0x30>
 8002076:	f7fe fc13 	bl	80008a0 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002082:	429a      	cmp	r2, r3
 8002084:	d241      	bcs.n	800210a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	330c      	adds	r3, #12
 800208c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800208e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002090:	e853 3f00 	ldrex	r3, [r3]
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002098:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800209c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	330c      	adds	r3, #12
 80020a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020a6:	637a      	str	r2, [r7, #52]	; 0x34
 80020a8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020ae:	e841 2300 	strex	r3, r2, [r1]
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80020b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1e5      	bne.n	8002086 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	3314      	adds	r3, #20
 80020c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	e853 3f00 	ldrex	r3, [r3]
 80020c8:	613b      	str	r3, [r7, #16]
   return(result);
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	f023 0301 	bic.w	r3, r3, #1
 80020d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3314      	adds	r3, #20
 80020d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020da:	623a      	str	r2, [r7, #32]
 80020dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020de:	69f9      	ldr	r1, [r7, #28]
 80020e0:	6a3a      	ldr	r2, [r7, #32]
 80020e2:	e841 2300 	strex	r3, r2, [r1]
 80020e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1e5      	bne.n	80020ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2220      	movs	r2, #32
 80020f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2220      	movs	r2, #32
 80020fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e00f      	b.n	800212a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	4013      	ands	r3, r2
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	429a      	cmp	r2, r3
 8002118:	bf0c      	ite	eq
 800211a:	2301      	moveq	r3, #1
 800211c:	2300      	movne	r3, #0
 800211e:	b2db      	uxtb	r3, r3
 8002120:	461a      	mov	r2, r3
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	429a      	cmp	r2, r3
 8002126:	d09f      	beq.n	8002068 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3740      	adds	r7, #64	; 0x40
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68da      	ldr	r2, [r3, #12]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	430a      	orrs	r2, r1
 8002150:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689a      	ldr	r2, [r3, #8]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	431a      	orrs	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	4313      	orrs	r3, r2
 8002162:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800216e:	f023 030c 	bic.w	r3, r3, #12
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6812      	ldr	r2, [r2, #0]
 8002176:	68b9      	ldr	r1, [r7, #8]
 8002178:	430b      	orrs	r3, r1
 800217a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699a      	ldr	r2, [r3, #24]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a2c      	ldr	r2, [pc, #176]	; (8002248 <UART_SetConfig+0x114>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d103      	bne.n	80021a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800219c:	f7ff fa58 	bl	8001650 <HAL_RCC_GetPCLK2Freq>
 80021a0:	60f8      	str	r0, [r7, #12]
 80021a2:	e002      	b.n	80021aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80021a4:	f7ff fa40 	bl	8001628 <HAL_RCC_GetPCLK1Freq>
 80021a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	009a      	lsls	r2, r3, #2
 80021b4:	441a      	add	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c0:	4a22      	ldr	r2, [pc, #136]	; (800224c <UART_SetConfig+0x118>)
 80021c2:	fba2 2303 	umull	r2, r3, r2, r3
 80021c6:	095b      	lsrs	r3, r3, #5
 80021c8:	0119      	lsls	r1, r3, #4
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	009a      	lsls	r2, r3, #2
 80021d4:	441a      	add	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80021e0:	4b1a      	ldr	r3, [pc, #104]	; (800224c <UART_SetConfig+0x118>)
 80021e2:	fba3 0302 	umull	r0, r3, r3, r2
 80021e6:	095b      	lsrs	r3, r3, #5
 80021e8:	2064      	movs	r0, #100	; 0x64
 80021ea:	fb00 f303 	mul.w	r3, r0, r3
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	011b      	lsls	r3, r3, #4
 80021f2:	3332      	adds	r3, #50	; 0x32
 80021f4:	4a15      	ldr	r2, [pc, #84]	; (800224c <UART_SetConfig+0x118>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	095b      	lsrs	r3, r3, #5
 80021fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002200:	4419      	add	r1, r3
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	4613      	mov	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	009a      	lsls	r2, r3, #2
 800220c:	441a      	add	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	fbb2 f2f3 	udiv	r2, r2, r3
 8002218:	4b0c      	ldr	r3, [pc, #48]	; (800224c <UART_SetConfig+0x118>)
 800221a:	fba3 0302 	umull	r0, r3, r3, r2
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	2064      	movs	r0, #100	; 0x64
 8002222:	fb00 f303 	mul.w	r3, r0, r3
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	3332      	adds	r3, #50	; 0x32
 800222c:	4a07      	ldr	r2, [pc, #28]	; (800224c <UART_SetConfig+0x118>)
 800222e:	fba2 2303 	umull	r2, r3, r2, r3
 8002232:	095b      	lsrs	r3, r3, #5
 8002234:	f003 020f 	and.w	r2, r3, #15
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	440a      	add	r2, r1
 800223e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002240:	bf00      	nop
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40013800 	.word	0x40013800
 800224c:	51eb851f 	.word	0x51eb851f

08002250 <std>:
 8002250:	2300      	movs	r3, #0
 8002252:	b510      	push	{r4, lr}
 8002254:	4604      	mov	r4, r0
 8002256:	e9c0 3300 	strd	r3, r3, [r0]
 800225a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800225e:	6083      	str	r3, [r0, #8]
 8002260:	8181      	strh	r1, [r0, #12]
 8002262:	6643      	str	r3, [r0, #100]	; 0x64
 8002264:	81c2      	strh	r2, [r0, #14]
 8002266:	6183      	str	r3, [r0, #24]
 8002268:	4619      	mov	r1, r3
 800226a:	2208      	movs	r2, #8
 800226c:	305c      	adds	r0, #92	; 0x5c
 800226e:	f000 f906 	bl	800247e <memset>
 8002272:	4b0d      	ldr	r3, [pc, #52]	; (80022a8 <std+0x58>)
 8002274:	6224      	str	r4, [r4, #32]
 8002276:	6263      	str	r3, [r4, #36]	; 0x24
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <std+0x5c>)
 800227a:	62a3      	str	r3, [r4, #40]	; 0x28
 800227c:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <std+0x60>)
 800227e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002280:	4b0c      	ldr	r3, [pc, #48]	; (80022b4 <std+0x64>)
 8002282:	6323      	str	r3, [r4, #48]	; 0x30
 8002284:	4b0c      	ldr	r3, [pc, #48]	; (80022b8 <std+0x68>)
 8002286:	429c      	cmp	r4, r3
 8002288:	d006      	beq.n	8002298 <std+0x48>
 800228a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800228e:	4294      	cmp	r4, r2
 8002290:	d002      	beq.n	8002298 <std+0x48>
 8002292:	33d0      	adds	r3, #208	; 0xd0
 8002294:	429c      	cmp	r4, r3
 8002296:	d105      	bne.n	80022a4 <std+0x54>
 8002298:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800229c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022a0:	f000 b966 	b.w	8002570 <__retarget_lock_init_recursive>
 80022a4:	bd10      	pop	{r4, pc}
 80022a6:	bf00      	nop
 80022a8:	080023f9 	.word	0x080023f9
 80022ac:	0800241b 	.word	0x0800241b
 80022b0:	08002453 	.word	0x08002453
 80022b4:	08002477 	.word	0x08002477
 80022b8:	20000120 	.word	0x20000120

080022bc <stdio_exit_handler>:
 80022bc:	4a02      	ldr	r2, [pc, #8]	; (80022c8 <stdio_exit_handler+0xc>)
 80022be:	4903      	ldr	r1, [pc, #12]	; (80022cc <stdio_exit_handler+0x10>)
 80022c0:	4803      	ldr	r0, [pc, #12]	; (80022d0 <stdio_exit_handler+0x14>)
 80022c2:	f000 b869 	b.w	8002398 <_fwalk_sglue>
 80022c6:	bf00      	nop
 80022c8:	2000000c 	.word	0x2000000c
 80022cc:	08002e11 	.word	0x08002e11
 80022d0:	20000018 	.word	0x20000018

080022d4 <cleanup_stdio>:
 80022d4:	6841      	ldr	r1, [r0, #4]
 80022d6:	4b0c      	ldr	r3, [pc, #48]	; (8002308 <cleanup_stdio+0x34>)
 80022d8:	b510      	push	{r4, lr}
 80022da:	4299      	cmp	r1, r3
 80022dc:	4604      	mov	r4, r0
 80022de:	d001      	beq.n	80022e4 <cleanup_stdio+0x10>
 80022e0:	f000 fd96 	bl	8002e10 <_fflush_r>
 80022e4:	68a1      	ldr	r1, [r4, #8]
 80022e6:	4b09      	ldr	r3, [pc, #36]	; (800230c <cleanup_stdio+0x38>)
 80022e8:	4299      	cmp	r1, r3
 80022ea:	d002      	beq.n	80022f2 <cleanup_stdio+0x1e>
 80022ec:	4620      	mov	r0, r4
 80022ee:	f000 fd8f 	bl	8002e10 <_fflush_r>
 80022f2:	68e1      	ldr	r1, [r4, #12]
 80022f4:	4b06      	ldr	r3, [pc, #24]	; (8002310 <cleanup_stdio+0x3c>)
 80022f6:	4299      	cmp	r1, r3
 80022f8:	d004      	beq.n	8002304 <cleanup_stdio+0x30>
 80022fa:	4620      	mov	r0, r4
 80022fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002300:	f000 bd86 	b.w	8002e10 <_fflush_r>
 8002304:	bd10      	pop	{r4, pc}
 8002306:	bf00      	nop
 8002308:	20000120 	.word	0x20000120
 800230c:	20000188 	.word	0x20000188
 8002310:	200001f0 	.word	0x200001f0

08002314 <global_stdio_init.part.0>:
 8002314:	b510      	push	{r4, lr}
 8002316:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <global_stdio_init.part.0+0x30>)
 8002318:	4c0b      	ldr	r4, [pc, #44]	; (8002348 <global_stdio_init.part.0+0x34>)
 800231a:	4a0c      	ldr	r2, [pc, #48]	; (800234c <global_stdio_init.part.0+0x38>)
 800231c:	4620      	mov	r0, r4
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	2104      	movs	r1, #4
 8002322:	2200      	movs	r2, #0
 8002324:	f7ff ff94 	bl	8002250 <std>
 8002328:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800232c:	2201      	movs	r2, #1
 800232e:	2109      	movs	r1, #9
 8002330:	f7ff ff8e 	bl	8002250 <std>
 8002334:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002338:	2202      	movs	r2, #2
 800233a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800233e:	2112      	movs	r1, #18
 8002340:	f7ff bf86 	b.w	8002250 <std>
 8002344:	20000258 	.word	0x20000258
 8002348:	20000120 	.word	0x20000120
 800234c:	080022bd 	.word	0x080022bd

08002350 <__sfp_lock_acquire>:
 8002350:	4801      	ldr	r0, [pc, #4]	; (8002358 <__sfp_lock_acquire+0x8>)
 8002352:	f000 b90e 	b.w	8002572 <__retarget_lock_acquire_recursive>
 8002356:	bf00      	nop
 8002358:	20000261 	.word	0x20000261

0800235c <__sfp_lock_release>:
 800235c:	4801      	ldr	r0, [pc, #4]	; (8002364 <__sfp_lock_release+0x8>)
 800235e:	f000 b909 	b.w	8002574 <__retarget_lock_release_recursive>
 8002362:	bf00      	nop
 8002364:	20000261 	.word	0x20000261

08002368 <__sinit>:
 8002368:	b510      	push	{r4, lr}
 800236a:	4604      	mov	r4, r0
 800236c:	f7ff fff0 	bl	8002350 <__sfp_lock_acquire>
 8002370:	6a23      	ldr	r3, [r4, #32]
 8002372:	b11b      	cbz	r3, 800237c <__sinit+0x14>
 8002374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002378:	f7ff bff0 	b.w	800235c <__sfp_lock_release>
 800237c:	4b04      	ldr	r3, [pc, #16]	; (8002390 <__sinit+0x28>)
 800237e:	6223      	str	r3, [r4, #32]
 8002380:	4b04      	ldr	r3, [pc, #16]	; (8002394 <__sinit+0x2c>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1f5      	bne.n	8002374 <__sinit+0xc>
 8002388:	f7ff ffc4 	bl	8002314 <global_stdio_init.part.0>
 800238c:	e7f2      	b.n	8002374 <__sinit+0xc>
 800238e:	bf00      	nop
 8002390:	080022d5 	.word	0x080022d5
 8002394:	20000258 	.word	0x20000258

08002398 <_fwalk_sglue>:
 8002398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800239c:	4607      	mov	r7, r0
 800239e:	4688      	mov	r8, r1
 80023a0:	4614      	mov	r4, r2
 80023a2:	2600      	movs	r6, #0
 80023a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023a8:	f1b9 0901 	subs.w	r9, r9, #1
 80023ac:	d505      	bpl.n	80023ba <_fwalk_sglue+0x22>
 80023ae:	6824      	ldr	r4, [r4, #0]
 80023b0:	2c00      	cmp	r4, #0
 80023b2:	d1f7      	bne.n	80023a4 <_fwalk_sglue+0xc>
 80023b4:	4630      	mov	r0, r6
 80023b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023ba:	89ab      	ldrh	r3, [r5, #12]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d907      	bls.n	80023d0 <_fwalk_sglue+0x38>
 80023c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023c4:	3301      	adds	r3, #1
 80023c6:	d003      	beq.n	80023d0 <_fwalk_sglue+0x38>
 80023c8:	4629      	mov	r1, r5
 80023ca:	4638      	mov	r0, r7
 80023cc:	47c0      	blx	r8
 80023ce:	4306      	orrs	r6, r0
 80023d0:	3568      	adds	r5, #104	; 0x68
 80023d2:	e7e9      	b.n	80023a8 <_fwalk_sglue+0x10>

080023d4 <iprintf>:
 80023d4:	b40f      	push	{r0, r1, r2, r3}
 80023d6:	b507      	push	{r0, r1, r2, lr}
 80023d8:	4906      	ldr	r1, [pc, #24]	; (80023f4 <iprintf+0x20>)
 80023da:	ab04      	add	r3, sp, #16
 80023dc:	6808      	ldr	r0, [r1, #0]
 80023de:	f853 2b04 	ldr.w	r2, [r3], #4
 80023e2:	6881      	ldr	r1, [r0, #8]
 80023e4:	9301      	str	r3, [sp, #4]
 80023e6:	f000 f9e3 	bl	80027b0 <_vfiprintf_r>
 80023ea:	b003      	add	sp, #12
 80023ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80023f0:	b004      	add	sp, #16
 80023f2:	4770      	bx	lr
 80023f4:	20000064 	.word	0x20000064

080023f8 <__sread>:
 80023f8:	b510      	push	{r4, lr}
 80023fa:	460c      	mov	r4, r1
 80023fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002400:	f000 f868 	bl	80024d4 <_read_r>
 8002404:	2800      	cmp	r0, #0
 8002406:	bfab      	itete	ge
 8002408:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800240a:	89a3      	ldrhlt	r3, [r4, #12]
 800240c:	181b      	addge	r3, r3, r0
 800240e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002412:	bfac      	ite	ge
 8002414:	6563      	strge	r3, [r4, #84]	; 0x54
 8002416:	81a3      	strhlt	r3, [r4, #12]
 8002418:	bd10      	pop	{r4, pc}

0800241a <__swrite>:
 800241a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800241e:	461f      	mov	r7, r3
 8002420:	898b      	ldrh	r3, [r1, #12]
 8002422:	4605      	mov	r5, r0
 8002424:	05db      	lsls	r3, r3, #23
 8002426:	460c      	mov	r4, r1
 8002428:	4616      	mov	r6, r2
 800242a:	d505      	bpl.n	8002438 <__swrite+0x1e>
 800242c:	2302      	movs	r3, #2
 800242e:	2200      	movs	r2, #0
 8002430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002434:	f000 f83c 	bl	80024b0 <_lseek_r>
 8002438:	89a3      	ldrh	r3, [r4, #12]
 800243a:	4632      	mov	r2, r6
 800243c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002440:	81a3      	strh	r3, [r4, #12]
 8002442:	4628      	mov	r0, r5
 8002444:	463b      	mov	r3, r7
 8002446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800244a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800244e:	f000 b853 	b.w	80024f8 <_write_r>

08002452 <__sseek>:
 8002452:	b510      	push	{r4, lr}
 8002454:	460c      	mov	r4, r1
 8002456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800245a:	f000 f829 	bl	80024b0 <_lseek_r>
 800245e:	1c43      	adds	r3, r0, #1
 8002460:	89a3      	ldrh	r3, [r4, #12]
 8002462:	bf15      	itete	ne
 8002464:	6560      	strne	r0, [r4, #84]	; 0x54
 8002466:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800246a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800246e:	81a3      	strheq	r3, [r4, #12]
 8002470:	bf18      	it	ne
 8002472:	81a3      	strhne	r3, [r4, #12]
 8002474:	bd10      	pop	{r4, pc}

08002476 <__sclose>:
 8002476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800247a:	f000 b809 	b.w	8002490 <_close_r>

0800247e <memset>:
 800247e:	4603      	mov	r3, r0
 8002480:	4402      	add	r2, r0
 8002482:	4293      	cmp	r3, r2
 8002484:	d100      	bne.n	8002488 <memset+0xa>
 8002486:	4770      	bx	lr
 8002488:	f803 1b01 	strb.w	r1, [r3], #1
 800248c:	e7f9      	b.n	8002482 <memset+0x4>
	...

08002490 <_close_r>:
 8002490:	b538      	push	{r3, r4, r5, lr}
 8002492:	2300      	movs	r3, #0
 8002494:	4d05      	ldr	r5, [pc, #20]	; (80024ac <_close_r+0x1c>)
 8002496:	4604      	mov	r4, r0
 8002498:	4608      	mov	r0, r1
 800249a:	602b      	str	r3, [r5, #0]
 800249c:	f7fe f82f 	bl	80004fe <_close>
 80024a0:	1c43      	adds	r3, r0, #1
 80024a2:	d102      	bne.n	80024aa <_close_r+0x1a>
 80024a4:	682b      	ldr	r3, [r5, #0]
 80024a6:	b103      	cbz	r3, 80024aa <_close_r+0x1a>
 80024a8:	6023      	str	r3, [r4, #0]
 80024aa:	bd38      	pop	{r3, r4, r5, pc}
 80024ac:	2000025c 	.word	0x2000025c

080024b0 <_lseek_r>:
 80024b0:	b538      	push	{r3, r4, r5, lr}
 80024b2:	4604      	mov	r4, r0
 80024b4:	4608      	mov	r0, r1
 80024b6:	4611      	mov	r1, r2
 80024b8:	2200      	movs	r2, #0
 80024ba:	4d05      	ldr	r5, [pc, #20]	; (80024d0 <_lseek_r+0x20>)
 80024bc:	602a      	str	r2, [r5, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	f7fe f841 	bl	8000546 <_lseek>
 80024c4:	1c43      	adds	r3, r0, #1
 80024c6:	d102      	bne.n	80024ce <_lseek_r+0x1e>
 80024c8:	682b      	ldr	r3, [r5, #0]
 80024ca:	b103      	cbz	r3, 80024ce <_lseek_r+0x1e>
 80024cc:	6023      	str	r3, [r4, #0]
 80024ce:	bd38      	pop	{r3, r4, r5, pc}
 80024d0:	2000025c 	.word	0x2000025c

080024d4 <_read_r>:
 80024d4:	b538      	push	{r3, r4, r5, lr}
 80024d6:	4604      	mov	r4, r0
 80024d8:	4608      	mov	r0, r1
 80024da:	4611      	mov	r1, r2
 80024dc:	2200      	movs	r2, #0
 80024de:	4d05      	ldr	r5, [pc, #20]	; (80024f4 <_read_r+0x20>)
 80024e0:	602a      	str	r2, [r5, #0]
 80024e2:	461a      	mov	r2, r3
 80024e4:	f7fd ffd2 	bl	800048c <_read>
 80024e8:	1c43      	adds	r3, r0, #1
 80024ea:	d102      	bne.n	80024f2 <_read_r+0x1e>
 80024ec:	682b      	ldr	r3, [r5, #0]
 80024ee:	b103      	cbz	r3, 80024f2 <_read_r+0x1e>
 80024f0:	6023      	str	r3, [r4, #0]
 80024f2:	bd38      	pop	{r3, r4, r5, pc}
 80024f4:	2000025c 	.word	0x2000025c

080024f8 <_write_r>:
 80024f8:	b538      	push	{r3, r4, r5, lr}
 80024fa:	4604      	mov	r4, r0
 80024fc:	4608      	mov	r0, r1
 80024fe:	4611      	mov	r1, r2
 8002500:	2200      	movs	r2, #0
 8002502:	4d05      	ldr	r5, [pc, #20]	; (8002518 <_write_r+0x20>)
 8002504:	602a      	str	r2, [r5, #0]
 8002506:	461a      	mov	r2, r3
 8002508:	f7fd ffdd 	bl	80004c6 <_write>
 800250c:	1c43      	adds	r3, r0, #1
 800250e:	d102      	bne.n	8002516 <_write_r+0x1e>
 8002510:	682b      	ldr	r3, [r5, #0]
 8002512:	b103      	cbz	r3, 8002516 <_write_r+0x1e>
 8002514:	6023      	str	r3, [r4, #0]
 8002516:	bd38      	pop	{r3, r4, r5, pc}
 8002518:	2000025c 	.word	0x2000025c

0800251c <__errno>:
 800251c:	4b01      	ldr	r3, [pc, #4]	; (8002524 <__errno+0x8>)
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20000064 	.word	0x20000064

08002528 <__libc_init_array>:
 8002528:	b570      	push	{r4, r5, r6, lr}
 800252a:	2600      	movs	r6, #0
 800252c:	4d0c      	ldr	r5, [pc, #48]	; (8002560 <__libc_init_array+0x38>)
 800252e:	4c0d      	ldr	r4, [pc, #52]	; (8002564 <__libc_init_array+0x3c>)
 8002530:	1b64      	subs	r4, r4, r5
 8002532:	10a4      	asrs	r4, r4, #2
 8002534:	42a6      	cmp	r6, r4
 8002536:	d109      	bne.n	800254c <__libc_init_array+0x24>
 8002538:	f000 fdca 	bl	80030d0 <_init>
 800253c:	2600      	movs	r6, #0
 800253e:	4d0a      	ldr	r5, [pc, #40]	; (8002568 <__libc_init_array+0x40>)
 8002540:	4c0a      	ldr	r4, [pc, #40]	; (800256c <__libc_init_array+0x44>)
 8002542:	1b64      	subs	r4, r4, r5
 8002544:	10a4      	asrs	r4, r4, #2
 8002546:	42a6      	cmp	r6, r4
 8002548:	d105      	bne.n	8002556 <__libc_init_array+0x2e>
 800254a:	bd70      	pop	{r4, r5, r6, pc}
 800254c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002550:	4798      	blx	r3
 8002552:	3601      	adds	r6, #1
 8002554:	e7ee      	b.n	8002534 <__libc_init_array+0xc>
 8002556:	f855 3b04 	ldr.w	r3, [r5], #4
 800255a:	4798      	blx	r3
 800255c:	3601      	adds	r6, #1
 800255e:	e7f2      	b.n	8002546 <__libc_init_array+0x1e>
 8002560:	0800315c 	.word	0x0800315c
 8002564:	0800315c 	.word	0x0800315c
 8002568:	0800315c 	.word	0x0800315c
 800256c:	08003160 	.word	0x08003160

08002570 <__retarget_lock_init_recursive>:
 8002570:	4770      	bx	lr

08002572 <__retarget_lock_acquire_recursive>:
 8002572:	4770      	bx	lr

08002574 <__retarget_lock_release_recursive>:
 8002574:	4770      	bx	lr
	...

08002578 <_free_r>:
 8002578:	b538      	push	{r3, r4, r5, lr}
 800257a:	4605      	mov	r5, r0
 800257c:	2900      	cmp	r1, #0
 800257e:	d040      	beq.n	8002602 <_free_r+0x8a>
 8002580:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002584:	1f0c      	subs	r4, r1, #4
 8002586:	2b00      	cmp	r3, #0
 8002588:	bfb8      	it	lt
 800258a:	18e4      	addlt	r4, r4, r3
 800258c:	f000 f8dc 	bl	8002748 <__malloc_lock>
 8002590:	4a1c      	ldr	r2, [pc, #112]	; (8002604 <_free_r+0x8c>)
 8002592:	6813      	ldr	r3, [r2, #0]
 8002594:	b933      	cbnz	r3, 80025a4 <_free_r+0x2c>
 8002596:	6063      	str	r3, [r4, #4]
 8002598:	6014      	str	r4, [r2, #0]
 800259a:	4628      	mov	r0, r5
 800259c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025a0:	f000 b8d8 	b.w	8002754 <__malloc_unlock>
 80025a4:	42a3      	cmp	r3, r4
 80025a6:	d908      	bls.n	80025ba <_free_r+0x42>
 80025a8:	6820      	ldr	r0, [r4, #0]
 80025aa:	1821      	adds	r1, r4, r0
 80025ac:	428b      	cmp	r3, r1
 80025ae:	bf01      	itttt	eq
 80025b0:	6819      	ldreq	r1, [r3, #0]
 80025b2:	685b      	ldreq	r3, [r3, #4]
 80025b4:	1809      	addeq	r1, r1, r0
 80025b6:	6021      	streq	r1, [r4, #0]
 80025b8:	e7ed      	b.n	8002596 <_free_r+0x1e>
 80025ba:	461a      	mov	r2, r3
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	b10b      	cbz	r3, 80025c4 <_free_r+0x4c>
 80025c0:	42a3      	cmp	r3, r4
 80025c2:	d9fa      	bls.n	80025ba <_free_r+0x42>
 80025c4:	6811      	ldr	r1, [r2, #0]
 80025c6:	1850      	adds	r0, r2, r1
 80025c8:	42a0      	cmp	r0, r4
 80025ca:	d10b      	bne.n	80025e4 <_free_r+0x6c>
 80025cc:	6820      	ldr	r0, [r4, #0]
 80025ce:	4401      	add	r1, r0
 80025d0:	1850      	adds	r0, r2, r1
 80025d2:	4283      	cmp	r3, r0
 80025d4:	6011      	str	r1, [r2, #0]
 80025d6:	d1e0      	bne.n	800259a <_free_r+0x22>
 80025d8:	6818      	ldr	r0, [r3, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	4408      	add	r0, r1
 80025de:	6010      	str	r0, [r2, #0]
 80025e0:	6053      	str	r3, [r2, #4]
 80025e2:	e7da      	b.n	800259a <_free_r+0x22>
 80025e4:	d902      	bls.n	80025ec <_free_r+0x74>
 80025e6:	230c      	movs	r3, #12
 80025e8:	602b      	str	r3, [r5, #0]
 80025ea:	e7d6      	b.n	800259a <_free_r+0x22>
 80025ec:	6820      	ldr	r0, [r4, #0]
 80025ee:	1821      	adds	r1, r4, r0
 80025f0:	428b      	cmp	r3, r1
 80025f2:	bf01      	itttt	eq
 80025f4:	6819      	ldreq	r1, [r3, #0]
 80025f6:	685b      	ldreq	r3, [r3, #4]
 80025f8:	1809      	addeq	r1, r1, r0
 80025fa:	6021      	streq	r1, [r4, #0]
 80025fc:	6063      	str	r3, [r4, #4]
 80025fe:	6054      	str	r4, [r2, #4]
 8002600:	e7cb      	b.n	800259a <_free_r+0x22>
 8002602:	bd38      	pop	{r3, r4, r5, pc}
 8002604:	20000264 	.word	0x20000264

08002608 <sbrk_aligned>:
 8002608:	b570      	push	{r4, r5, r6, lr}
 800260a:	4e0e      	ldr	r6, [pc, #56]	; (8002644 <sbrk_aligned+0x3c>)
 800260c:	460c      	mov	r4, r1
 800260e:	6831      	ldr	r1, [r6, #0]
 8002610:	4605      	mov	r5, r0
 8002612:	b911      	cbnz	r1, 800261a <sbrk_aligned+0x12>
 8002614:	f000 fcba 	bl	8002f8c <_sbrk_r>
 8002618:	6030      	str	r0, [r6, #0]
 800261a:	4621      	mov	r1, r4
 800261c:	4628      	mov	r0, r5
 800261e:	f000 fcb5 	bl	8002f8c <_sbrk_r>
 8002622:	1c43      	adds	r3, r0, #1
 8002624:	d00a      	beq.n	800263c <sbrk_aligned+0x34>
 8002626:	1cc4      	adds	r4, r0, #3
 8002628:	f024 0403 	bic.w	r4, r4, #3
 800262c:	42a0      	cmp	r0, r4
 800262e:	d007      	beq.n	8002640 <sbrk_aligned+0x38>
 8002630:	1a21      	subs	r1, r4, r0
 8002632:	4628      	mov	r0, r5
 8002634:	f000 fcaa 	bl	8002f8c <_sbrk_r>
 8002638:	3001      	adds	r0, #1
 800263a:	d101      	bne.n	8002640 <sbrk_aligned+0x38>
 800263c:	f04f 34ff 	mov.w	r4, #4294967295
 8002640:	4620      	mov	r0, r4
 8002642:	bd70      	pop	{r4, r5, r6, pc}
 8002644:	20000268 	.word	0x20000268

08002648 <_malloc_r>:
 8002648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800264c:	1ccd      	adds	r5, r1, #3
 800264e:	f025 0503 	bic.w	r5, r5, #3
 8002652:	3508      	adds	r5, #8
 8002654:	2d0c      	cmp	r5, #12
 8002656:	bf38      	it	cc
 8002658:	250c      	movcc	r5, #12
 800265a:	2d00      	cmp	r5, #0
 800265c:	4607      	mov	r7, r0
 800265e:	db01      	blt.n	8002664 <_malloc_r+0x1c>
 8002660:	42a9      	cmp	r1, r5
 8002662:	d905      	bls.n	8002670 <_malloc_r+0x28>
 8002664:	230c      	movs	r3, #12
 8002666:	2600      	movs	r6, #0
 8002668:	603b      	str	r3, [r7, #0]
 800266a:	4630      	mov	r0, r6
 800266c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002670:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002744 <_malloc_r+0xfc>
 8002674:	f000 f868 	bl	8002748 <__malloc_lock>
 8002678:	f8d8 3000 	ldr.w	r3, [r8]
 800267c:	461c      	mov	r4, r3
 800267e:	bb5c      	cbnz	r4, 80026d8 <_malloc_r+0x90>
 8002680:	4629      	mov	r1, r5
 8002682:	4638      	mov	r0, r7
 8002684:	f7ff ffc0 	bl	8002608 <sbrk_aligned>
 8002688:	1c43      	adds	r3, r0, #1
 800268a:	4604      	mov	r4, r0
 800268c:	d155      	bne.n	800273a <_malloc_r+0xf2>
 800268e:	f8d8 4000 	ldr.w	r4, [r8]
 8002692:	4626      	mov	r6, r4
 8002694:	2e00      	cmp	r6, #0
 8002696:	d145      	bne.n	8002724 <_malloc_r+0xdc>
 8002698:	2c00      	cmp	r4, #0
 800269a:	d048      	beq.n	800272e <_malloc_r+0xe6>
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	4631      	mov	r1, r6
 80026a0:	4638      	mov	r0, r7
 80026a2:	eb04 0903 	add.w	r9, r4, r3
 80026a6:	f000 fc71 	bl	8002f8c <_sbrk_r>
 80026aa:	4581      	cmp	r9, r0
 80026ac:	d13f      	bne.n	800272e <_malloc_r+0xe6>
 80026ae:	6821      	ldr	r1, [r4, #0]
 80026b0:	4638      	mov	r0, r7
 80026b2:	1a6d      	subs	r5, r5, r1
 80026b4:	4629      	mov	r1, r5
 80026b6:	f7ff ffa7 	bl	8002608 <sbrk_aligned>
 80026ba:	3001      	adds	r0, #1
 80026bc:	d037      	beq.n	800272e <_malloc_r+0xe6>
 80026be:	6823      	ldr	r3, [r4, #0]
 80026c0:	442b      	add	r3, r5
 80026c2:	6023      	str	r3, [r4, #0]
 80026c4:	f8d8 3000 	ldr.w	r3, [r8]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d038      	beq.n	800273e <_malloc_r+0xf6>
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	42a2      	cmp	r2, r4
 80026d0:	d12b      	bne.n	800272a <_malloc_r+0xe2>
 80026d2:	2200      	movs	r2, #0
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	e00f      	b.n	80026f8 <_malloc_r+0xb0>
 80026d8:	6822      	ldr	r2, [r4, #0]
 80026da:	1b52      	subs	r2, r2, r5
 80026dc:	d41f      	bmi.n	800271e <_malloc_r+0xd6>
 80026de:	2a0b      	cmp	r2, #11
 80026e0:	d917      	bls.n	8002712 <_malloc_r+0xca>
 80026e2:	1961      	adds	r1, r4, r5
 80026e4:	42a3      	cmp	r3, r4
 80026e6:	6025      	str	r5, [r4, #0]
 80026e8:	bf18      	it	ne
 80026ea:	6059      	strne	r1, [r3, #4]
 80026ec:	6863      	ldr	r3, [r4, #4]
 80026ee:	bf08      	it	eq
 80026f0:	f8c8 1000 	streq.w	r1, [r8]
 80026f4:	5162      	str	r2, [r4, r5]
 80026f6:	604b      	str	r3, [r1, #4]
 80026f8:	4638      	mov	r0, r7
 80026fa:	f104 060b 	add.w	r6, r4, #11
 80026fe:	f000 f829 	bl	8002754 <__malloc_unlock>
 8002702:	f026 0607 	bic.w	r6, r6, #7
 8002706:	1d23      	adds	r3, r4, #4
 8002708:	1af2      	subs	r2, r6, r3
 800270a:	d0ae      	beq.n	800266a <_malloc_r+0x22>
 800270c:	1b9b      	subs	r3, r3, r6
 800270e:	50a3      	str	r3, [r4, r2]
 8002710:	e7ab      	b.n	800266a <_malloc_r+0x22>
 8002712:	42a3      	cmp	r3, r4
 8002714:	6862      	ldr	r2, [r4, #4]
 8002716:	d1dd      	bne.n	80026d4 <_malloc_r+0x8c>
 8002718:	f8c8 2000 	str.w	r2, [r8]
 800271c:	e7ec      	b.n	80026f8 <_malloc_r+0xb0>
 800271e:	4623      	mov	r3, r4
 8002720:	6864      	ldr	r4, [r4, #4]
 8002722:	e7ac      	b.n	800267e <_malloc_r+0x36>
 8002724:	4634      	mov	r4, r6
 8002726:	6876      	ldr	r6, [r6, #4]
 8002728:	e7b4      	b.n	8002694 <_malloc_r+0x4c>
 800272a:	4613      	mov	r3, r2
 800272c:	e7cc      	b.n	80026c8 <_malloc_r+0x80>
 800272e:	230c      	movs	r3, #12
 8002730:	4638      	mov	r0, r7
 8002732:	603b      	str	r3, [r7, #0]
 8002734:	f000 f80e 	bl	8002754 <__malloc_unlock>
 8002738:	e797      	b.n	800266a <_malloc_r+0x22>
 800273a:	6025      	str	r5, [r4, #0]
 800273c:	e7dc      	b.n	80026f8 <_malloc_r+0xb0>
 800273e:	605b      	str	r3, [r3, #4]
 8002740:	deff      	udf	#255	; 0xff
 8002742:	bf00      	nop
 8002744:	20000264 	.word	0x20000264

08002748 <__malloc_lock>:
 8002748:	4801      	ldr	r0, [pc, #4]	; (8002750 <__malloc_lock+0x8>)
 800274a:	f7ff bf12 	b.w	8002572 <__retarget_lock_acquire_recursive>
 800274e:	bf00      	nop
 8002750:	20000260 	.word	0x20000260

08002754 <__malloc_unlock>:
 8002754:	4801      	ldr	r0, [pc, #4]	; (800275c <__malloc_unlock+0x8>)
 8002756:	f7ff bf0d 	b.w	8002574 <__retarget_lock_release_recursive>
 800275a:	bf00      	nop
 800275c:	20000260 	.word	0x20000260

08002760 <__sfputc_r>:
 8002760:	6893      	ldr	r3, [r2, #8]
 8002762:	b410      	push	{r4}
 8002764:	3b01      	subs	r3, #1
 8002766:	2b00      	cmp	r3, #0
 8002768:	6093      	str	r3, [r2, #8]
 800276a:	da07      	bge.n	800277c <__sfputc_r+0x1c>
 800276c:	6994      	ldr	r4, [r2, #24]
 800276e:	42a3      	cmp	r3, r4
 8002770:	db01      	blt.n	8002776 <__sfputc_r+0x16>
 8002772:	290a      	cmp	r1, #10
 8002774:	d102      	bne.n	800277c <__sfputc_r+0x1c>
 8002776:	bc10      	pop	{r4}
 8002778:	f000 bb72 	b.w	8002e60 <__swbuf_r>
 800277c:	6813      	ldr	r3, [r2, #0]
 800277e:	1c58      	adds	r0, r3, #1
 8002780:	6010      	str	r0, [r2, #0]
 8002782:	7019      	strb	r1, [r3, #0]
 8002784:	4608      	mov	r0, r1
 8002786:	bc10      	pop	{r4}
 8002788:	4770      	bx	lr

0800278a <__sfputs_r>:
 800278a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278c:	4606      	mov	r6, r0
 800278e:	460f      	mov	r7, r1
 8002790:	4614      	mov	r4, r2
 8002792:	18d5      	adds	r5, r2, r3
 8002794:	42ac      	cmp	r4, r5
 8002796:	d101      	bne.n	800279c <__sfputs_r+0x12>
 8002798:	2000      	movs	r0, #0
 800279a:	e007      	b.n	80027ac <__sfputs_r+0x22>
 800279c:	463a      	mov	r2, r7
 800279e:	4630      	mov	r0, r6
 80027a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027a4:	f7ff ffdc 	bl	8002760 <__sfputc_r>
 80027a8:	1c43      	adds	r3, r0, #1
 80027aa:	d1f3      	bne.n	8002794 <__sfputs_r+0xa>
 80027ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080027b0 <_vfiprintf_r>:
 80027b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027b4:	460d      	mov	r5, r1
 80027b6:	4614      	mov	r4, r2
 80027b8:	4698      	mov	r8, r3
 80027ba:	4606      	mov	r6, r0
 80027bc:	b09d      	sub	sp, #116	; 0x74
 80027be:	b118      	cbz	r0, 80027c8 <_vfiprintf_r+0x18>
 80027c0:	6a03      	ldr	r3, [r0, #32]
 80027c2:	b90b      	cbnz	r3, 80027c8 <_vfiprintf_r+0x18>
 80027c4:	f7ff fdd0 	bl	8002368 <__sinit>
 80027c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80027ca:	07d9      	lsls	r1, r3, #31
 80027cc:	d405      	bmi.n	80027da <_vfiprintf_r+0x2a>
 80027ce:	89ab      	ldrh	r3, [r5, #12]
 80027d0:	059a      	lsls	r2, r3, #22
 80027d2:	d402      	bmi.n	80027da <_vfiprintf_r+0x2a>
 80027d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027d6:	f7ff fecc 	bl	8002572 <__retarget_lock_acquire_recursive>
 80027da:	89ab      	ldrh	r3, [r5, #12]
 80027dc:	071b      	lsls	r3, r3, #28
 80027de:	d501      	bpl.n	80027e4 <_vfiprintf_r+0x34>
 80027e0:	692b      	ldr	r3, [r5, #16]
 80027e2:	b99b      	cbnz	r3, 800280c <_vfiprintf_r+0x5c>
 80027e4:	4629      	mov	r1, r5
 80027e6:	4630      	mov	r0, r6
 80027e8:	f000 fb78 	bl	8002edc <__swsetup_r>
 80027ec:	b170      	cbz	r0, 800280c <_vfiprintf_r+0x5c>
 80027ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80027f0:	07dc      	lsls	r4, r3, #31
 80027f2:	d504      	bpl.n	80027fe <_vfiprintf_r+0x4e>
 80027f4:	f04f 30ff 	mov.w	r0, #4294967295
 80027f8:	b01d      	add	sp, #116	; 0x74
 80027fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027fe:	89ab      	ldrh	r3, [r5, #12]
 8002800:	0598      	lsls	r0, r3, #22
 8002802:	d4f7      	bmi.n	80027f4 <_vfiprintf_r+0x44>
 8002804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002806:	f7ff feb5 	bl	8002574 <__retarget_lock_release_recursive>
 800280a:	e7f3      	b.n	80027f4 <_vfiprintf_r+0x44>
 800280c:	2300      	movs	r3, #0
 800280e:	9309      	str	r3, [sp, #36]	; 0x24
 8002810:	2320      	movs	r3, #32
 8002812:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002816:	2330      	movs	r3, #48	; 0x30
 8002818:	f04f 0901 	mov.w	r9, #1
 800281c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002820:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80029d0 <_vfiprintf_r+0x220>
 8002824:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002828:	4623      	mov	r3, r4
 800282a:	469a      	mov	sl, r3
 800282c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002830:	b10a      	cbz	r2, 8002836 <_vfiprintf_r+0x86>
 8002832:	2a25      	cmp	r2, #37	; 0x25
 8002834:	d1f9      	bne.n	800282a <_vfiprintf_r+0x7a>
 8002836:	ebba 0b04 	subs.w	fp, sl, r4
 800283a:	d00b      	beq.n	8002854 <_vfiprintf_r+0xa4>
 800283c:	465b      	mov	r3, fp
 800283e:	4622      	mov	r2, r4
 8002840:	4629      	mov	r1, r5
 8002842:	4630      	mov	r0, r6
 8002844:	f7ff ffa1 	bl	800278a <__sfputs_r>
 8002848:	3001      	adds	r0, #1
 800284a:	f000 80a9 	beq.w	80029a0 <_vfiprintf_r+0x1f0>
 800284e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002850:	445a      	add	r2, fp
 8002852:	9209      	str	r2, [sp, #36]	; 0x24
 8002854:	f89a 3000 	ldrb.w	r3, [sl]
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 80a1 	beq.w	80029a0 <_vfiprintf_r+0x1f0>
 800285e:	2300      	movs	r3, #0
 8002860:	f04f 32ff 	mov.w	r2, #4294967295
 8002864:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002868:	f10a 0a01 	add.w	sl, sl, #1
 800286c:	9304      	str	r3, [sp, #16]
 800286e:	9307      	str	r3, [sp, #28]
 8002870:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002874:	931a      	str	r3, [sp, #104]	; 0x68
 8002876:	4654      	mov	r4, sl
 8002878:	2205      	movs	r2, #5
 800287a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800287e:	4854      	ldr	r0, [pc, #336]	; (80029d0 <_vfiprintf_r+0x220>)
 8002880:	f000 fb94 	bl	8002fac <memchr>
 8002884:	9a04      	ldr	r2, [sp, #16]
 8002886:	b9d8      	cbnz	r0, 80028c0 <_vfiprintf_r+0x110>
 8002888:	06d1      	lsls	r1, r2, #27
 800288a:	bf44      	itt	mi
 800288c:	2320      	movmi	r3, #32
 800288e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002892:	0713      	lsls	r3, r2, #28
 8002894:	bf44      	itt	mi
 8002896:	232b      	movmi	r3, #43	; 0x2b
 8002898:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800289c:	f89a 3000 	ldrb.w	r3, [sl]
 80028a0:	2b2a      	cmp	r3, #42	; 0x2a
 80028a2:	d015      	beq.n	80028d0 <_vfiprintf_r+0x120>
 80028a4:	4654      	mov	r4, sl
 80028a6:	2000      	movs	r0, #0
 80028a8:	f04f 0c0a 	mov.w	ip, #10
 80028ac:	9a07      	ldr	r2, [sp, #28]
 80028ae:	4621      	mov	r1, r4
 80028b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028b4:	3b30      	subs	r3, #48	; 0x30
 80028b6:	2b09      	cmp	r3, #9
 80028b8:	d94d      	bls.n	8002956 <_vfiprintf_r+0x1a6>
 80028ba:	b1b0      	cbz	r0, 80028ea <_vfiprintf_r+0x13a>
 80028bc:	9207      	str	r2, [sp, #28]
 80028be:	e014      	b.n	80028ea <_vfiprintf_r+0x13a>
 80028c0:	eba0 0308 	sub.w	r3, r0, r8
 80028c4:	fa09 f303 	lsl.w	r3, r9, r3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	46a2      	mov	sl, r4
 80028cc:	9304      	str	r3, [sp, #16]
 80028ce:	e7d2      	b.n	8002876 <_vfiprintf_r+0xc6>
 80028d0:	9b03      	ldr	r3, [sp, #12]
 80028d2:	1d19      	adds	r1, r3, #4
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	9103      	str	r1, [sp, #12]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bfbb      	ittet	lt
 80028dc:	425b      	neglt	r3, r3
 80028de:	f042 0202 	orrlt.w	r2, r2, #2
 80028e2:	9307      	strge	r3, [sp, #28]
 80028e4:	9307      	strlt	r3, [sp, #28]
 80028e6:	bfb8      	it	lt
 80028e8:	9204      	strlt	r2, [sp, #16]
 80028ea:	7823      	ldrb	r3, [r4, #0]
 80028ec:	2b2e      	cmp	r3, #46	; 0x2e
 80028ee:	d10c      	bne.n	800290a <_vfiprintf_r+0x15a>
 80028f0:	7863      	ldrb	r3, [r4, #1]
 80028f2:	2b2a      	cmp	r3, #42	; 0x2a
 80028f4:	d134      	bne.n	8002960 <_vfiprintf_r+0x1b0>
 80028f6:	9b03      	ldr	r3, [sp, #12]
 80028f8:	3402      	adds	r4, #2
 80028fa:	1d1a      	adds	r2, r3, #4
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	9203      	str	r2, [sp, #12]
 8002900:	2b00      	cmp	r3, #0
 8002902:	bfb8      	it	lt
 8002904:	f04f 33ff 	movlt.w	r3, #4294967295
 8002908:	9305      	str	r3, [sp, #20]
 800290a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80029d4 <_vfiprintf_r+0x224>
 800290e:	2203      	movs	r2, #3
 8002910:	4650      	mov	r0, sl
 8002912:	7821      	ldrb	r1, [r4, #0]
 8002914:	f000 fb4a 	bl	8002fac <memchr>
 8002918:	b138      	cbz	r0, 800292a <_vfiprintf_r+0x17a>
 800291a:	2240      	movs	r2, #64	; 0x40
 800291c:	9b04      	ldr	r3, [sp, #16]
 800291e:	eba0 000a 	sub.w	r0, r0, sl
 8002922:	4082      	lsls	r2, r0
 8002924:	4313      	orrs	r3, r2
 8002926:	3401      	adds	r4, #1
 8002928:	9304      	str	r3, [sp, #16]
 800292a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800292e:	2206      	movs	r2, #6
 8002930:	4829      	ldr	r0, [pc, #164]	; (80029d8 <_vfiprintf_r+0x228>)
 8002932:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002936:	f000 fb39 	bl	8002fac <memchr>
 800293a:	2800      	cmp	r0, #0
 800293c:	d03f      	beq.n	80029be <_vfiprintf_r+0x20e>
 800293e:	4b27      	ldr	r3, [pc, #156]	; (80029dc <_vfiprintf_r+0x22c>)
 8002940:	bb1b      	cbnz	r3, 800298a <_vfiprintf_r+0x1da>
 8002942:	9b03      	ldr	r3, [sp, #12]
 8002944:	3307      	adds	r3, #7
 8002946:	f023 0307 	bic.w	r3, r3, #7
 800294a:	3308      	adds	r3, #8
 800294c:	9303      	str	r3, [sp, #12]
 800294e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002950:	443b      	add	r3, r7
 8002952:	9309      	str	r3, [sp, #36]	; 0x24
 8002954:	e768      	b.n	8002828 <_vfiprintf_r+0x78>
 8002956:	460c      	mov	r4, r1
 8002958:	2001      	movs	r0, #1
 800295a:	fb0c 3202 	mla	r2, ip, r2, r3
 800295e:	e7a6      	b.n	80028ae <_vfiprintf_r+0xfe>
 8002960:	2300      	movs	r3, #0
 8002962:	f04f 0c0a 	mov.w	ip, #10
 8002966:	4619      	mov	r1, r3
 8002968:	3401      	adds	r4, #1
 800296a:	9305      	str	r3, [sp, #20]
 800296c:	4620      	mov	r0, r4
 800296e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002972:	3a30      	subs	r2, #48	; 0x30
 8002974:	2a09      	cmp	r2, #9
 8002976:	d903      	bls.n	8002980 <_vfiprintf_r+0x1d0>
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0c6      	beq.n	800290a <_vfiprintf_r+0x15a>
 800297c:	9105      	str	r1, [sp, #20]
 800297e:	e7c4      	b.n	800290a <_vfiprintf_r+0x15a>
 8002980:	4604      	mov	r4, r0
 8002982:	2301      	movs	r3, #1
 8002984:	fb0c 2101 	mla	r1, ip, r1, r2
 8002988:	e7f0      	b.n	800296c <_vfiprintf_r+0x1bc>
 800298a:	ab03      	add	r3, sp, #12
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	462a      	mov	r2, r5
 8002990:	4630      	mov	r0, r6
 8002992:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <_vfiprintf_r+0x230>)
 8002994:	a904      	add	r1, sp, #16
 8002996:	f3af 8000 	nop.w
 800299a:	4607      	mov	r7, r0
 800299c:	1c78      	adds	r0, r7, #1
 800299e:	d1d6      	bne.n	800294e <_vfiprintf_r+0x19e>
 80029a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80029a2:	07d9      	lsls	r1, r3, #31
 80029a4:	d405      	bmi.n	80029b2 <_vfiprintf_r+0x202>
 80029a6:	89ab      	ldrh	r3, [r5, #12]
 80029a8:	059a      	lsls	r2, r3, #22
 80029aa:	d402      	bmi.n	80029b2 <_vfiprintf_r+0x202>
 80029ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80029ae:	f7ff fde1 	bl	8002574 <__retarget_lock_release_recursive>
 80029b2:	89ab      	ldrh	r3, [r5, #12]
 80029b4:	065b      	lsls	r3, r3, #25
 80029b6:	f53f af1d 	bmi.w	80027f4 <_vfiprintf_r+0x44>
 80029ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029bc:	e71c      	b.n	80027f8 <_vfiprintf_r+0x48>
 80029be:	ab03      	add	r3, sp, #12
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	462a      	mov	r2, r5
 80029c4:	4630      	mov	r0, r6
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <_vfiprintf_r+0x230>)
 80029c8:	a904      	add	r1, sp, #16
 80029ca:	f000 f87d 	bl	8002ac8 <_printf_i>
 80029ce:	e7e4      	b.n	800299a <_vfiprintf_r+0x1ea>
 80029d0:	08003126 	.word	0x08003126
 80029d4:	0800312c 	.word	0x0800312c
 80029d8:	08003130 	.word	0x08003130
 80029dc:	00000000 	.word	0x00000000
 80029e0:	0800278b 	.word	0x0800278b

080029e4 <_printf_common>:
 80029e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029e8:	4616      	mov	r6, r2
 80029ea:	4699      	mov	r9, r3
 80029ec:	688a      	ldr	r2, [r1, #8]
 80029ee:	690b      	ldr	r3, [r1, #16]
 80029f0:	4607      	mov	r7, r0
 80029f2:	4293      	cmp	r3, r2
 80029f4:	bfb8      	it	lt
 80029f6:	4613      	movlt	r3, r2
 80029f8:	6033      	str	r3, [r6, #0]
 80029fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029fe:	460c      	mov	r4, r1
 8002a00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a04:	b10a      	cbz	r2, 8002a0a <_printf_common+0x26>
 8002a06:	3301      	adds	r3, #1
 8002a08:	6033      	str	r3, [r6, #0]
 8002a0a:	6823      	ldr	r3, [r4, #0]
 8002a0c:	0699      	lsls	r1, r3, #26
 8002a0e:	bf42      	ittt	mi
 8002a10:	6833      	ldrmi	r3, [r6, #0]
 8002a12:	3302      	addmi	r3, #2
 8002a14:	6033      	strmi	r3, [r6, #0]
 8002a16:	6825      	ldr	r5, [r4, #0]
 8002a18:	f015 0506 	ands.w	r5, r5, #6
 8002a1c:	d106      	bne.n	8002a2c <_printf_common+0x48>
 8002a1e:	f104 0a19 	add.w	sl, r4, #25
 8002a22:	68e3      	ldr	r3, [r4, #12]
 8002a24:	6832      	ldr	r2, [r6, #0]
 8002a26:	1a9b      	subs	r3, r3, r2
 8002a28:	42ab      	cmp	r3, r5
 8002a2a:	dc2b      	bgt.n	8002a84 <_printf_common+0xa0>
 8002a2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a30:	1e13      	subs	r3, r2, #0
 8002a32:	6822      	ldr	r2, [r4, #0]
 8002a34:	bf18      	it	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	0692      	lsls	r2, r2, #26
 8002a3a:	d430      	bmi.n	8002a9e <_printf_common+0xba>
 8002a3c:	4649      	mov	r1, r9
 8002a3e:	4638      	mov	r0, r7
 8002a40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a44:	47c0      	blx	r8
 8002a46:	3001      	adds	r0, #1
 8002a48:	d023      	beq.n	8002a92 <_printf_common+0xae>
 8002a4a:	6823      	ldr	r3, [r4, #0]
 8002a4c:	6922      	ldr	r2, [r4, #16]
 8002a4e:	f003 0306 	and.w	r3, r3, #6
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	bf14      	ite	ne
 8002a56:	2500      	movne	r5, #0
 8002a58:	6833      	ldreq	r3, [r6, #0]
 8002a5a:	f04f 0600 	mov.w	r6, #0
 8002a5e:	bf08      	it	eq
 8002a60:	68e5      	ldreq	r5, [r4, #12]
 8002a62:	f104 041a 	add.w	r4, r4, #26
 8002a66:	bf08      	it	eq
 8002a68:	1aed      	subeq	r5, r5, r3
 8002a6a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002a6e:	bf08      	it	eq
 8002a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a74:	4293      	cmp	r3, r2
 8002a76:	bfc4      	itt	gt
 8002a78:	1a9b      	subgt	r3, r3, r2
 8002a7a:	18ed      	addgt	r5, r5, r3
 8002a7c:	42b5      	cmp	r5, r6
 8002a7e:	d11a      	bne.n	8002ab6 <_printf_common+0xd2>
 8002a80:	2000      	movs	r0, #0
 8002a82:	e008      	b.n	8002a96 <_printf_common+0xb2>
 8002a84:	2301      	movs	r3, #1
 8002a86:	4652      	mov	r2, sl
 8002a88:	4649      	mov	r1, r9
 8002a8a:	4638      	mov	r0, r7
 8002a8c:	47c0      	blx	r8
 8002a8e:	3001      	adds	r0, #1
 8002a90:	d103      	bne.n	8002a9a <_printf_common+0xb6>
 8002a92:	f04f 30ff 	mov.w	r0, #4294967295
 8002a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a9a:	3501      	adds	r5, #1
 8002a9c:	e7c1      	b.n	8002a22 <_printf_common+0x3e>
 8002a9e:	2030      	movs	r0, #48	; 0x30
 8002aa0:	18e1      	adds	r1, r4, r3
 8002aa2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002aac:	4422      	add	r2, r4
 8002aae:	3302      	adds	r3, #2
 8002ab0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ab4:	e7c2      	b.n	8002a3c <_printf_common+0x58>
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	4622      	mov	r2, r4
 8002aba:	4649      	mov	r1, r9
 8002abc:	4638      	mov	r0, r7
 8002abe:	47c0      	blx	r8
 8002ac0:	3001      	adds	r0, #1
 8002ac2:	d0e6      	beq.n	8002a92 <_printf_common+0xae>
 8002ac4:	3601      	adds	r6, #1
 8002ac6:	e7d9      	b.n	8002a7c <_printf_common+0x98>

08002ac8 <_printf_i>:
 8002ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002acc:	7e0f      	ldrb	r7, [r1, #24]
 8002ace:	4691      	mov	r9, r2
 8002ad0:	2f78      	cmp	r7, #120	; 0x78
 8002ad2:	4680      	mov	r8, r0
 8002ad4:	460c      	mov	r4, r1
 8002ad6:	469a      	mov	sl, r3
 8002ad8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ada:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002ade:	d807      	bhi.n	8002af0 <_printf_i+0x28>
 8002ae0:	2f62      	cmp	r7, #98	; 0x62
 8002ae2:	d80a      	bhi.n	8002afa <_printf_i+0x32>
 8002ae4:	2f00      	cmp	r7, #0
 8002ae6:	f000 80d5 	beq.w	8002c94 <_printf_i+0x1cc>
 8002aea:	2f58      	cmp	r7, #88	; 0x58
 8002aec:	f000 80c1 	beq.w	8002c72 <_printf_i+0x1aa>
 8002af0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002af4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002af8:	e03a      	b.n	8002b70 <_printf_i+0xa8>
 8002afa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002afe:	2b15      	cmp	r3, #21
 8002b00:	d8f6      	bhi.n	8002af0 <_printf_i+0x28>
 8002b02:	a101      	add	r1, pc, #4	; (adr r1, 8002b08 <_printf_i+0x40>)
 8002b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b08:	08002b61 	.word	0x08002b61
 8002b0c:	08002b75 	.word	0x08002b75
 8002b10:	08002af1 	.word	0x08002af1
 8002b14:	08002af1 	.word	0x08002af1
 8002b18:	08002af1 	.word	0x08002af1
 8002b1c:	08002af1 	.word	0x08002af1
 8002b20:	08002b75 	.word	0x08002b75
 8002b24:	08002af1 	.word	0x08002af1
 8002b28:	08002af1 	.word	0x08002af1
 8002b2c:	08002af1 	.word	0x08002af1
 8002b30:	08002af1 	.word	0x08002af1
 8002b34:	08002c7b 	.word	0x08002c7b
 8002b38:	08002ba1 	.word	0x08002ba1
 8002b3c:	08002c35 	.word	0x08002c35
 8002b40:	08002af1 	.word	0x08002af1
 8002b44:	08002af1 	.word	0x08002af1
 8002b48:	08002c9d 	.word	0x08002c9d
 8002b4c:	08002af1 	.word	0x08002af1
 8002b50:	08002ba1 	.word	0x08002ba1
 8002b54:	08002af1 	.word	0x08002af1
 8002b58:	08002af1 	.word	0x08002af1
 8002b5c:	08002c3d 	.word	0x08002c3d
 8002b60:	682b      	ldr	r3, [r5, #0]
 8002b62:	1d1a      	adds	r2, r3, #4
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	602a      	str	r2, [r5, #0]
 8002b68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b70:	2301      	movs	r3, #1
 8002b72:	e0a0      	b.n	8002cb6 <_printf_i+0x1ee>
 8002b74:	6820      	ldr	r0, [r4, #0]
 8002b76:	682b      	ldr	r3, [r5, #0]
 8002b78:	0607      	lsls	r7, r0, #24
 8002b7a:	f103 0104 	add.w	r1, r3, #4
 8002b7e:	6029      	str	r1, [r5, #0]
 8002b80:	d501      	bpl.n	8002b86 <_printf_i+0xbe>
 8002b82:	681e      	ldr	r6, [r3, #0]
 8002b84:	e003      	b.n	8002b8e <_printf_i+0xc6>
 8002b86:	0646      	lsls	r6, r0, #25
 8002b88:	d5fb      	bpl.n	8002b82 <_printf_i+0xba>
 8002b8a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002b8e:	2e00      	cmp	r6, #0
 8002b90:	da03      	bge.n	8002b9a <_printf_i+0xd2>
 8002b92:	232d      	movs	r3, #45	; 0x2d
 8002b94:	4276      	negs	r6, r6
 8002b96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b9a:	230a      	movs	r3, #10
 8002b9c:	4859      	ldr	r0, [pc, #356]	; (8002d04 <_printf_i+0x23c>)
 8002b9e:	e012      	b.n	8002bc6 <_printf_i+0xfe>
 8002ba0:	682b      	ldr	r3, [r5, #0]
 8002ba2:	6820      	ldr	r0, [r4, #0]
 8002ba4:	1d19      	adds	r1, r3, #4
 8002ba6:	6029      	str	r1, [r5, #0]
 8002ba8:	0605      	lsls	r5, r0, #24
 8002baa:	d501      	bpl.n	8002bb0 <_printf_i+0xe8>
 8002bac:	681e      	ldr	r6, [r3, #0]
 8002bae:	e002      	b.n	8002bb6 <_printf_i+0xee>
 8002bb0:	0641      	lsls	r1, r0, #25
 8002bb2:	d5fb      	bpl.n	8002bac <_printf_i+0xe4>
 8002bb4:	881e      	ldrh	r6, [r3, #0]
 8002bb6:	2f6f      	cmp	r7, #111	; 0x6f
 8002bb8:	bf0c      	ite	eq
 8002bba:	2308      	moveq	r3, #8
 8002bbc:	230a      	movne	r3, #10
 8002bbe:	4851      	ldr	r0, [pc, #324]	; (8002d04 <_printf_i+0x23c>)
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002bc6:	6865      	ldr	r5, [r4, #4]
 8002bc8:	2d00      	cmp	r5, #0
 8002bca:	bfa8      	it	ge
 8002bcc:	6821      	ldrge	r1, [r4, #0]
 8002bce:	60a5      	str	r5, [r4, #8]
 8002bd0:	bfa4      	itt	ge
 8002bd2:	f021 0104 	bicge.w	r1, r1, #4
 8002bd6:	6021      	strge	r1, [r4, #0]
 8002bd8:	b90e      	cbnz	r6, 8002bde <_printf_i+0x116>
 8002bda:	2d00      	cmp	r5, #0
 8002bdc:	d04b      	beq.n	8002c76 <_printf_i+0x1ae>
 8002bde:	4615      	mov	r5, r2
 8002be0:	fbb6 f1f3 	udiv	r1, r6, r3
 8002be4:	fb03 6711 	mls	r7, r3, r1, r6
 8002be8:	5dc7      	ldrb	r7, [r0, r7]
 8002bea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002bee:	4637      	mov	r7, r6
 8002bf0:	42bb      	cmp	r3, r7
 8002bf2:	460e      	mov	r6, r1
 8002bf4:	d9f4      	bls.n	8002be0 <_printf_i+0x118>
 8002bf6:	2b08      	cmp	r3, #8
 8002bf8:	d10b      	bne.n	8002c12 <_printf_i+0x14a>
 8002bfa:	6823      	ldr	r3, [r4, #0]
 8002bfc:	07de      	lsls	r6, r3, #31
 8002bfe:	d508      	bpl.n	8002c12 <_printf_i+0x14a>
 8002c00:	6923      	ldr	r3, [r4, #16]
 8002c02:	6861      	ldr	r1, [r4, #4]
 8002c04:	4299      	cmp	r1, r3
 8002c06:	bfde      	ittt	le
 8002c08:	2330      	movle	r3, #48	; 0x30
 8002c0a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c0e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002c12:	1b52      	subs	r2, r2, r5
 8002c14:	6122      	str	r2, [r4, #16]
 8002c16:	464b      	mov	r3, r9
 8002c18:	4621      	mov	r1, r4
 8002c1a:	4640      	mov	r0, r8
 8002c1c:	f8cd a000 	str.w	sl, [sp]
 8002c20:	aa03      	add	r2, sp, #12
 8002c22:	f7ff fedf 	bl	80029e4 <_printf_common>
 8002c26:	3001      	adds	r0, #1
 8002c28:	d14a      	bne.n	8002cc0 <_printf_i+0x1f8>
 8002c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c2e:	b004      	add	sp, #16
 8002c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c34:	6823      	ldr	r3, [r4, #0]
 8002c36:	f043 0320 	orr.w	r3, r3, #32
 8002c3a:	6023      	str	r3, [r4, #0]
 8002c3c:	2778      	movs	r7, #120	; 0x78
 8002c3e:	4832      	ldr	r0, [pc, #200]	; (8002d08 <_printf_i+0x240>)
 8002c40:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002c44:	6823      	ldr	r3, [r4, #0]
 8002c46:	6829      	ldr	r1, [r5, #0]
 8002c48:	061f      	lsls	r7, r3, #24
 8002c4a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c4e:	d402      	bmi.n	8002c56 <_printf_i+0x18e>
 8002c50:	065f      	lsls	r7, r3, #25
 8002c52:	bf48      	it	mi
 8002c54:	b2b6      	uxthmi	r6, r6
 8002c56:	07df      	lsls	r7, r3, #31
 8002c58:	bf48      	it	mi
 8002c5a:	f043 0320 	orrmi.w	r3, r3, #32
 8002c5e:	6029      	str	r1, [r5, #0]
 8002c60:	bf48      	it	mi
 8002c62:	6023      	strmi	r3, [r4, #0]
 8002c64:	b91e      	cbnz	r6, 8002c6e <_printf_i+0x1a6>
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	f023 0320 	bic.w	r3, r3, #32
 8002c6c:	6023      	str	r3, [r4, #0]
 8002c6e:	2310      	movs	r3, #16
 8002c70:	e7a6      	b.n	8002bc0 <_printf_i+0xf8>
 8002c72:	4824      	ldr	r0, [pc, #144]	; (8002d04 <_printf_i+0x23c>)
 8002c74:	e7e4      	b.n	8002c40 <_printf_i+0x178>
 8002c76:	4615      	mov	r5, r2
 8002c78:	e7bd      	b.n	8002bf6 <_printf_i+0x12e>
 8002c7a:	682b      	ldr	r3, [r5, #0]
 8002c7c:	6826      	ldr	r6, [r4, #0]
 8002c7e:	1d18      	adds	r0, r3, #4
 8002c80:	6961      	ldr	r1, [r4, #20]
 8002c82:	6028      	str	r0, [r5, #0]
 8002c84:	0635      	lsls	r5, r6, #24
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	d501      	bpl.n	8002c8e <_printf_i+0x1c6>
 8002c8a:	6019      	str	r1, [r3, #0]
 8002c8c:	e002      	b.n	8002c94 <_printf_i+0x1cc>
 8002c8e:	0670      	lsls	r0, r6, #25
 8002c90:	d5fb      	bpl.n	8002c8a <_printf_i+0x1c2>
 8002c92:	8019      	strh	r1, [r3, #0]
 8002c94:	2300      	movs	r3, #0
 8002c96:	4615      	mov	r5, r2
 8002c98:	6123      	str	r3, [r4, #16]
 8002c9a:	e7bc      	b.n	8002c16 <_printf_i+0x14e>
 8002c9c:	682b      	ldr	r3, [r5, #0]
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	1d1a      	adds	r2, r3, #4
 8002ca2:	602a      	str	r2, [r5, #0]
 8002ca4:	681d      	ldr	r5, [r3, #0]
 8002ca6:	6862      	ldr	r2, [r4, #4]
 8002ca8:	4628      	mov	r0, r5
 8002caa:	f000 f97f 	bl	8002fac <memchr>
 8002cae:	b108      	cbz	r0, 8002cb4 <_printf_i+0x1ec>
 8002cb0:	1b40      	subs	r0, r0, r5
 8002cb2:	6060      	str	r0, [r4, #4]
 8002cb4:	6863      	ldr	r3, [r4, #4]
 8002cb6:	6123      	str	r3, [r4, #16]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cbe:	e7aa      	b.n	8002c16 <_printf_i+0x14e>
 8002cc0:	462a      	mov	r2, r5
 8002cc2:	4649      	mov	r1, r9
 8002cc4:	4640      	mov	r0, r8
 8002cc6:	6923      	ldr	r3, [r4, #16]
 8002cc8:	47d0      	blx	sl
 8002cca:	3001      	adds	r0, #1
 8002ccc:	d0ad      	beq.n	8002c2a <_printf_i+0x162>
 8002cce:	6823      	ldr	r3, [r4, #0]
 8002cd0:	079b      	lsls	r3, r3, #30
 8002cd2:	d413      	bmi.n	8002cfc <_printf_i+0x234>
 8002cd4:	68e0      	ldr	r0, [r4, #12]
 8002cd6:	9b03      	ldr	r3, [sp, #12]
 8002cd8:	4298      	cmp	r0, r3
 8002cda:	bfb8      	it	lt
 8002cdc:	4618      	movlt	r0, r3
 8002cde:	e7a6      	b.n	8002c2e <_printf_i+0x166>
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	4632      	mov	r2, r6
 8002ce4:	4649      	mov	r1, r9
 8002ce6:	4640      	mov	r0, r8
 8002ce8:	47d0      	blx	sl
 8002cea:	3001      	adds	r0, #1
 8002cec:	d09d      	beq.n	8002c2a <_printf_i+0x162>
 8002cee:	3501      	adds	r5, #1
 8002cf0:	68e3      	ldr	r3, [r4, #12]
 8002cf2:	9903      	ldr	r1, [sp, #12]
 8002cf4:	1a5b      	subs	r3, r3, r1
 8002cf6:	42ab      	cmp	r3, r5
 8002cf8:	dcf2      	bgt.n	8002ce0 <_printf_i+0x218>
 8002cfa:	e7eb      	b.n	8002cd4 <_printf_i+0x20c>
 8002cfc:	2500      	movs	r5, #0
 8002cfe:	f104 0619 	add.w	r6, r4, #25
 8002d02:	e7f5      	b.n	8002cf0 <_printf_i+0x228>
 8002d04:	08003137 	.word	0x08003137
 8002d08:	08003148 	.word	0x08003148

08002d0c <__sflush_r>:
 8002d0c:	898a      	ldrh	r2, [r1, #12]
 8002d0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d10:	4605      	mov	r5, r0
 8002d12:	0710      	lsls	r0, r2, #28
 8002d14:	460c      	mov	r4, r1
 8002d16:	d457      	bmi.n	8002dc8 <__sflush_r+0xbc>
 8002d18:	684b      	ldr	r3, [r1, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	dc04      	bgt.n	8002d28 <__sflush_r+0x1c>
 8002d1e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	dc01      	bgt.n	8002d28 <__sflush_r+0x1c>
 8002d24:	2000      	movs	r0, #0
 8002d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d2a:	2e00      	cmp	r6, #0
 8002d2c:	d0fa      	beq.n	8002d24 <__sflush_r+0x18>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002d34:	682f      	ldr	r7, [r5, #0]
 8002d36:	6a21      	ldr	r1, [r4, #32]
 8002d38:	602b      	str	r3, [r5, #0]
 8002d3a:	d032      	beq.n	8002da2 <__sflush_r+0x96>
 8002d3c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d3e:	89a3      	ldrh	r3, [r4, #12]
 8002d40:	075a      	lsls	r2, r3, #29
 8002d42:	d505      	bpl.n	8002d50 <__sflush_r+0x44>
 8002d44:	6863      	ldr	r3, [r4, #4]
 8002d46:	1ac0      	subs	r0, r0, r3
 8002d48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002d4a:	b10b      	cbz	r3, 8002d50 <__sflush_r+0x44>
 8002d4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d4e:	1ac0      	subs	r0, r0, r3
 8002d50:	2300      	movs	r3, #0
 8002d52:	4602      	mov	r2, r0
 8002d54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d56:	4628      	mov	r0, r5
 8002d58:	6a21      	ldr	r1, [r4, #32]
 8002d5a:	47b0      	blx	r6
 8002d5c:	1c43      	adds	r3, r0, #1
 8002d5e:	89a3      	ldrh	r3, [r4, #12]
 8002d60:	d106      	bne.n	8002d70 <__sflush_r+0x64>
 8002d62:	6829      	ldr	r1, [r5, #0]
 8002d64:	291d      	cmp	r1, #29
 8002d66:	d82b      	bhi.n	8002dc0 <__sflush_r+0xb4>
 8002d68:	4a28      	ldr	r2, [pc, #160]	; (8002e0c <__sflush_r+0x100>)
 8002d6a:	410a      	asrs	r2, r1
 8002d6c:	07d6      	lsls	r6, r2, #31
 8002d6e:	d427      	bmi.n	8002dc0 <__sflush_r+0xb4>
 8002d70:	2200      	movs	r2, #0
 8002d72:	6062      	str	r2, [r4, #4]
 8002d74:	6922      	ldr	r2, [r4, #16]
 8002d76:	04d9      	lsls	r1, r3, #19
 8002d78:	6022      	str	r2, [r4, #0]
 8002d7a:	d504      	bpl.n	8002d86 <__sflush_r+0x7a>
 8002d7c:	1c42      	adds	r2, r0, #1
 8002d7e:	d101      	bne.n	8002d84 <__sflush_r+0x78>
 8002d80:	682b      	ldr	r3, [r5, #0]
 8002d82:	b903      	cbnz	r3, 8002d86 <__sflush_r+0x7a>
 8002d84:	6560      	str	r0, [r4, #84]	; 0x54
 8002d86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d88:	602f      	str	r7, [r5, #0]
 8002d8a:	2900      	cmp	r1, #0
 8002d8c:	d0ca      	beq.n	8002d24 <__sflush_r+0x18>
 8002d8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d92:	4299      	cmp	r1, r3
 8002d94:	d002      	beq.n	8002d9c <__sflush_r+0x90>
 8002d96:	4628      	mov	r0, r5
 8002d98:	f7ff fbee 	bl	8002578 <_free_r>
 8002d9c:	2000      	movs	r0, #0
 8002d9e:	6360      	str	r0, [r4, #52]	; 0x34
 8002da0:	e7c1      	b.n	8002d26 <__sflush_r+0x1a>
 8002da2:	2301      	movs	r3, #1
 8002da4:	4628      	mov	r0, r5
 8002da6:	47b0      	blx	r6
 8002da8:	1c41      	adds	r1, r0, #1
 8002daa:	d1c8      	bne.n	8002d3e <__sflush_r+0x32>
 8002dac:	682b      	ldr	r3, [r5, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0c5      	beq.n	8002d3e <__sflush_r+0x32>
 8002db2:	2b1d      	cmp	r3, #29
 8002db4:	d001      	beq.n	8002dba <__sflush_r+0xae>
 8002db6:	2b16      	cmp	r3, #22
 8002db8:	d101      	bne.n	8002dbe <__sflush_r+0xb2>
 8002dba:	602f      	str	r7, [r5, #0]
 8002dbc:	e7b2      	b.n	8002d24 <__sflush_r+0x18>
 8002dbe:	89a3      	ldrh	r3, [r4, #12]
 8002dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dc4:	81a3      	strh	r3, [r4, #12]
 8002dc6:	e7ae      	b.n	8002d26 <__sflush_r+0x1a>
 8002dc8:	690f      	ldr	r7, [r1, #16]
 8002dca:	2f00      	cmp	r7, #0
 8002dcc:	d0aa      	beq.n	8002d24 <__sflush_r+0x18>
 8002dce:	0793      	lsls	r3, r2, #30
 8002dd0:	bf18      	it	ne
 8002dd2:	2300      	movne	r3, #0
 8002dd4:	680e      	ldr	r6, [r1, #0]
 8002dd6:	bf08      	it	eq
 8002dd8:	694b      	ldreq	r3, [r1, #20]
 8002dda:	1bf6      	subs	r6, r6, r7
 8002ddc:	600f      	str	r7, [r1, #0]
 8002dde:	608b      	str	r3, [r1, #8]
 8002de0:	2e00      	cmp	r6, #0
 8002de2:	dd9f      	ble.n	8002d24 <__sflush_r+0x18>
 8002de4:	4633      	mov	r3, r6
 8002de6:	463a      	mov	r2, r7
 8002de8:	4628      	mov	r0, r5
 8002dea:	6a21      	ldr	r1, [r4, #32]
 8002dec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002df0:	47e0      	blx	ip
 8002df2:	2800      	cmp	r0, #0
 8002df4:	dc06      	bgt.n	8002e04 <__sflush_r+0xf8>
 8002df6:	89a3      	ldrh	r3, [r4, #12]
 8002df8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e00:	81a3      	strh	r3, [r4, #12]
 8002e02:	e790      	b.n	8002d26 <__sflush_r+0x1a>
 8002e04:	4407      	add	r7, r0
 8002e06:	1a36      	subs	r6, r6, r0
 8002e08:	e7ea      	b.n	8002de0 <__sflush_r+0xd4>
 8002e0a:	bf00      	nop
 8002e0c:	dfbffffe 	.word	0xdfbffffe

08002e10 <_fflush_r>:
 8002e10:	b538      	push	{r3, r4, r5, lr}
 8002e12:	690b      	ldr	r3, [r1, #16]
 8002e14:	4605      	mov	r5, r0
 8002e16:	460c      	mov	r4, r1
 8002e18:	b913      	cbnz	r3, 8002e20 <_fflush_r+0x10>
 8002e1a:	2500      	movs	r5, #0
 8002e1c:	4628      	mov	r0, r5
 8002e1e:	bd38      	pop	{r3, r4, r5, pc}
 8002e20:	b118      	cbz	r0, 8002e2a <_fflush_r+0x1a>
 8002e22:	6a03      	ldr	r3, [r0, #32]
 8002e24:	b90b      	cbnz	r3, 8002e2a <_fflush_r+0x1a>
 8002e26:	f7ff fa9f 	bl	8002368 <__sinit>
 8002e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d0f3      	beq.n	8002e1a <_fflush_r+0xa>
 8002e32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002e34:	07d0      	lsls	r0, r2, #31
 8002e36:	d404      	bmi.n	8002e42 <_fflush_r+0x32>
 8002e38:	0599      	lsls	r1, r3, #22
 8002e3a:	d402      	bmi.n	8002e42 <_fflush_r+0x32>
 8002e3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e3e:	f7ff fb98 	bl	8002572 <__retarget_lock_acquire_recursive>
 8002e42:	4628      	mov	r0, r5
 8002e44:	4621      	mov	r1, r4
 8002e46:	f7ff ff61 	bl	8002d0c <__sflush_r>
 8002e4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e4c:	4605      	mov	r5, r0
 8002e4e:	07da      	lsls	r2, r3, #31
 8002e50:	d4e4      	bmi.n	8002e1c <_fflush_r+0xc>
 8002e52:	89a3      	ldrh	r3, [r4, #12]
 8002e54:	059b      	lsls	r3, r3, #22
 8002e56:	d4e1      	bmi.n	8002e1c <_fflush_r+0xc>
 8002e58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e5a:	f7ff fb8b 	bl	8002574 <__retarget_lock_release_recursive>
 8002e5e:	e7dd      	b.n	8002e1c <_fflush_r+0xc>

08002e60 <__swbuf_r>:
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	460e      	mov	r6, r1
 8002e64:	4614      	mov	r4, r2
 8002e66:	4605      	mov	r5, r0
 8002e68:	b118      	cbz	r0, 8002e72 <__swbuf_r+0x12>
 8002e6a:	6a03      	ldr	r3, [r0, #32]
 8002e6c:	b90b      	cbnz	r3, 8002e72 <__swbuf_r+0x12>
 8002e6e:	f7ff fa7b 	bl	8002368 <__sinit>
 8002e72:	69a3      	ldr	r3, [r4, #24]
 8002e74:	60a3      	str	r3, [r4, #8]
 8002e76:	89a3      	ldrh	r3, [r4, #12]
 8002e78:	071a      	lsls	r2, r3, #28
 8002e7a:	d525      	bpl.n	8002ec8 <__swbuf_r+0x68>
 8002e7c:	6923      	ldr	r3, [r4, #16]
 8002e7e:	b31b      	cbz	r3, 8002ec8 <__swbuf_r+0x68>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	6922      	ldr	r2, [r4, #16]
 8002e84:	b2f6      	uxtb	r6, r6
 8002e86:	1a98      	subs	r0, r3, r2
 8002e88:	6963      	ldr	r3, [r4, #20]
 8002e8a:	4637      	mov	r7, r6
 8002e8c:	4283      	cmp	r3, r0
 8002e8e:	dc04      	bgt.n	8002e9a <__swbuf_r+0x3a>
 8002e90:	4621      	mov	r1, r4
 8002e92:	4628      	mov	r0, r5
 8002e94:	f7ff ffbc 	bl	8002e10 <_fflush_r>
 8002e98:	b9e0      	cbnz	r0, 8002ed4 <__swbuf_r+0x74>
 8002e9a:	68a3      	ldr	r3, [r4, #8]
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	60a3      	str	r3, [r4, #8]
 8002ea0:	6823      	ldr	r3, [r4, #0]
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	6022      	str	r2, [r4, #0]
 8002ea6:	701e      	strb	r6, [r3, #0]
 8002ea8:	6962      	ldr	r2, [r4, #20]
 8002eaa:	1c43      	adds	r3, r0, #1
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d004      	beq.n	8002eba <__swbuf_r+0x5a>
 8002eb0:	89a3      	ldrh	r3, [r4, #12]
 8002eb2:	07db      	lsls	r3, r3, #31
 8002eb4:	d506      	bpl.n	8002ec4 <__swbuf_r+0x64>
 8002eb6:	2e0a      	cmp	r6, #10
 8002eb8:	d104      	bne.n	8002ec4 <__swbuf_r+0x64>
 8002eba:	4621      	mov	r1, r4
 8002ebc:	4628      	mov	r0, r5
 8002ebe:	f7ff ffa7 	bl	8002e10 <_fflush_r>
 8002ec2:	b938      	cbnz	r0, 8002ed4 <__swbuf_r+0x74>
 8002ec4:	4638      	mov	r0, r7
 8002ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ec8:	4621      	mov	r1, r4
 8002eca:	4628      	mov	r0, r5
 8002ecc:	f000 f806 	bl	8002edc <__swsetup_r>
 8002ed0:	2800      	cmp	r0, #0
 8002ed2:	d0d5      	beq.n	8002e80 <__swbuf_r+0x20>
 8002ed4:	f04f 37ff 	mov.w	r7, #4294967295
 8002ed8:	e7f4      	b.n	8002ec4 <__swbuf_r+0x64>
	...

08002edc <__swsetup_r>:
 8002edc:	b538      	push	{r3, r4, r5, lr}
 8002ede:	4b2a      	ldr	r3, [pc, #168]	; (8002f88 <__swsetup_r+0xac>)
 8002ee0:	4605      	mov	r5, r0
 8002ee2:	6818      	ldr	r0, [r3, #0]
 8002ee4:	460c      	mov	r4, r1
 8002ee6:	b118      	cbz	r0, 8002ef0 <__swsetup_r+0x14>
 8002ee8:	6a03      	ldr	r3, [r0, #32]
 8002eea:	b90b      	cbnz	r3, 8002ef0 <__swsetup_r+0x14>
 8002eec:	f7ff fa3c 	bl	8002368 <__sinit>
 8002ef0:	89a3      	ldrh	r3, [r4, #12]
 8002ef2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ef6:	0718      	lsls	r0, r3, #28
 8002ef8:	d422      	bmi.n	8002f40 <__swsetup_r+0x64>
 8002efa:	06d9      	lsls	r1, r3, #27
 8002efc:	d407      	bmi.n	8002f0e <__swsetup_r+0x32>
 8002efe:	2309      	movs	r3, #9
 8002f00:	602b      	str	r3, [r5, #0]
 8002f02:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002f06:	f04f 30ff 	mov.w	r0, #4294967295
 8002f0a:	81a3      	strh	r3, [r4, #12]
 8002f0c:	e034      	b.n	8002f78 <__swsetup_r+0x9c>
 8002f0e:	0758      	lsls	r0, r3, #29
 8002f10:	d512      	bpl.n	8002f38 <__swsetup_r+0x5c>
 8002f12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f14:	b141      	cbz	r1, 8002f28 <__swsetup_r+0x4c>
 8002f16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f1a:	4299      	cmp	r1, r3
 8002f1c:	d002      	beq.n	8002f24 <__swsetup_r+0x48>
 8002f1e:	4628      	mov	r0, r5
 8002f20:	f7ff fb2a 	bl	8002578 <_free_r>
 8002f24:	2300      	movs	r3, #0
 8002f26:	6363      	str	r3, [r4, #52]	; 0x34
 8002f28:	89a3      	ldrh	r3, [r4, #12]
 8002f2a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002f2e:	81a3      	strh	r3, [r4, #12]
 8002f30:	2300      	movs	r3, #0
 8002f32:	6063      	str	r3, [r4, #4]
 8002f34:	6923      	ldr	r3, [r4, #16]
 8002f36:	6023      	str	r3, [r4, #0]
 8002f38:	89a3      	ldrh	r3, [r4, #12]
 8002f3a:	f043 0308 	orr.w	r3, r3, #8
 8002f3e:	81a3      	strh	r3, [r4, #12]
 8002f40:	6923      	ldr	r3, [r4, #16]
 8002f42:	b94b      	cbnz	r3, 8002f58 <__swsetup_r+0x7c>
 8002f44:	89a3      	ldrh	r3, [r4, #12]
 8002f46:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f4e:	d003      	beq.n	8002f58 <__swsetup_r+0x7c>
 8002f50:	4621      	mov	r1, r4
 8002f52:	4628      	mov	r0, r5
 8002f54:	f000 f85d 	bl	8003012 <__smakebuf_r>
 8002f58:	89a0      	ldrh	r0, [r4, #12]
 8002f5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f5e:	f010 0301 	ands.w	r3, r0, #1
 8002f62:	d00a      	beq.n	8002f7a <__swsetup_r+0x9e>
 8002f64:	2300      	movs	r3, #0
 8002f66:	60a3      	str	r3, [r4, #8]
 8002f68:	6963      	ldr	r3, [r4, #20]
 8002f6a:	425b      	negs	r3, r3
 8002f6c:	61a3      	str	r3, [r4, #24]
 8002f6e:	6923      	ldr	r3, [r4, #16]
 8002f70:	b943      	cbnz	r3, 8002f84 <__swsetup_r+0xa8>
 8002f72:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f76:	d1c4      	bne.n	8002f02 <__swsetup_r+0x26>
 8002f78:	bd38      	pop	{r3, r4, r5, pc}
 8002f7a:	0781      	lsls	r1, r0, #30
 8002f7c:	bf58      	it	pl
 8002f7e:	6963      	ldrpl	r3, [r4, #20]
 8002f80:	60a3      	str	r3, [r4, #8]
 8002f82:	e7f4      	b.n	8002f6e <__swsetup_r+0x92>
 8002f84:	2000      	movs	r0, #0
 8002f86:	e7f7      	b.n	8002f78 <__swsetup_r+0x9c>
 8002f88:	20000064 	.word	0x20000064

08002f8c <_sbrk_r>:
 8002f8c:	b538      	push	{r3, r4, r5, lr}
 8002f8e:	2300      	movs	r3, #0
 8002f90:	4d05      	ldr	r5, [pc, #20]	; (8002fa8 <_sbrk_r+0x1c>)
 8002f92:	4604      	mov	r4, r0
 8002f94:	4608      	mov	r0, r1
 8002f96:	602b      	str	r3, [r5, #0]
 8002f98:	f7fd fae2 	bl	8000560 <_sbrk>
 8002f9c:	1c43      	adds	r3, r0, #1
 8002f9e:	d102      	bne.n	8002fa6 <_sbrk_r+0x1a>
 8002fa0:	682b      	ldr	r3, [r5, #0]
 8002fa2:	b103      	cbz	r3, 8002fa6 <_sbrk_r+0x1a>
 8002fa4:	6023      	str	r3, [r4, #0]
 8002fa6:	bd38      	pop	{r3, r4, r5, pc}
 8002fa8:	2000025c 	.word	0x2000025c

08002fac <memchr>:
 8002fac:	4603      	mov	r3, r0
 8002fae:	b510      	push	{r4, lr}
 8002fb0:	b2c9      	uxtb	r1, r1
 8002fb2:	4402      	add	r2, r0
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	d101      	bne.n	8002fbe <memchr+0x12>
 8002fba:	2000      	movs	r0, #0
 8002fbc:	e003      	b.n	8002fc6 <memchr+0x1a>
 8002fbe:	7804      	ldrb	r4, [r0, #0]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	428c      	cmp	r4, r1
 8002fc4:	d1f6      	bne.n	8002fb4 <memchr+0x8>
 8002fc6:	bd10      	pop	{r4, pc}

08002fc8 <__swhatbuf_r>:
 8002fc8:	b570      	push	{r4, r5, r6, lr}
 8002fca:	460c      	mov	r4, r1
 8002fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fd0:	4615      	mov	r5, r2
 8002fd2:	2900      	cmp	r1, #0
 8002fd4:	461e      	mov	r6, r3
 8002fd6:	b096      	sub	sp, #88	; 0x58
 8002fd8:	da0c      	bge.n	8002ff4 <__swhatbuf_r+0x2c>
 8002fda:	89a3      	ldrh	r3, [r4, #12]
 8002fdc:	2100      	movs	r1, #0
 8002fde:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002fe2:	bf0c      	ite	eq
 8002fe4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002fe8:	2340      	movne	r3, #64	; 0x40
 8002fea:	2000      	movs	r0, #0
 8002fec:	6031      	str	r1, [r6, #0]
 8002fee:	602b      	str	r3, [r5, #0]
 8002ff0:	b016      	add	sp, #88	; 0x58
 8002ff2:	bd70      	pop	{r4, r5, r6, pc}
 8002ff4:	466a      	mov	r2, sp
 8002ff6:	f000 f849 	bl	800308c <_fstat_r>
 8002ffa:	2800      	cmp	r0, #0
 8002ffc:	dbed      	blt.n	8002fda <__swhatbuf_r+0x12>
 8002ffe:	9901      	ldr	r1, [sp, #4]
 8003000:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003004:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003008:	4259      	negs	r1, r3
 800300a:	4159      	adcs	r1, r3
 800300c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003010:	e7eb      	b.n	8002fea <__swhatbuf_r+0x22>

08003012 <__smakebuf_r>:
 8003012:	898b      	ldrh	r3, [r1, #12]
 8003014:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003016:	079d      	lsls	r5, r3, #30
 8003018:	4606      	mov	r6, r0
 800301a:	460c      	mov	r4, r1
 800301c:	d507      	bpl.n	800302e <__smakebuf_r+0x1c>
 800301e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003022:	6023      	str	r3, [r4, #0]
 8003024:	6123      	str	r3, [r4, #16]
 8003026:	2301      	movs	r3, #1
 8003028:	6163      	str	r3, [r4, #20]
 800302a:	b002      	add	sp, #8
 800302c:	bd70      	pop	{r4, r5, r6, pc}
 800302e:	466a      	mov	r2, sp
 8003030:	ab01      	add	r3, sp, #4
 8003032:	f7ff ffc9 	bl	8002fc8 <__swhatbuf_r>
 8003036:	9900      	ldr	r1, [sp, #0]
 8003038:	4605      	mov	r5, r0
 800303a:	4630      	mov	r0, r6
 800303c:	f7ff fb04 	bl	8002648 <_malloc_r>
 8003040:	b948      	cbnz	r0, 8003056 <__smakebuf_r+0x44>
 8003042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003046:	059a      	lsls	r2, r3, #22
 8003048:	d4ef      	bmi.n	800302a <__smakebuf_r+0x18>
 800304a:	f023 0303 	bic.w	r3, r3, #3
 800304e:	f043 0302 	orr.w	r3, r3, #2
 8003052:	81a3      	strh	r3, [r4, #12]
 8003054:	e7e3      	b.n	800301e <__smakebuf_r+0xc>
 8003056:	89a3      	ldrh	r3, [r4, #12]
 8003058:	6020      	str	r0, [r4, #0]
 800305a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800305e:	81a3      	strh	r3, [r4, #12]
 8003060:	9b00      	ldr	r3, [sp, #0]
 8003062:	6120      	str	r0, [r4, #16]
 8003064:	6163      	str	r3, [r4, #20]
 8003066:	9b01      	ldr	r3, [sp, #4]
 8003068:	b15b      	cbz	r3, 8003082 <__smakebuf_r+0x70>
 800306a:	4630      	mov	r0, r6
 800306c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003070:	f000 f81e 	bl	80030b0 <_isatty_r>
 8003074:	b128      	cbz	r0, 8003082 <__smakebuf_r+0x70>
 8003076:	89a3      	ldrh	r3, [r4, #12]
 8003078:	f023 0303 	bic.w	r3, r3, #3
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	81a3      	strh	r3, [r4, #12]
 8003082:	89a3      	ldrh	r3, [r4, #12]
 8003084:	431d      	orrs	r5, r3
 8003086:	81a5      	strh	r5, [r4, #12]
 8003088:	e7cf      	b.n	800302a <__smakebuf_r+0x18>
	...

0800308c <_fstat_r>:
 800308c:	b538      	push	{r3, r4, r5, lr}
 800308e:	2300      	movs	r3, #0
 8003090:	4d06      	ldr	r5, [pc, #24]	; (80030ac <_fstat_r+0x20>)
 8003092:	4604      	mov	r4, r0
 8003094:	4608      	mov	r0, r1
 8003096:	4611      	mov	r1, r2
 8003098:	602b      	str	r3, [r5, #0]
 800309a:	f7fd fa3b 	bl	8000514 <_fstat>
 800309e:	1c43      	adds	r3, r0, #1
 80030a0:	d102      	bne.n	80030a8 <_fstat_r+0x1c>
 80030a2:	682b      	ldr	r3, [r5, #0]
 80030a4:	b103      	cbz	r3, 80030a8 <_fstat_r+0x1c>
 80030a6:	6023      	str	r3, [r4, #0]
 80030a8:	bd38      	pop	{r3, r4, r5, pc}
 80030aa:	bf00      	nop
 80030ac:	2000025c 	.word	0x2000025c

080030b0 <_isatty_r>:
 80030b0:	b538      	push	{r3, r4, r5, lr}
 80030b2:	2300      	movs	r3, #0
 80030b4:	4d05      	ldr	r5, [pc, #20]	; (80030cc <_isatty_r+0x1c>)
 80030b6:	4604      	mov	r4, r0
 80030b8:	4608      	mov	r0, r1
 80030ba:	602b      	str	r3, [r5, #0]
 80030bc:	f7fd fa39 	bl	8000532 <_isatty>
 80030c0:	1c43      	adds	r3, r0, #1
 80030c2:	d102      	bne.n	80030ca <_isatty_r+0x1a>
 80030c4:	682b      	ldr	r3, [r5, #0]
 80030c6:	b103      	cbz	r3, 80030ca <_isatty_r+0x1a>
 80030c8:	6023      	str	r3, [r4, #0]
 80030ca:	bd38      	pop	{r3, r4, r5, pc}
 80030cc:	2000025c 	.word	0x2000025c

080030d0 <_init>:
 80030d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d2:	bf00      	nop
 80030d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030d6:	bc08      	pop	{r3}
 80030d8:	469e      	mov	lr, r3
 80030da:	4770      	bx	lr

080030dc <_fini>:
 80030dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030de:	bf00      	nop
 80030e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030e2:	bc08      	pop	{r3}
 80030e4:	469e      	mov	lr, r3
 80030e6:	4770      	bx	lr
