#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c83b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca4280 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1c8c6d0 .functor NOT 1, L_0x1cda550, C4<0>, C4<0>, C4<0>;
L_0x1c86fd0 .functor XOR 3, L_0x1cda050, L_0x1cda240, C4<000>, C4<000>;
L_0x1ca51b0 .functor XOR 3, L_0x1c86fd0, L_0x1cda3e0, C4<000>, C4<000>;
v0x1cd8c90_0 .net *"_ivl_10", 2 0, L_0x1cda3e0;  1 drivers
v0x1cd8d90_0 .net *"_ivl_12", 2 0, L_0x1ca51b0;  1 drivers
v0x1cd8e70_0 .net *"_ivl_2", 2 0, L_0x1cd9fb0;  1 drivers
v0x1cd8f30_0 .net *"_ivl_4", 2 0, L_0x1cda050;  1 drivers
v0x1cd9010_0 .net *"_ivl_6", 2 0, L_0x1cda240;  1 drivers
v0x1cd9140_0 .net *"_ivl_8", 2 0, L_0x1c86fd0;  1 drivers
v0x1cd9220_0 .var "clk", 0 0;
v0x1cd92c0_0 .net "disc_dut", 0 0, v0x1cd83a0_0;  1 drivers
v0x1cd9360_0 .net "disc_ref", 0 0, L_0x1cd9bf0;  1 drivers
v0x1cd9490_0 .net "err_dut", 0 0, v0x1cd8460_0;  1 drivers
v0x1cd9530_0 .net "err_ref", 0 0, L_0x1cd9e70;  1 drivers
v0x1cd9600_0 .net "flag_dut", 0 0, v0x1cd8500_0;  1 drivers
v0x1cd96d0_0 .net "flag_ref", 0 0, L_0x1cd9ce0;  1 drivers
v0x1cd97a0_0 .net "in", 0 0, v0x1cd7910_0;  1 drivers
v0x1cd9840_0 .net "reset", 0 0, v0x1cd79b0_0;  1 drivers
v0x1cd98e0_0 .var/2u "stats1", 287 0;
v0x1cd9980_0 .var/2u "strobe", 0 0;
v0x1cd9a20_0 .net "tb_match", 0 0, L_0x1cda550;  1 drivers
v0x1cd9ac0_0 .net "tb_mismatch", 0 0, L_0x1c8c6d0;  1 drivers
L_0x1cd9fb0 .concat [ 1 1 1 0], L_0x1cd9e70, L_0x1cd9ce0, L_0x1cd9bf0;
L_0x1cda050 .concat [ 1 1 1 0], L_0x1cd9e70, L_0x1cd9ce0, L_0x1cd9bf0;
L_0x1cda240 .concat [ 1 1 1 0], v0x1cd8460_0, v0x1cd8500_0, v0x1cd83a0_0;
L_0x1cda3e0 .concat [ 1 1 1 0], L_0x1cd9e70, L_0x1cd9ce0, L_0x1cd9bf0;
L_0x1cda550 .cmp/eeq 3, L_0x1cd9fb0, L_0x1ca51b0;
S_0x1ca4410 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1ca4280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "disc";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /OUTPUT 1 "err";
P_0x1c6aa40 .param/l "S0" 0 3 12, C4<0000>;
P_0x1c6aa80 .param/l "S1" 0 3 12, C4<0001>;
P_0x1c6aac0 .param/l "S2" 0 3 12, C4<0010>;
P_0x1c6ab00 .param/l "S3" 0 3 12, C4<0011>;
P_0x1c6ab40 .param/l "S4" 0 3 12, C4<0100>;
P_0x1c6ab80 .param/l "S5" 0 3 12, C4<0101>;
P_0x1c6abc0 .param/l "S6" 0 3 12, C4<0110>;
P_0x1c6ac00 .param/l "SDISC" 0 3 12, C4<1000>;
P_0x1c6ac40 .param/l "SERR" 0 3 12, C4<0111>;
P_0x1c6ac80 .param/l "SFLAG" 0 3 12, C4<1001>;
L_0x7f3944f46018 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x1c92e50_0 .net/2u *"_ivl_0", 3 0, L_0x7f3944f46018;  1 drivers
L_0x7f3944f46060 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x1c92ef0_0 .net/2u *"_ivl_4", 3 0, L_0x7f3944f46060;  1 drivers
L_0x7f3944f460a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x1c8c7e0_0 .net/2u *"_ivl_8", 3 0, L_0x7f3944f460a8;  1 drivers
v0x1c870a0_0 .net "clk", 0 0, v0x1cd9220_0;  1 drivers
v0x1cd70b0_0 .net "disc", 0 0, L_0x1cd9bf0;  alias, 1 drivers
v0x1cd71c0_0 .net "err", 0 0, L_0x1cd9e70;  alias, 1 drivers
v0x1cd7280_0 .net "flag", 0 0, L_0x1cd9ce0;  alias, 1 drivers
v0x1cd7340_0 .net "in", 0 0, v0x1cd7910_0;  alias, 1 drivers
v0x1cd7400_0 .net "reset", 0 0, v0x1cd79b0_0;  alias, 1 drivers
v0x1cd74c0_0 .var "state", 3 0;
E_0x1c9deb0 .event posedge, v0x1c870a0_0;
L_0x1cd9bf0 .cmp/eq 4, v0x1cd74c0_0, L_0x7f3944f46018;
L_0x1cd9ce0 .cmp/eq 4, v0x1cd74c0_0, L_0x7f3944f46060;
L_0x1cd9e70 .cmp/eq 4, v0x1cd74c0_0, L_0x7f3944f460a8;
S_0x1cd7660 .scope module, "stim1" "stimulus_gen" 3 103, 3 40 0, S_0x1ca4280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "in";
v0x1cd7850_0 .net "clk", 0 0, v0x1cd9220_0;  alias, 1 drivers
v0x1cd7910_0 .var "in", 0 0;
v0x1cd79b0_0 .var "reset", 0 0;
E_0x1c9c1a0/0 .event negedge, v0x1c870a0_0;
E_0x1c9c1a0/1 .event posedge, v0x1c870a0_0;
E_0x1c9c1a0 .event/or E_0x1c9c1a0/0, E_0x1c9c1a0/1;
S_0x1cd7a50 .scope module, "top_module1" "top_module" 3 116, 4 1 0, S_0x1ca4280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "disc";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /OUTPUT 1 "err";
P_0x1cd7c30 .param/l "ERROR" 1 4 17, C4<111>;
P_0x1cd7c70 .param/l "WAIT_1" 1 4 11, C4<001>;
P_0x1cd7cb0 .param/l "WAIT_2" 1 4 12, C4<010>;
P_0x1cd7cf0 .param/l "WAIT_3" 1 4 13, C4<011>;
P_0x1cd7d30 .param/l "WAIT_4" 1 4 14, C4<100>;
P_0x1cd7d70 .param/l "WAIT_5" 1 4 15, C4<101>;
P_0x1cd7db0 .param/l "WAIT_6" 1 4 16, C4<110>;
P_0x1cd7df0 .param/l "WAIT_ZERO" 1 4 10, C4<000>;
v0x1cd8290_0 .net "clk", 0 0, v0x1cd9220_0;  alias, 1 drivers
v0x1cd83a0_0 .var "disc", 0 0;
v0x1cd8460_0 .var "err", 0 0;
v0x1cd8500_0 .var "flag", 0 0;
v0x1cd85c0_0 .net "in", 0 0, v0x1cd7910_0;  alias, 1 drivers
v0x1cd8700_0 .var "next_state", 2 0;
v0x1cd87e0_0 .net "reset", 0 0, v0x1cd79b0_0;  alias, 1 drivers
v0x1cd88d0_0 .var "state", 2 0;
E_0x1cb9110 .event anyedge, v0x1cd88d0_0, v0x1cd7340_0;
S_0x1cd8a70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 126, 3 126 0, S_0x1ca4280;
 .timescale -12 -12;
E_0x1c7fa20 .event anyedge, v0x1cd9980_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd9980_0;
    %nor/r;
    %assign/vec4 v0x1cd9980_0, 0;
    %wait E_0x1c7fa20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cd7660;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cd79b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd7910_0, 0;
    %wait E_0x1c9deb0;
    %pushi/vec4 800, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c9c1a0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1cd79b0_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x1cd7910_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ca4410;
T_2 ;
    %wait E_0x1c9deb0;
    %load/vec4 v0x1cd74c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x1cd7340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %assign/vec4 v0x1cd74c0_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1cd7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cd74c0_0, 0;
T_2.32 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1cd7a50;
T_3 ;
    %wait E_0x1c9deb0;
    %load/vec4 v0x1cd87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cd88d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1cd8700_0;
    %assign/vec4 v0x1cd88d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1cd7a50;
T_4 ;
    %wait E_0x1cb9110;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd8500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd8460_0, 0, 1;
    %load/vec4 v0x1cd88d0_0;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %load/vec4 v0x1cd88d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.9 ;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.12 ;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.14 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.16 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.18 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.20 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cd8460_0, 0, 1;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cd83a0_0, 0, 1;
T_4.22 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1cd85c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cd8460_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0x1cd88d0_0;
    %cmpi/e 6, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.27, 4;
    %load/vec4 v0x1cd85c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cd8700_0, 0, 3;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cd8500_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1ca4280;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd9220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd9980_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1ca4280;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd9220_0;
    %inv;
    %store/vec4 v0x1cd9220_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1ca4280;
T_7 ;
    %vpi_call/w 3 95 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 96 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cd7850_0, v0x1cd9ac0_0, v0x1cd9220_0, v0x1cd9840_0, v0x1cd97a0_0, v0x1cd9360_0, v0x1cd92c0_0, v0x1cd96d0_0, v0x1cd9600_0, v0x1cd9530_0, v0x1cd9490_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1ca4280;
T_8 ;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "disc", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "disc" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "flag", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "flag" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "err", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "err" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1ca4280;
T_9 ;
    %wait E_0x1c9c1a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd98e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
    %load/vec4 v0x1cd9a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd98e0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1cd9360_0;
    %load/vec4 v0x1cd9360_0;
    %load/vec4 v0x1cd92c0_0;
    %xor;
    %load/vec4 v0x1cd9360_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1cd96d0_0;
    %load/vec4 v0x1cd96d0_0;
    %load/vec4 v0x1cd9600_0;
    %xor;
    %load/vec4 v0x1cd96d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1cd9530_0;
    %load/vec4 v0x1cd9530_0;
    %load/vec4 v0x1cd9490_0;
    %xor;
    %load/vec4 v0x1cd9530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1cd98e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd98e0_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_hdlc/fsm_hdlc_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/fsm_hdlc/iter0/response4/top_module.sv";
