#Format:
#  Sub Channel-name
#  Selector-value (0xhex).
#  bit0
#  ....
#  bit14
# [ blank line+]
#
# 4 digits number mean alternative/muxed reading. Selector value in bits 7-0. High byte TBD.
#  Channel 0 mode - allows a selection of 6 sub channels from Modem or Controller.
#  Sub Channel sequance: 1.Modem  2.Controller

lcu_modem_subch_0
0x00
wAgcSyncTimeMon[11:0]
wAgcStateMon[2:0]

lcu_modem_subch_1
0x01
wAgcGB2GainNowMon[3:0]
wAgcGB1GainNowMon[1:0]
wAgcLnaGainNowMon[1:0]
wAgcSetPointMon[6:0]

lcu_modem_subch_2
0x02
wLcuCoreBrEdrSyncSymComplete
wSmplAdjBwdSet
wSmplAdjFwdSet
wLcuCoreBrEdrPhDiscDiff[9:0]

lcu_modem_subch_3
0x03
wEarlyGateSum[9:0]

lcu_modem_subch_4
0x04
wlcuLateGateSum[9:0]

lcu_modem_subch_5
0x05
wlcuCoreBrEdrAngleErr[9:0]

lcu_modem_subch_6
0x06
wlcuCoreBrEdrSmplSymb[2:0]
wLcuCoreBrEdrPeakPosition[3:0]

lcu_modem_subch_7
0x07
wModeComCordicPhaseOut[9:0]

lcu_modem_subch_8
0x08
wLcuCoreBrEdrPhDiscDiff[9:0]

lcu_modem_subch_9
0x09
wFreqDrift_13_4[9:0]

lcu_modem_subch_10
0x0A
wLcuPhmapPhase[2:0]
wBtcIntTxData[2:0]
wBtcIntTxSync
iBtcModSel[2:0]

lcu_modem_subch_11
0x0B
wLcuGfConvOut[9:0]

lcu_modem_subch_12
0x0C
wLcuGfConvOut2M[9:0]

lcu_modem_subch_13
0x0D
wLcuGfskTxPhase[10:0]

lcu_modem_subch_14
0x0E
wModeComLcuPhaseOut_PhaseAcc[7:0]

lcu_modem_subch_15
0x0F
wModeComInPhase_sincoslut[7:0]

lcu_modem_subch_16
0x10
iSysResetAN
oBtcSifDin
iBtcSifDout
iBtcSifEnOut
oRifSpiSel
oRifSpiMosi
iRifSpiMiso
wLcuBtcIntModSel[2:0]

lcu_modem_subch_17
0x11
wAgcSatMon
oAgcLpf2Gain[3:0]
oAgcLpf1Gain[1:0]
oAgcLnaGain[1:0]
oAgcComplete
iRifRxSync
iRifAgcEn
oBtcRxSync
iBtcIntCorrComp
oSyncDetect

lcu_modem_subch_18
0x12
iRifIRxData[9:0]

lcu_modem_subch_19
0x13
iRifQRxData[9:0]

lcu_modem_subch_20
0x14
iRifIRxDataIqFix[9:0]

lcu_modem_subch_21
0x15
iRifQRxDataIqFix[9:0]

lcu_modem_subch_22
0x16
iBtcTxData[2:0]

lcu_modem_subch_23
0x17
oRifTxSync
iBtcTxOn

lcu_modem_subch_24
0x18
oRifTxIA[7:0]

lcu_modem_subch_25
0x19
oRifTxQP[7:0]

lcu_modem_subch_26
0x1A
wModeComCordicPhaseOut[9:0]

lcu_modem_subch_27
0x1B
wLcuCorePhDiscDiff[9:0]

lcu_modem_subch_28
0x1C
wLcuCorePhDiscDiffSat[9:0]

lcu_modem_subch_29
0x1D
wPhaseAccIndex[7:0]

lcu_modem_subch_30
0x1E
wFreqOffs_13_4[9:0]

lcu_modem_subch_31
0x1F
null

lcu_subch_0
0x20
oLcu_present_op_over
oLcu_present_op_btc_rx
oLcu_present_op_btc_tx
oLcu_present_op_sll_rx
oLcu_present_op_sll_tx
ext_pta_rx_req
rif_txon_o
ext_pta_tx_req
ext_pta_priority
rif_mod_sel[2:0]
rif_sif_en_out
rif_sif_dout_o
rif_sif_din_i

lcu_subch_1
0x21
ext_pta_btc_ble
ext_pta_gnt
ext_pta_ch_index[6:0]
oLcu_pta_case[5:0]

lcu_subch_2
0x22
rif_hop_ch[6:0]
rif_rx_en
rif_tx_en
rif_txrx_data2_i
rif_txrx_data1_i
rif_txrx_data_i
rif_txrx_data2_o
rif_txrx_data1_o
rif_txrx_data_o

lcu_subch_3
0x23
oLcu_btc_rcurrent_st[2:0]
oLcu_pause_txrx
oLcu_cntr[3:0]
oLcu_ps[2:0]
oLcu_master_txrx_cs[3:0]

lcu_subch_4
0x24
oLcu_cst[4:0]
oLcu_slave_txrx_cs[3:0]
oLcu_start_txrx_en
oLcu_cbk_master_slave
oLcu_lut_cs[3:0]

lcu_subch_5
0x25
oLcu_btc_txrx_cs[4:0]
oLcu_connection_state
oLcu_btc_cs[4:0]
oLcu_csm_plheader_en
oLcu_csm_plheader_16
oLcu_rif_si_done
oLcu_btc_cbk_start_si

lcu_subch_6
0x26
oLcu_slave_tx_start
oLcu_slave_tx_abort
oLcu_pcd_tx_over
oLcu_lut_tx_en
oLcu_lut_pkt_type[3:0]
oLcu_pcd_tx_over_mod
oLcu_btc_cbk_tx_cycle
oLcu_txrx_tx_cycle
oLcu_cbk_send_id

lcu_subch_7
0x27
oLcu_slave_tx_sco
oLcu_start_txslot_pulse
oLcu_txon_delay[7:0]
oLcu_slave_txenable
oLcu_csm_access_en
oLcu_csm_tx_slot
rif_tx_pa_en
rif_dac_en

lcu_subch_8
0x28
rif_tx_power[7:0]
oLcu_cbk_eir_txen
oLcu_txtimer_enable
oLcu_btc_wbtcmod_tx_enb_neg_edge
oLcu_btc_wbtcmod_tx_enb_pos_edge

lcu_subch_9
0x29
oLcu_comm_cs[3:0]
oLcu_txrx_counter[10:0]

lcu_subch_10
0x2A
oLcu_start_rxslot
oLcu_pcd_rx_over
oLcu_pcd_rx_trig
oLcu_csm_rx_slot
oLcu_trig_fail_conn
oLcu_pcd_rxtrig_reg
oLcu_pcd_rx_over_mod
oLcu_btc_cbk_rx_cycle
oLcu_start_listen
rif_rx_adc_data_en
rif_rx_adc_en
rif_sync_detect
rif_corr_comp
rif_rx_data_valid

lcu_subch_11
0x2B
oLcu_cbk_rx_end
oLcu_tmg_rx_eir_fail
oLcu_pcd_rx_eir
oLcu_pcd_rx_trig_mod
oLcu_m7_lut_rx_cycle
oLcu_m6_lut_rx_cycle
oLcu_m5_lut_rx_cycle
oLcu_m4_lut_rx_cycle
oLcu_m3_lut_rx_cycle
oLcu_m2_lut_rx_cycle
oLcu_m1_lut_rx_cycle
oLcu_rxtimer_enable
oLcu_master_rxenable
oLcu_tmg_rx_eir_fail
oLcu_pcd_rx_eir

lcu_subch_12
0x2C
oLcu_rx_done_without_err
oLcu_rx_done_with_err
oLcu_pcd_error
oLcu_hec_err

lcu_subch_13
0x2D
oLcu_access_addr_done
oLcu_preamble_done
oLcu_rampup_done
oLcu_sll_wbtcmod_tx_enb_neg_edge
oLcu_sll_wbtcmod_tx_enb_pos_edge
oLcu_sll_cbk_tx_cycle
oLcu_ps_tx[3:0]
oLcu_sll_txrx_cs[4:0]

lcu_subch_14
0x2E
oLcu_sll_si_done
oLcu_sll_cbk_start_si
oLcu_tx2rx_tifs_done
oLcu_tx_rpt
oLcu_tx_start
oLcu_term2_done
oLcu_coded_pkt
oLcu_tx_sm_en
oLcu_tx_done
oLcu_crc_done
oLcu_payload_done
oLcu_term1_done
oLcu_ci_done
oLcu_zero_payload
oLcu_header_done

lcu_subch_15
0x2F
oLcu_sll_spi_rw
oLcu_sll_spi_trigger
oLcu_sll_spe
oLcu_sll_current_state[3:0]
oLcu_cte_done
oLcu_cte_en
oLcu_sll_wcounter_exp
oLcu_sll_rcurrent_st[2:0]
oLcu_sll_cnt_over
oLcu_sll_rf_bus2

lcu_subch_16
0x30
oLcu_sll_addr_data_interval[1:0]
oLcu_sll_interval_counter[1:0]
oLcu_sll_addr_bits_no[5:0]
oLcu_sll_bit_count[4:0]

lcu_subch_17
0x31
oLcu_sll_addr_data_first
oLcu_sll_w4_w3
oLcu_sll_en_d_period[1:0]
oLcu_sll_en_clk_d_d[1:0]
oLcu_sll_en_clk_a_d[1:0]
oLcu_sll_data_bits_no[5:0]
oLcu_sll_shift_edge

lcu_subch_18
0x32
oLcu_payload_done_rx
oLcu_zero_payload_rx
oLcu_header_done_rx
oLcu_access_addr_match_found
oLcu_preamble_match_found
oLcu_rampup_done_rx
oLcu_rx_sm_en_pulse
oLcu_ps_rx[3:0]
oLcu_rx2tx_tifs_done
oLcu_rx_abort
oLcu_rx_rpt
oLcu_rx_start

lcu_subch_19
0x33
oLcu_sll_cbk_rx_cycle
oLcu_cbk_en_rx
oLcu_cte_done_rx
oLcu_cte_en_rx
oLcu_crc_done_rx

lcu_subch_20
0x34
oLcu_pld_proc_not_started
oLcu_ecf_adata_blks_pending
oLcu_mic_blk_done
oLcu_ccm_mic_done
oLcu_ccm_data_valid
oLcu_ecf_pld_exist
oLcu_ecf_adata_last_blk
oLcu_enc_dec
oLcu_ccm_ready
oLcu_ecb_ccm
oLcu_start_proc_pulse
oLcu_enc_cs[3:0]

lcu_subch_21
0x35
oLcu_remaining_payload[7:0]
oLcu_rd_ps[2:0]
oLcu_pld_blk_cnt_max_minus_1[3:0]

lcu_subch_22
0x36
oLcu_start_proc_pulse_int_d
oLcu_fifo_empty
oLcu_ecf_pld_last_blk
oLcu_ecf_ax_calc_en
oLcu_ecf_mic_calc_en
oLcu_rd_128_done

lcu_subch_23
0x37
oLcu_timer_expired_int_1
oLcu_timer_loaded_1
oLcu_timer_en_q_1[2:0]
oLcu_timer_ps_1[1:0]
oLcu_timer_expired_int_0
oLcu_timer_loaded_0
oLcu_timer_en_q_0[2:0]
oLcu_timer_ps_0[1:0]

lcu_subch_24
0x38
oLcu_timer_expired_int_3
oLcu_timer_loaded_3
oLcu_timer_en_q_3[2:0]
oLcu_timer_ps_3[1:0]
oLcu_timer_expired_int_2
oLcu_timer_loaded_2
oLcu_timer_en_q_2[2:0]
oLcu_timer_ps_2[1:0]

lcu_subch_25
0x39
oLcu_timer_expired_int_5
oLcu_timer_loaded_5
oLcu_timer_en_q_5[2:0]
oLcu_timer_ps_5[1:0]
oLcu_timer_expired_int_4
oLcu_timer_loaded_4
oLcu_timer_en_q_4[2:0]
oLcu_timer_ps_4[1:0]

lcu_subch_26
0x3A
oLcu_timer_expired_int_7
oLcu_timer_loaded_7
oLcu_timer_en_q_7[2:0]
oLcu_timer_ps_7[1:0]
oLcu_timer_expired_int_6
oLcu_timer_loaded_6
oLcu_timer_en_q_6[2:0]
oLcu_timer_ps_6[1:0]

lcu_subch_27
0x3B
oLcu_fec_op_en
oLcu_hec_addr_match
oLcu_fec_shift_en
oLcu_slave1_crc_pkt
oLcu_slave0_crc_pkt
oLcu_hec_frame_aux
oLcu_hec_frame_ev4
oLcu_hec_frame_ev
oLcu_hec_frame_23
oLcu_pcd_hec_mismatch
oLcu_hec_frame_dv
oLcu_hec_frame_pol
oLcu_hec_frame_nul
oLcu_hec_frame_fhs

lcu_subch_28
0x3C
oLcu_non_pld_pkt
oLcu_trig_rec_fhs
oLcu_btc_listen_fhs
oLcu_make
oLcu_hsk_mod79_done
oLcu_pcd_fhs_recd_mod
oLcu_pcd_poll_recd_mod
oLcu_pcd_cntr_zero
oLcu_pcd_idle
oLcu_pcd_nul_recd
oLcu_pcd_poll_recd
oLcu_pcd_fhs_recd
oLcu_trig_fail
oLcu_pld_pkt_trig

lcu_subch_29
0x3D
oLcu_page_scan_start
oLcu_ps_interval_expire
oLcu_second_pscan
oLcu_ps_window_expire
oLcu_page_acl_priority
oLcu_slave_page_resp
oLcu_page_resp
oLcu_lut_page_scan
oLcu_lut_page_resp
oLcu_lut_page
oLcu_cbk_page_scan
oLcu_cbk_page
oLcu_cbk_page_resp
oLcu_comm_page_scan
oLcu_comm_page

lcu_subch_30
0x3E
oLcu_is_interval_expire
oLcu_is_window_expire
oLcu_comm_inq_scan
oLcu_inq_scan_freq
oLcu_pcd_scan_freq
oLcu_btc_inq_resp_state
oLcu_btc_inq_resp
oLcu_inquiry_scan
oLcu_lut_inquiry
oLcu_cbk_inq_resp
oLcu_cbk_inq_scan
oLcu_comm_inquiry_scan
oLcu_comm_inquiry
oLcu_second_iscan

lcu_subch_31
0x3F
oLcu_btc_wcounter_exp
oLcu_btc_cnt_over
oLcu_btc_rf_bus2
oLcu_btc_si_done
oLcu_btc_idle
oLcu_btc_slave_resp
oLcu_slave_response2
oLcu_slave_response1
oLcu_lut_slave_resp2
oLcu_lut_slave_resp1
oLcu_scan_cs[3:0]

lcu_subch_32
0x40
oLcu_non_pld_pkt
oLcu_double_hop
oLcu_fhs_pkt_trig
oLcu_protocol_rec_over
oLcu_send_poll_packet
oLcu_lut_connection
oLcu_lut_send_packet
oLcu_comm_protocol_process
oLcu_comm_nc_am_addr[2:0]
oLcu_btc_send_poll
oLcu_send_packet_addr[2:0]

lcu_subch_33
0x41
oLcu_edr_pkt_type[1:0]
oLcu_sync_undetected
oLcu_ptt
oLcu_edr_si_data_en

lcu_subch_34
0x42
oLcu_expire_deltab
oLcu_mod_beacon
oLcu_kill_beacon
oLcu_start_beacon
oLcu_prev_broadcast_reg
oLcu_expire_nbc
oLcu_expire_nb
oLcu_sample_pulse
oLcu_comm_access
oLcu_comm_beacon
oLcu_master
oLcu_park_cs[3:0]

lcu_subch_35
0x43
oLcu_expire_connection
oLcu_prev_broadcast
oLcu_kill_beacon_reg
oLcu_expire_maccess
oLcu_expire_npoll
oLcu_expire_taccess
oLcu_unpark_req_reg
oLcu_ar_addr[7:0]

lcu_subch_36
0x44
oLcu_m_access[3:0]
oLcu_clk0_pulse_reg
oLcu_poll_rcvd_slave
oLcu_poll_rcvd_master
oLcu_ar_counter[7:0]

lcu_subch_37
0x45
oLcu_1_packet_received
oLcu_1_comm_sniff
oLcu_1_sniff_state_change
oLcu_1_sample_pulse
oLcu_1_sniff_cs[1:0]
oLcu_0_lut_corre_en
oLcu_0_sniff_to
oLcu_0_attempt_to
oLcu_0_packet_received
oLcu_0_comm_sniff
oLcu_0_sniff_state_change
oLcu_0_sample_pulse
oLcu_0_sniff_cs[1:0]

lcu_subch_38
0x46
oLcu_m2_acl_pkt_recd
oLcu_m2_clk1_nedge
oLcu_m2_sniff_start
oLcu_m2_sniff_cs[1:0]
oLcu_m1_sniff_to
oLcu_m1_attempt_to
oLcu_m1_acl_pkt_recd
oLcu_m1_clk1_nedge
oLcu_m1_sniff_start
oLcu_m1_sniff_cs[1:0]
oLcu_1_lut_corre_en
oLcu_1_sniff_to
oLcu_1_attempt_to

lcu_subch_39
0x47
oLcu_m4_attempt_to
oLcu_m4_acl_pkt_recd
oLcu_m4_clk1_nedge
oLcu_m4_sniff_start
oLcu_m4_sniff_cs[1:0]
oLcu_m3_sniff_to
oLcu_m3_attempt_to
oLcu_m3_acl_pkt_recd
oLcu_m3_clk1_nedge
oLcu_m3_sniff_start
oLcu_m3_sniff_cs[1:0]
oLcu_m2_sniff_to
oLcu_m2_attempt_to

lcu_subch_40
0x48
oLcu_m6_sniff_to
oLcu_m6_attempt_to
oLcu_m6_acl_pkt_recd
oLcu_m6_clk1_nedge
oLcu_m6_sniff_start
oLcu_m6_sniff_cs[1:0]
oLcu_m5_sniff_to
oLcu_m5_attempt_to
oLcu_m5_acl_pkt_recd
oLcu_m5_clk1_nedge
oLcu_m5_sniff_start
oLcu_m5_sniff_cs[1:0]
oLcu_m4_sniff_to

lcu_subch_41
0x49
oLcu_sniff_window[6:0]
oLcu_kill_sniff
oLcu_m7_sniff_to
oLcu_m7_attempt_to
oLcu_m7_acl_pkt_recd
oLcu_m7_clk1_nedge
oLcu_m7_sniff_start
oLcu_m7_sniff_cs[1:0]

lcu_subch_42
0x4A
oLcu_kill_hold
oLcu_tpoll_sniff_esco_prty
oLcu_sniff_prty_over_acl
oLcu_tpoll_sniff_sco_prty
oLcu_lpw_wakeup
oLcu_park_double_hop
oLcu_hold
oLcu_sniff_slot
oLcu_beacon_slot
oLcu_sniff
oLcu_mod_beacon

lcu_subch_43
0x4B
oLcu_rf_test_en
oLcu_rf_test_mode

lcu_subch_44
0x4C
oLcu_btc_extra_clk_cycle
oLcu_btc_shift_edge
oLcu_btc_en_clk_d_d[1:0]
oLcu_btc_addr_data_first
oLcu_btc_en_clk_a_d[1:0]
oLcu_btc_w4_w3
oLcu_btc_spi_rw
oLcu_btc_spi_trigger
oLcu_btc_spe
oLcu_btc_current_state[3:0]

lcu_subch_45
0x4D
oLcu_btc_interval_counter[1:0]
oLcu_btc_addr_data_interval[1:0]
oLcu_btc_addr_bits_no[5:0]
oLcu_btc_bit_count[4:0]

lcu_subch_46
0x4E
oLcu_btc_en_d_period[1:0]
oLcu_btc_data_bits_no[5:0]

lcu_subch_47
0x4F
oLcu_mss_tdd_mod
oLcu_mss_tdd
oLcu_piconet_idle
oLcu_btc_nc_to
oLcu_en_mss
oLcu_tdd
oLcu_comm_msswitch
oLcu_mss_cst[3:0]

lcu_subch_48
0x50
oLcu_mss_poll_null
oLcu_free_bw
oLcu_scatter_default_state[2:0]
oLcu_slave0_tpoll_conn
oLcu_slave1_tpoll_conn
oLcu_tmg_idle_state
oLcu_master1_conn
oLcu_master0_conn
oLcu_sco_resp_priority
oLcu_sco_tpoll_priority
oLcu_scatter_cs[2:0]

lcu_subch_49
0x51
oLcu_comm_mss_pn0
oLcu_preempt_lpm_pn0
oLcu_tpoll_lpm_priority_pn0
oLcu_pn0_lpm_traffic
oLcu_pn0_state_change
oLcu_pn0_sco_slot
oLcu_pn0_master
oLcu_pn0_slave
oLcu_pn0_disc
oLcu_pn0_active
oLcu_pn0_acl_traffic
oLcu_pn0_master_poll
oLcu_pn0_tpoll_activity

lcu_subch_50
0x52
oLcu_tpoll_init
oLcu_kill_tpoll
oLcu_comm_mss_pn1
oLcu_preempt_lpm_pn1
oLcu_tpoll_lpm_priority_pn1
oLcu_pn1_lpm_traffic
oLcu_pn1_state_change
oLcu_pn1_sco_slot
oLcu_pn1_master
oLcu_pn1_slave
oLcu_pn1_disc
oLcu_pn1_active
oLcu_pn1_acl_traffic
oLcu_pn1_master_poll
oLcu_pn1_tpoll_activity

lcu_subch_51
0x53
oLcu_esco_slot
oLcu_sco_slot
oLcu_sco_trig_fail
oLcu_lut_esco_link
oLcu_esco_end_window
oLcu_acl_traffic
oLcu_comm_kill_protocol
oLcu_override_sco
oLcu_execute
oLcu_acl
oLcu_rif_pos_over
oLcu_esco
oLcu_btc_config_conn
oLcu_sco1
oLcu_sco2

lcu_subch_52
0x54
oLcu_esco_addr[2:0]
oLcu_master_sco_slot
oLcu_esco_retx[6:0]
oLcu_sco_next_state[3:0]

lcu_subch_53
0x55
oLcu_slave_rec_end
oLcu_master_rec_end
oLcu_master_id_trig
oLcu_slaveid_counter_expire
oLcu_slave_prtcounter_expire
oLcu_master_prtcounter_expire
oLcu_slave7_active
oLcu_slave6_active
oLcu_slave2_active
oLcu_slave1_active
oLcu_slave
oLcu_slave_id_trig

lcu_subch_54
0x56
oLcu_sampling_clk
oLcu_sll_extra_clk_cycle
oLcu_clk1
oLcu_sync_clk
oLcu_comm_soft_reset
oLcu_reset_count1

lcu_subch_55
0x57
oLcu_cst_ser[4:0]
oLcu_tmg_bb_counter[9:0]

lcu_subch_56
0x58
oLcu_bit_cntr[12:0]

lcu_subch_57
0x59
oLcu_bit_cntr_next[12:0]

lcu_subch_58
0x5A
oLcu_connector_14_0[14:0]

lcu_subch_59
0x5B
oLcu_sw_profiling_reg_14_0[14:0]

#============================================================================================
# BT Channels 1-19
#============================================================================================
#Format:
#  Channel-name
#  Selector-value (0xhex)
#  bit0
#  ....
#  bit90
# [ blank line+]
# 4 digits number mean alternative/muxed reading. Selector value in bits 7-0. High byte TBD.

BTChannel1
0x100
oLcu_sync_undetected
oLcu_ptt
oLcu_edr_si_data_en
oLcu_hec_frame_ev4
oLcu_hec_frame_ev
oLcu_hec_frame_23
oLcu_fec_op_en
oLcu_cbk_en_rx
oLcu_csm_plheader_16
oLcu_fec_shift_en
oLcu_pcd_hec_mismatch
oLcu_hec_frame_dv
oLcu_hec_frame_pol
oLcu_hec_frame_nul
oLcu_hec_frame_fhs
oLcu_cte_done_rx
oLcu_cte_en_rx
oLcu_crc_done_rx
oLcu_payload_done_rx
oLcu_zero_payload_rx
oLcu_header_done_rx
oLcu_access_addr_match_found
oLcu_preamble_match_found
oLcu_rampup_done_rx
oLcu_rx_sm_en_pulse
oLcu_ps_rx[3:0]
oLcu_term2_done
oLcu_coded_pkt
oLcu_cte_done
oLcu_cte_en
oLcu_crc_done
oLcu_payload_done
oLcu_term1_done
oLcu_ci_done
oLcu_zero_payload
oLcu_header_done
oLcu_access_addr_done
oLcu_preamble_done
oLcu_rampup_done
oLcu_tx_sm_en
oLcu_ps_tx[3:0]
oLcu_timer_expired_int_0
oLcu_timer_loaded_0
oLcu_timer_en_q_0[2:0]
oLcu_timer_ps_0[1:0]
oLcu_fifo_empty
oLcu_ecf_pld_last_blk
oLcu_ecf_ax_calc_en
oLcu_ecf_mic_calc_en
oLcu_rd_128_done
oLcu_remaining_payload[7:0]
oLcu_start_proc_pulse_int_d
oLcu_rd_ps[2:0]
oLcu_pld_blk_cnt_max_minus_1[3:0]
oLcu_pld_proc_not_started
oLcu_ecf_adata_blks_pending
oLcu_mic_blk_done
oLcu_ccm_mic_done
oLcu_ccm_data_valid
oLcu_ecf_pld_exist
oLcu_ecf_adata_last_blk
oLcu_enc_dec
oLcu_ccm_ready
oLcu_ecb_ccm
oLcu_start_proc_pulse
oLcu_enc_cs[3:0]

BTChannel2
0x101
oLcu_esco_retx[6:0]
oLcu_sco_next_state[3:0]
oLcu_csm_plheader_en
oLcu_bit_cntr_next[12:0]
oLcu_non_pld_pkt
oLcu_bit_cntr[12:0]
oLcu_hec_frame_aux
oLcu_sll_extra_clk_cycle
oLcu_sll_shift_edge
oLcu_sll_interval_counter[1:0]
oLcu_sll_addr_data_interval[1:0]
oLcu_sll_data_bits_no[5:0]
oLcu_sll_addr_bits_no[5:0]
oLcu_sll_bit_count[4:0]
oLcu_sll_addr_data_first
oLcu_sll_w4_w3
oLcu_sll_spi_rw
oLcu_sll_spi_trigger
oLcu_sll_spe
oLcu_sll_current_state[3:0]
oLcu_sll_wbtcmod_tx_enb_neg_edge
oLcu_sll_wcounter_exp
oLcu_sll_wbtcmod_tx_enb_pos_edge
oLcu_sll_rcurrent_st[2:0]
oLcu_sll_cnt_over
oLcu_sll_rf_bus2
oLcu_sll_si_done
oLcu_sll_cbk_start_si
oLcu_sll_txrx_cs[4:0]
oLcu_slave

BTChannel3
0x102
oLcu_acl_traffic
oLcu_sniff_window[6:0]
oLcu_cbk_inq_resp
oLcu_cbk_inq_scan
oLcu_lut_slave_resp2
oLcu_comm_kill_protocol
oLcu_cbk_page_scan
oLcu_lut_slave_resp1
oLcu_tmg_rx_eir_fail
oLcu_pcd_rx_eir
oLcu_cbk_eir_txen
oLcu_clk1
oLcu_pcd_rx_over
oLcu_slaveid_counter_expire
oLcu_pcd_tx_over
oLcu_cbk_page
oLcu_cbk_page_resp
oLcu_slave_prtcounter_expire
oLcu_master_prtcounter_expire
oLcu_pcd_nul_recd
oLcu_pcd_poll_recd
oLcu_pcd_fhs_recd
oLcu_pcd_rx_trig
oLcu_comm_page_scan
oLcu_comm_page
oLcu_comm_inquiry_scan
oLcu_comm_inquiry
oLcu_btc_cs[4:0]
oLcu_kill_beacon_sl
oLcu_mod_beacon
oLcu_comm_soft_reset
oLcu_kill_beacon
oLcu_start_beacon
oLcu_tpoll_init
oLcu_kill_tpoll
oLcu_kill_sniff
oLcu_kill_hold
oLcu_sniff
oLcu_hold
oLcu_execute
oLcu_acl
oLcu_new_opcode
oLcu_rif_pos_over
oLcu_connector[15:0]
oLcu_esco
oLcu_btc_config_conn
oLcu_sco1
oLcu_sco2
oLcu_make
oLcu_comm_cs[3:0]
oLcu_csm_access_en
oLcu_csm_rx_slot
oLcu_csm_tx_slot
oLcu_cntr[3:0]
oLcu_cst_ser[4:0]

BTChannel4
0x103
oLcu_sample_pulse
oLcu_comm_access
oLcu_comm_beacon
oLcu_master
oLcu_park_cs[3:0]
oLcu_txon_delay[7:0]
oLcu_esco_slot
oLcu_sniff_slot
oLcu_lpw_wakeup
oLcu_sco_slot
oLcu_btc_listen_fhs
oLcu_slave_tx_start
oLcu_reset_count1
oLcu_slave_tx_abort
oLcu_slave_rec_end
oLcu_slave_tx_sco
oLcu_protocol_rec_over
oLcu_sco_trig_fail
oLcu_trig_rec_fhs
oLcu_slave_response2
oLcu_slave_response1
oLcu_btc_inq_resp
oLcu_inquiry_scan
oLcu_lut_page_scan
oLcu_rxtimer_enable
oLcu_slave_txenable
oLcu_rf_test_en
oLcu_rf_test_mode
oLcu_pcd_cntr_zero
oLcu_lut_pkt_type[3:0]
oLcu_lut_esco_link
oLcu_esco_end_window
oLcu_beacon_slot
oLcu_lut_tx_en
oLcu_send_poll_packet
oLcu_mss_tdd
oLcu_lut_page_resp
oLcu_lut_connection
oLcu_tmg_bb_counter[9:0]
oLcu_park_double_hop
oLcu_double_hop
oLcu_fhs_pkt_trig
oLcu_master_rec_end
oLcu_trig_fail
oLcu_pld_pkt_trig
oLcu_master_id_trig
oLcu_pcd_idle
oLcu_connection_state
oLcu_sync_clk
oLcu_lut_inquiry
oLcu_lut_page
oLcu_master_rxenable
oLcu_txtimer_enable
oLcu_start_rxslot
oLcu_pause_txrx
oLcu_txrx_counter[10:0]
oLcu_hsk_mod79_done
oLcu_piconet_idle

BTChannel5
0x104
oLcu_m5_acl_pkt_recd
oLcu_m5_clk1_nedge
oLcu_m5_sniff_start
oLcu_m5_sniff_cs[1:0]
oLcu_m4_sniff_to
oLcu_m4_attempt_to
oLcu_m4_lut_rx_cycle
oLcu_m4_acl_pkt_recd
oLcu_m4_clk1_nedge
oLcu_m4_sniff_start
oLcu_m4_sniff_cs[1:0]
oLcu_m3_sniff_to
oLcu_m3_attempt_to
oLcu_m3_lut_rx_cycle
oLcu_m3_acl_pkt_recd
oLcu_m3_clk1_nedge
oLcu_m3_sniff_start
oLcu_m3_sniff_cs[1:0]
oLcu_m2_sniff_to
oLcu_m2_attempt_to
oLcu_m2_lut_rx_cycle
oLcu_m2_acl_pkt_recd
oLcu_m2_clk1_nedge
oLcu_m2_sniff_start
oLcu_m2_sniff_cs[1:0]
oLcu_m1_sniff_to
oLcu_m1_attempt_to
oLcu_m1_lut_rx_cycle
oLcu_m1_acl_pkt_recd
oLcu_m1_clk1_nedge
oLcu_m1_sniff_start
oLcu_m1_sniff_cs[1:0]
oLcu_1_lut_corre_en
oLcu_1_sniff_to
oLcu_1_attempt_to
oLcu_1_packet_received
oLcu_1_comm_sniff
oLcu_1_sniff_state_change
oLcu_1_sample_pulse
oLcu_1_sniff_cs[1:0]
oLcu_0_lut_corre_en
oLcu_0_sniff_to
oLcu_0_attempt_to
oLcu_0_packet_received
oLcu_0_comm_sniff
oLcu_0_sniff_state_change
oLcu_0_sample_pulse
oLcu_0_sniff_cs[1:0]
oLcu_prev_broadcast_reg
oLcu_m_access[3:0]
oLcu_start_txslot_pulse
oLcu_clk0_pulse_reg
oLcu_poll_rcvd_slave
oLcu_poll_rcvd_master
oLcu_expire_connection
oLcu_prev_broadcast
oLcu_kill_beacon_reg
oLcu_expire_maccess
oLcu_expire_npoll
oLcu_expire_taccess
oLcu_unpark_req_reg
oLcu_ar_addr[7:0]
oLcu_ar_counter[7:0]
oLcu_expire_deltab
oLcu_expire_nbc
oLcu_expire_nb

BTChannel6
0x105
oLcu_tdd
oLcu_comm_msswitch
oLcu_mss_cst[3:0]
oLcu_comm_protocol_process
oLcu_esco_addr[2:0]
oLcu_comm_nc_am_addr[2:0]
oLcu_mss_tdd_mod
oLcu_tpoll_sniff_esco_prty
oLcu_sniff_prty_over_acl
oLcu_tpoll_sniff_sco_prty
oLcu_btc_send_poll
oLcu_send_packet_addr[2:0]
oLcu_lut_send_packet
oLcu_master_sco_slot
oLcu_override_sco
oLcu_mss_poll_null
oLcu_comm_mss_pn1
oLcu_comm_mss_pn0
oLcu_free_bw
oLcu_scatter_default_state[2:0]
oLcu_preempt_lpm_pn1
oLcu_slave1_tpoll_conn
oLcu_slave0_tpoll_conn
oLcu_preempt_lpm_pn0
oLcu_tpoll_lpm_priority_pn1
oLcu_tpoll_lpm_priority_pn0
oLcu_pn1_lpm_traffic
oLcu_pn0_lpm_traffic
oLcu_page_acl_priority
oLcu_tmg_idle_state
oLcu_master1_conn
oLcu_master0_conn
oLcu_slave1_crc_pkt
oLcu_slave0_crc_pkt
oLcu_sco_resp_priority
oLcu_sco_tpoll_priority
oLcu_pn1_state_change
oLcu_pn0_state_change
oLcu_pn1_sco_slot
oLcu_pn0_sco_slot
oLcu_pn1_master
oLcu_pn1_slave
oLcu_pn0_master
oLcu_pn0_slave
oLcu_pn1_disc
oLcu_pn0_disc
oLcu_pn1_active
oLcu_pn0_active
oLcu_pn1_acl_traffic
oLcu_pn0_acl_traffic
oLcu_btc_inq_resp_state
oLcu_slave_page_resp
oLcu_page_resp
oLcu_pn1_master_poll
oLcu_pn0_master_poll
oLcu_pn1_tpoll_activity
oLcu_pn0_tpoll_activity
oLcu_scatter_cs[2:0]
oLcu_m7_sniff_to
oLcu_m7_attempt_to
oLcu_m7_lut_rx_cycle
oLcu_m7_acl_pkt_recd
oLcu_m7_clk1_nedge
oLcu_m7_sniff_start
oLcu_m7_sniff_cs[1:0]
oLcu_m6_sniff_to
oLcu_m6_attempt_to
oLcu_m6_lut_rx_cycle
oLcu_m6_acl_pkt_recd
oLcu_m6_clk1_nedge
oLcu_m6_sniff_start
oLcu_m6_sniff_cs[1:0]
oLcu_m5_sniff_to
oLcu_m5_attempt_to
oLcu_m5_lut_rx_cycle

BTChannel7
0x106
oLcu_timer_expired_int_2
oLcu_timer_loaded_2
oLcu_timer_en_q_2[2:0]
oLcu_timer_ps_2[1:0]
oLcu_timer_expired_int_1
oLcu_timer_loaded_1
oLcu_timer_en_q_1[2:0]
oLcu_timer_ps_1[1:0]
oLcu_btc_en_d_period[1:0]
oLcu_btc_extra_clk_cycle
oLcu_btc_shift_edge
oLcu_btc_en_clk_d_d[1:0]
oLcu_btc_interval_counter[1:0]
oLcu_btc_addr_data_interval[1:0]
oLcu_btc_data_bits_no[5:0]
oLcu_btc_addr_bits_no[5:0]
oLcu_btc_bit_count[4:0]
oLcu_btc_addr_data_first
oLcu_btc_en_clk_a_d[1:0]
oLcu_btc_w4_w3
oLcu_btc_spi_rw
oLcu_btc_spi_trigger
oLcu_btc_spe
oLcu_btc_current_state[3:0]
oLcu_btc_wbtcmod_tx_enb_neg_edge
oLcu_btc_wcounter_exp
oLcu_btc_wbtcmod_tx_enb_pos_edge
oLcu_btc_cnt_over
oLcu_btc_rf_bus2
oLcu_btc_si_done
oLcu_btc_txrx_cs[4:0]
oLcu_btc_slave_resp
oLcu_second_iscan
oLcu_second_pscan
oLcu_page_scan_start
oLcu_is_window_expire
oLcu_is_interval_expire
oLcu_comm_inq_scan
oLcu_scan_cs[3:0]
oLcu_ps_interval_expire
oLcu_inq_scan_freq
oLcu_pcd_scan_freq
oLcu_ps_window_expire
oLcu_btc_idle
oLcu_pcd_fhs_recd_mod
oLcu_pcd_poll_recd_mod
oLcu_btc_nc_to
oLcu_cbk_rx_end
oLcu_en_mss
oLcu_pcd_rx_trig_mod
oLcu_slave7_active
oLcu_slave6_active
oLcu_slave2_active
oLcu_slave1_active

BTChannel8
0x107
oLcu_timer_expired_int_7
oLcu_timer_loaded_7
oLcu_timer_en_q_7[2:0]
oLcu_timer_ps_7[1:0]
oLcu_timer_expired_int_6
oLcu_timer_loaded_6
oLcu_timer_en_q_6[2:0]
oLcu_timer_ps_6[1:0]
oLcu_timer_expired_int_5
oLcu_timer_loaded_5
oLcu_timer_en_q_5[2:0]
oLcu_timer_ps_5[1:0]
oLcu_timer_expired_int_4
oLcu_timer_loaded_4
oLcu_timer_en_q_4[2:0]
oLcu_timer_ps_4[1:0]
oLcu_timer_expired_int_3
oLcu_timer_loaded_3
oLcu_timer_en_q_3[2:0]
oLcu_timer_ps_3[1:0]
oLcu_length_rx[9:0]
oLcu_slave5_active
oLcu_slave4_active
oLcu_slave3_active
oLcu_csm_data_phase
oLcu_edr_pkt_en
oLcu_non_crc_pkt
oLcu_sco_pkt
oLcu_cbk_tx_start
oLcu_sll_en_d_period[1:0]
oLcu_sll_en_clk_d_d[1:0]
oLcu_sll_en_clk_a_d[1:0]
rif_tx_power[7:0]
rif_tx_pa_en
rif_dac_en
rif_rx_adc_data_en
rif_rx_adc_en
rif_hop_ch[6:0]
oLcu_sampling_clk
oLcu_present_op_over
oLcu_present_op_btc_rx
oLcu_present_op_btc_tx
oLcu_present_op_sll_rx
oLcu_present_op_sll_tx
abort_op_btc
abort_op_sll
start_rampup_btc
start_rampup_sll
oLcu_pta_ps[1:0]

BTChannel9
0x108
oLcu_sw_profiling_reg[15:0]
oLcu_btc_rcurrent_st[2:0]
oLcu_length[12:0]
oLcu_csm_dataphase_q
oLcu_sync_detect_reg
oLcu_pl_header_rx[12:0]

BTChannel10
0x109
wAgcRssi[7:0]
wAgcSyncTimeMon[11:0]
wAgcGB2GainMon[3:0]
wAgcGB1GainMon[1:0]
wAgcLnaGainMon[1:0]
wAgcGB2GainNowMon[3:0]
wAgcGB1GainNowMon[1:0]
wAgcLnaGainNowMon[1:0]
wAgcSetPointMon[6:0]
wAgcStateMon[2:0]
wAgcSatMon
wAgcNoSigMon
wAgcSyncDetMon
wAgcStart
wAgcAdcResetMon
oAgcAdcReset
oAgcLpf2Gain[3:0]
oAgcLpf1Gain[1:0]
oAgcLnaGain[1:0]
oAgcComplete
iRifRxSync
iRifAgcEn
oBtcRxSync
oBtcRxData[2:0]
iBtcIntCorrComp
oSyncDetect
oRifTxSync
iBtcTxData[2:0]
iBtcTxOn
iSysResetAN
oBtcSifDin
iBtcSifDout
iBtcSifEnOut
oRifSpiSel
oRifSpiMosi
iRifSpiMiso
wLcuBtcIntModSel[2:0]

BTChannel11
0x10A
iRifQRxDataIqFix[9:0]
iRifIRxDataIqFix[9:0]
reserved1[15:0]
iRifQRxData[9:0]
iRifIRxData[9:0]
oAgcAdcReset
oAgcLpf2Gain[3:0]
oAgcLpf1Gain[1:0]
oAgcLnaGain[1:0]
oAgcComplete
iRifRxSync
iRifAgcEn
oBtcRxSync
oBtcRxData[2:0]
iBtcIntCorrComp
oSyncDetect
oRifTxSync
iBtcTxData[2:0]
iBtcTxOn
iSysResetAN
oBtcSifDin
iBtcSifDout
iBtcSifEnOut
oRifSpiSel
oRifSpiMosi
iRifSpiMiso
wLcuBtcIntModSel[2:0]

BTChannel12
0x10B
wModeComInPhase_sincoslut[7:0]
wModeComLcuPhaseOut_PhaseAcc[7:0]
wLcuGfskTxPhase[10:0]
wLcuGfConvOut2M[9:0]
wLcuGfConvOut[9:0]
wBtcIntTxData_0
oRifTxQP[7:0]
oRifTxIA[7:0]
oRifTxSync
iBtcTxData[2:0]
iBtcTxOn
iSysResetAN
oBtcSifDin
iBtcSifDout
iBtcSifEnOut
oRifSpiSel
oRifSpiMosi
iRifSpiMiso
wLcuBtcIntModSel[2:0]

BTChannel13
0x10C
wLcuPskTxQ[7:0]
wLcuPskTxI[7:0]
wLcuPhmapPhase[2:0]
wBtcIntTxData[2:0]
wBtcIntTxSync
iBtcModSel[2:0]
oRifTxQP[7:0]
oRifTxIA[7:0]
reserved2[31:0]
oRifTxSync
iBtcTxData[2:0]
iBtcTxOn
iSysResetAN
oBtcSifDin
iBtcSifDout
iBtcSifEnOut
oRifSpiSel
oRifSpiMosi
iRifSpiMiso
wLcuBtcIntModSel[2:0]

BTChannel14
0x10D
wFreqDrift_14_4[9:0]
wLcuCoreBrEdrPhDiscDiff[9:0]
wModeComCordicPhaseOut[9:0]
wLcuCoreNormQuadPhase[9:0]
wLcuCoreNormInPhase[9:0]
wLpfQuadPhaseBrEdr[9:0]
wLpfInPhaseBrEdr[9:0]
wModComDdcQuadphase[9:0]
wModComDdcInPhase[9:0]

BTChannel15
0x10E
wLcuCoreBrEdrSyncSymComplete
oLcuLateGateSum[9:0]
oLcuEarlyGateSum[9:0]
oLcuSmplAdjBwdSet
oLcuSmplAdjFwdSet
wLcuPhDiscDiffMod[9:0]
iRifQRxDataIqFix[9:0]
iRifIRxDataIqFix[9:0]
iRifQRxData[9:0]
iRifIRxData[9:0]
oAgcComplete
iRifAgcEn
iRifRxSync
oBtcRxSync
oBtcRxData[2:0]
iBtcIntCorrComp
iRifSpiMiso
oRifSpiMosi
oRifSpiSel
iBtcSifEnOut
iBtcSifDout
oBtcSifDin

BTChannel16
0x10F
wlcuCoreBrEdrAngleErr[9:0]
wlcuCoreBrEdrSmplSymb[2:0]
wLcuCoreBrEdrPeakPosition[3:0]
oAgcRssiNowMon[7:0]
iRifQRxDataIqFix[9:0]
iRifIRxDataIqFix[9:0]
iRifQRxData[9:0]
iRifIRxData[9:0]
oAgcAdcReset
oAgcLpf2Gain[3:0]
oAgcLpf1Gain[1:0]
oAgcLnaGain[1:0]
oAgcComplete
iRifRxSync
iRifAgcEn
oBtcRxSync
oBtcRxData[2:0]
iBtcIntCorrComp
oSyncDetect

BTChannel17
0x110
wLcuCorePhDiscDiffSat[9:0]
wLcuCorePhDiscDiff[9:0]
wModeComCordicPhaseOut[9:0]
wLcuCoreNormQuadPhase[9:0]
wLcuCoreNormInPhase[9:0]
wLpfQuadPhaseBle[9:0]
wLpfInPhaseBle[9:0]
wModComDdcQuadphase[9:0]
wModComDdcInPhase[9:0]

BTChannel18
0x111
wFreqOffs_13_2[11:0]
wModeComLcuPhaseOut_PhaseAcc[7:0]
oBtcRxSync
oBtcRxData_0
iRifQRxDataIqFix[9:0]
iRifIRxDataIqFix[9:0]
iRifQRxData[9:0]
iRifIRxData[9:0]
oAgcAdcReset
oAgcLpf2Gain[3:0]
oAgcLpf1Gain[1:0]
oAgcLnaGain[1:0]
oAgcComplete
iRifRxSync
iRifAgcEn
oBtcRxSync
oBtcRxData[2:0]
iBtcIntCorrComp
oSyncDetect
iRifSpiMiso
oRifSpiMosi
oRifSpiSel
iBtcSifEnOut
iBtcSifDout
oBtcSifDin

BTChannel19
0x112
wAgcSyncTimeMon[11:0]
wAgcGB2GainMon[3:0]
wAgcGB1GainMon[1:0]
wAgcLnaGainMon[1:0]
wAgcGB2GainNowMon[3:0]
wAgcGB1GainNowMon[1:0]
wAgcLnaGainNowMon[1:0]
wAgcSetPointMon[6:0]
wAgcStateMon[2:0]
wAgcSatMon
wAgcNoSigMon
wAgcSyncDetMon
wAgcStart
wAgcAdcResetMon
iRifQRxData[9:0]
iRifIRxData[9:0]
oAgcAdcReset
oAgcLpf2Gain[3:0]
oAgcLpf1Gain[1:0]
oAgcLnaGain[1:0]
oAgcComplete
iRifRxSync
iRifAgcEn
oBtcRxSync
oBtcRxData[2:0]
iBtcIntCorrComp
oSyncDetect
iRifSpiMiso
oRifSpiMosi
oRifSpiSel
iBtcSifEnOut
iBtcSifDout
oBtcSifDin
