
---------- Begin Simulation Statistics ----------
final_tick                               92843246910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21503                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827592                       # Number of bytes of host memory used
host_op_rate                                    34844                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   465.06                       # Real time elapsed on the host
host_tick_rate                              133641522                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062151                       # Number of seconds simulated
sim_ticks                                 62151483750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1535578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3075282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1950923                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173852                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4327284                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1608523                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1950923                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       342400                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4335354                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             206                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        24403                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12919826                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9421709                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173853                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        639848                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15029582                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    122232868                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.132571                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.761375                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    116183330     95.05%     95.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2579342      2.11%     97.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1223899      1.00%     98.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       833974      0.68%     98.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       513809      0.42%     99.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        99327      0.08%     99.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       110540      0.09%     99.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48799      0.04%     99.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       639848      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    122232868                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      12.430295                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                12.430295                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     118129882                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       32799374                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1605992                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2668344                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         174045                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1723463                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4775593                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44485                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1576989                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1619                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4335354                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2954102                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             121059576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         18768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23730316                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1372                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          348090                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.034877                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3066741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1608729                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.190907                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    124301735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.306075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.421533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        118080370     94.99%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           127673      0.10%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           607663      0.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           323755      0.26%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           487027      0.39%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           389908      0.31%     96.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1144782      0.92%     97.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           159442      0.13%     97.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2981115      2.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    124301735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       186259                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2349059                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.199908                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7105202                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1576989                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        86198605                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6758568                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2287728                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31222278                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5528213                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       193350                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24849178                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         481563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1272885                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         174045                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2415499                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       327173                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38906                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3191513                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1225900                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          254                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        90296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        95963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28024725                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23768822                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.629193                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17632949                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.191217                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23780140                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33969525                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19839280                       # number of integer regfile writes
system.switch_cpus.ipc                       0.080449                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.080449                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        14784      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17829894     71.20%     71.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2228      0.01%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5555683     22.18%     93.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1639940      6.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       25042529                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              292463                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011679                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           66182     22.63%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          90308     30.88%     53.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        135973     46.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25320208                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    174718048                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23768822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     46240120                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31222278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          25042529                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15017594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        38793                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26272110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    124301735                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.201466                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.783890                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    112717654     90.68%     90.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5544749      4.46%     95.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2534127      2.04%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1582503      1.27%     98.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       882813      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       452370      0.36%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       317893      0.26%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       175451      0.14%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        94175      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    124301735                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.201464                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2954309                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   209                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       415445                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       622972                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6758568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2287728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12998831                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                124302946                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       109613955                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5872473                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2076305                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         951716                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        198690                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      84994407                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       31970260                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40379617                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3510600                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2205159                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         174045                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8926821                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         19757198                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     48371970                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10962370                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            152827152                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            64540650                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       142084                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         142084                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1460570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137468                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1398110                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79134                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1460570                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4614986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4614986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4614986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    107339008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107339008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107339008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1539704                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1539704    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1539704                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4008479000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8051362500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  62151483750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       278077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3367864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79753                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6275062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6275098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142888768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142889920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1554937                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8797952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3646985                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3504901     96.10%     96.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 142084      3.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3646985                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2232133000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138037500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       552344                       # number of demand (read+write) hits
system.l2.demand_hits::total                   552344                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       552344                       # number of overall hits
system.l2.overall_hits::total                  552344                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1539683                       # number of demand (read+write) misses
system.l2.demand_misses::total                1539704                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1539683                       # number of overall misses
system.l2.overall_misses::total               1539704                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 124093188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     124094703000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 124093188000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    124094703000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092048                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092048                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.735977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.735977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80596.582543                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80596.467243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80596.582543                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80596.467243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137468                       # number of writebacks
system.l2.writebacks::total                    137468                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1539683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1539700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1539683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1539700                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 108696358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 108697703000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 108696358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 108697703000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.735977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.735977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70596.582543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70596.676625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70596.582543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70596.676625                       # average overall mshr miss latency
system.l2.replacements                        1554937                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140609                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140609                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       122727                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        122727                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   619                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79134                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6724799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6724799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84979.894862                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84979.894862                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5933459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5933459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74979.894862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74979.894862                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       551725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            551725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1460549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1460552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 117368389000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 117368389000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.725820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.725821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80359.090315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80358.925256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1460549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1460549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 102762899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102762899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.725820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70359.090315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70359.090315                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4089.528956                       # Cycle average of tags in use
system.l2.tags.total_refs                     4044008                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1554937                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.600754                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.183738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.013171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.034593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4056.295748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998420                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9925137                       # Number of tag accesses
system.l2.tags.data_accesses                  9925137                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     98539712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           98541056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8797952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8797952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1539683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1539704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137468                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        17506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1585476421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1585498045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        17506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      141556588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141556588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      141556588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        17506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1585476421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1727054634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1539454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000237080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8560                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8560                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3165582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1539700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137468                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1539700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             76285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             64704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             64501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             63230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             96930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            126946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           107336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            86241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           141383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8769                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16057232250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7697355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             44922313500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10430.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29180.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1335087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118497                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1539700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  763591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  569656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  181178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.547492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.969129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.301511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59432     26.61%     26.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41496     18.58%     45.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14953      6.70%     51.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11226      5.03%     56.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9639      4.32%     61.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8070      3.61%     64.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7169      3.21%     68.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6818      3.05%     71.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64528     28.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223331                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.806776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.258355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.113500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6784     79.25%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          873     10.20%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          454      5.30%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          252      2.94%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          111      1.30%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           47      0.55%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           27      0.32%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8560                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.053228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.353311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8320     97.20%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      0.57%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              140      1.64%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.55%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8560                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               98526144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8796544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                98540800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8797952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1585.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1585.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   62151357500                       # Total gap between requests
system.mem_ctrls.avgGap                      37057.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     98525056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8796544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 17505.615865526299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1585240609.802819013596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141533934.014889866114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1539683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  44921669250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1521990660000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29175.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11071599.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            738861480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            392706600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6328281960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362210580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4906056480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27386751810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        803581440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40918450350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        658.366428                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1760816750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2075320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58315336250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            855736140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            454834545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4663540980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355257540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4906056480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25779095310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2157432480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39171953475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.265781                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5267706000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2075320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54808447000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    62151473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2954075                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2954087                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2954075                       # number of overall hits
system.cpu.icache.overall_hits::total         2954087                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2954102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2954115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2954102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2954115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2954075                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2954087                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2954102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2954115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.012044                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000669                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.011375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5908248                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5908248                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3290158                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3290159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3290158                       # number of overall hits
system.cpu.dcache.overall_hits::total         3290159                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2475179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2475182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2475179                       # number of overall misses
system.cpu.dcache.overall_misses::total       2475182                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 155889839841                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 155889839841                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 155889839841                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 155889839841                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5765337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5765341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5765337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5765341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.429321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.429321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.429321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.429321                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62981.238868                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62981.162533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62981.238868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62981.162533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14343227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            487328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.432388                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140609                       # number of writebacks
system.cpu.dcache.writebacks::total            140609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       383152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       383152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       383152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       383152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092027                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 133456122341                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 133456122341                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 133456122341                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 133456122341                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.362863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.362863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.362863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.362863                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63792.734196                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63792.734196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63792.734196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63792.734196                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091004                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2308098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2308099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2395426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2395429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 148950396500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148950396500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4703524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4703528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.509283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.509283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62181.172159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62181.094284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       383152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       383152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 126596432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 126596432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.427823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.427822                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62912.124293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62912.124293                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6939443341                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6939443341                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87011.690356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87011.690356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6859690341                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6859690341                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86011.690356                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86011.690356                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92843246910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.685233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5380954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.573383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.685231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          791                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13622710                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13622710                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93044844873000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27080                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827728                       # Number of bytes of host memory used
host_op_rate                                    43590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1477.11                       # Real time elapsed on the host
host_tick_rate                              136481608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.201598                       # Number of seconds simulated
sim_ticks                                201597963000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5517339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11034705                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5385288                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       399400                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11072131                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4108374                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5385288                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1276914                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11089615                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             616                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        53858                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36223088                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26793475                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       399422                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1546233                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     36270118                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    398297235                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.120973                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.702277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    378897272     95.13%     95.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      8991111      2.26%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3821536      0.96%     98.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2642727      0.66%     99.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1551124      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       203650      0.05%     99.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       476842      0.12%     99.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       166740      0.04%     99.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1546233      0.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    398297235                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      13.439864                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                13.439864                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     386644460                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       88122040                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4363004                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6680045                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         399735                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5107849                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13087323                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120147                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4966216                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4324                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11089615                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8153780                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             394367399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63522814                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         4140                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          799470                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.027504                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8423797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4108990                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.157548                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    403195093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.248761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.280280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        386514068     95.86%     95.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           343398      0.09%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1807982      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           801113      0.20%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1459867      0.36%     96.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1227592      0.30%     97.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2957551      0.73%     98.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           454407      0.11%     98.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7629115      1.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    403195093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       422796                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6615304                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.168599                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18957043                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4966216                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       294952030                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17784320                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7089869                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     84435870                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13990827                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       432468                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67978367                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1223092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2511497                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         399735                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5720378                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       441487                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       129505                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7374162                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3538897                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       211185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       211611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77547767                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66378245                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.611979                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47457594                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.164630                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66400416                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95052861                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54786342                       # number of integer regfile writes
system.switch_cpus.ipc                       0.074406                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.074406                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        32269      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49198365     71.92%     71.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4963      0.01%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14028411     20.51%     92.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5146832      7.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68410840                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              765301                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011187                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          166986     21.82%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         176186     23.02%     44.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        422129     55.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69143872                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    540822751                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66378245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    120689056                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           84435870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68410840                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     36252734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        40682                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     63545596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    403195093                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.169672                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.702173                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    369266143     91.58%     91.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17873910      4.43%     96.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7386405      1.83%     97.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3867370      0.96%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2162864      0.54%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1158745      0.29%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       854785      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       410849      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       214022      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    403195093                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.169671                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8154418                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   639                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1506347                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2085207                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17784320                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7089869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34901604                       # number of misc regfile reads
system.switch_cpus.numCycles                403195926                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       358984265                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       19339681                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5608395                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1119252                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        224732                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     229813530                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       86195065                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108024994                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9301931                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9493543                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         399735                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28900767                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         47107100                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    132749097                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32867040                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            481204326                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           173811156                       # The number of ROB writes
system.switch_cpus.timesIdled                      20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5705946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       334990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11411894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         334990                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 201597963000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5299002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       399887                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5117452                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218362                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5299004                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16552069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     16552069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16552069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    378704064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    378704064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               378704064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5517366                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5517366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5517366                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14019444500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        28763957500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 201597963000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 201597963000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 201597963000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 201597963000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5485914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       810183                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10475526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220033                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5485913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17117839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17117841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391439488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391439552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5579763                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25592768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11285711                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029683                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.169710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10950721     97.03%     97.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 334990      2.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11285711                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6116243000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8558919000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 201597963000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       188581                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188581                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       188581                       # number of overall hits
system.l2.overall_hits::total                  188581                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5517366                       # number of demand (read+write) misses
system.l2.demand_misses::total                5517367                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5517366                       # number of overall misses
system.l2.overall_misses::total               5517367                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 452107894500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     452107978500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 452107894500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    452107978500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5705947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5705948                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5705947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5705948                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.966950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.966950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81942.704997                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81942.705370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81942.704997                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81942.705370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              399887                       # number of writebacks
system.l2.writebacks::total                    399887                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5517366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5517367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5517366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5517367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 396934264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 396934338500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 396934264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 396934338500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.966950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.966950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966950                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71942.710435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71942.710808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71942.710435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71942.710808                       # average overall mshr miss latency
system.l2.replacements                        5579763                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       410296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           410296                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       410296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       410296                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       272564                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        272564                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1671                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218363                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18789548000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18789548000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86047.306549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86047.306549                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16605928000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16605928000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76047.352344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76047.352344                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       186910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            186910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5299003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5299003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 433318346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 433318346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5485913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5485913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.965929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.965929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81773.561272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81773.561272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5299003                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5299003                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 380328336500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 380328336500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.965929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.965929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71773.565046                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71773.565046                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 201597963000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    11155644                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5583859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997838                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.342860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4061.656453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.991615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2847                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          875                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28403551                       # Number of tag accesses
system.l2.tags.data_accesses                 28403551                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 201597963000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    353111360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          353111424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25592768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25592768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5517365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5517366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       399887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1751562143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1751562460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      126949537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126949537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      126949537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1751562143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1878511997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    399773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5516275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000550664250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24901                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24901                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11146219                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5517366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     399887                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5517366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   399887                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1090                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   114                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            387083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            378914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            372702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            367092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            356880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            336810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            312678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            290332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            320877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            357591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           343124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           317873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           302986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           393870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25347                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63804478250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27581380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            167234653250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11566.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30316.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4780361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  344805                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5517366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               399887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2430449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2226380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  756077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  103370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       790866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    478.747540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.695371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.407500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       173475     21.93%     21.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       207589     26.25%     48.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        45268      5.72%     53.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31478      3.98%     57.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25059      3.17%     61.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23950      3.03%     64.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20236      2.56%     66.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19463      2.46%     69.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       244348     30.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       790866                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     221.535842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.614946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    425.214607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         20044     80.49%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1613      6.48%     86.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1049      4.21%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          692      2.78%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          522      2.10%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          285      1.14%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          223      0.90%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          179      0.72%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           96      0.39%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          102      0.41%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           44      0.18%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           28      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           16      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24901                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.050534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.350579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24248     97.38%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      0.58%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              341      1.37%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      0.61%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24901                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              353041664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25584704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               353111424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25592768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1751.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       126.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1751.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    126.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  201598008000                       # Total gap between requests
system.mem_ctrls.avgGap                      34069.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    353041600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25584704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 317.463525164686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1751216107.277830123901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 126909536.283360168338                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5517365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       399887                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 167234620750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4940631116750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30310.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12355068.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2514522360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1336496535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19376424900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1048797180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15913644240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      79602386700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10380029280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       130172301195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.702463                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25682477000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6731660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 169183826000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3132296580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1664839935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20009785740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1037955240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15913644240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      81115723590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9105640320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       131979885645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.668746                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22207706750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6731660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 172658596250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   263749436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11107854                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11107866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11107854                       # number of overall hits
system.cpu.icache.overall_hits::total        11107866                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11107882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11107895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11107882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11107895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11107854                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11107866                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11107882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11107895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.051044                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11107885                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          584625.526316                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.048210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22215809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22215809                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13338520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13338521                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13338520                       # number of overall hits
system.cpu.dcache.overall_hits::total        13338521                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8907757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8907760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8907757                       # number of overall misses
system.cpu.dcache.overall_misses::total       8907760                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 671289332789                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 671289332789                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 671289332789                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 671289332789                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22246277                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22246281                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22246277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22246281                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.400416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.400416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.400416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.400416                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75360.085910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75360.060530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75360.085910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75360.060530                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     44809153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1537831                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.137892                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550905                       # number of writebacks
system.cpu.dcache.writebacks::total            550905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1109783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1109783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1109783                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1109783                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7797974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7797974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7797974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7797974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 597190411290                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 597190411290                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 597190411290                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 597190411290                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.350529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.350529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.350529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.350529                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76582.765125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76582.765125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76582.765125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76582.765125                       # average overall mshr miss latency
system.cpu.dcache.replacements                7796950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9025536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9025537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8607963                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8607966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 644975642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 644975642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17633499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17633503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.488160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.488160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74927.789827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74927.763713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1109774                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1109774                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7498189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7498189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 571176731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 571176731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.425224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.425224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76175.291327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76175.291327                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26313690289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26313690289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87772.571462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87772.571462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26013679790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26013679790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86774.454326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86774.454326                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93044844873000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.902424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21136495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7797974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.710511                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.902422                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52290536                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52290536                       # Number of data accesses

---------- End Simulation Statistics   ----------
