---
COUNT: 1
DESCRIPTION: CC_EQM CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: EQS BIOF ECC Uncorrectable Error
      NAME: eqs_biof_ucerr
      WIDTH: 1
    - DESCRIPTION: qstate Memory Double Bit ECC Error
      NAME: eqc_qstate_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: hbuf Memory Double Bit ECC Error
      NAME: eqc_hbuf_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: tbuf Memory Double Bit ECC Error
      NAME: eqc_tbuf_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash Memory Double Bit ECC Error
      NAME: eqc_hbuf_stash_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata0 Memory Double Bit ECC Error
      NAME: eqc_hbuf_stash_mdata0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata1 Memory Double Bit ECC Error
      NAME: eqc_hbuf_stash_mdata1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata2 Memory Double Bit ECC Error
      NAME: eqc_hbuf_stash_mdata2_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata3 Memory Double Bit ECC Error
      NAME: eqc_hbuf_stash_mdata3_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: fbm0 Memory Double Bit ECC Error
      NAME: eqc_fbm0_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: fbm1 Memory Double Bit ECC Error
      NAME: eqc_fbm1_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: fbm2 Memory Double Bit ECC Error
      NAME: eqc_fbm2_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: fbm3 Memory Double Bit ECC Error
      NAME: eqc_fbm3_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: No eligible eviction candidate. Need to change the logical cache min share thresholds.
      NAME: eqc_no_evict_cand
      WIDTH: 1
    - DESCRIPTION: EFI LDN RX Message received with Error
      NAME: efi_ldnrx_err
      WIDTH: 1
    - DESCRIPTION: EFI Unexpected LSN Message
      NAME: efi_unexp_lsn
      WIDTH: 1
    - DESCRIPTION: EFI WU Credit Overflow
      NAME: efi_wu_crd_oflow
      WIDTH: 1
    - DESCRIPTION: EFI WU Credit Master Response Greater Than Credit Counter
      NAME: efi_wu_crd_mstr_rsp_oflow
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: EQS BIOF ECC Correctable Error
      NAME: eqs_biof_cerr
      WIDTH: 1
    - DESCRIPTION: EQS QNE Parity Error
      NAME: eqs_qne_perr
      WIDTH: 1
    - DESCRIPTION: EQS NCV0 Parity Error
      NAME: eqs_ncv0_perr
      WIDTH: 1
    - DESCRIPTION: EQS NCV1 Parity Error
      NAME: eqs_ncv1_perr
      WIDTH: 1
    - DESCRIPTION: EQS CMAP0 Parity Error
      NAME: eqs_cmap0_perr
      WIDTH: 1
    - DESCRIPTION: EQS CMAP1 Parity Error
      NAME: eqs_cmap1_perr
      WIDTH: 1
    - DESCRIPTION: EQC Page Allocation Failure
      NAME: eqc_page_alloc_fail
      WIDTH: 1
    - DESCRIPTION: qstate Memory Single Bit ECC Error
      NAME: eqc_qstate_mem_cerr
      WIDTH: 1
    - DESCRIPTION: hbuf Memory Single Bit ECC Error
      NAME: eqc_hbuf_mem_cerr
      WIDTH: 1
    - DESCRIPTION: tbuf Memory Single Bit ECC Error
      NAME: eqc_tbuf_mem_cerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash Memory Single Bit ECC Error
      NAME: eqc_hbuf_stash_mem_cerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata0 Memory Single Bit ECC Error
      NAME: eqc_hbuf_stash_mdata0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata1 Memory Single Bit ECC Error
      NAME: eqc_hbuf_stash_mdata1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata2 Memory Single Bit ECC Error
      NAME: eqc_hbuf_stash_mdata2_mem_cerr
      WIDTH: 1
    - DESCRIPTION: hbuf_stash_mdata3 Memory Single Bit ECC Error
      NAME: eqc_hbuf_stash_mdata3_mem_cerr
      WIDTH: 1
    - DESCRIPTION: fbm0 Memory Single Bit ECC Error
      NAME: eqc_fbm0_mem_cerr
      WIDTH: 1
    - DESCRIPTION: fbm1 Memory Single Bit ECC Error
      NAME: eqc_fbm1_mem_cerr
      WIDTH: 1
    - DESCRIPTION: fbm2 Memory Single Bit ECC Error
      NAME: eqc_fbm2_mem_cerr
      WIDTH: 1
    - DESCRIPTION: fbm3 Memory Single Bit ECC Error
      NAME: eqc_fbm3_mem_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: CC_EQM_AN
PARENTNAME: pc_soc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: cc_eqm_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: cc_eqm_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: cc_eqm_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: EQS BIOF ECC Uncorrectable Error
        NAME: eqs_biof_ucerr
        WIDTH: 1
      - &2
        DESCRIPTION: qstate Memory Double Bit ECC Error
        NAME: eqc_qstate_mem_ucerr
        WIDTH: 1
      - &3
        DESCRIPTION: hbuf Memory Double Bit ECC Error
        NAME: eqc_hbuf_mem_ucerr
        WIDTH: 1
      - &4
        DESCRIPTION: tbuf Memory Double Bit ECC Error
        NAME: eqc_tbuf_mem_ucerr
        WIDTH: 1
      - &5
        DESCRIPTION: hbuf_stash Memory Double Bit ECC Error
        NAME: eqc_hbuf_stash_mem_ucerr
        WIDTH: 1
      - &6
        DESCRIPTION: hbuf_stash_mdata0 Memory Double Bit ECC Error
        NAME: eqc_hbuf_stash_mdata0_mem_ucerr
        WIDTH: 1
      - &7
        DESCRIPTION: hbuf_stash_mdata1 Memory Double Bit ECC Error
        NAME: eqc_hbuf_stash_mdata1_mem_ucerr
        WIDTH: 1
      - &8
        DESCRIPTION: hbuf_stash_mdata2 Memory Double Bit ECC Error
        NAME: eqc_hbuf_stash_mdata2_mem_ucerr
        WIDTH: 1
      - &9
        DESCRIPTION: hbuf_stash_mdata3 Memory Double Bit ECC Error
        NAME: eqc_hbuf_stash_mdata3_mem_ucerr
        WIDTH: 1
      - &10
        DESCRIPTION: fbm0 Memory Double Bit ECC Error
        NAME: eqc_fbm0_mem_ucerr
        WIDTH: 1
      - &11
        DESCRIPTION: fbm1 Memory Double Bit ECC Error
        NAME: eqc_fbm1_mem_ucerr
        WIDTH: 1
      - &12
        DESCRIPTION: fbm2 Memory Double Bit ECC Error
        NAME: eqc_fbm2_mem_ucerr
        WIDTH: 1
      - &13
        DESCRIPTION: fbm3 Memory Double Bit ECC Error
        NAME: eqc_fbm3_mem_ucerr
        WIDTH: 1
      - &14
        DESCRIPTION: No eligible eviction candidate. Need to change the logical cache min share thresholds.
        NAME: eqc_no_evict_cand
        WIDTH: 1
      - &15
        DESCRIPTION: EFI LDN RX Message received with Error
        NAME: efi_ldnrx_err
        WIDTH: 1
      - &16
        DESCRIPTION: EFI Unexpected LSN Message
        NAME: efi_unexp_lsn
        WIDTH: 1
      - &17
        DESCRIPTION: EFI WU Credit Overflow
        NAME: efi_wu_crd_oflow
        WIDTH: 1
      - &18
        DESCRIPTION: EFI WU Credit Master Response Greater Than Credit Counter
        NAME: efi_wu_crd_mstr_rsp_oflow
        WIDTH: 1
    NAME: cc_eqm_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: cc_eqm_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: cc_eqm_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: cc_eqm_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: cc_eqm_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &19
        DESCRIPTION: EQS BIOF ECC Correctable Error
        NAME: eqs_biof_cerr
        WIDTH: 1
      - &20
        DESCRIPTION: EQS QNE Parity Error
        NAME: eqs_qne_perr
        WIDTH: 1
      - &21
        DESCRIPTION: EQS NCV0 Parity Error
        NAME: eqs_ncv0_perr
        WIDTH: 1
      - &22
        DESCRIPTION: EQS NCV1 Parity Error
        NAME: eqs_ncv1_perr
        WIDTH: 1
      - &23
        DESCRIPTION: EQS CMAP0 Parity Error
        NAME: eqs_cmap0_perr
        WIDTH: 1
      - &24
        DESCRIPTION: EQS CMAP1 Parity Error
        NAME: eqs_cmap1_perr
        WIDTH: 1
      - &25
        DESCRIPTION: EQC Page Allocation Failure
        NAME: eqc_page_alloc_fail
        WIDTH: 1
      - &26
        DESCRIPTION: qstate Memory Single Bit ECC Error
        NAME: eqc_qstate_mem_cerr
        WIDTH: 1
      - &27
        DESCRIPTION: hbuf Memory Single Bit ECC Error
        NAME: eqc_hbuf_mem_cerr
        WIDTH: 1
      - &28
        DESCRIPTION: tbuf Memory Single Bit ECC Error
        NAME: eqc_tbuf_mem_cerr
        WIDTH: 1
      - &29
        DESCRIPTION: hbuf_stash Memory Single Bit ECC Error
        NAME: eqc_hbuf_stash_mem_cerr
        WIDTH: 1
      - &30
        DESCRIPTION: hbuf_stash_mdata0 Memory Single Bit ECC Error
        NAME: eqc_hbuf_stash_mdata0_mem_cerr
        WIDTH: 1
      - &31
        DESCRIPTION: hbuf_stash_mdata1 Memory Single Bit ECC Error
        NAME: eqc_hbuf_stash_mdata1_mem_cerr
        WIDTH: 1
      - &32
        DESCRIPTION: hbuf_stash_mdata2 Memory Single Bit ECC Error
        NAME: eqc_hbuf_stash_mdata2_mem_cerr
        WIDTH: 1
      - &33
        DESCRIPTION: hbuf_stash_mdata3 Memory Single Bit ECC Error
        NAME: eqc_hbuf_stash_mdata3_mem_cerr
        WIDTH: 1
      - &34
        DESCRIPTION: fbm0 Memory Single Bit ECC Error
        NAME: eqc_fbm0_mem_cerr
        WIDTH: 1
      - &35
        DESCRIPTION: fbm1 Memory Single Bit ECC Error
        NAME: eqc_fbm1_mem_cerr
        WIDTH: 1
      - &36
        DESCRIPTION: fbm2 Memory Single Bit ECC Error
        NAME: eqc_fbm2_mem_cerr
        WIDTH: 1
      - &37
        DESCRIPTION: fbm3 Memory Single Bit ECC Error
        NAME: eqc_fbm3_mem_cerr
        WIDTH: 1
    NAME: cc_eqm_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
    NAME: cc_eqm_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
    NAME: cc_eqm_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
    NAME: cc_eqm_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
    NAME: cc_eqm_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for CC_EQM Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 3
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 3
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: cc_eqm_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: cc_eqm_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: cc_eqm_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config Status
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: "Will spoof a BN message when an NQ is made on an empty queue. This is a feature of debatable necessity and will ensure NCV color levels will be checked on NQ even when no BN messages arrive for the Q.\n                                 "
        NAME: nq_bn_inject
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Select CMAP Bank to read - 0 or 1\n                                 "
        NAME: cmap_rd_bank
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Disable bypass macros for Debug\n                                 "
        NAME: bypass_disable
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "Will disable Credit arbiter\n                                 "
        NAME: carb_disable
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "Will disable Request arbiter\n                                 "
        NAME: rarb_disable
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "Will disable Queue arbiter\n                                 "
        NAME: qarb_disable
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "Will disable Scheduling arbiter\n                                 "
        NAME: sarb_disable
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "Will disable BN arbiter\n                                 "
        NAME: barb_disable
        WIDTH: 1
      - DEFAULT: 8
        DESCRIPTION: "BN arbiter weight for BN messages\n                                 "
        NAME: barb_wt_bn
        WIDTH: 4
      - DEFAULT: 8
        DESCRIPTION: "BN arbiter weight for NQ messages\n                                 "
        NAME: barb_wt_nq
        WIDTH: 4
      - DEFAULT: 8
        DESCRIPTION: "BN arbieter weight for Rate Limiter messages\n                                 "
        NAME: barb_wt_rl
        WIDTH: 4
    NAME: cc_eqs_cfg_status
  - ATTR: 6
    DESCRIPTION: EQS Request to Initialize EQS Memories
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Initialization Request - Write of 1 will generate Request.\n                                 "
        NAME: init_req
        WIDTH: 1
    NAME: cc_eqs_init_req
  - ATTR: 10
    DESCRIPTION: EQS Initialization Done
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Initialization Done\n                                 "
        NAME: init_done
        WIDTH: 1
    NAME: cc_eqs_init_done
    TEST_ATTR: 0
  - ATTR: 5
    DESCRIPTION: EQS Dequeue Request Generator Context Control
    FLDLST:
      - DEFAULT: 16
        DESCRIPTION: "Subsystem 0 Minimum - minimum functional setting of 4. Total of all mins must not exceed 252.\n                                 "
        NAME: subsys0_min
        WIDTH: 9
      - DEFAULT: 16
        DESCRIPTION: "Subsystem 1 Minimum - minimum functional setting of 4. Total of all mins must not exceed 252.\n                                 "
        NAME: subsys1_min
        WIDTH: 9
      - DEFAULT: 16
        DESCRIPTION: "Subsystem 2 Minimum - minimum functional setting of 4. Total of all mins must not exceed 252.\n                                 "
        NAME: subsys2_min
        WIDTH: 9
      - DEFAULT: 16
        DESCRIPTION: "Subsystem 3 Minimum - minimum functional setting of 4. Total of all mins must not exceed 252.\n                                 "
        NAME: subsys3_min
        WIDTH: 9
    NAME: cc_eqs_drg_ctxt_ctl
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Upper 3
    FLDLST: &38
      - DEFAULT: 0
        DESCRIPTION: "Resource ID 0\n                                 "
        NAME: rid0
        WIDTH: 15
      - DEFAULT: 8
        DESCRIPTION: "NCV Threshold 0\n                                 "
        NAME: ncv_thresh0
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Enable 0\n                                 "
        NAME: enable0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Resource ID 1\n                                 "
        NAME: rid1
        WIDTH: 15
      - DEFAULT: 8
        DESCRIPTION: "NCV Threshold 1\n                                 "
        NAME: ncv_thresh1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Enable 1\n                                 "
        NAME: enable1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Resource ID 2\n                                 "
        NAME: rid2
        WIDTH: 15
      - DEFAULT: 8
        DESCRIPTION: "NCV Threshold 2\n                                 "
        NAME: ncv_thresh2
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Enable 2\n                                 "
        NAME: enable2
        WIDTH: 1
    NAME: cc_eqs_agr_ncv_flow_ctrl_upper_0
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Upper 3
    FLDLST: *38
    NAME: cc_eqs_agr_ncv_flow_ctrl_upper_1
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Upper 3
    FLDLST: *38
    NAME: cc_eqs_agr_ncv_flow_ctrl_upper_2
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Upper 3
    FLDLST: *38
    NAME: cc_eqs_agr_ncv_flow_ctrl_upper_3
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Lower 3
    FLDLST: &39
      - DEFAULT: 0
        DESCRIPTION: "Resource ID 3\n                                 "
        NAME: rid3
        WIDTH: 15
      - DEFAULT: 8
        DESCRIPTION: "NCV Threshold 3\n                                 "
        NAME: ncv_thresh3
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Enable 3\n                                 "
        NAME: enable3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Resource ID 4\n                                 "
        NAME: rid4
        WIDTH: 15
      - DEFAULT: 8
        DESCRIPTION: "NCV Threshold 4\n                                 "
        NAME: ncv_thresh4
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Enable 4\n                                 "
        NAME: enable4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Resource ID 5\n                                 "
        NAME: rid5
        WIDTH: 15
      - DEFAULT: 8
        DESCRIPTION: "NCV Threshold 5\n                                 "
        NAME: ncv_thresh5
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Enable 5\n                                 "
        NAME: enable5
        WIDTH: 1
    NAME: cc_eqs_agr_ncv_flow_ctrl_lower_0
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Lower 3
    FLDLST: *39
    NAME: cc_eqs_agr_ncv_flow_ctrl_lower_1
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Lower 3
    FLDLST: *39
    NAME: cc_eqs_agr_ncv_flow_ctrl_lower_2
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: Aggregate NCV Flow Control Lower 3
    FLDLST: *39
    NAME: cc_eqs_agr_ncv_flow_ctrl_lower_3
  - ATTR: 5
    DESCRIPTION: EQC memory initialization.
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: qstate Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_qstate_mem_init_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_hbuf_mem_init_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tbuf Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_tbuf_mem_init_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_hbuf_stash_mem_init_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata0 Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_hbuf_stash_mdata0_mem_init_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata1 Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_hbuf_stash_mdata1_mem_init_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata2 Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_hbuf_stash_mdata2_mem_init_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata3 Memory Init Trigger. Write 1 to initialize the memory.
        NAME: eqc_hbuf_stash_mdata3_mem_init_req
        WIDTH: 1
    NAME: cc_eqc_init_req
  - ATTR: 9
    DESCRIPTION: EQC memory initialization done status.
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: qstate Memory Init Done Status.
        NAME: eqc_qstate_mem_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf Memory Init Done Status.
        NAME: eqc_hbuf_mem_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tbuf Memory Init Done Status.
        NAME: eqc_tbuf_mem_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash Memory Init Done Status.
        NAME: eqc_hbuf_stash_mem_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata0 Memory Init Done Status.
        NAME: eqc_hbuf_stash_mdata0_mem_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata1 Memory Init Done Status.
        NAME: eqc_hbuf_stash_mdata1_mem_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata2 Memory Init Done Status.
        NAME: eqc_hbuf_stash_mdata2_mem_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: hbuf_stash_mdata3 Memory Init Done Status.
        NAME: eqc_hbuf_stash_mdata3_mem_init_done
        WIDTH: 1
    NAME: cc_eqc_init_done
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: &40
      - DEFAULT: 0
        DESCRIPTION: qid >= min_thr and qid <= max_thr implies qid belongs to the logical cache. The comparions are done in prioritized order starting from LC0 to LC7.
        NAME: min_thr
        WIDTH: 15
      - DEFAULT: 32767
        DESCRIPTION: qid >= min_thr and qid <= max_thr implies qid belongs to the logical cache. The comparions are done in prioritized order starting from LC0 to LC7.
        NAME: max_thr
        WIDTH: 15
    NAME: cc_eqc_lc_range_0
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: *40
    NAME: cc_eqc_lc_range_1
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: *40
    NAME: cc_eqc_lc_range_2
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: *40
    NAME: cc_eqc_lc_range_3
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: *40
    NAME: cc_eqc_lc_range_4
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: *40
    NAME: cc_eqc_lc_range_5
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: *40
    NAME: cc_eqc_lc_range_6
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: EQC QID to logical cache mapping
    FLDLST: *40
    NAME: cc_eqc_lc_range_7
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: &41
      - DEFAULT: 0
        DESCRIPTION: |-
          If logical cache occupancy is less than val, the logical cache entries are masked from eviction. 
                                            The sum of "val" across logical caches cannot exceed the total number of available tags.
        NAME: val
        WIDTH: 11
    NAME: cc_eqc_lc_min_share_0
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: *41
    NAME: cc_eqc_lc_min_share_1
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: *41
    NAME: cc_eqc_lc_min_share_2
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: *41
    NAME: cc_eqc_lc_min_share_3
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: *41
    NAME: cc_eqc_lc_min_share_4
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: *41
    NAME: cc_eqc_lc_min_share_5
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: *41
    NAME: cc_eqc_lc_min_share_6
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: Minimum number of tags reserved for a logical cache in EQC.
    FLDLST: *41
    NAME: cc_eqc_lc_min_share_7
  - ATTR: 5
    DESCRIPTION: Number of cycles the aging thread waits before rescanning the 1K age entries of the Cache.
    FLDLST:
      - DEFAULT: 512
        NAME: val
        WIDTH: 32
    NAME: cc_eqc_age_timer
  - ATTR: 5
    DESCRIPTION: Occupancy of HBM beyond which page alloc fail interrupt is raised.
    FLDLST:
      - DEFAULT: 262044
        NAME: val
        WIDTH: 19
    NAME: cc_eqc_page_alloc_fail_intr_thr
  - ATTR: 5
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'If set, when QSTATE is fetched from HBM memory, the deficit credits are zeroed out.'
        NAME: overwrite_dcred
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          If set, the arbiter that selects an ordering queue within the pend_hbuf_fifo is free running. 
                                           Setting this bit can improve dequeue performance by skipping over blocked tagids that cannot be 
                                           dispatched due to pipe collision.
        NAME: pend_hbuf_fifo_arb_is_free_running
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: 'If set, zero out the credit field in the event response in non-weighted mode'
        NAME: zero_out_credit_field
        WIDTH: 1
    NAME: cc_eqc_qsp_cfg
  - ATTR: 5
    FLDLST:
      - DEFAULT: 1023
        DESCRIPTION: 'Cache Size - 1'
        NAME: max_cache_tagid
        WIDTH: 10
    NAME: cc_eqc_cache_cfg
  - ATTR: 9
    DESCRIPTION: CC EQC internal credits reached init value
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: enq_pend_qsf_fifo FIFO init credits reached
        NAME: enq_pend_qsf_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: deq_pend_qsf_fifo FIFO init credits reached
        NAME: deq_pend_qsf_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: enq_qsf_req_fifo FIFO init credits reached
        NAME: enq_qsf_req_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: deq_qsf_req_fifo FIFO init credits reached
        NAME: deq_qsf_req_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: pend_hbuf_fetch_fifo FIFO init credits reached
        NAME: pend_hbuf_fetch_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: enq_fifo FIFO init credits reached
        NAME: enq_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: hbuf_fetch_req_fifo FIFO init credits reached
        NAME: hbuf_fetch_req_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: wback_req_fifo FIFO init credits reached
        NAME: wback_req_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: deq_fifo FIFO init credits reached
        NAME: deq_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: deq_rsp_fifo FIFO init credits reached
        NAME: deq_rsp_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: pipe_req_fifo FIFO init credits reached
        NAME: pipe_req_fifo_init_credit_reached
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: qsp_pipe_hbuf_stash_wr_fifo FIFO init credits reached
        NAME: qsp_pipe_hbuf_stash_wr_fifo_init_credit_reached
        WIDTH: 1
    NAME: cc_eqc_eot_dbg
  - ATTR: 9
    DESCRIPTION: FLA bus on CSR
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FLA bus data
        NAME: val
        WIDTH: 64
    NAME: cc_eqc_dbg_qtag_cam_fla
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: FLA bus on CSR
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FLA bus data
        NAME: val
        WIDTH: 160
    NAME: cc_eqc_dbg_qtp_fla
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: FLA bus on CSR
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FLA bus data
        NAME: val
        WIDTH: 80
    NAME: cc_eqc_dbg_qsp_fla
    TEST_ATTR: 0
  - ATTR: 5
    DESCRIPTION: EFI Mem Init Length
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Length. The base address is set using the standard base address registers in EFI for the Queue State
        NAME: len
        WIDTH: 16
    NAME: cc_efi_mem_init_len
  - ATTR: 5
    DESCRIPTION: EFI Mem Init Start
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Start
        NAME: start
        WIDTH: 1
    NAME: cc_efi_mem_init_start
    TEST_ATTR: 2
  - ATTR: 9
    DESCRIPTION: EFI Mem Init Done
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Busy
        NAME: busy
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Done
        NAME: done
        WIDTH: 1
    NAME: cc_efi_mem_init_done
  - ATTR: 5
    DESCRIPTION: EFI DGID/DLID for EQM WU Credits
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Destination Global ID
        NAME: dgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Destination Local ID
        NAME: dlid
        WIDTH: 5
    NAME: cc_efi_wucrd_did
  - ATTR: 5
    DESCRIPTION: EFI RID for EQM WUs
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Resource ID
        NAME: rid
        WIDTH: 15
    NAME: cc_efi_rid_eqm_wus
  - ATTR: 5
    DESCRIPTION: EFI RID for Total WUs
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Resource ID
        NAME: rid
        WIDTH: 15
    NAME: cc_efi_rid_total_wus
  - ATTR: 5
    DESCRIPTION: EFI NCV Threshold for EQM WUs
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Threshold - Transmission will not be permitted if NCV >= Threshold'
        NAME: thresh
        WIDTH: 4
    NAME: cc_efi_ncv_thresh_eqm_wus
  - ATTR: 5
    DESCRIPTION: EFI NCV Threshold for Total WUs
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Threshold - Transmission will not be permitted if NCV >= Threshold'
        NAME: thresh
        WIDTH: 4
    NAME: cc_efi_ncv_thresh_total_wus
  - ATTR: 5
    DESCRIPTION: EFI Queue State Memory Base Address
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Base Address in Units of 64B Cache Lines
        NAME: base_adr
        WIDTH: 36
    NAME: cc_efi_qstate_mem_base
  - ATTR: 5
    DESCRIPTION: EFI Queue Data Memory Base Address
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Base Address in Units of 64B Cache Lines
        NAME: base_adr
        WIDTH: 36
    NAME: cc_efi_qdata_mem_base
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WU Credit Prefetch Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When the WU credit counter is greater than this threshold,
                                            deallocate requests will be sent to NWQM to return WU credit until
                                            the WU credit counter reaches avg_th.
                                            dealloc_th must be equal to or greater than avg_th.
                                           
        NAME: dealloc_th
        WIDTH: 14
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This is the WU credit desired level.
                                           
        NAME: avg_th
        WIDTH: 14
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When the WU credit counter is less than this threshold,
                                            allocate requests will be sent to NWQM to request WU credit until
                                            the WU credit counter reaches avg_th.
                                            alloc_th must be less than or equal to avg_th.
                                           
        NAME: alloc_th
        WIDTH: 14
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Sets the maximum credit for the Single Slave of the WU Prefetcher
                                           
        NAME: slave_req_max
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This is the number of cycles to wait between allocate commands when central allocator ran out of credits.
                                           
        NAME: dry_wait_timer
        WIDTH: 8
    NAME: cc_efi_wu_crd_pf
    TEST_ATTR: 2
  - ATTR: 10
    DESCRIPTION: CC EFI WU counters
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Main WU Credit Counter
        NAME: main_wu_crd_cnt
        WIDTH: 16
      - DESCRIPTION: Slave WU Credit Counter
        NAME: slave_wu_crd_cnt
        WIDTH: 8
    NAME: cc_efi_wu_cnts
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC/Parity
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC/Parity error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                            [11:0]  - eqc_mem_ucerr
                                            [12] - eqs_biof_mem_ucerr
                                            [24:13] - eqc_mem_cerr
                                            [25]  - eqs_biof_mem_cerr
                                            [26]  - eqs_ncv1_mem_perr
                                            [27]  - eqs_ncv0_mem_perr
                                            [28]  - eqs_cmap1_mem_perr
                                            [29]  - eqs_cmap0_mem_perr
                                            [30]  - eqs_qne_mem_perr
                                           
        NAME: val
        WIDTH: 31
    NAME: cc_eqm_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 16
    NAME: cc_eqm_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 16
    NAME: cc_eqm_sram_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into BIOF Memory'
        NAME: eqs_biof_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into NCV1 Memory'
        NAME: eqs_ncv1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into NCV0 Memory'
        NAME: eqs_ncv0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into CMAP1 Memory'
        NAME: eqs_cmap1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into CMAP0 Buffer '
        NAME: eqs_cmap0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into QNE Memory'
        NAME: eqs_qne_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into qstate Memory
        NAME: eqc_qstate_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into hbuf Memory
        NAME: eqc_hbuf_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tbuf Memory
        NAME: eqc_tbuf_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into hbuf_stash Memory
        NAME: eqc_hbuf_stash_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into hbuf_stash_mdata0 Memory
        NAME: eqc_hbuf_stash_mdata0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into hbuf_stash_mdata1 Memory
        NAME: eqc_hbuf_stash_mdata1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into hbuf_stash_mdata2 Memory
        NAME: eqc_hbuf_stash_mdata2_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into hbuf_stash_mdata3 Memory
        NAME: eqc_hbuf_stash_mdata3_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into fbm0 Memory
        NAME: eqc_fbm0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into fbm1 Memory
        NAME: eqc_fbm1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into fbm2 Memory
        NAME: eqc_fbm2_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into fbm3 Memory
        NAME: eqc_fbm3_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                            
        NAME: err_type
        WIDTH: 1
    NAME: cc_eqm_mem_err_inj_cfg
  - ATTR: 5
    DESCRIPTION: FLA Ring Module ID
    FLDLST:
      - DEFAULT: 85
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fla_mid
        WIDTH: 8
    NAME: fla_mid
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: 'EQS Subsystem Ranges - prioritized from subsystem entry 0 to 2. remaining is considered subsystem 3'
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Upper Resource ID - inclusive - lower 2 bits should be set to 0 - 4 NCV alignment\n                                 "
        NAME: rid_upper
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: "Lower Resource ID - inclusive - lower 2 bits should be set to 0 - 4 NCV alignment\n                                 "
        NAME: rid_lower
        WIDTH: 15
    NAME: cc_eqs_ss
  - ATTR: 6
    DESCRIPTION: 'EQS Profile Domains - prioritized from Domain 0 to 31'
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Upper Resource ID - inclusive - lower 2 bits ignored - 4 NCV alignment\n                                 "
        NAME: rid_upper
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: "Lower Resource ID - inclusive - lower 2 bits ignored - 4 NCV alignment\n                                 "
        NAME: rid_lower
        WIDTH: 15
    NAME: cc_eqs_prof_dom
  - ATTR: 6
    DESCRIPTION: EQS Profile
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Credit Map\n                                 "
        NAME: cmap
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: "Lower Rate-Limiter Level\n                                 "
        NAME: lrl_lvl
        WIDTH: 4
      - DEFAULT: 8
        DESCRIPTION: "Credit Estimation\n                                 "
        NAME: cest
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: "Weighted Mode\n                                 "
        NAME: wtm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "No Prefetch\n                                 "
        NAME: npf
        WIDTH: 1
    NAME: cc_eqs_prof
  - ATTR: 6
    DESCRIPTION: EQS Credit Map
    ENTRIES: 4352
    FLDLST:
      - DEFAULT: 8
        DESCRIPTION: "Credit\n                                 "
        NAME: credit
        WIDTH: 9
    NAME: cc_eqs_cdt_map
  - ATTR: 6
    DESCRIPTION: |-
      EQS Stats:
                                 20: biop_bnreq_fifo_rd_en - BN Message Fifo read
                                 19: biop_nqrsp_fifo_rd_en - BN NQ Rsp Fifo read
                                 18: biop_rlreq_fifo_rd_en - BN RL Req Fifo read 
                                 14-17: bflt_sarb_gnt_1hot_out - Subsystem Arbiter Grants x 4 SS0 = 14, SS1 = 15, SS2 = 16, SS3 = 17
                                 11-13: biop_barb_gnt_1hot_out - BN Pipeline Grant x 3 RLReq = 11, NQRsp = 12, BNReq = 13
                                 10: drg_carb_gnt_vld_out - DRG Context Arbiter Grant
                                 9: bflt_nqrsp_fifo_rd_en - EQC NQ Response Fifo read
                                 8: bflt_dqrsp_fifo_rd_en - EQC DQ Response Fifo read
                                 7: bflt_rspord_fifo_rd_en - EQC Response Ordering Fifo read
                                 6: bflt_qrf_fifo_rd_en - EQC Response Fifo read
                                 5: bflt_xrf_fifo_rd_en - XON/XOFF Request Fifo read
                                 4: bflt_drf_fifo_rd_en - DRG Request Fifo read
                                 3: bflt_crf0_fifo_rd_en - Credit Request Fifo 0 read 
                                 2: bflt_crf1_fifo_rd_en - Credit Request Fifo 1 read
                                 1: drg_ctxt_dealloc_vld - retire DRG context
                                 0: drg_ctxt_alloc_pop - new DRG context
                                
    ENTRIES: 21
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Counter
        NAME: cnt
        WIDTH: 48
    NAME: cc_eqs_stats
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EQS Debug BARB
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_eqs_dbg_barb
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EQS Debug SARB
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_eqs_dbg_sarb
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EQS Debug RARB
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_eqs_dbg_rarb
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EQS Debug CARB
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_eqs_dbg_carb
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip Qstate memory
    ENTRIES: 1024
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_qstate_t
        NAME: data
        WIDTH: 166
    NAME: cc_eqc_qstate
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip HBUF memory
    ENTRIES: 1024
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_hbuf_t
        NAME: data
        WIDTH: 384
    NAME: cc_eqc_hbuf
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip TBUF memory
    ENTRIES: 1024
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_tbuf_t
        NAME: data
        WIDTH: 384
    NAME: cc_eqc_tbuf
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip HBUF stash memory
    ENTRIES: 128
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_hbuf_stash_t
        NAME: data
        WIDTH: 512
    NAME: cc_eqc_hbuf_stash
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Cache state for EQC cache - Debug access only'
    ENTRIES: 1024
    FLDLST:
      - DESCRIPTION: Ref count (number of pending transactions) for the cacheline in EQC
        NAME: vld
        WIDTH: 1
      - DESCRIPTION: Ref count (number of pending transactions) for the cacheline in EQC
        NAME: rc
        WIDTH: 8
      - DESCRIPTION: Age of the entry
        NAME: age
        WIDTH: 2
      - DESCRIPTION: Logical cache of the entry
        NAME: lc
        WIDTH: 3
      - DESCRIPTION: QID stored in the cache
        NAME: qid
        WIDTH: 15
    NAME: cc_eqc_cache_state
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Logical cache occupancy count in EQC cache - Debug access only'
    ENTRIES: 8
    FLDLST:
      - DESCRIPTION: Logical cache occupancy count
        NAME: val
        WIDTH: 11
    NAME: cc_eqc_lc_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip HBUF stash metadata memory
    ENTRIES: 128
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_hbuf_stash_mdata_t
        NAME: data
        WIDTH: 24
    NAME: cc_eqc_hbuf_stash_mdata0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip HBUF stash metadata memory
    ENTRIES: 128
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_hbuf_stash_mdata_t
        NAME: data
        WIDTH: 24
    NAME: cc_eqc_hbuf_stash_mdata1
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip HBUF stash metadata memory
    ENTRIES: 128
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_hbuf_stash_mdata_t
        NAME: data
        WIDTH: 24
    NAME: cc_eqc_hbuf_stash_mdata2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: On-chip HBUF stash metadata memory
    ENTRIES: 128
    FLDLST:
      - DESCRIPTION: Refer to struct eqc_hbuf_stash_mdata_t
        NAME: data
        WIDTH: 24
    NAME: cc_eqc_hbuf_stash_mdata3
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: FBM0 memory
    ENTRIES: 4096
    FLDLST:
      - DESCRIPTION: FBM0 CSR
        NAME: data
        WIDTH: 64
    NAME: cc_eqc_fbm0
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: FBM1 memory
    ENTRIES: 4096
    FLDLST:
      - DESCRIPTION: FBM1 CSR
        NAME: data
        WIDTH: 64
    NAME: cc_eqc_fbm1
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: FBM2 memory
    ENTRIES: 4096
    FLDLST:
      - DESCRIPTION: FBM2 CSR
        NAME: data
        WIDTH: 64
    NAME: cc_eqc_fbm2
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: FBM3 memory
    ENTRIES: 4096
    FLDLST:
      - DESCRIPTION: FBM3 CSR
        NAME: data
        WIDTH: 64
    NAME: cc_eqc_fbm3
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: CC EQC stat counters
    ENTRIES: 10
    FLDLST:
      - DESCRIPTION: Stat counters. Refer to eqc_stats_t for the meaning of the entries
        NAME: val
        WIDTH: 36
    NAME: cc_eqc_stats
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: efi_eqc_enq Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_efi_eqc_enq
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: eqs_eqc_deq Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_eqs_eqc_deq
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: eqc_efi_qsf_req Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_eqc_efi_qsf_req
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: efi_eqc_qsf_rsp Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_efi_eqc_qsf_rsp
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: eqc_efi_deq Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_eqc_efi_deq
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: eqc_eqs_deq_rsp Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_eqc_eqs_deq_rsp
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: eqc_eqs_enq Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_eqc_eqs_enq
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: eqc_efi_hbuf_fetch_req Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_eqc_efi_hbuf_fetch_req
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: efi_eqc_hbuf_fetch_rsp Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_efi_eqc_hbuf_fetch_rsp
  - ATTR: 10
    DESCRIPTION: CC EQC debug probe counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: eqc_efi_wback_req Debug Probe
        NAME: fld_count
        WIDTH: 64
    NAME: cc_eqc_dbg_probe_eqc_efi_wback_req
  - ATTR: 6
    DESCRIPTION: |-
      EFI Stats:
                                 26: bn_msg_vld - incoming BN msg valid
                                 25: dqrsp_fifo_wr_en - EQC DQ Response Fifo write
                                 24: wbreq_fifo_wr_en - EQC WB Request Fifo write
                                 23: qsfreq_fifo_wr_en - EQC QState Request Fifo write
                                 22: hbufreq_fifo_wr_en - EQC HBUF Request Fifo write
                                 21: lsnrx_vc0_fifo_rd_en - LSN RX VC0 Fifo read
                                 20: lsnrx_vc1_fifo_rd_en - LSN RX VC1 Fifo read
                                 19: ldnrx_vc1_fifo_rd_en - LDN RX VC1 Fifo read
                                 18: lsntx_ofifo0_fifo_wr_en - LSN outbound Mem Read Request Fifo write
                                 17: lsntx_ofifo0_fifo_rd_en - LSN outbound Mem Read Request Fifo read
                                 16: lsntx_ofifo1_fifo_wr_en - LSN outbound DQRsp WU LO Fifo write
                                 15: lsntx_ofifo1_fifo_rd_en - LSN outbound DQRsp WU LO Fifo read
                                 14: lsntx_ofifo2_fifo_wr_en - LSN outbound DQRsp WU HI Fifo write
                                 13: lsntx_ofifo2_fifo_rd_en - LSN outbound DQRsp WU HI Fifo read
                                 12: lsntx_ofifo3_fifo_wr_en - LSN outbound WU Credit Dealloc Request Fifo write
                                 11: lsntx_ofifo3_fifo_rd_en - LSN outbound WU Credit Dealloc Request Fifo read
                                 10: lsntx_ofifo4_fifo_wr_en - LSN outbound WU Credit Alloc Request Fifo write
                                 9: lsntx_ofifo4_fifo_rd_en - LSN outbound WU Credit Alloc Request Fifo read
                                 8: efi_eqc_enq_if.vld - EFI->EQC Enqueue Interface valid
                                 7: eqc_efi_deq_if.vld - EQC->EFI Dequeue Interface valid
                                 6: eqc_efi_qstate_fetch_req_if.vld - EQC->EFI QState Fetch Request Interface valid
                                 5: efi_eqc_qstate_fetch_rsp_if.vld - EFI->EQC QState Fetch Response Interface valid
                                 4: eqc_efi_hbuf_fetch_req_if.vld - EQC->EFI HBUF Fetch Request Interface valid
                                 3: efi_eqc_hbuf_fetch_rsp_if.vld - EFI->EQC HBUF Fetch Response Interface valid
                                 2: eqc_efi_wback_req_if.vld - EQC->EFI Writeback Request Interface valid
                                 1: lsntx_vld_p - LSNTX valid
                                 0: ldntx_vld_p - LDNTX valid
                                
    ENTRIES: 27
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Counter
        NAME: cnt
        WIDTH: 48
    NAME: cc_efi_stats
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EFI Debug DQRsp
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_efi_dbg_dqrsp
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EFI Debug WrReq
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_efi_dbg_wrreq
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EFI Debug WrResp
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_efi_dbg_wrrsp
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EFI Debug RdReq
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_efi_dbg_rdreq
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EFI Debug RdRsp
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_efi_dbg_rdrsp
    TEST_ATTR: 2
  - ATTR: 6
    DESCRIPTION: EFI Debug NQReq
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data
        NAME: data
        WIDTH: 64
    NAME: cc_efi_dbg_nqreq
    TEST_ATTR: 2
  - ATTR: 10
    DESCRIPTION: EQS FLA Debug Busses
    ENTRIES: 15
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Debug Bus\n                                 "
        NAME: dbg_bus
        WIDTH: 16
    NAME: cc_eqs_fla_bus
  - ATTR: 10
    DESCRIPTION: EQS Debug DRG CTXT Access
    ENTRIES: 256
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data
        WIDTH: 53
    NAME: cc_eqs_dbg_drg_ctxt
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: EQS Debug Rate Limiter
    ENTRIES: 128
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data
        WIDTH: 64
    NAME: cc_eqs_dbg_rate_lim
  - ATTR: 10
    DESCRIPTION: EFI FLA Debug Busses
    ENTRIES: 18
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Debug Bus\n                                 "
        NAME: dbg_bus
        WIDTH: 16
    NAME: cc_efi_fla_bus
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: EFI Debug WB CAM
    ENTRIES: 128
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data
        WIDTH: 32
    NAME: cc_efi_dbg_wbcam
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: EFI Debug RD CAM
    ENTRIES: 192
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data
        WIDTH: 41
    NAME: cc_efi_dbg_rdcam
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: EFI Debug RD META
    ENTRIES: 192
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data
        WIDTH: 11
    NAME: cc_efi_dbg_rdmeta
    TEST_ATTR: 0
XASIZE: 0
