

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Fri Jun 18 23:28:23 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        3-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    272|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      5|
|Register         |        -|      -|      85|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      85|    277|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |sum_0_2_fu_280_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_1_2_fu_308_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_2_2_fu_350_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_3_2_fu_387_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_4_2_fu_429_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_5_2_fu_493_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_6_2_fu_556_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_7_2_fu_598_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_8_2_fu_659_p2                           |     +    |      0|  0|   8|           8|           8|
    |sum_9_2_fu_701_p2                           |     +    |      0|  0|   8|           8|           8|
    |tmp1_fu_298_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp2_fu_340_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp3_fu_364_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp4_fu_419_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp5_fu_449_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp6_fu_546_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp7_fu_588_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp8_fu_612_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp9_fu_691_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp_fu_270_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp_6_1_fu_314_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_2_fu_370_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_3_fu_393_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_4_fu_435_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_5_fu_499_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_6_fu_562_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_7_fu_618_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_8_fu_665_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_9_fu_707_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |tmp_1_fu_513_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_630_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_3_fu_721_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_465_p2                             |    or    |      0|  0|   1|           1|           1|
    |agg_result_V_0_agg_result_V_02_2_fu_458_p3  |  select  |      0|  0|   3|           1|           2|
    |agg_result_V_0_agg_result_V_02_3_fu_469_p3  |  select  |      0|  0|   2|           1|           2|
    |agg_result_V_0_agg_result_V_02_4_fu_505_p3  |  select  |      0|  0|   4|           1|           3|
    |agg_result_V_0_agg_result_V_02_5_fu_518_p3  |  select  |      0|  0|   3|           1|           3|
    |agg_result_V_0_agg_result_V_02_7_fu_635_p3  |  select  |      0|  0|   3|           1|           3|
    |agg_result_V_0_agg_result_V_02_8_fu_713_p3  |  select  |      0|  0|   5|           1|           4|
    |agg_result_V_0_agg_result_V_02_9_fu_727_p3  |  select  |      0|  0|   4|           1|           4|
    |agg_result_V_0_agg_result_V_02_fu_622_p3    |  select  |      0|  0|   3|           1|           2|
    |min_2_min_1_fu_320_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_2_fu_374_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_3_fu_399_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_4_fu_481_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_5_fu_526_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_6_fu_568_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_7_fu_646_p3                       |  select  |      0|  0|   8|           1|           8|
    |min_2_min_8_fu_671_p3                       |  select  |      0|  0|   8|           1|           8|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 272|         242|         313|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    |ap_return  |   4|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   5|          7|    5|         13|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |agg_result_V_0_agg_result_V_02_5_reg_789  |  3|   0|    3|          0|
    |ap_CS_fsm                                 |  4|   0|    4|          0|
    |ap_return_preg                            |  4|   0|    4|          0|
    |min_2_min_1_reg_740                       |  8|   0|    8|          0|
    |min_2_min_3_reg_768                       |  8|   0|    8|          0|
    |min_2_min_6_reg_799                       |  8|   0|    8|          0|
    |sum_2_2_reg_746                           |  8|   0|    8|          0|
    |sum_4_2_reg_773                           |  8|   0|    8|          0|
    |sum_7_2_reg_805                           |  8|   0|    8|          0|
    |tmp3_reg_752                              |  7|   0|    7|          0|
    |tmp5_reg_784                              |  7|   0|    7|          0|
    |tmp8_reg_811                              |  7|   0|    7|          0|
    |tmp_6_1_reg_735                           |  1|   0|    1|          0|
    |tmp_6_2_reg_757                           |  1|   0|    1|          0|
    |tmp_6_3_reg_762                           |  1|   0|    1|          0|
    |tmp_6_4_reg_778                           |  1|   0|    1|          0|
    |tmp_6_6_reg_794                           |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 85|   0|   85|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_done             | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_return           | out |    4| ap_ctrl_hs |  digitrec_knn_vote | return value |
|knn_set_0_0_V_read  |  in |    6|   ap_none  | knn_set_0_0_V_read |    scalar    |
|knn_set_0_1_V_read  |  in |    6|   ap_none  | knn_set_0_1_V_read |    scalar    |
|knn_set_0_2_V_read  |  in |    6|   ap_none  | knn_set_0_2_V_read |    scalar    |
|knn_set_1_0_V_read  |  in |    6|   ap_none  | knn_set_1_0_V_read |    scalar    |
|knn_set_1_1_V_read  |  in |    6|   ap_none  | knn_set_1_1_V_read |    scalar    |
|knn_set_1_2_V_read  |  in |    6|   ap_none  | knn_set_1_2_V_read |    scalar    |
|knn_set_2_0_V_read  |  in |    6|   ap_none  | knn_set_2_0_V_read |    scalar    |
|knn_set_2_1_V_read  |  in |    6|   ap_none  | knn_set_2_1_V_read |    scalar    |
|knn_set_2_2_V_read  |  in |    6|   ap_none  | knn_set_2_2_V_read |    scalar    |
|knn_set_3_0_V_read  |  in |    6|   ap_none  | knn_set_3_0_V_read |    scalar    |
|knn_set_3_1_V_read  |  in |    6|   ap_none  | knn_set_3_1_V_read |    scalar    |
|knn_set_3_2_V_read  |  in |    6|   ap_none  | knn_set_3_2_V_read |    scalar    |
|knn_set_4_0_V_read  |  in |    6|   ap_none  | knn_set_4_0_V_read |    scalar    |
|knn_set_4_1_V_read  |  in |    6|   ap_none  | knn_set_4_1_V_read |    scalar    |
|knn_set_4_2_V_read  |  in |    6|   ap_none  | knn_set_4_2_V_read |    scalar    |
|knn_set_5_0_V_read  |  in |    6|   ap_none  | knn_set_5_0_V_read |    scalar    |
|knn_set_5_1_V_read  |  in |    6|   ap_none  | knn_set_5_1_V_read |    scalar    |
|knn_set_5_2_V_read  |  in |    6|   ap_none  | knn_set_5_2_V_read |    scalar    |
|knn_set_6_0_V_read  |  in |    6|   ap_none  | knn_set_6_0_V_read |    scalar    |
|knn_set_6_1_V_read  |  in |    6|   ap_none  | knn_set_6_1_V_read |    scalar    |
|knn_set_6_2_V_read  |  in |    6|   ap_none  | knn_set_6_2_V_read |    scalar    |
|knn_set_7_0_V_read  |  in |    6|   ap_none  | knn_set_7_0_V_read |    scalar    |
|knn_set_7_1_V_read  |  in |    6|   ap_none  | knn_set_7_1_V_read |    scalar    |
|knn_set_7_2_V_read  |  in |    6|   ap_none  | knn_set_7_2_V_read |    scalar    |
|knn_set_8_0_V_read  |  in |    6|   ap_none  | knn_set_8_0_V_read |    scalar    |
|knn_set_8_1_V_read  |  in |    6|   ap_none  | knn_set_8_1_V_read |    scalar    |
|knn_set_8_2_V_read  |  in |    6|   ap_none  | knn_set_8_2_V_read |    scalar    |
|knn_set_9_0_V_read  |  in |    6|   ap_none  | knn_set_9_0_V_read |    scalar    |
|knn_set_9_1_V_read  |  in |    6|   ap_none  | knn_set_9_1_V_read |    scalar    |
|knn_set_9_2_V_read  |  in |    6|   ap_none  | knn_set_9_2_V_read |    scalar    |
+--------------------+-----+-----+------------+--------------------+--------------+

