

================================================================
== Vitis HLS Report for 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
================================================================
* Date:           Thu Oct 30 18:13:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.446 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      291|      291|  2.910 us|  2.910 us|  291|  291|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV3_VITIS_LOOP_409_4  |      289|      289|         1|          1|          1|   289|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     114|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      21|     177|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln408_1_fu_98_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln408_fu_110_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln409_fu_171_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln411_1_fu_160_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln411_fu_150_p2       |         +|   0|  0|  18|           9|           9|
    |icmp_ln408_fu_92_p2       |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln409_fu_116_p2      |      icmp|   0|  0|  12|           5|           5|
    |select_ln408_1_fu_130_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln408_fu_122_p3    |    select|   0|  0|   5|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 114|          53|          41|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                 |   9|          2|    5|         10|
    |i_fu_46                                 |   9|          2|    5|         10|
    |indvar_flatten19_fu_50                  |   9|          2|    9|         18|
    |j_fu_42                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   39|         78|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |i_fu_46                 |  5|   0|    5|          0|
    |indvar_flatten19_fu_50  |  9|   0|    9|          0|
    |j_fu_42                 |  5|   0|    5|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 21|   0|   21|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4|  return value|
|layer3_output_tile_0_address0  |  out|    9|   ap_memory|                                   layer3_output_tile_0|         array|
|layer3_output_tile_0_ce0       |  out|    1|   ap_memory|                                   layer3_output_tile_0|         array|
|layer3_output_tile_0_we0       |  out|    1|   ap_memory|                                   layer3_output_tile_0|         array|
|layer3_output_tile_0_d0        |  out|   32|   ap_memory|                                   layer3_output_tile_0|         array|
|p_read                         |   in|   32|     ap_none|                                                 p_read|        scalar|
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten19"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i9 %indvar_flatten19" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 12 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%icmp_ln408 = icmp_eq  i9 %indvar_flatten19_load, i9 289" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 13 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%add_ln408_1 = add i9 %indvar_flatten19_load, i9 1" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 14 'add' 'add_ln408_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln408, void %for.inc38.i, void %for.body60.i.preheader.exitStub" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 15 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln408 = add i5 %i_load, i5 1" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 18 'add' 'add_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln409 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 21 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.41ns)   --->   "%select_ln408 = select i1 %icmp_ln409, i5 0, i5 %j_load" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 22 'select' 'select_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln408_1 = select i1 %icmp_ln409, i5 %add_ln408, i5 %i_load" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 23 'select' 'select_ln408_1' <Predicate = (!icmp_ln408)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i5 %select_ln408_1" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 24 'zext' 'zext_ln411' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln408_1, i4 0" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 25 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln411 = add i9 %tmp_7, i9 %zext_ln411" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 26 'add' 'add_ln411' <Predicate = (!icmp_ln408)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln411_1 = zext i5 %select_ln408" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 27 'zext' 'zext_ln411_1' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln411_1 = add i9 %add_ln411, i9 %zext_ln411_1" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 28 'add' 'add_ln411_1' <Predicate = (!icmp_ln408)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln411_2 = zext i9 %add_ln411_1" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 29 'zext' 'zext_ln411_2' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer3_output_tile_0_addr = getelementptr i32 %layer3_output_tile_0, i64 0, i64 %zext_ln411_2" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 30 'getelementptr' 'layer3_output_tile_0_addr' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln410 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_132" [src/srcnn.cpp:410->src/srcnn.cpp:122]   --->   Operation 31 'specpipeline' 'specpipeline_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_174" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 32 'specloopname' 'specloopname_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln411 = store i32 %p_read_1, i9 %layer3_output_tile_0_addr" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 33 'store' 'store_ln411' <Predicate = (!icmp_ln408)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln409 = add i5 %select_ln408, i5 1" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 34 'add' 'add_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln409 = store i9 %add_ln408_1, i9 %indvar_flatten19" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 35 'store' 'store_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln409 = store i5 %select_ln408_1, i5 %i" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 36 'store' 'store_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln409 = store i5 %add_ln409, i5 %j" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 37 'store' 'store_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln409 = br void %for.inc35.i" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 38 'br' 'br_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln408)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer3_output_tile_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 01]
i                         (alloca           ) [ 01]
indvar_flatten19          (alloca           ) [ 01]
p_read_1                  (read             ) [ 00]
store_ln0                 (store            ) [ 00]
store_ln0                 (store            ) [ 00]
store_ln0                 (store            ) [ 00]
br_ln0                    (br               ) [ 00]
indvar_flatten19_load     (load             ) [ 00]
icmp_ln408                (icmp             ) [ 01]
add_ln408_1               (add              ) [ 00]
br_ln408                  (br               ) [ 00]
j_load                    (load             ) [ 00]
i_load                    (load             ) [ 00]
add_ln408                 (add              ) [ 00]
specloopname_ln0          (specloopname     ) [ 00]
speclooptripcount_ln0     (speclooptripcount) [ 00]
icmp_ln409                (icmp             ) [ 00]
select_ln408              (select           ) [ 00]
select_ln408_1            (select           ) [ 00]
zext_ln411                (zext             ) [ 00]
tmp_7                     (bitconcatenate   ) [ 00]
add_ln411                 (add              ) [ 00]
zext_ln411_1              (zext             ) [ 00]
add_ln411_1               (add              ) [ 00]
zext_ln411_2              (zext             ) [ 00]
layer3_output_tile_0_addr (getelementptr    ) [ 00]
specpipeline_ln410        (specpipeline     ) [ 00]
specloopname_ln409        (specloopname     ) [ 00]
store_ln411               (store            ) [ 00]
add_ln409                 (add              ) [ 00]
store_ln409               (store            ) [ 00]
store_ln409               (store            ) [ 00]
store_ln409               (store            ) [ 00]
br_ln409                  (br               ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer3_output_tile_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_tile_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_174"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten19_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="layer3_output_tile_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_output_tile_0_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln411_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="5" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten19_load_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln408_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln408_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln408_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln409_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln408_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln408_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln411_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln411_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln411_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln411_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln411_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411_2/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln409_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln409_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln409/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln409_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln409/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln409_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln409/1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="j_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvar_flatten19_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="54" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="104" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="104" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="116" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="110" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="107" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="130" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="138" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="122" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="150" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="175"><net_src comp="122" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="98" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="130" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="171" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="42" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="46" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="209"><net_src comp="50" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_output_tile_0 | {1 }
 - Input state : 
	Port: conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 : layer3_output_tile_0 | {}
	Port: conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 : p_read | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten19_load : 1
		icmp_ln408 : 2
		add_ln408_1 : 2
		br_ln408 : 3
		j_load : 1
		i_load : 1
		add_ln408 : 2
		icmp_ln409 : 2
		select_ln408 : 3
		select_ln408_1 : 3
		zext_ln411 : 4
		tmp_7 : 4
		add_ln411 : 5
		zext_ln411_1 : 4
		add_ln411_1 : 6
		zext_ln411_2 : 7
		layer3_output_tile_0_addr : 8
		store_ln411 : 9
		add_ln409 : 4
		store_ln409 : 3
		store_ln409 : 4
		store_ln409 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln408_1_fu_98   |    0    |    16   |
|          |    add_ln408_fu_110   |    0    |    12   |
|    add   |    add_ln411_fu_150   |    0    |    18   |
|          |   add_ln411_1_fu_160  |    0    |    18   |
|          |    add_ln409_fu_171   |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln408_fu_92   |    0    |    16   |
|          |   icmp_ln409_fu_116   |    0    |    12   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln408_fu_122  |    0    |    5    |
|          | select_ln408_1_fu_130 |    0    |    5    |
|----------|-----------------------|---------|---------|
|   read   |  p_read_1_read_fu_54  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln411_fu_138   |    0    |    0    |
|   zext   |  zext_ln411_1_fu_156  |    0    |    0    |
|          |  zext_ln411_2_fu_166  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_7_fu_142     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   114   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_199       |    5   |
|indvar_flatten19_reg_206|    9   |
|        j_reg_192       |    5   |
+------------------------+--------+
|          Total         |   19   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   114  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   19   |    -   |
+-----------+--------+--------+
|   Total   |   19   |   114  |
+-----------+--------+--------+
