
Lab 4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e288  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d0  0800e448  0800e448  0001e448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea18  0800ea18  00020260  2**0
                  CONTENTS
  4 .ARM          00000008  0800ea18  0800ea18  0001ea18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea20  0800ea20  00020260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea20  0800ea20  0001ea20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea24  0800ea24  0001ea24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000260  20000000  0800ea28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e4  20000260  0800ec88  00020260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001644  0800ec88  00021644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023a12  00000000  00000000  000202d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004def  00000000  00000000  00043ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d60  00000000  00000000  00048ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016bf  00000000  00000000  0004a838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030597  00000000  00000000  0004bef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002346b  00000000  00000000  0007c48e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00120ad2  00000000  00000000  0009f8f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008ed0  00000000  00000000  001c03cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  001c929c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000260 	.word	0x20000260
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800e430 	.word	0x0800e430

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000264 	.word	0x20000264
 80001fc:	0800e430 	.word	0x0800e430

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b9a6 	b.w	800101c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9e08      	ldr	r6, [sp, #32]
 8000d5a:	460d      	mov	r5, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460f      	mov	r7, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4694      	mov	ip, r2
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0xe2>
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	b143      	cbz	r3, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d74:	f1c3 0220 	rsb	r2, r3, #32
 8000d78:	409f      	lsls	r7, r3
 8000d7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7e:	4317      	orrs	r7, r2
 8000d80:	409c      	lsls	r4, r3
 8000d82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d86:	fa1f f58c 	uxth.w	r5, ip
 8000d8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d8e:	0c22      	lsrs	r2, r4, #16
 8000d90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	fb01 f005 	mul.w	r0, r1, r5
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da0:	eb1c 0202 	adds.w	r2, ip, r2
 8000da4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000da8:	f080 811c 	bcs.w	8000fe4 <__udivmoddi4+0x290>
 8000dac:	4290      	cmp	r0, r2
 8000dae:	f240 8119 	bls.w	8000fe4 <__udivmoddi4+0x290>
 8000db2:	3902      	subs	r1, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a12      	subs	r2, r2, r0
 8000db8:	b2a4      	uxth	r4, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc6:	fb00 f505 	mul.w	r5, r0, r5
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d90a      	bls.n	8000de4 <__udivmoddi4+0x90>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x294>
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x294>
 8000de0:	4464      	add	r4, ip
 8000de2:	3802      	subs	r0, #2
 8000de4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11e      	cbz	r6, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40dc      	lsrs	r4, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	e9c6 4300 	strd	r4, r3, [r6]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0xbc>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f000 80ed 	beq.w	8000fde <__udivmoddi4+0x28a>
 8000e04:	2100      	movs	r1, #0
 8000e06:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d149      	bne.n	8000eac <__udivmoddi4+0x158>
 8000e18:	42ab      	cmp	r3, r5
 8000e1a:	d302      	bcc.n	8000e22 <__udivmoddi4+0xce>
 8000e1c:	4282      	cmp	r2, r0
 8000e1e:	f200 80f8 	bhi.w	8001012 <__udivmoddi4+0x2be>
 8000e22:	1a84      	subs	r4, r0, r2
 8000e24:	eb65 0203 	sbc.w	r2, r5, r3
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	2e00      	cmp	r6, #0
 8000e2e:	d0e2      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	e9c6 4700 	strd	r4, r7, [r6]
 8000e34:	e7df      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e36:	b902      	cbnz	r2, 8000e3a <__udivmoddi4+0xe6>
 8000e38:	deff      	udf	#255	; 0xff
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8090 	bne.w	8000f64 <__udivmoddi4+0x210>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f fe8c 	uxth.w	lr, ip
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e54:	fb07 2015 	mls	r0, r7, r5, r2
 8000e58:	0c22      	lsrs	r2, r4, #16
 8000e5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e5e:	fb0e f005 	mul.w	r0, lr, r5
 8000e62:	4290      	cmp	r0, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x124>
 8000e66:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x122>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f200 80cb 	bhi.w	800100c <__udivmoddi4+0x2b8>
 8000e76:	4645      	mov	r5, r8
 8000e78:	1a12      	subs	r2, r2, r0
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e88:	fb0e fe00 	mul.w	lr, lr, r0
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x14e>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x14c>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	f200 80bb 	bhi.w	8001016 <__udivmoddi4+0x2c2>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	eba4 040e 	sub.w	r4, r4, lr
 8000ea6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eaa:	e79f      	b.n	8000dec <__udivmoddi4+0x98>
 8000eac:	f1c1 0720 	rsb	r7, r1, #32
 8000eb0:	408b      	lsls	r3, r1
 8000eb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eba:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebe:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec2:	40fd      	lsrs	r5, r7
 8000ec4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec8:	4323      	orrs	r3, r4
 8000eca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ece:	fa1f fe8c 	uxth.w	lr, ip
 8000ed2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ed6:	0c1c      	lsrs	r4, r3, #16
 8000ed8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000edc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee0:	42a5      	cmp	r5, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eea:	d90b      	bls.n	8000f04 <__udivmoddi4+0x1b0>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ef4:	f080 8088 	bcs.w	8001008 <__udivmoddi4+0x2b4>
 8000ef8:	42a5      	cmp	r5, r4
 8000efa:	f240 8085 	bls.w	8001008 <__udivmoddi4+0x2b4>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4464      	add	r4, ip
 8000f04:	1b64      	subs	r4, r4, r5
 8000f06:	b29d      	uxth	r5, r3
 8000f08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x1da>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f24:	d26c      	bcs.n	8001000 <__udivmoddi4+0x2ac>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	d96a      	bls.n	8001000 <__udivmoddi4+0x2ac>
 8000f2a:	3b02      	subs	r3, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f32:	fba3 9502 	umull	r9, r5, r3, r2
 8000f36:	eba4 040e 	sub.w	r4, r4, lr
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	46c8      	mov	r8, r9
 8000f3e:	46ae      	mov	lr, r5
 8000f40:	d356      	bcc.n	8000ff0 <__udivmoddi4+0x29c>
 8000f42:	d053      	beq.n	8000fec <__udivmoddi4+0x298>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x208>
 8000f46:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40ca      	lsrs	r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	4317      	orrs	r7, r2
 8000f58:	e9c6 7400 	strd	r7, r4, [r6]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	2100      	movs	r1, #0
 8000f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f64:	f1c3 0120 	rsb	r1, r3, #32
 8000f68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f70:	fa25 f101 	lsr.w	r1, r5, r1
 8000f74:	409d      	lsls	r5, r3
 8000f76:	432a      	orrs	r2, r5
 8000f78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f84:	fb07 1510 	mls	r5, r7, r0, r1
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f92:	428d      	cmp	r5, r1
 8000f94:	fa04 f403 	lsl.w	r4, r4, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x258>
 8000f9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f9e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fa2:	d22f      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fa4:	428d      	cmp	r5, r1
 8000fa6:	d92d      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fa8:	3802      	subs	r0, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1b49      	subs	r1, r1, r5
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc0:	4291      	cmp	r1, r2
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x282>
 8000fc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fcc:	d216      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d914      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000fd2:	3d02      	subs	r5, #2
 8000fd4:	4462      	add	r2, ip
 8000fd6:	1a52      	subs	r2, r2, r1
 8000fd8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fdc:	e738      	b.n	8000e50 <__udivmoddi4+0xfc>
 8000fde:	4631      	mov	r1, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e6e6      	b.n	8000db6 <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x90>
 8000fec:	4548      	cmp	r0, r9
 8000fee:	d2a9      	bcs.n	8000f44 <__udivmoddi4+0x1f0>
 8000ff0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	e7a3      	b.n	8000f44 <__udivmoddi4+0x1f0>
 8000ffc:	4645      	mov	r5, r8
 8000ffe:	e7ea      	b.n	8000fd6 <__udivmoddi4+0x282>
 8001000:	462b      	mov	r3, r5
 8001002:	e794      	b.n	8000f2e <__udivmoddi4+0x1da>
 8001004:	4640      	mov	r0, r8
 8001006:	e7d1      	b.n	8000fac <__udivmoddi4+0x258>
 8001008:	46d0      	mov	r8, sl
 800100a:	e77b      	b.n	8000f04 <__udivmoddi4+0x1b0>
 800100c:	3d02      	subs	r5, #2
 800100e:	4462      	add	r2, ip
 8001010:	e732      	b.n	8000e78 <__udivmoddi4+0x124>
 8001012:	4608      	mov	r0, r1
 8001014:	e70a      	b.n	8000e2c <__udivmoddi4+0xd8>
 8001016:	4464      	add	r4, ip
 8001018:	3802      	subs	r0, #2
 800101a:	e742      	b.n	8000ea2 <__udivmoddi4+0x14e>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4a07      	ldr	r2, [pc, #28]	; (800104c <vApplicationGetIdleTaskMemory+0x2c>)
 8001030:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	4a06      	ldr	r2, [pc, #24]	; (8001050 <vApplicationGetIdleTaskMemory+0x30>)
 8001036:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2280      	movs	r2, #128	; 0x80
 800103c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800103e:	bf00      	nop
 8001040:	3714      	adds	r7, #20
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	2000027c 	.word	0x2000027c
 8001050:	2000031c 	.word	0x2000031c

08001054 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	6039      	str	r1, [r7, #0]
 800105e:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001060:	88fb      	ldrh	r3, [r7, #6]
 8001062:	b2db      	uxtb	r3, r3
 8001064:	2120      	movs	r1, #32
 8001066:	4618      	mov	r0, r3
 8001068:	f001 f96e 	bl	8002348 <SENSOR_IO_Read>
 800106c:	4603      	mov	r3, r0
 800106e:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	f023 0304 	bic.w	r3, r3, #4
 8001076:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	f023 0303 	bic.w	r3, r3, #3
 8001086:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001090:	7bfb      	ldrb	r3, [r7, #15]
 8001092:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001096:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001098:	88fb      	ldrh	r3, [r7, #6]
 800109a:	b2db      	uxtb	r3, r3
 800109c:	7bfa      	ldrb	r2, [r7, #15]
 800109e:	2120      	movs	r1, #32
 80010a0:	4618      	mov	r0, r3
 80010a2:	f001 f937 	bl	8002314 <SENSOR_IO_Write>
}
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b088      	sub	sp, #32
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	4603      	mov	r3, r0
 80010b6:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80010b8:	88fb      	ldrh	r3, [r7, #6]
 80010ba:	b2d8      	uxtb	r0, r3
 80010bc:	f107 0208 	add.w	r2, r7, #8
 80010c0:	2302      	movs	r3, #2
 80010c2:	21b2      	movs	r1, #178	; 0xb2
 80010c4:	f001 f95e 	bl	8002384 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80010c8:	88fb      	ldrh	r3, [r7, #6]
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2135      	movs	r1, #53	; 0x35
 80010ce:	4618      	mov	r0, r3
 80010d0:	f001 f93a 	bl	8002348 <SENSOR_IO_Read>
 80010d4:	4603      	mov	r3, r0
 80010d6:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80010d8:	7ffb      	ldrb	r3, [r7, #31]
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	b21b      	sxth	r3, r3
 80010de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	7a3b      	ldrb	r3, [r7, #8]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80010ec:	7ffb      	ldrb	r3, [r7, #31]
 80010ee:	019b      	lsls	r3, r3, #6
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	7a7b      	ldrb	r3, [r7, #9]
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	4313      	orrs	r3, r2
 80010fe:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8001100:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001104:	10db      	asrs	r3, r3, #3
 8001106:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8001108:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800110c:	10db      	asrs	r3, r3, #3
 800110e:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8001110:	88fb      	ldrh	r3, [r7, #6]
 8001112:	b2d8      	uxtb	r0, r3
 8001114:	f107 0208 	add.w	r2, r7, #8
 8001118:	2304      	movs	r3, #4
 800111a:	21bc      	movs	r1, #188	; 0xbc
 800111c:	f001 f932 	bl	8002384 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001120:	7a7b      	ldrb	r3, [r7, #9]
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	b21a      	sxth	r2, r3
 8001126:	7a3b      	ldrb	r3, [r7, #8]
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800112e:	7afb      	ldrb	r3, [r7, #11]
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	7abb      	ldrb	r3, [r7, #10]
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	b2d8      	uxtb	r0, r3
 8001140:	f107 0208 	add.w	r2, r7, #8
 8001144:	2302      	movs	r3, #2
 8001146:	21aa      	movs	r1, #170	; 0xaa
 8001148:	f001 f91c 	bl	8002384 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800114c:	7a7b      	ldrb	r3, [r7, #9]
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	b21a      	sxth	r2, r3
 8001152:	7a3b      	ldrb	r3, [r7, #8]
 8001154:	b21b      	sxth	r3, r3
 8001156:	4313      	orrs	r3, r2
 8001158:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800115a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800115e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800116c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001170:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800117e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001182:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001186:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001194:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001198:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800119c:	ee07 3a90 	vmov	s15, r3
 80011a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a8:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	ee07 3a90 	vmov	s15, r3
}
 80011b2:	eeb0 0a67 	vmov.f32	s0, s15
 80011b6:	3720      	adds	r7, #32
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	463b      	mov	r3, r7
 80011c4:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 80011c8:	783b      	ldrb	r3, [r7, #0]
 80011ca:	461a      	mov	r2, r3
 80011cc:	2120      	movs	r1, #32
 80011ce:	203c      	movs	r0, #60	; 0x3c
 80011d0:	f001 f8a0 	bl	8002314 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 80011d4:	787b      	ldrb	r3, [r7, #1]
 80011d6:	461a      	mov	r2, r3
 80011d8:	2121      	movs	r1, #33	; 0x21
 80011da:	203c      	movs	r0, #60	; 0x3c
 80011dc:	f001 f89a 	bl	8002314 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 80011e0:	78bb      	ldrb	r3, [r7, #2]
 80011e2:	461a      	mov	r2, r3
 80011e4:	2122      	movs	r1, #34	; 0x22
 80011e6:	203c      	movs	r0, #60	; 0x3c
 80011e8:	f001 f894 	bl	8002314 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 80011ec:	78fb      	ldrb	r3, [r7, #3]
 80011ee:	461a      	mov	r2, r3
 80011f0:	2123      	movs	r1, #35	; 0x23
 80011f2:	203c      	movs	r0, #60	; 0x3c
 80011f4:	f001 f88e 	bl	8002314 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80011f8:	793b      	ldrb	r3, [r7, #4]
 80011fa:	461a      	mov	r2, r3
 80011fc:	2124      	movs	r1, #36	; 0x24
 80011fe:	203c      	movs	r0, #60	; 0x3c
 8001200:	f001 f888 	bl	8002314 <SENSOR_IO_Write>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001212:	2300      	movs	r3, #0
 8001214:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001216:	2122      	movs	r1, #34	; 0x22
 8001218:	203c      	movs	r0, #60	; 0x3c
 800121a:	f001 f895 	bl	8002348 <SENSOR_IO_Read>
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	f023 0303 	bic.w	r3, r3, #3
 8001228:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f043 0303 	orr.w	r3, r3, #3
 8001230:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	461a      	mov	r2, r3
 8001236:	2122      	movs	r1, #34	; 0x22
 8001238:	203c      	movs	r0, #60	; 0x3c
 800123a:	f001 f86b 	bl	8002314 <SENSOR_IO_Write>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 800124a:	f001 f859 	bl	8002300 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 800124e:	210f      	movs	r1, #15
 8001250:	203c      	movs	r0, #60	; 0x3c
 8001252:	f001 f879 	bl	8002348 <SENSOR_IO_Read>
 8001256:	4603      	mov	r3, r0
}
 8001258:	4618      	mov	r0, r3
 800125a:	bd80      	pop	{r7, pc}

0800125c <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800126a:	2122      	movs	r1, #34	; 0x22
 800126c:	203c      	movs	r0, #60	; 0x3c
 800126e:	f001 f86b 	bl	8002348 <SENSOR_IO_Read>
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	f023 0320 	bic.w	r3, r3, #32
 800127c:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800127e:	88fb      	ldrh	r3, [r7, #6]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	f043 0320 	orr.w	r3, r3, #32
 800128a:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	461a      	mov	r2, r3
 8001290:	2122      	movs	r1, #34	; 0x22
 8001292:	203c      	movs	r0, #60	; 0x3c
 8001294:	f001 f83e 	bl	8002314 <SENSOR_IO_Write>
}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 80012b6:	2121      	movs	r1, #33	; 0x21
 80012b8:	203c      	movs	r0, #60	; 0x3c
 80012ba:	f001 f845 	bl	8002348 <SENSOR_IO_Read>
 80012be:	4603      	mov	r3, r0
 80012c0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 80012c2:	f107 0208 	add.w	r2, r7, #8
 80012c6:	2306      	movs	r3, #6
 80012c8:	21a8      	movs	r1, #168	; 0xa8
 80012ca:	203c      	movs	r0, #60	; 0x3c
 80012cc:	f001 f85a 	bl	8002384 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	77fb      	strb	r3, [r7, #31]
 80012d4:	e01c      	b.n	8001310 <LIS3MDL_MagReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80012d6:	7ffb      	ldrb	r3, [r7, #31]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	3301      	adds	r3, #1
 80012dc:	3320      	adds	r3, #32
 80012de:	443b      	add	r3, r7
 80012e0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	021b      	lsls	r3, r3, #8
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	7ffb      	ldrb	r3, [r7, #31]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	3320      	adds	r3, #32
 80012f0:	443b      	add	r3, r7
 80012f2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	4413      	add	r3, r2
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	7ffb      	ldrb	r3, [r7, #31]
 80012fe:	b212      	sxth	r2, r2
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	3320      	adds	r3, #32
 8001304:	443b      	add	r3, r7
 8001306:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800130a:	7ffb      	ldrb	r3, [r7, #31]
 800130c:	3301      	adds	r3, #1
 800130e:	77fb      	strb	r3, [r7, #31]
 8001310:	7ffb      	ldrb	r3, [r7, #31]
 8001312:	2b02      	cmp	r3, #2
 8001314:	d9df      	bls.n	80012d6 <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8001316:	7dfb      	ldrb	r3, [r7, #23]
 8001318:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800131c:	2b60      	cmp	r3, #96	; 0x60
 800131e:	d013      	beq.n	8001348 <LIS3MDL_MagReadXYZ+0xa8>
 8001320:	2b60      	cmp	r3, #96	; 0x60
 8001322:	dc14      	bgt.n	800134e <LIS3MDL_MagReadXYZ+0xae>
 8001324:	2b40      	cmp	r3, #64	; 0x40
 8001326:	d00c      	beq.n	8001342 <LIS3MDL_MagReadXYZ+0xa2>
 8001328:	2b40      	cmp	r3, #64	; 0x40
 800132a:	dc10      	bgt.n	800134e <LIS3MDL_MagReadXYZ+0xae>
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <LIS3MDL_MagReadXYZ+0x96>
 8001330:	2b20      	cmp	r3, #32
 8001332:	d003      	beq.n	800133c <LIS3MDL_MagReadXYZ+0x9c>
 8001334:	e00b      	b.n	800134e <LIS3MDL_MagReadXYZ+0xae>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <LIS3MDL_MagReadXYZ+0xfc>)
 8001338:	61bb      	str	r3, [r7, #24]
    break;
 800133a:	e008      	b.n	800134e <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 800133c:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <LIS3MDL_MagReadXYZ+0x100>)
 800133e:	61bb      	str	r3, [r7, #24]
    break;
 8001340:	e005      	b.n	800134e <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8001342:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <LIS3MDL_MagReadXYZ+0x104>)
 8001344:	61bb      	str	r3, [r7, #24]
    break;
 8001346:	e002      	b.n	800134e <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8001348:	4b17      	ldr	r3, [pc, #92]	; (80013a8 <LIS3MDL_MagReadXYZ+0x108>)
 800134a:	61bb      	str	r3, [r7, #24]
    break;    
 800134c:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 800134e:	2300      	movs	r3, #0
 8001350:	77fb      	strb	r3, [r7, #31]
 8001352:	e01a      	b.n	800138a <LIS3MDL_MagReadXYZ+0xea>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8001354:	7ffb      	ldrb	r3, [r7, #31]
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	3320      	adds	r3, #32
 800135a:	443b      	add	r3, r7
 800135c:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8001360:	ee07 3a90 	vmov	s15, r3
 8001364:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001368:	edd7 7a06 	vldr	s15, [r7, #24]
 800136c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001370:	7ffb      	ldrb	r3, [r7, #31]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	4413      	add	r3, r2
 8001378:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800137c:	ee17 2a90 	vmov	r2, s15
 8001380:	b212      	sxth	r2, r2
 8001382:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8001384:	7ffb      	ldrb	r3, [r7, #31]
 8001386:	3301      	adds	r3, #1
 8001388:	77fb      	strb	r3, [r7, #31]
 800138a:	7ffb      	ldrb	r3, [r7, #31]
 800138c:	2b02      	cmp	r3, #2
 800138e:	d9e1      	bls.n	8001354 <LIS3MDL_MagReadXYZ+0xb4>
  }
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop
 8001394:	3720      	adds	r7, #32
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	3e0f5c29 	.word	0x3e0f5c29
 80013a0:	3e947ae1 	.word	0x3e947ae1
 80013a4:	3edc28f6 	.word	0x3edc28f6
 80013a8:	3f147ae1 	.word	0x3f147ae1

080013ac <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 80013b6:	88fb      	ldrh	r3, [r7, #6]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 f879 	bl	80014b0 <LPS22HB_Init>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b084      	sub	sp, #16
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	4603      	mov	r3, r0
 80013ce:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80013d0:	2300      	movs	r3, #0
 80013d2:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 80013d4:	f000 ff94 	bl	8002300 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80013d8:	88fb      	ldrh	r3, [r7, #6]
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	210f      	movs	r1, #15
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 ffb2 	bl	8002348 <SENSOR_IO_Read>
 80013e4:	4603      	mov	r3, r0
 80013e6:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b087      	sub	sp, #28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8001402:	2300      	movs	r3, #0
 8001404:	74fb      	strb	r3, [r7, #19]
 8001406:	e013      	b.n	8001430 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	b2da      	uxtb	r2, r3
 800140c:	7cfb      	ldrb	r3, [r7, #19]
 800140e:	3328      	adds	r3, #40	; 0x28
 8001410:	b2db      	uxtb	r3, r3
 8001412:	7cfc      	ldrb	r4, [r7, #19]
 8001414:	4619      	mov	r1, r3
 8001416:	4610      	mov	r0, r2
 8001418:	f000 ff96 	bl	8002348 <SENSOR_IO_Read>
 800141c:	4603      	mov	r3, r0
 800141e:	461a      	mov	r2, r3
 8001420:	f104 0318 	add.w	r3, r4, #24
 8001424:	443b      	add	r3, r7
 8001426:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 800142a:	7cfb      	ldrb	r3, [r7, #19]
 800142c:	3301      	adds	r3, #1
 800142e:	74fb      	strb	r3, [r7, #19]
 8001430:	7cfb      	ldrb	r3, [r7, #19]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d9e8      	bls.n	8001408 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8001436:	2300      	movs	r3, #0
 8001438:	74fb      	strb	r3, [r7, #19]
 800143a:	e00f      	b.n	800145c <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 800143c:	7cfb      	ldrb	r3, [r7, #19]
 800143e:	3318      	adds	r3, #24
 8001440:	443b      	add	r3, r7
 8001442:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001446:	461a      	mov	r2, r3
 8001448:	7cfb      	ldrb	r3, [r7, #19]
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	4313      	orrs	r3, r2
 8001454:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8001456:	7cfb      	ldrb	r3, [r7, #19]
 8001458:	3301      	adds	r3, #1
 800145a:	74fb      	strb	r3, [r7, #19]
 800145c:	7cfb      	ldrb	r3, [r7, #19]
 800145e:	2b02      	cmp	r3, #2
 8001460:	d9ec      	bls.n	800143c <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001472:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2264      	movs	r2, #100	; 0x64
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	2b00      	cmp	r3, #0
 8001482:	da01      	bge.n	8001488 <LPS22HB_P_ReadPressure+0x94>
 8001484:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001488:	131b      	asrs	r3, r3, #12
 800148a:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	ee07 3a90 	vmov	s15, r3
 8001492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001496:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80014ac <LPS22HB_P_ReadPressure+0xb8>
 800149a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800149e:	eef0 7a66 	vmov.f32	s15, s13
}
 80014a2:	eeb0 0a67 	vmov.f32	s0, s15
 80014a6:	371c      	adds	r7, #28
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd90      	pop	{r4, r7, pc}
 80014ac:	42c80000 	.word	0x42c80000

080014b0 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	211a      	movs	r1, #26
 80014c0:	4618      	mov	r0, r3
 80014c2:	f000 ff41 	bl	8002348 <SENSOR_IO_Read>
 80014c6:	4603      	mov	r3, r0
 80014c8:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	f023 0301 	bic.w	r3, r3, #1
 80014d0:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	7bfa      	ldrb	r2, [r7, #15]
 80014e0:	211a      	movs	r1, #26
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 ff16 	bl	8002314 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80014e8:	88fb      	ldrh	r3, [r7, #6]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2110      	movs	r1, #16
 80014ee:	4618      	mov	r0, r3
 80014f0:	f000 ff2a 	bl	8002348 <SENSOR_IO_Read>
 80014f4:	4603      	mov	r3, r0
 80014f6:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
 80014fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80014fe:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001506:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
 800150a:	f023 0302 	bic.w	r3, r3, #2
 800150e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	f043 0302 	orr.w	r3, r3, #2
 8001516:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8001518:	88fb      	ldrh	r3, [r7, #6]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	7bfa      	ldrb	r2, [r7, #15]
 800151e:	2110      	movs	r1, #16
 8001520:	4618      	mov	r0, r3
 8001522:	f000 fef7 	bl	8002314 <SENSOR_IO_Write>
}  
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 800152e:	b580      	push	{r7, lr}
 8001530:	b084      	sub	sp, #16
 8001532:	af00      	add	r7, sp, #0
 8001534:	4603      	mov	r3, r0
 8001536:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001538:	2300      	movs	r3, #0
 800153a:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800153c:	2111      	movs	r1, #17
 800153e:	20d4      	movs	r0, #212	; 0xd4
 8001540:	f000 ff02 	bl	8002348 <SENSOR_IO_Read>
 8001544:	4603      	mov	r3, r0
 8001546:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001548:	88fb      	ldrh	r3, [r7, #6]
 800154a:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800154c:	7bbb      	ldrb	r3, [r7, #14]
 800154e:	f003 0303 	and.w	r3, r3, #3
 8001552:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8001554:	7bba      	ldrb	r2, [r7, #14]
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	4313      	orrs	r3, r2
 800155a:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 800155c:	7bbb      	ldrb	r3, [r7, #14]
 800155e:	461a      	mov	r2, r3
 8001560:	2111      	movs	r1, #17
 8001562:	20d4      	movs	r0, #212	; 0xd4
 8001564:	f000 fed6 	bl	8002314 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001568:	2112      	movs	r1, #18
 800156a:	20d4      	movs	r0, #212	; 0xd4
 800156c:	f000 feec 	bl	8002348 <SENSOR_IO_Read>
 8001570:	4603      	mov	r3, r0
 8001572:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8001574:	88fb      	ldrh	r3, [r7, #6]
 8001576:	0a1b      	lsrs	r3, r3, #8
 8001578:	b29b      	uxth	r3, r3
 800157a:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800157c:	7bbb      	ldrb	r3, [r7, #14]
 800157e:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8001582:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8001584:	7bba      	ldrb	r2, [r7, #14]
 8001586:	7bfb      	ldrb	r3, [r7, #15]
 8001588:	4313      	orrs	r3, r2
 800158a:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800158c:	7bbb      	ldrb	r3, [r7, #14]
 800158e:	461a      	mov	r2, r3
 8001590:	2112      	movs	r1, #18
 8001592:	20d4      	movs	r0, #212	; 0xd4
 8001594:	f000 febe 	bl	8002314 <SENSOR_IO_Write>
}
 8001598:	bf00      	nop
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80015a6:	2300      	movs	r3, #0
 80015a8:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80015aa:	2111      	movs	r1, #17
 80015ac:	20d4      	movs	r0, #212	; 0xd4
 80015ae:	f000 fecb 	bl	8002348 <SENSOR_IO_Read>
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	f003 030f 	and.w	r3, r3, #15
 80015bc:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	461a      	mov	r2, r3
 80015c2:	2111      	movs	r1, #17
 80015c4:	20d4      	movs	r0, #212	; 0xd4
 80015c6:	f000 fea5 	bl	8002314 <SENSOR_IO_Write>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80015d6:	f000 fe93 	bl	8002300 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80015da:	210f      	movs	r1, #15
 80015dc:	20d4      	movs	r0, #212	; 0xd4
 80015de:	f000 feb3 	bl	8002348 <SENSOR_IO_Read>
 80015e2:	4603      	mov	r3, r0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80015f2:	2300      	movs	r3, #0
 80015f4:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 80015f6:	2116      	movs	r1, #22
 80015f8:	20d4      	movs	r0, #212	; 0xd4
 80015fa:	f000 fea5 	bl	8002348 <SENSOR_IO_Read>
 80015fe:	4603      	mov	r3, r0
 8001600:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001608:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800160a:	88fb      	ldrh	r3, [r7, #6]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001616:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8001618:	7bfb      	ldrb	r3, [r7, #15]
 800161a:	461a      	mov	r2, r3
 800161c:	2116      	movs	r1, #22
 800161e:	20d4      	movs	r0, #212	; 0xd4
 8001620:	f000 fe78 	bl	8002314 <SENSOR_IO_Write>
}
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b088      	sub	sp, #32
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8001634:	2300      	movs	r3, #0
 8001636:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800163c:	f04f 0300 	mov.w	r3, #0
 8001640:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001642:	2111      	movs	r1, #17
 8001644:	20d4      	movs	r0, #212	; 0xd4
 8001646:	f000 fe7f 	bl	8002348 <SENSOR_IO_Read>
 800164a:	4603      	mov	r3, r0
 800164c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 800164e:	f107 0208 	add.w	r2, r7, #8
 8001652:	2306      	movs	r3, #6
 8001654:	2122      	movs	r1, #34	; 0x22
 8001656:	20d4      	movs	r0, #212	; 0xd4
 8001658:	f000 fe94 	bl	8002384 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 800165c:	2300      	movs	r3, #0
 800165e:	77fb      	strb	r3, [r7, #31]
 8001660:	e01c      	b.n	800169c <LSM6DSL_GyroReadXYZAngRate+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001662:	7ffb      	ldrb	r3, [r7, #31]
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	3301      	adds	r3, #1
 8001668:	3320      	adds	r3, #32
 800166a:	443b      	add	r3, r7
 800166c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001670:	b29b      	uxth	r3, r3
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	b29a      	uxth	r2, r3
 8001676:	7ffb      	ldrb	r3, [r7, #31]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	3320      	adds	r3, #32
 800167c:	443b      	add	r3, r7
 800167e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001682:	b29b      	uxth	r3, r3
 8001684:	4413      	add	r3, r2
 8001686:	b29a      	uxth	r2, r3
 8001688:	7ffb      	ldrb	r3, [r7, #31]
 800168a:	b212      	sxth	r2, r2
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	3320      	adds	r3, #32
 8001690:	443b      	add	r3, r7
 8001692:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8001696:	7ffb      	ldrb	r3, [r7, #31]
 8001698:	3301      	adds	r3, #1
 800169a:	77fb      	strb	r3, [r7, #31]
 800169c:	7ffb      	ldrb	r3, [r7, #31]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d9df      	bls.n	8001662 <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 80016a2:	7dfb      	ldrb	r3, [r7, #23]
 80016a4:	f003 030c 	and.w	r3, r3, #12
 80016a8:	2b0c      	cmp	r3, #12
 80016aa:	d829      	bhi.n	8001700 <LSM6DSL_GyroReadXYZAngRate+0xd4>
 80016ac:	a201      	add	r2, pc, #4	; (adr r2, 80016b4 <LSM6DSL_GyroReadXYZAngRate+0x88>)
 80016ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b2:	bf00      	nop
 80016b4:	080016e9 	.word	0x080016e9
 80016b8:	08001701 	.word	0x08001701
 80016bc:	08001701 	.word	0x08001701
 80016c0:	08001701 	.word	0x08001701
 80016c4:	080016ef 	.word	0x080016ef
 80016c8:	08001701 	.word	0x08001701
 80016cc:	08001701 	.word	0x08001701
 80016d0:	08001701 	.word	0x08001701
 80016d4:	080016f5 	.word	0x080016f5
 80016d8:	08001701 	.word	0x08001701
 80016dc:	08001701 	.word	0x08001701
 80016e0:	08001701 	.word	0x08001701
 80016e4:	080016fb 	.word	0x080016fb
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 80016e8:	4b16      	ldr	r3, [pc, #88]	; (8001744 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 80016ea:	61bb      	str	r3, [r7, #24]
    break;
 80016ec:	e008      	b.n	8001700 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 80016ee:	4b16      	ldr	r3, [pc, #88]	; (8001748 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 80016f0:	61bb      	str	r3, [r7, #24]
    break;
 80016f2:	e005      	b.n	8001700 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 80016f4:	4b15      	ldr	r3, [pc, #84]	; (800174c <LSM6DSL_GyroReadXYZAngRate+0x120>)
 80016f6:	61bb      	str	r3, [r7, #24]
    break;
 80016f8:	e002      	b.n	8001700 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <LSM6DSL_GyroReadXYZAngRate+0x124>)
 80016fc:	61bb      	str	r3, [r7, #24]
    break;    
 80016fe:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8001700:	2300      	movs	r3, #0
 8001702:	77fb      	strb	r3, [r7, #31]
 8001704:	e016      	b.n	8001734 <LSM6DSL_GyroReadXYZAngRate+0x108>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8001706:	7ffb      	ldrb	r3, [r7, #31]
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	3320      	adds	r3, #32
 800170c:	443b      	add	r3, r7
 800170e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800171a:	7ffb      	ldrb	r3, [r7, #31]
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	edd7 7a06 	vldr	s15, [r7, #24]
 8001726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800172a:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 800172e:	7ffb      	ldrb	r3, [r7, #31]
 8001730:	3301      	adds	r3, #1
 8001732:	77fb      	strb	r3, [r7, #31]
 8001734:	7ffb      	ldrb	r3, [r7, #31]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d9e5      	bls.n	8001706 <LSM6DSL_GyroReadXYZAngRate+0xda>
  }
}
 800173a:	bf00      	nop
 800173c:	bf00      	nop
 800173e:	3720      	adds	r7, #32
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	410c0000 	.word	0x410c0000
 8001748:	418c0000 	.word	0x418c0000
 800174c:	420c0000 	.word	0x420c0000
 8001750:	428c0000 	.word	0x428c0000

08001754 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001754:	b5b0      	push	{r4, r5, r7, lr}
 8001756:	b096      	sub	sp, #88	; 0x58
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800175a:	f001 fea4 	bl	80034a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175e:	f000 f8bd 	bl	80018dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001762:	f000 f9ef 	bl	8001b44 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001766:	f000 f90b 	bl	8001980 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800176a:	f000 f99f 	bl	8001aac <MX_USART1_UART_Init>
  MX_OCTOSPI1_Init();
 800176e:	f000 f947 	bl	8001a00 <MX_OCTOSPI1_Init>

//  BSP_ACCELERO_Init();
//
//  BSP_HSENSOR_Init();

  BSP_GYRO_Init();
 8001772:	f000 fe25 	bl	80023c0 <BSP_GYRO_Init>

  BSP_MAGNETO_Init();
 8001776:	f000 fe7d 	bl	8002474 <BSP_MAGNETO_Init>

  BSP_PSENSOR_Init();
 800177a:	f000 febf 	bl	80024fc <BSP_PSENSOR_Init>

  BSP_TSENSOR_Init();
 800177e:	f001 fb35 	bl	8002dec <BSP_TSENSOR_Init>

  BSP_QSPI_Init();
 8001782:	f000 fee9 	bl	8002558 <BSP_QSPI_Init>

  HAL_GPIO_WritePin(Red_Led_GPIO_Port, Red_Led_Pin, GPIO_PIN_SET);
 8001786:	2201      	movs	r2, #1
 8001788:	2108      	movs	r1, #8
 800178a:	484a      	ldr	r0, [pc, #296]	; (80018b4 <main+0x160>)
 800178c:	f002 fa42 	bl	8003c14 <HAL_GPIO_WritePin>



  //Get 8 different addresses for 8 different values to be stored

  	if(BSP_QSPI_Erase_Block(0x00000000) != QSPI_OK){
 8001790:	2000      	movs	r0, #0
 8001792:	f001 f837 	bl	8002804 <BSP_QSPI_Erase_Block>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <main+0x4c>
  		Error_Handler();
 800179c:	f000 fcb2 	bl	8002104 <Error_Handler>
  	}

  	if(BSP_QSPI_Erase_Block(0x00010000) != QSPI_OK){
 80017a0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017a4:	f001 f82e 	bl	8002804 <BSP_QSPI_Erase_Block>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <main+0x5e>
  		Error_Handler();
 80017ae:	f000 fca9 	bl	8002104 <Error_Handler>
  	}

  	if(BSP_QSPI_Erase_Block(0x00020000) != QSPI_OK){
 80017b2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017b6:	f001 f825 	bl	8002804 <BSP_QSPI_Erase_Block>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <main+0x70>
  		Error_Handler();
 80017c0:	f000 fca0 	bl	8002104 <Error_Handler>
  	}

  	if(BSP_QSPI_Erase_Block(0x00030000) != QSPI_OK){
 80017c4:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80017c8:	f001 f81c 	bl	8002804 <BSP_QSPI_Erase_Block>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <main+0x82>
  		Error_Handler();
 80017d2:	f000 fc97 	bl	8002104 <Error_Handler>
  	}

  	if(BSP_QSPI_Erase_Block(0x00040000) != QSPI_OK){
 80017d6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017da:	f001 f813 	bl	8002804 <BSP_QSPI_Erase_Block>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <main+0x94>
  		Error_Handler();
 80017e4:	f000 fc8e 	bl	8002104 <Error_Handler>
  	}

  	if(BSP_QSPI_Erase_Block(0x00050000) != QSPI_OK){
 80017e8:	f44f 20a0 	mov.w	r0, #327680	; 0x50000
 80017ec:	f001 f80a 	bl	8002804 <BSP_QSPI_Erase_Block>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <main+0xa6>
  		Error_Handler();
 80017f6:	f000 fc85 	bl	8002104 <Error_Handler>
  	}

  	if(BSP_QSPI_Erase_Block(0x00060000) != QSPI_OK){
 80017fa:	f44f 20c0 	mov.w	r0, #393216	; 0x60000
 80017fe:	f001 f801 	bl	8002804 <BSP_QSPI_Erase_Block>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <main+0xb8>
  		Error_Handler();
 8001808:	f000 fc7c 	bl	8002104 <Error_Handler>
  	}

  	if(BSP_QSPI_Erase_Block(0x00070000) != QSPI_OK){
 800180c:	f44f 20e0 	mov.w	r0, #458752	; 0x70000
 8001810:	f000 fff8 	bl	8002804 <BSP_QSPI_Erase_Block>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <main+0xca>
  		Error_Handler();
 800181a:	f000 fc73 	bl	8002104 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of readSensors_Tas */
  osThreadDef(readSensors_Tas, readFromSensors, osPriorityNormal, 0, 128);
 800181e:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <main+0x164>)
 8001820:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001824:	461d      	mov	r5, r3
 8001826:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001828:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800182a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800182e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readSensors_TasHandle = osThreadCreate(osThread(readSensors_Tas), NULL);
 8001832:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001836:	2100      	movs	r1, #0
 8001838:	4618      	mov	r0, r3
 800183a:	f006 ff78 	bl	800872e <osThreadCreate>
 800183e:	4603      	mov	r3, r0
 8001840:	4a1e      	ldr	r2, [pc, #120]	; (80018bc <main+0x168>)
 8001842:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_Task */
  osThreadDef(UART_Task, transmitViaUART, osPriorityIdle, 0, 128);
 8001844:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <main+0x16c>)
 8001846:	f107 0420 	add.w	r4, r7, #32
 800184a:	461d      	mov	r5, r3
 800184c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800184e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001850:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001854:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_TaskHandle = osThreadCreate(osThread(UART_Task), NULL);
 8001858:	f107 0320 	add.w	r3, r7, #32
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f006 ff65 	bl	800872e <osThreadCreate>
 8001864:	4603      	mov	r3, r0
 8001866:	4a17      	ldr	r2, [pc, #92]	; (80018c4 <main+0x170>)
 8001868:	6013      	str	r3, [r2, #0]

  /* definition and creation of buttonPress_Tas */
  osThreadDef(buttonPress_Tas, hasButtonBeenPressed, osPriorityIdle, 0, 128);
 800186a:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <main+0x174>)
 800186c:	1d3c      	adds	r4, r7, #4
 800186e:	461d      	mov	r5, r3
 8001870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001874:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001878:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buttonPress_TasHandle = osThreadCreate(osThread(buttonPress_Tas), NULL);
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2100      	movs	r1, #0
 8001880:	4618      	mov	r0, r3
 8001882:	f006 ff54 	bl	800872e <osThreadCreate>
 8001886:	4603      	mov	r3, r0
 8001888:	4a10      	ldr	r2, [pc, #64]	; (80018cc <main+0x178>)
 800188a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800188c:	f006 ff48 	bl	8008720 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  	memset(buffer, 0, 100);
 8001890:	2264      	movs	r2, #100	; 0x64
 8001892:	2100      	movs	r1, #0
 8001894:	480e      	ldr	r0, [pc, #56]	; (80018d0 <main+0x17c>)
 8001896:	f009 ffa1 	bl	800b7dc <memset>
	sprintf(&buffer, "Ready to go \n");
 800189a:	490e      	ldr	r1, [pc, #56]	; (80018d4 <main+0x180>)
 800189c:	480c      	ldr	r0, [pc, #48]	; (80018d0 <main+0x17c>)
 800189e:	f009 f813 	bl	800a8c8 <siprintf>
  	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, 100, 5000);
 80018a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80018a6:	2264      	movs	r2, #100	; 0x64
 80018a8:	4909      	ldr	r1, [pc, #36]	; (80018d0 <main+0x17c>)
 80018aa:	480b      	ldr	r0, [pc, #44]	; (80018d8 <main+0x184>)
 80018ac:	f006 f878 	bl	80079a0 <HAL_UART_Transmit>

  while (1)
 80018b0:	e7fe      	b.n	80018b0 <main+0x15c>
 80018b2:	bf00      	nop
 80018b4:	48001000 	.word	0x48001000
 80018b8:	0800e468 	.word	0x0800e468
 80018bc:	20000654 	.word	0x20000654
 80018c0:	0800e490 	.word	0x0800e490
 80018c4:	20000658 	.word	0x20000658
 80018c8:	0800e4bc 	.word	0x0800e4bc
 80018cc:	2000065c 	.word	0x2000065c
 80018d0:	20000660 	.word	0x20000660
 80018d4:	0800e448 	.word	0x0800e448
 80018d8:	200005c0 	.word	0x200005c0

080018dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b096      	sub	sp, #88	; 0x58
 80018e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	2244      	movs	r2, #68	; 0x44
 80018e8:	2100      	movs	r1, #0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f009 ff76 	bl	800b7dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f0:	463b      	mov	r3, r7
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]
 80018fa:	60da      	str	r2, [r3, #12]
 80018fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80018fe:	2000      	movs	r0, #0
 8001900:	f004 f884 	bl	8005a0c <HAL_PWREx_ControlVoltageScaling>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800190a:	f000 fbfb 	bl	8002104 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800190e:	2310      	movs	r3, #16
 8001910:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001912:	2301      	movs	r3, #1
 8001914:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800191a:	2360      	movs	r3, #96	; 0x60
 800191c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191e:	2302      	movs	r3, #2
 8001920:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001922:	2301      	movs	r3, #1
 8001924:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001926:	2301      	movs	r3, #1
 8001928:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800192a:	233c      	movs	r3, #60	; 0x3c
 800192c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800192e:	2302      	movs	r3, #2
 8001930:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001932:	2302      	movs	r3, #2
 8001934:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001936:	2302      	movs	r3, #2
 8001938:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	4618      	mov	r0, r3
 8001940:	f004 f908 	bl	8005b54 <HAL_RCC_OscConfig>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800194a:	f000 fbdb 	bl	8002104 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800194e:	230f      	movs	r3, #15
 8001950:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001952:	2303      	movs	r3, #3
 8001954:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001962:	463b      	mov	r3, r7
 8001964:	2105      	movs	r1, #5
 8001966:	4618      	mov	r0, r3
 8001968:	f004 fd0e 	bl	8006388 <HAL_RCC_ClockConfig>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001972:	f000 fbc7 	bl	8002104 <Error_Handler>
  }
}
 8001976:	bf00      	nop
 8001978:	3758      	adds	r7, #88	; 0x58
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001984:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <MX_I2C2_Init+0x74>)
 8001986:	4a1c      	ldr	r2, [pc, #112]	; (80019f8 <MX_I2C2_Init+0x78>)
 8001988:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 800198a:	4b1a      	ldr	r3, [pc, #104]	; (80019f4 <MX_I2C2_Init+0x74>)
 800198c:	4a1b      	ldr	r2, [pc, #108]	; (80019fc <MX_I2C2_Init+0x7c>)
 800198e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001990:	4b18      	ldr	r3, [pc, #96]	; (80019f4 <MX_I2C2_Init+0x74>)
 8001992:	2200      	movs	r2, #0
 8001994:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001996:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <MX_I2C2_Init+0x74>)
 8001998:	2201      	movs	r2, #1
 800199a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800199c:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <MX_I2C2_Init+0x74>)
 800199e:	2200      	movs	r2, #0
 80019a0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80019a2:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <MX_I2C2_Init+0x74>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <MX_I2C2_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_I2C2_Init+0x74>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <MX_I2C2_Init+0x74>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019ba:	480e      	ldr	r0, [pc, #56]	; (80019f4 <MX_I2C2_Init+0x74>)
 80019bc:	f002 f942 	bl	8003c44 <HAL_I2C_Init>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80019c6:	f000 fb9d 	bl	8002104 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019ca:	2100      	movs	r1, #0
 80019cc:	4809      	ldr	r0, [pc, #36]	; (80019f4 <MX_I2C2_Init+0x74>)
 80019ce:	f002 fee9 	bl	80047a4 <HAL_I2CEx_ConfigAnalogFilter>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80019d8:	f000 fb94 	bl	8002104 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80019dc:	2100      	movs	r1, #0
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <MX_I2C2_Init+0x74>)
 80019e0:	f002 ff2b 	bl	800483a <HAL_I2CEx_ConfigDigitalFilter>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80019ea:	f000 fb8b 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	2000051c 	.word	0x2000051c
 80019f8:	40005800 	.word	0x40005800
 80019fc:	307075b1 	.word	0x307075b1

08001a00 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001a14:	4b23      	ldr	r3, [pc, #140]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a16:	4a24      	ldr	r2, [pc, #144]	; (8001aa8 <MX_OCTOSPI1_Init+0xa8>)
 8001a18:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001a1a:	4b22      	ldr	r3, [pc, #136]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001a20:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8001a26:	4b1f      	ldr	r3, [pc, #124]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a2c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a30:	2220      	movs	r2, #32
 8001a32:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001a34:	4b1b      	ldr	r3, [pc, #108]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001a3a:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001a40:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001a46:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001a4c:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001a52:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a60:	2208      	movs	r2, #8
 8001a62:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001a64:	480f      	ldr	r0, [pc, #60]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a66:	f002 ff35 	bl	80048d4 <HAL_OSPI_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8001a70:	f000 fb48 	bl	8002104 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001a74:	2301      	movs	r3, #1
 8001a76:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001a7c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8001a80:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4806      	ldr	r0, [pc, #24]	; (8001aa4 <MX_OCTOSPI1_Init+0xa4>)
 8001a8c:	f003 fa20 	bl	8004ed0 <HAL_OSPIM_Config>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8001a96:	f000 fb35 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001a9a:	bf00      	nop
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000570 	.word	0x20000570
 8001aa8:	a0001000 	.word	0xa0001000

08001aac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ab0:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ab2:	4a23      	ldr	r2, [pc, #140]	; (8001b40 <MX_USART1_UART_Init+0x94>)
 8001ab4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ab6:	4b21      	ldr	r3, [pc, #132]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ab8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001abc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001abe:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ac4:	4b1d      	ldr	r3, [pc, #116]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aca:	4b1c      	ldr	r3, [pc, #112]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad6:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001adc:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ae2:	4b16      	ldr	r3, [pc, #88]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aee:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001af4:	4811      	ldr	r0, [pc, #68]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001af6:	f005 ff03 	bl	8007900 <HAL_UART_Init>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001b00:	f000 fb00 	bl	8002104 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b04:	2100      	movs	r1, #0
 8001b06:	480d      	ldr	r0, [pc, #52]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001b08:	f006 fd28 	bl	800855c <HAL_UARTEx_SetTxFifoThreshold>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001b12:	f000 faf7 	bl	8002104 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b16:	2100      	movs	r1, #0
 8001b18:	4808      	ldr	r0, [pc, #32]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001b1a:	f006 fd5d 	bl	80085d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001b24:	f000 faee 	bl	8002104 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b28:	4804      	ldr	r0, [pc, #16]	; (8001b3c <MX_USART1_UART_Init+0x90>)
 8001b2a:	f006 fcde 	bl	80084ea <HAL_UARTEx_DisableFifoMode>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b34:	f000 fae6 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	200005c0 	.word	0x200005c0
 8001b40:	40013800 	.word	0x40013800

08001b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4a:	f107 030c 	add.w	r3, r7, #12
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
 8001b58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b5a:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5e:	4a2d      	ldr	r2, [pc, #180]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b60:	f043 0310 	orr.w	r3, r3, #16
 8001b64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b66:	4b2b      	ldr	r3, [pc, #172]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6a:	f003 0310 	and.w	r3, r3, #16
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b72:	4b28      	ldr	r3, [pc, #160]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b76:	4a27      	ldr	r2, [pc, #156]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b7e:	4b25      	ldr	r3, [pc, #148]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8a:	4b22      	ldr	r3, [pc, #136]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8e:	4a21      	ldr	r2, [pc, #132]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b90:	f043 0302 	orr.w	r3, r3, #2
 8001b94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b96:	4b1f      	ldr	r3, [pc, #124]	; (8001c14 <MX_GPIO_Init+0xd0>)
 8001b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Red_Led_GPIO_Port, Red_Led_Pin, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2108      	movs	r1, #8
 8001ba6:	481c      	ldr	r0, [pc, #112]	; (8001c18 <MX_GPIO_Init+0xd4>)
 8001ba8:	f002 f834 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_RESET);
 8001bac:	2200      	movs	r2, #0
 8001bae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bb2:	481a      	ldr	r0, [pc, #104]	; (8001c1c <MX_GPIO_Init+0xd8>)
 8001bb4:	f002 f82e 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Red_Led_Pin */
  GPIO_InitStruct.Pin = Red_Led_Pin;
 8001bb8:	2308      	movs	r3, #8
 8001bba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Red_Led_GPIO_Port, &GPIO_InitStruct);
 8001bc8:	f107 030c 	add.w	r3, r7, #12
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4812      	ldr	r0, [pc, #72]	; (8001c18 <MX_GPIO_Init+0xd4>)
 8001bd0:	f001 fd84 	bl	80036dc <HAL_GPIO_Init>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 8001bd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8001be2:	f107 030c 	add.w	r3, r7, #12
 8001be6:	4619      	mov	r1, r3
 8001be8:	480d      	ldr	r0, [pc, #52]	; (8001c20 <MX_GPIO_Init+0xdc>)
 8001bea:	f001 fd77 	bl	80036dc <HAL_GPIO_Init>

  /*Configure GPIO pin : Green_Led_Pin */
  GPIO_InitStruct.Pin = Green_Led_Pin;
 8001bee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Green_Led_GPIO_Port, &GPIO_InitStruct);
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	4619      	mov	r1, r3
 8001c06:	4805      	ldr	r0, [pc, #20]	; (8001c1c <MX_GPIO_Init+0xd8>)
 8001c08:	f001 fd68 	bl	80036dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c0c:	bf00      	nop
 8001c0e:	3720      	adds	r7, #32
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40021000 	.word	0x40021000
 8001c18:	48001000 	.word	0x48001000
 8001c1c:	48000400 	.word	0x48000400
 8001c20:	48000800 	.word	0x48000800

08001c24 <getAverages>:

/* USER CODE BEGIN 4 */


void getAverages(){
 8001c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c28:	b084      	sub	sp, #16
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	466b      	mov	r3, sp
 8001c2e:	4698      	mov	r8, r3


    //populate an array with the max number of sample gotten
    int16_t tempGyro[samplesGyro * 3];
 8001c30:	4b55      	ldr	r3, [pc, #340]	; (8001d88 <getAverages+0x164>)
 8001c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c36:	461a      	mov	r2, r3
 8001c38:	4613      	mov	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	189e      	adds	r6, r3, r2
 8001c3e:	1e73      	subs	r3, r6, #1
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	4632      	mov	r2, r6
 8001c44:	2300      	movs	r3, #0
 8001c46:	4614      	mov	r4, r2
 8001c48:	461d      	mov	r5, r3
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	012b      	lsls	r3, r5, #4
 8001c54:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001c58:	0122      	lsls	r2, r4, #4
 8001c5a:	4632      	mov	r2, r6
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	f04f 0300 	mov.w	r3, #0
 8001c6a:	010b      	lsls	r3, r1, #4
 8001c6c:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001c70:	0102      	lsls	r2, r0, #4
 8001c72:	4633      	mov	r3, r6
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	3307      	adds	r3, #7
 8001c78:	08db      	lsrs	r3, r3, #3
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	ebad 0d03 	sub.w	sp, sp, r3
 8001c80:	466b      	mov	r3, sp
 8001c82:	3301      	adds	r3, #1
 8001c84:	085b      	lsrs	r3, r3, #1
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	607b      	str	r3, [r7, #4]

    if(BSP_QSPI_Read(tempGyro, 0x00000000, samplesGyro * sizeof(gyro)) != QSPI_OK)
 8001c8a:	4b3f      	ldr	r3, [pc, #252]	; (8001d88 <getAverages+0x164>)
 8001c8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c90:	461a      	mov	r2, r3
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 fcd8 	bl	8002654 <BSP_QSPI_Read>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <getAverages+0x8a>
	{
    	Error_Handler();
 8001caa:	f000 fa2b 	bl	8002104 <Error_Handler>
	}



    //Stop 2 before to not get out of bounds
    for(int i = 0; i < samplesGyro; i++){
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	e037      	b.n	8001d24 <getAverages+0x100>

    	xGyroAverage = xGyroAverage + tempGyro[3*i]; 		//get x values
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	441a      	add	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	4b31      	ldr	r3, [pc, #196]	; (8001d8c <getAverages+0x168>)
 8001cc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	4413      	add	r3, r2
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	b21a      	sxth	r2, r3
 8001cd2:	4b2e      	ldr	r3, [pc, #184]	; (8001d8c <getAverages+0x168>)
 8001cd4:	801a      	strh	r2, [r3, #0]

    	yGyroAverage = yGyroAverage + tempGyro[3*i+1];	//get y values
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	4b29      	ldr	r3, [pc, #164]	; (8001d90 <getAverages+0x16c>)
 8001cea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	4413      	add	r3, r2
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	b21a      	sxth	r2, r3
 8001cf6:	4b26      	ldr	r3, [pc, #152]	; (8001d90 <getAverages+0x16c>)
 8001cf8:	801a      	strh	r2, [r3, #0]

    	zGyroAverage = zGyroAverage + tempGyro[3*i+2];	//get z values
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	4413      	add	r3, r2
 8001d02:	1c9a      	adds	r2, r3, #2
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <getAverages+0x170>)
 8001d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	4413      	add	r3, r2
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	b21a      	sxth	r2, r3
 8001d1a:	4b1e      	ldr	r3, [pc, #120]	; (8001d94 <getAverages+0x170>)
 8001d1c:	801a      	strh	r2, [r3, #0]
    for(int i = 0; i < samplesGyro; i++){
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	3301      	adds	r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	4b18      	ldr	r3, [pc, #96]	; (8001d88 <getAverages+0x164>)
 8001d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	dbc0      	blt.n	8001cb4 <getAverages+0x90>

    }

    xGyroAverage = xGyroAverage/samplesGyro;
 8001d32:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <getAverages+0x168>)
 8001d34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <getAverages+0x164>)
 8001d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d40:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d44:	b21a      	sxth	r2, r3
 8001d46:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <getAverages+0x168>)
 8001d48:	801a      	strh	r2, [r3, #0]
    yGyroAverage = yGyroAverage/samplesGyro;
 8001d4a:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <getAverages+0x16c>)
 8001d4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b0d      	ldr	r3, [pc, #52]	; (8001d88 <getAverages+0x164>)
 8001d54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d58:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d5c:	b21a      	sxth	r2, r3
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <getAverages+0x16c>)
 8001d60:	801a      	strh	r2, [r3, #0]
    zGyroAverage = zGyroAverage/samplesGyro;
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <getAverages+0x170>)
 8001d64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4b07      	ldr	r3, [pc, #28]	; (8001d88 <getAverages+0x164>)
 8001d6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d70:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d74:	b21a      	sxth	r2, r3
 8001d76:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <getAverages+0x170>)
 8001d78:	801a      	strh	r2, [r3, #0]
 8001d7a:	46c5      	mov	sp, r8



}
 8001d7c:	bf00      	nop
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d86:	bf00      	nop
 8001d88:	200006d6 	.word	0x200006d6
 8001d8c:	200006de 	.word	0x200006de
 8001d90:	200006e0 	.word	0x200006e0
 8001d94:	200006e2 	.word	0x200006e2

08001d98 <readFromSensors>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_readFromSensors */
void readFromSensors(void const * argument)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  	BSP_GYRO_GetXYZ(gyro); // (x, y, z)
 8001da0:	4849      	ldr	r0, [pc, #292]	; (8001ec8 <readFromSensors+0x130>)
 8001da2:	f000 fb4f 	bl	8002444 <BSP_GYRO_GetXYZ>

	  	//Store gyro x,y,z values
	  	//Use addresses from 0x00000000 to 0x00030000
	  	if(BSP_QSPI_Write(gyro, 0x00000000 + sizeof(gyro) * samplesGyro , sizeof(gyro)) != QSPI_OK){
 8001da6:	4b49      	ldr	r3, [pc, #292]	; (8001ecc <readFromSensors+0x134>)
 8001da8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dac:	461a      	mov	r2, r3
 8001dae:	4613      	mov	r3, r2
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	4413      	add	r3, r2
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	2206      	movs	r2, #6
 8001db8:	4619      	mov	r1, r3
 8001dba:	4843      	ldr	r0, [pc, #268]	; (8001ec8 <readFromSensors+0x130>)
 8001dbc:	f000 fc9c 	bl	80026f8 <BSP_QSPI_Write>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d002      	beq.n	8001dcc <readFromSensors+0x34>
	  		Error_Handler();
 8001dc6:	f000 f99d 	bl	8002104 <Error_Handler>
 8001dca:	e008      	b.n	8001dde <readFromSensors+0x46>
	  	}
	  	else{
	  		samplesGyro++;
 8001dcc:	4b3f      	ldr	r3, [pc, #252]	; (8001ecc <readFromSensors+0x134>)
 8001dce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	b21a      	sxth	r2, r3
 8001dda:	4b3c      	ldr	r3, [pc, #240]	; (8001ecc <readFromSensors+0x134>)
 8001ddc:	801a      	strh	r2, [r3, #0]
	  	}


	  	BSP_MAGNETO_GetXYZ(magneto); // (x, y, z)
 8001dde:	483c      	ldr	r0, [pc, #240]	; (8001ed0 <readFromSensors+0x138>)
 8001de0:	f000 fb74 	bl	80024cc <BSP_MAGNETO_GetXYZ>


	  	//Store magneto x,y,z values
	  	//Use addresses from 0x00030000 to 0x00060000
	  	if(BSP_QSPI_Write(magneto, 0x00030000 + sizeof(magneto) * samplesMagneto, sizeof(magneto)) != QSPI_OK){
 8001de4:	4b3b      	ldr	r3, [pc, #236]	; (8001ed4 <readFromSensors+0x13c>)
 8001de6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dea:	461a      	mov	r2, r3
 8001dec:	4613      	mov	r3, r2
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	4413      	add	r3, r2
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8001df8:	2206      	movs	r2, #6
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4834      	ldr	r0, [pc, #208]	; (8001ed0 <readFromSensors+0x138>)
 8001dfe:	f000 fc7b 	bl	80026f8 <BSP_QSPI_Write>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d002      	beq.n	8001e0e <readFromSensors+0x76>
	  		Error_Handler();
 8001e08:	f000 f97c 	bl	8002104 <Error_Handler>
 8001e0c:	e008      	b.n	8001e20 <readFromSensors+0x88>
	  	}
	  	else{
	  		samplesMagneto++;
 8001e0e:	4b31      	ldr	r3, [pc, #196]	; (8001ed4 <readFromSensors+0x13c>)
 8001e10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	3301      	adds	r3, #1
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	b21a      	sxth	r2, r3
 8001e1c:	4b2d      	ldr	r3, [pc, #180]	; (8001ed4 <readFromSensors+0x13c>)
 8001e1e:	801a      	strh	r2, [r3, #0]
	  	}



	  	temp = BSP_TSENSOR_ReadTemp();
 8001e20:	f001 f800 	bl	8002e24 <BSP_TSENSOR_ReadTemp>
 8001e24:	eef0 7a40 	vmov.f32	s15, s0
 8001e28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e2c:	ee17 3a90 	vmov	r3, s15
 8001e30:	b21a      	sxth	r2, r3
 8001e32:	4b29      	ldr	r3, [pc, #164]	; (8001ed8 <readFromSensors+0x140>)
 8001e34:	801a      	strh	r2, [r3, #0]

	  	//Store temperature values
	  	if(BSP_QSPI_Write(temp, 0x00060000 + sizeof(temp) * samplesTemp, sizeof(temp)) != QSPI_OK){
 8001e36:	4b28      	ldr	r3, [pc, #160]	; (8001ed8 <readFromSensors+0x140>)
 8001e38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	4b27      	ldr	r3, [pc, #156]	; (8001edc <readFromSensors+0x144>)
 8001e40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e44:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f000 fc53 	bl	80026f8 <BSP_QSPI_Write>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <readFromSensors+0xc6>
	  		Error_Handler();
 8001e58:	f000 f954 	bl	8002104 <Error_Handler>
 8001e5c:	e008      	b.n	8001e70 <readFromSensors+0xd8>
	  	}else{
	  		samplesTemp++;
 8001e5e:	4b1f      	ldr	r3, [pc, #124]	; (8001edc <readFromSensors+0x144>)
 8001e60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	3301      	adds	r3, #1
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	4b1b      	ldr	r3, [pc, #108]	; (8001edc <readFromSensors+0x144>)
 8001e6e:	801a      	strh	r2, [r3, #0]

	  	}


	  	pressure = BSP_PSENSOR_ReadPressure();
 8001e70:	f000 fb64 	bl	800253c <BSP_PSENSOR_ReadPressure>
 8001e74:	eef0 7a40 	vmov.f32	s15, s0
 8001e78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e7c:	ee17 3a90 	vmov	r3, s15
 8001e80:	b21a      	sxth	r2, r3
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <readFromSensors+0x148>)
 8001e84:	801a      	strh	r2, [r3, #0]

	  	//Store pressure values
	  	if(BSP_QSPI_Write(temp, 0x00070000 + sizeof(pressure) * samplesPressure, sizeof(pressure)) != QSPI_OK){
 8001e86:	4b14      	ldr	r3, [pc, #80]	; (8001ed8 <readFromSensors+0x140>)
 8001e88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <readFromSensors+0x14c>)
 8001e90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e94:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f000 fc2b 	bl	80026f8 <BSP_QSPI_Write>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d002      	beq.n	8001eae <readFromSensors+0x116>
	  		Error_Handler();
 8001ea8:	f000 f92c 	bl	8002104 <Error_Handler>
 8001eac:	e008      	b.n	8001ec0 <readFromSensors+0x128>
	  	}else{
	  		samplesPressure++;
 8001eae:	4b0d      	ldr	r3, [pc, #52]	; (8001ee4 <readFromSensors+0x14c>)
 8001eb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	b21a      	sxth	r2, r3
 8001ebc:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <readFromSensors+0x14c>)
 8001ebe:	801a      	strh	r2, [r3, #0]

	  	}


	      osDelay(100);
 8001ec0:	2064      	movs	r0, #100	; 0x64
 8001ec2:	f006 fc80 	bl	80087c6 <osDelay>
	  	BSP_GYRO_GetXYZ(gyro); // (x, y, z)
 8001ec6:	e76b      	b.n	8001da0 <readFromSensors+0x8>
 8001ec8:	200006c4 	.word	0x200006c4
 8001ecc:	200006d6 	.word	0x200006d6
 8001ed0:	200006cc 	.word	0x200006cc
 8001ed4:	200006d8 	.word	0x200006d8
 8001ed8:	200006d2 	.word	0x200006d2
 8001edc:	200006da 	.word	0x200006da
 8001ee0:	200006d4 	.word	0x200006d4
 8001ee4:	200006dc 	.word	0x200006dc

08001ee8 <transmitViaUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_transmitViaUART */
void transmitViaUART(void const * argument)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08c      	sub	sp, #48	; 0x30
 8001eec:	af02      	add	r7, sp, #8
 8001eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN transmitViaUART */
	int hasPassed = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Infinite loop */
  for(;;)
  {
	  memset(buffer, 0, 100);
 8001ef4:	2264      	movs	r2, #100	; 0x64
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	484f      	ldr	r0, [pc, #316]	; (8002038 <transmitViaUART+0x150>)
 8001efa:	f009 fc6f 	bl	800b7dc <memset>

	  	if(counter == 0){
 8001efe:	4b4f      	ldr	r3, [pc, #316]	; (800203c <transmitViaUART+0x154>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d11d      	bne.n	8001f42 <transmitViaUART+0x5a>

	  		hasPassed = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24

	  		int x = gyro[0];
 8001f0a:	4b4d      	ldr	r3, [pc, #308]	; (8002040 <transmitViaUART+0x158>)
 8001f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f10:	617b      	str	r3, [r7, #20]
	  		int y = gyro[1];
 8001f12:	4b4b      	ldr	r3, [pc, #300]	; (8002040 <transmitViaUART+0x158>)
 8001f14:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f18:	613b      	str	r3, [r7, #16]
	  		int z = gyro[2];
 8001f1a:	4b49      	ldr	r3, [pc, #292]	; (8002040 <transmitViaUART+0x158>)
 8001f1c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f20:	60fb      	str	r3, [r7, #12]

	  		sprintf(&buffer, "GYRO: x: %d, y: %d, z: %d \n", x,y,z);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	4946      	ldr	r1, [pc, #280]	; (8002044 <transmitViaUART+0x15c>)
 8001f2c:	4842      	ldr	r0, [pc, #264]	; (8002038 <transmitViaUART+0x150>)
 8001f2e:	f008 fccb 	bl	800a8c8 <siprintf>
	  	  	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, 100, 5000);
 8001f32:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f36:	2264      	movs	r2, #100	; 0x64
 8001f38:	493f      	ldr	r1, [pc, #252]	; (8002038 <transmitViaUART+0x150>)
 8001f3a:	4843      	ldr	r0, [pc, #268]	; (8002048 <transmitViaUART+0x160>)
 8001f3c:	f005 fd30 	bl	80079a0 <HAL_UART_Transmit>
 8001f40:	e076      	b.n	8002030 <transmitViaUART+0x148>

	  	}

	  	else if(counter == 1){
 8001f42:	4b3e      	ldr	r3, [pc, #248]	; (800203c <transmitViaUART+0x154>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d11d      	bne.n	8001f86 <transmitViaUART+0x9e>

	  		hasPassed = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	627b      	str	r3, [r7, #36]	; 0x24

	  		int x = magneto[0];
 8001f4e:	4b3f      	ldr	r3, [pc, #252]	; (800204c <transmitViaUART+0x164>)
 8001f50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f54:	623b      	str	r3, [r7, #32]
	  		int y = magneto[1];
 8001f56:	4b3d      	ldr	r3, [pc, #244]	; (800204c <transmitViaUART+0x164>)
 8001f58:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f5c:	61fb      	str	r3, [r7, #28]
	  		int z = magneto[2];
 8001f5e:	4b3b      	ldr	r3, [pc, #236]	; (800204c <transmitViaUART+0x164>)
 8001f60:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f64:	61bb      	str	r3, [r7, #24]

	  		sprintf(&buffer, "Magneto: x: %d, y: %d, z: %d \n", x,y,z);
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	6a3a      	ldr	r2, [r7, #32]
 8001f6e:	4938      	ldr	r1, [pc, #224]	; (8002050 <transmitViaUART+0x168>)
 8001f70:	4831      	ldr	r0, [pc, #196]	; (8002038 <transmitViaUART+0x150>)
 8001f72:	f008 fca9 	bl	800a8c8 <siprintf>
	  	  	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, 100, 5000);
 8001f76:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f7a:	2264      	movs	r2, #100	; 0x64
 8001f7c:	492e      	ldr	r1, [pc, #184]	; (8002038 <transmitViaUART+0x150>)
 8001f7e:	4832      	ldr	r0, [pc, #200]	; (8002048 <transmitViaUART+0x160>)
 8001f80:	f005 fd0e 	bl	80079a0 <HAL_UART_Transmit>
 8001f84:	e054      	b.n	8002030 <transmitViaUART+0x148>

	  	}

	  	else if(counter == 2){
 8001f86:	4b2d      	ldr	r3, [pc, #180]	; (800203c <transmitViaUART+0x154>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d111      	bne.n	8001fb2 <transmitViaUART+0xca>

	  		hasPassed = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	627b      	str	r3, [r7, #36]	; 0x24

	  		sprintf(&buffer, "Temperature: %d \n", (int) temp);
 8001f92:	4b30      	ldr	r3, [pc, #192]	; (8002054 <transmitViaUART+0x16c>)
 8001f94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	492f      	ldr	r1, [pc, #188]	; (8002058 <transmitViaUART+0x170>)
 8001f9c:	4826      	ldr	r0, [pc, #152]	; (8002038 <transmitViaUART+0x150>)
 8001f9e:	f008 fc93 	bl	800a8c8 <siprintf>
	  	  	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, 100, 5000);
 8001fa2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001fa6:	2264      	movs	r2, #100	; 0x64
 8001fa8:	4923      	ldr	r1, [pc, #140]	; (8002038 <transmitViaUART+0x150>)
 8001faa:	4827      	ldr	r0, [pc, #156]	; (8002048 <transmitViaUART+0x160>)
 8001fac:	f005 fcf8 	bl	80079a0 <HAL_UART_Transmit>
 8001fb0:	e03e      	b.n	8002030 <transmitViaUART+0x148>

	  	}

	  	else if(counter == 3){
 8001fb2:	4b22      	ldr	r3, [pc, #136]	; (800203c <transmitViaUART+0x154>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2b03      	cmp	r3, #3
 8001fb8:	d111      	bne.n	8001fde <transmitViaUART+0xf6>

	  		hasPassed = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24

	  		sprintf(&buffer, "Pressure: %d \n", (int) pressure);
 8001fbe:	4b27      	ldr	r3, [pc, #156]	; (800205c <transmitViaUART+0x174>)
 8001fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	4926      	ldr	r1, [pc, #152]	; (8002060 <transmitViaUART+0x178>)
 8001fc8:	481b      	ldr	r0, [pc, #108]	; (8002038 <transmitViaUART+0x150>)
 8001fca:	f008 fc7d 	bl	800a8c8 <siprintf>
	  	  	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, 100, 5000);
 8001fce:	f241 3388 	movw	r3, #5000	; 0x1388
 8001fd2:	2264      	movs	r2, #100	; 0x64
 8001fd4:	4918      	ldr	r1, [pc, #96]	; (8002038 <transmitViaUART+0x150>)
 8001fd6:	481c      	ldr	r0, [pc, #112]	; (8002048 <transmitViaUART+0x160>)
 8001fd8:	f005 fce2 	bl	80079a0 <HAL_UART_Transmit>
 8001fdc:	e028      	b.n	8002030 <transmitViaUART+0x148>


	  	}

	  	else if(!hasPassed && counter == 4 ){
 8001fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d125      	bne.n	8002030 <transmitViaUART+0x148>
 8001fe4:	4b15      	ldr	r3, [pc, #84]	; (800203c <transmitViaUART+0x154>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d121      	bne.n	8002030 <transmitViaUART+0x148>

	  		getAverages();
 8001fec:	f7ff fe1a 	bl	8001c24 <getAverages>
	  		sprintf(&buffer, "GYRO Average: x: %d, y: %d, z: %d \nNumber of samples is: %d \n", (int) xGyroAverage,(int) yGyroAverage,(int) zGyroAverage, (int) samplesGyro);
 8001ff0:	4b1c      	ldr	r3, [pc, #112]	; (8002064 <transmitViaUART+0x17c>)
 8001ff2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <transmitViaUART+0x180>)
 8001ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ffe:	4618      	mov	r0, r3
 8002000:	4b1a      	ldr	r3, [pc, #104]	; (800206c <transmitViaUART+0x184>)
 8002002:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002006:	461a      	mov	r2, r3
 8002008:	4b19      	ldr	r3, [pc, #100]	; (8002070 <transmitViaUART+0x188>)
 800200a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800200e:	9301      	str	r3, [sp, #4]
 8002010:	9200      	str	r2, [sp, #0]
 8002012:	4603      	mov	r3, r0
 8002014:	460a      	mov	r2, r1
 8002016:	4917      	ldr	r1, [pc, #92]	; (8002074 <transmitViaUART+0x18c>)
 8002018:	4807      	ldr	r0, [pc, #28]	; (8002038 <transmitViaUART+0x150>)
 800201a:	f008 fc55 	bl	800a8c8 <siprintf>
	  	  	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, 100, 5000);
 800201e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002022:	2264      	movs	r2, #100	; 0x64
 8002024:	4904      	ldr	r1, [pc, #16]	; (8002038 <transmitViaUART+0x150>)
 8002026:	4808      	ldr	r0, [pc, #32]	; (8002048 <transmitViaUART+0x160>)
 8002028:	f005 fcba 	bl	80079a0 <HAL_UART_Transmit>
	  	  	hasPassed = 1;
 800202c:	2301      	movs	r3, #1
 800202e:	627b      	str	r3, [r7, #36]	; 0x24

	  	}

	      osDelay(100);
 8002030:	2064      	movs	r0, #100	; 0x64
 8002032:	f006 fbc8 	bl	80087c6 <osDelay>
	  memset(buffer, 0, 100);
 8002036:	e75d      	b.n	8001ef4 <transmitViaUART+0xc>
 8002038:	20000660 	.word	0x20000660
 800203c:	20000084 	.word	0x20000084
 8002040:	200006c4 	.word	0x200006c4
 8002044:	0800e4d8 	.word	0x0800e4d8
 8002048:	200005c0 	.word	0x200005c0
 800204c:	200006cc 	.word	0x200006cc
 8002050:	0800e4f4 	.word	0x0800e4f4
 8002054:	200006d2 	.word	0x200006d2
 8002058:	0800e514 	.word	0x0800e514
 800205c:	200006d4 	.word	0x200006d4
 8002060:	0800e528 	.word	0x0800e528
 8002064:	200006de 	.word	0x200006de
 8002068:	200006e0 	.word	0x200006e0
 800206c:	200006e2 	.word	0x200006e2
 8002070:	200006d6 	.word	0x200006d6
 8002074:	0800e538 	.word	0x0800e538

08002078 <hasButtonBeenPressed>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_hasButtonBeenPressed */
void hasButtonBeenPressed(void const * argument)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN hasButtonBeenPressed */
	int was_pressed = 0;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]

	  /* Infinite loop */
	  for(;;)
	  {
		GPIO_PinState button_state = HAL_GPIO_ReadPin(User_Button_GPIO_Port, User_Button_Pin);
 8002084:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002088:	4812      	ldr	r0, [pc, #72]	; (80020d4 <hasButtonBeenPressed+0x5c>)
 800208a:	f001 fdab 	bl	8003be4 <HAL_GPIO_ReadPin>
 800208e:	4603      	mov	r3, r0
 8002090:	72fb      	strb	r3, [r7, #11]


		 if(button_state == GPIO_PIN_RESET) // button pressed (when button pushed, grounded)
 8002092:	7afb      	ldrb	r3, [r7, #11]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d114      	bne.n	80020c2 <hasButtonBeenPressed+0x4a>
		    {
		    	if(was_pressed == 0) // ensure that do not repeat;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10e      	bne.n	80020bc <hasButtonBeenPressed+0x44>
		    	{
		    		counter = (counter + 1) % 5;
 800209e:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <hasButtonBeenPressed+0x60>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	1c59      	adds	r1, r3, #1
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <hasButtonBeenPressed+0x64>)
 80020a6:	fb83 2301 	smull	r2, r3, r3, r1
 80020aa:	105a      	asrs	r2, r3, #1
 80020ac:	17cb      	asrs	r3, r1, #31
 80020ae:	1ad2      	subs	r2, r2, r3
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	1aca      	subs	r2, r1, r3
 80020b8:	4b07      	ldr	r3, [pc, #28]	; (80020d8 <hasButtonBeenPressed+0x60>)
 80020ba:	601a      	str	r2, [r3, #0]
		    	}
		    	was_pressed = 1;
 80020bc:	2301      	movs	r3, #1
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	e004      	b.n	80020cc <hasButtonBeenPressed+0x54>
		    }
		    else if(button_state == GPIO_PIN_SET)
 80020c2:	7afb      	ldrb	r3, [r7, #11]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d101      	bne.n	80020cc <hasButtonBeenPressed+0x54>
		    {
		    	was_pressed = 0;
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]
		    }



	    osDelay(10);
 80020cc:	200a      	movs	r0, #10
 80020ce:	f006 fb7a 	bl	80087c6 <osDelay>
	  {
 80020d2:	e7d7      	b.n	8002084 <hasButtonBeenPressed+0xc>
 80020d4:	48000800 	.word	0x48000800
 80020d8:	20000084 	.word	0x20000084
 80020dc:	66666667 	.word	0x66666667

080020e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a04      	ldr	r2, [pc, #16]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d101      	bne.n	80020f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020f2:	f001 f9f1 	bl	80034d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40001000 	.word	0x40001000

08002104 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002108:	b672      	cpsid	i
}
 800210a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(Red_Led_GPIO_Port, Red_Led_Pin, GPIO_PIN_RESET);
 800210c:	2200      	movs	r2, #0
 800210e:	2108      	movs	r1, #8
 8002110:	4802      	ldr	r0, [pc, #8]	; (800211c <Error_Handler+0x18>)
 8002112:	f001 fd7f 	bl	8003c14 <HAL_GPIO_WritePin>
  __BKPT();
 8002116:	be00      	bkpt	0x0000

  while (1)
 8002118:	e7fe      	b.n	8002118 <Error_Handler+0x14>
 800211a:	bf00      	nop
 800211c:	48001000 	.word	0x48001000

08002120 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002128:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <I2Cx_MspInit+0xa8>)
 800212a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212c:	4a26      	ldr	r2, [pc, #152]	; (80021c8 <I2Cx_MspInit+0xa8>)
 800212e:	f043 0302 	orr.w	r3, r3, #2
 8002132:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002134:	4b24      	ldr	r3, [pc, #144]	; (80021c8 <I2Cx_MspInit+0xa8>)
 8002136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	613b      	str	r3, [r7, #16]
 800213e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002140:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002144:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002146:	2312      	movs	r3, #18
 8002148:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800214a:	2301      	movs	r3, #1
 800214c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800214e:	2303      	movs	r3, #3
 8002150:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002152:	2304      	movs	r3, #4
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	4619      	mov	r1, r3
 800215c:	481b      	ldr	r0, [pc, #108]	; (80021cc <I2Cx_MspInit+0xac>)
 800215e:	f001 fabd 	bl	80036dc <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	4619      	mov	r1, r3
 8002168:	4818      	ldr	r0, [pc, #96]	; (80021cc <I2Cx_MspInit+0xac>)
 800216a:	f001 fab7 	bl	80036dc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <I2Cx_MspInit+0xa8>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002172:	4a15      	ldr	r2, [pc, #84]	; (80021c8 <I2Cx_MspInit+0xa8>)
 8002174:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002178:	6593      	str	r3, [r2, #88]	; 0x58
 800217a:	4b13      	ldr	r3, [pc, #76]	; (80021c8 <I2Cx_MspInit+0xa8>)
 800217c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002186:	4b10      	ldr	r3, [pc, #64]	; (80021c8 <I2Cx_MspInit+0xa8>)
 8002188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218a:	4a0f      	ldr	r2, [pc, #60]	; (80021c8 <I2Cx_MspInit+0xa8>)
 800218c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002190:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002192:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <I2Cx_MspInit+0xa8>)
 8002194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002196:	4a0c      	ldr	r2, [pc, #48]	; (80021c8 <I2Cx_MspInit+0xa8>)
 8002198:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800219c:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	210f      	movs	r1, #15
 80021a2:	2021      	movs	r0, #33	; 0x21
 80021a4:	f001 fa70 	bl	8003688 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80021a8:	2021      	movs	r0, #33	; 0x21
 80021aa:	f001 fa89 	bl	80036c0 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80021ae:	2200      	movs	r2, #0
 80021b0:	210f      	movs	r1, #15
 80021b2:	2022      	movs	r0, #34	; 0x22
 80021b4:	f001 fa68 	bl	8003688 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80021b8:	2022      	movs	r0, #34	; 0x22
 80021ba:	f001 fa81 	bl	80036c0 <HAL_NVIC_EnableIRQ>
}
 80021be:	bf00      	nop
 80021c0:	3728      	adds	r7, #40	; 0x28
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40021000 	.word	0x40021000
 80021cc:	48000400 	.word	0x48000400

080021d0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <I2Cx_Init+0x54>)
 80021dc:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a11      	ldr	r2, [pc, #68]	; (8002228 <I2Cx_Init+0x58>)
 80021e2:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f7ff ff89 	bl	8002120 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f001 fd18 	bl	8003c44 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002214:	2100      	movs	r1, #0
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f002 fac4 	bl	80047a4 <HAL_I2CEx_ConfigAnalogFilter>
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40005800 	.word	0x40005800
 8002228:	00702681 	.word	0x00702681

0800222c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	; 0x28
 8002230:	af04      	add	r7, sp, #16
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	4608      	mov	r0, r1
 8002236:	4611      	mov	r1, r2
 8002238:	461a      	mov	r2, r3
 800223a:	4603      	mov	r3, r0
 800223c:	72fb      	strb	r3, [r7, #11]
 800223e:	460b      	mov	r3, r1
 8002240:	813b      	strh	r3, [r7, #8]
 8002242:	4613      	mov	r3, r2
 8002244:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800224a:	7afb      	ldrb	r3, [r7, #11]
 800224c:	b299      	uxth	r1, r3
 800224e:	88f8      	ldrh	r0, [r7, #6]
 8002250:	893a      	ldrh	r2, [r7, #8]
 8002252:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002256:	9302      	str	r3, [sp, #8]
 8002258:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	6a3b      	ldr	r3, [r7, #32]
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	4603      	mov	r3, r0
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f001 fecc 	bl	8004000 <HAL_I2C_Mem_Read>
 8002268:	4603      	mov	r3, r0
 800226a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800226c:	7dfb      	ldrb	r3, [r7, #23]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d004      	beq.n	800227c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002272:	7afb      	ldrb	r3, [r7, #11]
 8002274:	4619      	mov	r1, r3
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f000 f832 	bl	80022e0 <I2Cx_Error>
  }
  return status;
 800227c:	7dfb      	ldrb	r3, [r7, #23]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b08a      	sub	sp, #40	; 0x28
 800228a:	af04      	add	r7, sp, #16
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	4608      	mov	r0, r1
 8002290:	4611      	mov	r1, r2
 8002292:	461a      	mov	r2, r3
 8002294:	4603      	mov	r3, r0
 8002296:	72fb      	strb	r3, [r7, #11]
 8002298:	460b      	mov	r3, r1
 800229a:	813b      	strh	r3, [r7, #8]
 800229c:	4613      	mov	r3, r2
 800229e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80022a0:	2300      	movs	r3, #0
 80022a2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80022a4:	7afb      	ldrb	r3, [r7, #11]
 80022a6:	b299      	uxth	r1, r3
 80022a8:	88f8      	ldrh	r0, [r7, #6]
 80022aa:	893a      	ldrh	r2, [r7, #8]
 80022ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b0:	9302      	str	r3, [sp, #8]
 80022b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	4603      	mov	r3, r0
 80022bc:	68f8      	ldr	r0, [r7, #12]
 80022be:	f001 fd8b 	bl	8003dd8 <HAL_I2C_Mem_Write>
 80022c2:	4603      	mov	r3, r0
 80022c4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80022c6:	7dfb      	ldrb	r3, [r7, #23]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d004      	beq.n	80022d6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80022cc:	7afb      	ldrb	r3, [r7, #11]
 80022ce:	4619      	mov	r1, r3
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f805 	bl	80022e0 <I2Cx_Error>
  }
  return status;
 80022d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	460b      	mov	r3, r1
 80022ea:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f001 fd44 	bl	8003d7a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff ff6c 	bl	80021d0 <I2Cx_Init>
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002304:	4802      	ldr	r0, [pc, #8]	; (8002310 <SENSOR_IO_Init+0x10>)
 8002306:	f7ff ff63 	bl	80021d0 <I2Cx_Init>
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	200006e4 	.word	0x200006e4

08002314 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af02      	add	r7, sp, #8
 800231a:	4603      	mov	r3, r0
 800231c:	71fb      	strb	r3, [r7, #7]
 800231e:	460b      	mov	r3, r1
 8002320:	71bb      	strb	r3, [r7, #6]
 8002322:	4613      	mov	r3, r2
 8002324:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002326:	79bb      	ldrb	r3, [r7, #6]
 8002328:	b29a      	uxth	r2, r3
 800232a:	79f9      	ldrb	r1, [r7, #7]
 800232c:	2301      	movs	r3, #1
 800232e:	9301      	str	r3, [sp, #4]
 8002330:	1d7b      	adds	r3, r7, #5
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	2301      	movs	r3, #1
 8002336:	4803      	ldr	r0, [pc, #12]	; (8002344 <SENSOR_IO_Write+0x30>)
 8002338:	f7ff ffa5 	bl	8002286 <I2Cx_WriteMultiple>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	200006e4 	.word	0x200006e4

08002348 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af02      	add	r7, sp, #8
 800234e:	4603      	mov	r3, r0
 8002350:	460a      	mov	r2, r1
 8002352:	71fb      	strb	r3, [r7, #7]
 8002354:	4613      	mov	r3, r2
 8002356:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002358:	2300      	movs	r3, #0
 800235a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800235c:	79bb      	ldrb	r3, [r7, #6]
 800235e:	b29a      	uxth	r2, r3
 8002360:	79f9      	ldrb	r1, [r7, #7]
 8002362:	2301      	movs	r3, #1
 8002364:	9301      	str	r3, [sp, #4]
 8002366:	f107 030f 	add.w	r3, r7, #15
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	2301      	movs	r3, #1
 800236e:	4804      	ldr	r0, [pc, #16]	; (8002380 <SENSOR_IO_Read+0x38>)
 8002370:	f7ff ff5c 	bl	800222c <I2Cx_ReadMultiple>

  return read_value;
 8002374:	7bfb      	ldrb	r3, [r7, #15]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200006e4 	.word	0x200006e4

08002384 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af02      	add	r7, sp, #8
 800238a:	603a      	str	r2, [r7, #0]
 800238c:	461a      	mov	r2, r3
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
 8002392:	460b      	mov	r3, r1
 8002394:	71bb      	strb	r3, [r7, #6]
 8002396:	4613      	mov	r3, r2
 8002398:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800239a:	79bb      	ldrb	r3, [r7, #6]
 800239c:	b29a      	uxth	r2, r3
 800239e:	79f9      	ldrb	r1, [r7, #7]
 80023a0:	88bb      	ldrh	r3, [r7, #4]
 80023a2:	9301      	str	r3, [sp, #4]
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2301      	movs	r3, #1
 80023aa:	4804      	ldr	r0, [pc, #16]	; (80023bc <SENSOR_IO_ReadMultiple+0x38>)
 80023ac:	f7ff ff3e 	bl	800222c <I2Cx_ReadMultiple>
 80023b0:	4603      	mov	r3, r0
 80023b2:	b29b      	uxth	r3, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	200006e4 	.word	0x200006e4

080023c0 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80023ca:	2300      	movs	r3, #0
 80023cc:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80023ce:	4b1b      	ldr	r3, [pc, #108]	; (800243c <BSP_GYRO_Init+0x7c>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	4798      	blx	r3
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b6a      	cmp	r3, #106	; 0x6a
 80023d8:	d002      	beq.n	80023e0 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	73fb      	strb	r3, [r7, #15]
 80023de:	e028      	b.n	8002432 <BSP_GYRO_Init+0x72>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 80023e0:	4b17      	ldr	r3, [pc, #92]	; (8002440 <BSP_GYRO_Init+0x80>)
 80023e2:	4a16      	ldr	r2, [pc, #88]	; (800243c <BSP_GYRO_Init+0x7c>)
 80023e4:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 80023ea:	2330      	movs	r3, #48	; 0x30
 80023ec:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80023f6:	2340      	movs	r3, #64	; 0x40
 80023f8:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 80023fe:	230c      	movs	r3, #12
 8002400:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 8002402:	7aba      	ldrb	r2, [r7, #10]
 8002404:	797b      	ldrb	r3, [r7, #5]
 8002406:	4313      	orrs	r3, r2
 8002408:	b2db      	uxtb	r3, r3
 800240a:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800240c:	7a3b      	ldrb	r3, [r7, #8]
 800240e:	f043 0304 	orr.w	r3, r3, #4
 8002412:	b2db      	uxtb	r3, r3
 8002414:	021b      	lsls	r3, r3, #8
 8002416:	b21a      	sxth	r2, r3
 8002418:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800241c:	4313      	orrs	r3, r2
 800241e:	b21b      	sxth	r3, r3
 8002420:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8002422:	4b07      	ldr	r3, [pc, #28]	; (8002440 <BSP_GYRO_Init+0x80>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	89ba      	ldrh	r2, [r7, #12]
 800242a:	4610      	mov	r0, r2
 800242c:	4798      	blx	r3
    
    ret = GYRO_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000050 	.word	0x20000050
 8002440:	20000738 	.word	0x20000738

08002444 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 800244c:	4b08      	ldr	r3, [pc, #32]	; (8002470 <BSP_GYRO_GetXYZ+0x2c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d009      	beq.n	8002468 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <BSP_GYRO_GetXYZ+0x2c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	2b00      	cmp	r3, #0
 800245c:	d004      	beq.n	8002468 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 800245e:	4b04      	ldr	r3, [pc, #16]	; (8002470 <BSP_GYRO_GetXYZ+0x2c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	4798      	blx	r3
    }
  }
}
 8002468:	bf00      	nop
 800246a:	3708      	adds	r7, #8
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20000738 	.word	0x20000738

08002474 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <BSP_MAGNETO_Init+0x50>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4798      	blx	r3
 8002484:	4603      	mov	r3, r0
 8002486:	2b3d      	cmp	r3, #61	; 0x3d
 8002488:	d002      	beq.n	8002490 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	71fb      	strb	r3, [r7, #7]
 800248e:	e013      	b.n	80024b8 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8002490:	4b0d      	ldr	r3, [pc, #52]	; (80024c8 <BSP_MAGNETO_Init+0x54>)
 8002492:	4a0c      	ldr	r2, [pc, #48]	; (80024c4 <BSP_MAGNETO_Init+0x50>)
 8002494:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8002496:	2358      	movs	r3, #88	; 0x58
 8002498:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 800249a:	2300      	movs	r3, #0
 800249c:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 800249e:	2300      	movs	r3, #0
 80024a0:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 80024a2:	2308      	movs	r3, #8
 80024a4:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 80024a6:	2340      	movs	r3, #64	; 0x40
 80024a8:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 80024aa:	4b07      	ldr	r3, [pc, #28]	; (80024c8 <BSP_MAGNETO_Init+0x54>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	463a      	mov	r2, r7
 80024b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024b6:	4798      	blx	r3
  } 

  return ret;  
 80024b8:	79fb      	ldrb	r3, [r7, #7]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000010 	.word	0x20000010
 80024c8:	2000073c 	.word	0x2000073c

080024cc <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 80024d4:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <BSP_MAGNETO_GetXYZ+0x2c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d009      	beq.n	80024f0 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 80024dc:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <BSP_MAGNETO_GetXYZ+0x2c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d004      	beq.n	80024f0 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 80024e6:	4b04      	ldr	r3, [pc, #16]	; (80024f8 <BSP_MAGNETO_GetXYZ+0x2c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	4798      	blx	r3
    }
  }
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	2000073c 	.word	0x2000073c

080024fc <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8002502:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <BSP_PSENSOR_Init+0x38>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	20ba      	movs	r0, #186	; 0xba
 8002508:	4798      	blx	r3
 800250a:	4603      	mov	r3, r0
 800250c:	2bb1      	cmp	r3, #177	; 0xb1
 800250e:	d002      	beq.n	8002516 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	e009      	b.n	800252a <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <BSP_PSENSOR_Init+0x3c>)
 8002518:	4a06      	ldr	r2, [pc, #24]	; (8002534 <BSP_PSENSOR_Init+0x38>)
 800251a:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 800251c:	4b06      	ldr	r3, [pc, #24]	; (8002538 <BSP_PSENSOR_Init+0x3c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	20ba      	movs	r0, #186	; 0xba
 8002524:	4798      	blx	r3
    ret = PSENSOR_OK;
 8002526:	2300      	movs	r3, #0
 8002528:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800252a:	687b      	ldr	r3, [r7, #4]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20000044 	.word	0x20000044
 8002538:	20000740 	.word	0x20000740

0800253c <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8002540:	4b04      	ldr	r3, [pc, #16]	; (8002554 <BSP_PSENSOR_ReadPressure+0x18>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	20ba      	movs	r0, #186	; 0xba
 8002548:	4798      	blx	r3
 800254a:	eef0 7a40 	vmov.f32	s15, s0
}
 800254e:	eeb0 0a67 	vmov.f32	s0, s15
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000740 	.word	0x20000740

08002558 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800255e:	4b3b      	ldr	r3, [pc, #236]	; (800264c <BSP_QSPI_Init+0xf4>)
 8002560:	4a3b      	ldr	r2, [pc, #236]	; (8002650 <BSP_QSPI_Init+0xf8>)
 8002562:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8002564:	4839      	ldr	r0, [pc, #228]	; (800264c <BSP_QSPI_Init+0xf4>)
 8002566:	f002 fa5f 	bl	8004a28 <HAL_OSPI_DeInit>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e067      	b.n	8002644 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8002574:	f000 f990 	bl	8002898 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8002578:	4b34      	ldr	r3, [pc, #208]	; (800264c <BSP_QSPI_Init+0xf4>)
 800257a:	2204      	movs	r2, #4
 800257c:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 800257e:	4b33      	ldr	r3, [pc, #204]	; (800264c <BSP_QSPI_Init+0xf4>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8002584:	4b31      	ldr	r3, [pc, #196]	; (800264c <BSP_QSPI_Init+0xf4>)
 8002586:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800258a:	60da      	str	r2, [r3, #12]
 800258c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002590:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	fa93 f3a3 	rbit	r3, r3
 8002598:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d101      	bne.n	80025a8 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 80025a4:	2320      	movs	r3, #32
 80025a6:	e003      	b.n	80025b0 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	fab3 f383 	clz	r3, r3
 80025ae:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b26      	ldr	r3, [pc, #152]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025b4:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 80025b6:	4b25      	ldr	r3, [pc, #148]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 80025bc:	4b23      	ldr	r3, [pc, #140]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025be:	2200      	movs	r2, #0
 80025c0:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 80025c2:	4b22      	ldr	r3, [pc, #136]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 80025c8:	4b20      	ldr	r3, [pc, #128]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025ca:	2204      	movs	r2, #4
 80025cc:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80025ce:	4b1f      	ldr	r3, [pc, #124]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	625a      	str	r2, [r3, #36]	; 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 80025d4:	4b1d      	ldr	r3, [pc, #116]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025da:	629a      	str	r2, [r3, #40]	; 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025de:	2200      	movs	r2, #0
 80025e0:	62da      	str	r2, [r3, #44]	; 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 80025e2:	4b1a      	ldr	r3, [pc, #104]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	631a      	str	r2, [r3, #48]	; 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80025e8:	4818      	ldr	r0, [pc, #96]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025ea:	f002 f973 	bl	80048d4 <HAL_OSPI_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e025      	b.n	8002644 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 80025f8:	4814      	ldr	r0, [pc, #80]	; (800264c <BSP_QSPI_Init+0xf4>)
 80025fa:	f000 f98d 	bl	8002918 <QSPI_ResetMemory>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8002604:	2304      	movs	r3, #4
 8002606:	e01d      	b.n	8002644 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8002608:	2101      	movs	r1, #1
 800260a:	4810      	ldr	r0, [pc, #64]	; (800264c <BSP_QSPI_Init+0xf4>)
 800260c:	f000 fa72 	bl	8002af4 <QSPI_QuadMode>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e014      	b.n	8002644 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 800261a:	2101      	movs	r1, #1
 800261c:	480b      	ldr	r0, [pc, #44]	; (800264c <BSP_QSPI_Init+0xf4>)
 800261e:	f000 fb15 	bl	8002c4c <QSPI_HighPerfMode>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e00b      	b.n	8002644 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 800262c:	4b07      	ldr	r3, [pc, #28]	; (800264c <BSP_QSPI_Init+0xf4>)
 800262e:	2202      	movs	r2, #2
 8002630:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8002632:	4806      	ldr	r0, [pc, #24]	; (800264c <BSP_QSPI_Init+0xf4>)
 8002634:	f002 f94e 	bl	80048d4 <HAL_OSPI_Init>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000744 	.word	0x20000744
 8002650:	a0001000 	.word	0xa0001000

08002654 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b098      	sub	sp, #96	; 0x60
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002660:	2300      	movs	r3, #0
 8002662:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8002668:	23eb      	movs	r3, #235	; 0xeb
 800266a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 800266c:	2301      	movs	r3, #1
 800266e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8002670:	2300      	movs	r3, #0
 8002672:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002674:	2300      	movs	r3, #0
 8002676:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Address               = ReadAddr;
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 800267c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002680:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8002682:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002686:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8002688:	2300      	movs	r3, #0
 800268a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 800268c:	23aa      	movs	r3, #170	; 0xaa
 800268e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8002690:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002694:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 8002696:	2300      	movs	r3, #0
 8002698:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 800269a:	2300      	movs	r3, #0
 800269c:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 800269e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80026a2:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.NbData                = Size;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 80026a8:	2300      	movs	r3, #0
 80026aa:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80026ac:	2304      	movs	r3, #4
 80026ae:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 80026b0:	2300      	movs	r3, #0
 80026b2:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80026b4:	2300      	movs	r3, #0
 80026b6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026b8:	f107 0310 	add.w	r3, r7, #16
 80026bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c0:	4619      	mov	r1, r3
 80026c2:	480c      	ldr	r0, [pc, #48]	; (80026f4 <BSP_QSPI_Read+0xa0>)
 80026c4:	f002 f9d7 	bl	8004a76 <HAL_OSPI_Command>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e00b      	b.n	80026ea <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d6:	68f9      	ldr	r1, [r7, #12]
 80026d8:	4806      	ldr	r0, [pc, #24]	; (80026f4 <BSP_QSPI_Read+0xa0>)
 80026da:	f002 fac0 	bl	8004c5e <HAL_OSPI_Receive>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e000      	b.n	80026ea <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3760      	adds	r7, #96	; 0x60
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20000744 	.word	0x20000744

080026f8 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b09c      	sub	sp, #112	; 0x70
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800270c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800270e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	429a      	cmp	r2, r3
 8002714:	d901      	bls.n	800271a <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	66fb      	str	r3, [r7, #108]	; 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	66bb      	str	r3, [r7, #104]	; 0x68
  end_addr = WriteAddr + Size;
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4413      	add	r3, r2
 8002724:	667b      	str	r3, [r7, #100]	; 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002726:	2300      	movs	r3, #0
 8002728:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800272a:	2300      	movs	r3, #0
 800272c:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 800272e:	2338      	movs	r3, #56	; 0x38
 8002730:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002732:	2301      	movs	r3, #1
 8002734:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002736:	2300      	movs	r3, #0
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800273a:	2300      	movs	r3, #0
 800273c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 800273e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002742:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8002744:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002748:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800274a:	2300      	movs	r3, #0
 800274c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800274e:	2300      	movs	r3, #0
 8002750:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8002752:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002756:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002758:	2300      	movs	r3, #0
 800275a:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DummyCycles        = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002760:	2300      	movs	r3, #0
 8002762:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002764:	2300      	movs	r3, #0
 8002766:	663b      	str	r3, [r7, #96]	; 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8002768:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800276a:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.NbData  = current_size;
 800276c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800276e:	653b      	str	r3, [r7, #80]	; 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8002770:	4823      	ldr	r0, [pc, #140]	; (8002800 <BSP_QSPI_Write+0x108>)
 8002772:	f000 f918 	bl	80029a6 <QSPI_WriteEnable>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e03b      	b.n	80027f8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	f241 3288 	movw	r2, #5000	; 0x1388
 8002788:	4619      	mov	r1, r3
 800278a:	481d      	ldr	r0, [pc, #116]	; (8002800 <BSP_QSPI_Write+0x108>)
 800278c:	f002 f973 	bl	8004a76 <HAL_OSPI_Command>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e02e      	b.n	80027f8 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800279a:	f241 3288 	movw	r2, #5000	; 0x1388
 800279e:	68f9      	ldr	r1, [r7, #12]
 80027a0:	4817      	ldr	r0, [pc, #92]	; (8002800 <BSP_QSPI_Write+0x108>)
 80027a2:	f002 f9e9 	bl	8004b78 <HAL_OSPI_Transmit>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e023      	b.n	80027f8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80027b0:	f241 3188 	movw	r1, #5000	; 0x1388
 80027b4:	4812      	ldr	r0, [pc, #72]	; (8002800 <BSP_QSPI_Write+0x108>)
 80027b6:	f000 f952 	bl	8002a5e <QSPI_AutoPollingMemReady>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e019      	b.n	80027f8 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80027c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80027c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027c8:	4413      	add	r3, r2
 80027ca:	66bb      	str	r3, [r7, #104]	; 0x68
    pData += current_size;
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027d0:	4413      	add	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 80027d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80027d6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80027da:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80027dc:	429a      	cmp	r2, r3
 80027de:	d203      	bcs.n	80027e8 <BSP_QSPI_Write+0xf0>
 80027e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80027e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	e001      	b.n	80027ec <BSP_QSPI_Write+0xf4>
 80027e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ec:	66fb      	str	r3, [r7, #108]	; 0x6c
  } while (current_addr < end_addr);
 80027ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80027f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d3b8      	bcc.n	8002768 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3770      	adds	r7, #112	; 0x70
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	20000744 	.word	0x20000744

08002804 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b096      	sub	sp, #88	; 0x58
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800280c:	2300      	movs	r3, #0
 800280e:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002810:	2300      	movs	r3, #0
 8002812:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8002814:	23d8      	movs	r3, #216	; 0xd8
 8002816:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002818:	2301      	movs	r3, #1
 800281a:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800281c:	2300      	movs	r3, #0
 800281e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002820:	2300      	movs	r3, #0
 8002822:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8002828:	f44f 7380 	mov.w	r3, #256	; 0x100
 800282c:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800282e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002832:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8002834:	2300      	movs	r3, #0
 8002836:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002838:	2300      	movs	r3, #0
 800283a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800283c:	2300      	movs	r3, #0
 800283e:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 8002840:	2300      	movs	r3, #0
 8002842:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002844:	2300      	movs	r3, #0
 8002846:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002848:	2300      	movs	r3, #0
 800284a:	657b      	str	r3, [r7, #84]	; 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 800284c:	4811      	ldr	r0, [pc, #68]	; (8002894 <BSP_QSPI_Erase_Block+0x90>)
 800284e:	f000 f8aa 	bl	80029a6 <QSPI_WriteEnable>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e017      	b.n	800288c <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800285c:	f107 0308 	add.w	r3, r7, #8
 8002860:	f241 3288 	movw	r2, #5000	; 0x1388
 8002864:	4619      	mov	r1, r3
 8002866:	480b      	ldr	r0, [pc, #44]	; (8002894 <BSP_QSPI_Erase_Block+0x90>)
 8002868:	f002 f905 	bl	8004a76 <HAL_OSPI_Command>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e00a      	b.n	800288c <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8002876:	f640 51ac 	movw	r1, #3500	; 0xdac
 800287a:	4806      	ldr	r0, [pc, #24]	; (8002894 <BSP_QSPI_Erase_Block+0x90>)
 800287c:	f000 f8ef 	bl	8002a5e <QSPI_AutoPollingMemReady>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e000      	b.n	800288c <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3758      	adds	r7, #88	; 0x58
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	20000744 	.word	0x20000744

08002898 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b088      	sub	sp, #32
 800289c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 800289e:	4b1c      	ldr	r3, [pc, #112]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028a2:	4a1b      	ldr	r2, [pc, #108]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028a8:	6513      	str	r3, [r2, #80]	; 0x50
 80028aa:	4b19      	ldr	r3, [pc, #100]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 80028b6:	4b16      	ldr	r3, [pc, #88]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	4a15      	ldr	r2, [pc, #84]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028c0:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 80028c2:	4b13      	ldr	r3, [pc, #76]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a12      	ldr	r2, [pc, #72]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ce:	4b10      	ldr	r3, [pc, #64]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d2:	4a0f      	ldr	r2, [pc, #60]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028d4:	f043 0310 	orr.w	r3, r3, #16
 80028d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028da:	4b0d      	ldr	r3, [pc, #52]	; (8002910 <BSP_QSPI_MspInit+0x78>)
 80028dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	607b      	str	r3, [r7, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 80028e6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80028ea:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80028ec:	2302      	movs	r3, #2
 80028ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f4:	2303      	movs	r3, #3
 80028f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80028f8:	230a      	movs	r3, #10
 80028fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028fc:	f107 030c 	add.w	r3, r7, #12
 8002900:	4619      	mov	r1, r3
 8002902:	4804      	ldr	r0, [pc, #16]	; (8002914 <BSP_QSPI_MspInit+0x7c>)
 8002904:	f000 feea 	bl	80036dc <HAL_GPIO_Init>
}
 8002908:	bf00      	nop
 800290a:	3720      	adds	r7, #32
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40021000 	.word	0x40021000
 8002914:	48001000 	.word	0x48001000

08002918 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b096      	sub	sp, #88	; 0x58
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002920:	2300      	movs	r3, #0
 8002922:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8002928:	2366      	movs	r3, #102	; 0x66
 800292a:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800292c:	2301      	movs	r3, #1
 800292e:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002930:	2300      	movs	r3, #0
 8002932:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002934:	2300      	movs	r3, #0
 8002936:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002938:	2300      	movs	r3, #0
 800293a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800293c:	2300      	movs	r3, #0
 800293e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8002940:	2300      	movs	r3, #0
 8002942:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002948:	2300      	movs	r3, #0
 800294a:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800294c:	2300      	movs	r3, #0
 800294e:	657b      	str	r3, [r7, #84]	; 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002950:	f107 0308 	add.w	r3, r7, #8
 8002954:	f241 3288 	movw	r2, #5000	; 0x1388
 8002958:	4619      	mov	r1, r3
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f002 f88b 	bl	8004a76 <HAL_OSPI_Command>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e019      	b.n	800299e <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 800296a:	2399      	movs	r3, #153	; 0x99
 800296c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800296e:	f107 0308 	add.w	r3, r7, #8
 8002972:	f241 3288 	movw	r2, #5000	; 0x1388
 8002976:	4619      	mov	r1, r3
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f002 f87c 	bl	8004a76 <HAL_OSPI_Command>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e00a      	b.n	800299e <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002988:	f241 3188 	movw	r1, #5000	; 0x1388
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f866 	bl	8002a5e <QSPI_AutoPollingMemReady>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e000      	b.n	800299e <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3758      	adds	r7, #88	; 0x58
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b09c      	sub	sp, #112	; 0x70
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80029ae:	2300      	movs	r3, #0
 80029b0:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80029b2:	2300      	movs	r3, #0
 80029b4:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 80029b6:	2306      	movs	r3, #6
 80029b8:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80029ba:	2301      	movs	r3, #1
 80029bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80029be:	2300      	movs	r3, #0
 80029c0:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80029c2:	2300      	movs	r3, #0
 80029c4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80029c6:	2300      	movs	r3, #0
 80029c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80029ca:	2300      	movs	r3, #0
 80029cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80029ce:	2300      	movs	r3, #0
 80029d0:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DummyCycles        = 0;
 80029d2:	2300      	movs	r3, #0
 80029d4:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80029da:	2300      	movs	r3, #0
 80029dc:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80029de:	f107 0320 	add.w	r3, r7, #32
 80029e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e6:	4619      	mov	r1, r3
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f002 f844 	bl	8004a76 <HAL_OSPI_Command>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e02e      	b.n	8002a56 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 80029f8:	2302      	movs	r3, #2
 80029fa:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 80029fc:	2302      	movs	r3, #2
 80029fe:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8002a04:	2310      	movs	r3, #16
 8002a06:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002a08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a0c:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8002a0e:	2305      	movs	r3, #5
 8002a10:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8002a12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a16:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData       = 1;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	663b      	str	r3, [r7, #96]	; 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a20:	f107 0320 	add.w	r3, r7, #32
 8002a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a28:	4619      	mov	r1, r3
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f002 f823 	bl	8004a76 <HAL_OSPI_Command>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e00d      	b.n	8002a56 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a3a:	f107 030c 	add.w	r3, r7, #12
 8002a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a42:	4619      	mov	r1, r3
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f002 f9ad 	bl	8004da4 <HAL_OSPI_AutoPolling>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e000      	b.n	8002a56 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3770      	adds	r7, #112	; 0x70
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b09c      	sub	sp, #112	; 0x70
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
 8002a66:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002a70:	2305      	movs	r3, #5
 8002a72:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002a74:	2301      	movs	r3, #1
 8002a76:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002a80:	2300      	movs	r3, #0
 8002a82:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002a84:	2300      	movs	r3, #0
 8002a86:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002a88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a8c:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData             = 1;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002a92:	2300      	movs	r3, #0
 8002a94:	663b      	str	r3, [r7, #96]	; 0x60
  sCommand.DummyCycles        = 0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	66fb      	str	r3, [r7, #108]	; 0x6c

  sConfig.Match         = 0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8002aae:	2310      	movs	r3, #16
 8002ab0:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002ab2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ab6:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002ab8:	f107 0320 	add.w	r3, r7, #32
 8002abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f001 ffd7 	bl	8004a76 <HAL_OSPI_Command>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e00c      	b.n	8002aec <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8002ad2:	f107 030c 	add.w	r3, r7, #12
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	4619      	mov	r1, r3
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f002 f962 	bl	8004da4 <HAL_OSPI_AutoPolling>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e000      	b.n	8002aec <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3770      	adds	r7, #112	; 0x70
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b098      	sub	sp, #96	; 0x60
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	460b      	mov	r3, r1
 8002afe:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002b00:	2300      	movs	r3, #0
 8002b02:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002b08:	2305      	movs	r3, #5
 8002b0a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002b10:	2300      	movs	r3, #0
 8002b12:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002b20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b24:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002b26:	2300      	movs	r3, #0
 8002b28:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002b36:	2300      	movs	r3, #0
 8002b38:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b3a:	f107 0310 	add.w	r3, r7, #16
 8002b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b42:	4619      	mov	r1, r3
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f001 ff96 	bl	8004a76 <HAL_OSPI_Command>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e077      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b54:	f107 030f 	add.w	r3, r7, #15
 8002b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f002 f87d 	bl	8004c5e <HAL_OSPI_Receive>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e06a      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7ff ff19 	bl	80029a6 <QSPI_WriteEnable>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e062      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8002b7e:	78fb      	ldrb	r3, [r7, #3]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d105      	bne.n	8002b90 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
 8002b86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	73fb      	strb	r3, [r7, #15]
 8002b8e:	e004      	b.n	8002b9a <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
 8002b92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b9e:	f107 0310 	add.w	r3, r7, #16
 8002ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f001 ff64 	bl	8004a76 <HAL_OSPI_Command>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e045      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002bb8:	f107 030f 	add.w	r3, r7, #15
 8002bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f001 ffd8 	bl	8004b78 <HAL_OSPI_Transmit>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e038      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002bd2:	f241 3188 	movw	r1, #5000	; 0x1388
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f7ff ff41 	bl	8002a5e <QSPI_AutoPollingMemReady>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e02e      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8002be6:	2305      	movs	r3, #5
 8002be8:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002bea:	f107 0310 	add.w	r3, r7, #16
 8002bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f001 ff3e 	bl	8004a76 <HAL_OSPI_Command>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e01f      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c04:	f107 030f 	add.w	r3, r7, #15
 8002c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f002 f825 	bl	8004c5e <HAL_OSPI_Receive>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e012      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d102      	bne.n	8002c2e <QSPI_QuadMode+0x13a>
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d007      	beq.n	8002c3e <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d004      	beq.n	8002c42 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002c38:	78fb      	ldrb	r3, [r7, #3]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3760      	adds	r7, #96	; 0x60
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b098      	sub	sp, #96	; 0x60
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002c60:	2305      	movs	r3, #5
 8002c62:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002c64:	2301      	movs	r3, #1
 8002c66:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002c70:	2300      	movs	r3, #0
 8002c72:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002c74:	2300      	movs	r3, #0
 8002c76:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002c78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c7c:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 8002c82:	2300      	movs	r3, #0
 8002c84:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 8002c86:	2301      	movs	r3, #1
 8002c88:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c92:	f107 0310 	add.w	r3, r7, #16
 8002c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f001 feea 	bl	8004a76 <HAL_OSPI_Command>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e09a      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002cac:	f107 030c 	add.w	r3, r7, #12
 8002cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f001 ffd1 	bl	8004c5e <HAL_OSPI_Receive>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e08d      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002cc6:	2315      	movs	r3, #21
 8002cc8:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002cce:	f107 0310 	add.w	r3, r7, #16
 8002cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f001 fecc 	bl	8004a76 <HAL_OSPI_Command>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e07c      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002ce8:	f107 030c 	add.w	r3, r7, #12
 8002cec:	3301      	adds	r3, #1
 8002cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f001 ffb2 	bl	8004c5e <HAL_OSPI_Receive>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e06e      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7ff fe4e 	bl	80029a6 <QSPI_WriteEnable>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e066      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8002d14:	78fb      	ldrb	r3, [r7, #3]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d105      	bne.n	8002d26 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002d1a:	7bbb      	ldrb	r3, [r7, #14]
 8002d1c:	f043 0302 	orr.w	r3, r3, #2
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	73bb      	strb	r3, [r7, #14]
 8002d24:	e004      	b.n	8002d30 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002d26:	7bbb      	ldrb	r3, [r7, #14]
 8002d28:	f023 0302 	bic.w	r3, r3, #2
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002d30:	2301      	movs	r3, #1
 8002d32:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8002d34:	2303      	movs	r3, #3
 8002d36:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d38:	f107 0310 	add.w	r3, r7, #16
 8002d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d40:	4619      	mov	r1, r3
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f001 fe97 	bl	8004a76 <HAL_OSPI_Command>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e047      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d52:	f107 030c 	add.w	r3, r7, #12
 8002d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f001 ff0b 	bl	8004b78 <HAL_OSPI_Transmit>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e03a      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002d6c:	f241 3188 	movw	r1, #5000	; 0x1388
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7ff fe74 	bl	8002a5e <QSPI_AutoPollingMemReady>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e030      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002d80:	2315      	movs	r3, #21
 8002d82:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002d84:	2302      	movs	r3, #2
 8002d86:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d88:	f107 0310 	add.w	r3, r7, #16
 8002d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d90:	4619      	mov	r1, r3
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f001 fe6f 	bl	8004a76 <HAL_OSPI_Command>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e01f      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002da2:	f107 030c 	add.w	r3, r7, #12
 8002da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002daa:	4619      	mov	r1, r3
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f001 ff56 	bl	8004c5e <HAL_OSPI_Receive>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e012      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002dbc:	7b7b      	ldrb	r3, [r7, #13]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d102      	bne.n	8002dcc <QSPI_HighPerfMode+0x180>
 8002dc6:	78fb      	ldrb	r3, [r7, #3]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d007      	beq.n	8002ddc <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002dcc:	7b7b      	ldrb	r3, [r7, #13]
 8002dce:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d004      	beq.n	8002de0 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e000      	b.n	8002de2 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3760      	adds	r7, #96	; 0x60
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8002df6:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <BSP_TSENSOR_Init+0x30>)
 8002df8:	4a09      	ldr	r2, [pc, #36]	; (8002e20 <BSP_TSENSOR_Init+0x34>)
 8002dfa:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8002dfc:	f7ff fa80 	bl	8002300 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <BSP_TSENSOR_Init+0x30>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2100      	movs	r1, #0
 8002e08:	20be      	movs	r0, #190	; 0xbe
 8002e0a:	4798      	blx	r3

  ret = TSENSOR_OK;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8002e10:	79fb      	ldrb	r3, [r7, #7]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000794 	.word	0x20000794
 8002e20:	20000000 	.word	0x20000000

08002e24 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8002e28:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <BSP_TSENSOR_ReadTemp+0x18>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	20be      	movs	r0, #190	; 0xbe
 8002e30:	4798      	blx	r3
 8002e32:	eef0 7a40 	vmov.f32	s15, s0
}
 8002e36:	eeb0 0a67 	vmov.f32	s0, s15
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20000794 	.word	0x20000794

08002e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e46:	4b11      	ldr	r3, [pc, #68]	; (8002e8c <HAL_MspInit+0x4c>)
 8002e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e4a:	4a10      	ldr	r2, [pc, #64]	; (8002e8c <HAL_MspInit+0x4c>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	6613      	str	r3, [r2, #96]	; 0x60
 8002e52:	4b0e      	ldr	r3, [pc, #56]	; (8002e8c <HAL_MspInit+0x4c>)
 8002e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	607b      	str	r3, [r7, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e5e:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <HAL_MspInit+0x4c>)
 8002e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e62:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <HAL_MspInit+0x4c>)
 8002e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e68:	6593      	str	r3, [r2, #88]	; 0x58
 8002e6a:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <HAL_MspInit+0x4c>)
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	210f      	movs	r1, #15
 8002e7a:	f06f 0001 	mvn.w	r0, #1
 8002e7e:	f000 fc03 	bl	8003688 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40021000 	.word	0x40021000

08002e90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b0ae      	sub	sp, #184	; 0xb8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e98:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	609a      	str	r2, [r3, #8]
 8002ea4:	60da      	str	r2, [r3, #12]
 8002ea6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ea8:	f107 0310 	add.w	r3, r7, #16
 8002eac:	2294      	movs	r2, #148	; 0x94
 8002eae:	2100      	movs	r1, #0
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f008 fc93 	bl	800b7dc <memset>
  if(hi2c->Instance==I2C2)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a21      	ldr	r2, [pc, #132]	; (8002f40 <HAL_I2C_MspInit+0xb0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d13b      	bne.n	8002f38 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ec8:	f107 0310 	add.w	r3, r7, #16
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f003 fd4b 	bl	8006968 <HAL_RCCEx_PeriphCLKConfig>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002ed8:	f7ff f914 	bl	8002104 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002edc:	4b19      	ldr	r3, [pc, #100]	; (8002f44 <HAL_I2C_MspInit+0xb4>)
 8002ede:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee0:	4a18      	ldr	r2, [pc, #96]	; (8002f44 <HAL_I2C_MspInit+0xb4>)
 8002ee2:	f043 0302 	orr.w	r3, r3, #2
 8002ee6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ee8:	4b16      	ldr	r3, [pc, #88]	; (8002f44 <HAL_I2C_MspInit+0xb4>)
 8002eea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	60fb      	str	r3, [r7, #12]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ef4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ef8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002efc:	2312      	movs	r3, #18
 8002efe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002f0e:	2304      	movs	r3, #4
 8002f10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f14:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002f18:	4619      	mov	r1, r3
 8002f1a:	480b      	ldr	r0, [pc, #44]	; (8002f48 <HAL_I2C_MspInit+0xb8>)
 8002f1c:	f000 fbde 	bl	80036dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <HAL_I2C_MspInit+0xb4>)
 8002f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f24:	4a07      	ldr	r2, [pc, #28]	; (8002f44 <HAL_I2C_MspInit+0xb4>)
 8002f26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f2a:	6593      	str	r3, [r2, #88]	; 0x58
 8002f2c:	4b05      	ldr	r3, [pc, #20]	; (8002f44 <HAL_I2C_MspInit+0xb4>)
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f34:	60bb      	str	r3, [r7, #8]
 8002f36:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002f38:	bf00      	nop
 8002f3a:	37b8      	adds	r7, #184	; 0xb8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40005800 	.word	0x40005800
 8002f44:	40021000 	.word	0x40021000
 8002f48:	48000400 	.word	0x48000400

08002f4c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a0b      	ldr	r2, [pc, #44]	; (8002f88 <HAL_I2C_MspDeInit+0x3c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d10f      	bne.n	8002f7e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002f5e:	4b0b      	ldr	r3, [pc, #44]	; (8002f8c <HAL_I2C_MspDeInit+0x40>)
 8002f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f62:	4a0a      	ldr	r2, [pc, #40]	; (8002f8c <HAL_I2C_MspDeInit+0x40>)
 8002f64:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002f68:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8002f6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f6e:	4808      	ldr	r0, [pc, #32]	; (8002f90 <HAL_I2C_MspDeInit+0x44>)
 8002f70:	f000 fd46 	bl	8003a00 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8002f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f78:	4805      	ldr	r0, [pc, #20]	; (8002f90 <HAL_I2C_MspDeInit+0x44>)
 8002f7a:	f000 fd41 	bl	8003a00 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40005800 	.word	0x40005800
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	48000400 	.word	0x48000400

08002f94 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b0b0      	sub	sp, #192	; 0xc0
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fac:	f107 0318 	add.w	r3, r7, #24
 8002fb0:	2294      	movs	r2, #148	; 0x94
 8002fb2:	2100      	movs	r1, #0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f008 fc11 	bl	800b7dc <memset>
  if(hospi->Instance==OCTOSPI1)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a28      	ldr	r2, [pc, #160]	; (8003060 <HAL_OSPI_MspInit+0xcc>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d149      	bne.n	8003058 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002fc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fc8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fd0:	f107 0318 	add.w	r3, r7, #24
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f003 fcc7 	bl	8006968 <HAL_RCCEx_PeriphCLKConfig>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8002fe0:	f7ff f890 	bl	8002104 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002fe4:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 8002fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fe8:	4a1e      	ldr	r2, [pc, #120]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 8002fea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ff0:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 8002ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ff4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002ffc:	4b19      	ldr	r3, [pc, #100]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 8002ffe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003000:	4a18      	ldr	r2, [pc, #96]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 8003002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003006:	6513      	str	r3, [r2, #80]	; 0x50
 8003008:	4b16      	ldr	r3, [pc, #88]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 800300a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800300c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003010:	613b      	str	r3, [r7, #16]
 8003012:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003014:	4b13      	ldr	r3, [pc, #76]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 8003016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003018:	4a12      	ldr	r2, [pc, #72]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 800301a:	f043 0310 	orr.w	r3, r3, #16
 800301e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003020:	4b10      	ldr	r3, [pc, #64]	; (8003064 <HAL_OSPI_MspInit+0xd0>)
 8003022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003024:	f003 0310 	and.w	r3, r3, #16
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800302c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8003030:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003034:	2302      	movs	r3, #2
 8003036:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303a:	2300      	movs	r3, #0
 800303c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003040:	2303      	movs	r3, #3
 8003042:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8003046:	230a      	movs	r3, #10
 8003048:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800304c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003050:	4619      	mov	r1, r3
 8003052:	4805      	ldr	r0, [pc, #20]	; (8003068 <HAL_OSPI_MspInit+0xd4>)
 8003054:	f000 fb42 	bl	80036dc <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8003058:	bf00      	nop
 800305a:	37c0      	adds	r7, #192	; 0xc0
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	a0001000 	.word	0xa0001000
 8003064:	40021000 	.word	0x40021000
 8003068:	48001000 	.word	0x48001000

0800306c <HAL_OSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a0b      	ldr	r2, [pc, #44]	; (80030a8 <HAL_OSPI_MspDeInit+0x3c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d110      	bne.n	80030a0 <HAL_OSPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800307e:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <HAL_OSPI_MspDeInit+0x40>)
 8003080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <HAL_OSPI_MspDeInit+0x40>)
 8003084:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003088:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 800308a:	4b08      	ldr	r3, [pc, #32]	; (80030ac <HAL_OSPI_MspDeInit+0x40>)
 800308c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800308e:	4a07      	ldr	r2, [pc, #28]	; (80030ac <HAL_OSPI_MspDeInit+0x40>)
 8003090:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003094:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8003096:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800309a:	4805      	ldr	r0, [pc, #20]	; (80030b0 <HAL_OSPI_MspDeInit+0x44>)
 800309c:	f000 fcb0 	bl	8003a00 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 80030a0:	bf00      	nop
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	a0001000 	.word	0xa0001000
 80030ac:	40021000 	.word	0x40021000
 80030b0:	48001000 	.word	0x48001000

080030b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b0ae      	sub	sp, #184	; 0xb8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030bc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]
 80030c4:	605a      	str	r2, [r3, #4]
 80030c6:	609a      	str	r2, [r3, #8]
 80030c8:	60da      	str	r2, [r3, #12]
 80030ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030cc:	f107 0310 	add.w	r3, r7, #16
 80030d0:	2294      	movs	r2, #148	; 0x94
 80030d2:	2100      	movs	r1, #0
 80030d4:	4618      	mov	r0, r3
 80030d6:	f008 fb81 	bl	800b7dc <memset>
  if(huart->Instance==USART1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a21      	ldr	r2, [pc, #132]	; (8003164 <HAL_UART_MspInit+0xb0>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d13a      	bne.n	800315a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80030e4:	2301      	movs	r3, #1
 80030e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030e8:	2300      	movs	r3, #0
 80030ea:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030ec:	f107 0310 	add.w	r3, r7, #16
 80030f0:	4618      	mov	r0, r3
 80030f2:	f003 fc39 	bl	8006968 <HAL_RCCEx_PeriphCLKConfig>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80030fc:	f7ff f802 	bl	8002104 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <HAL_UART_MspInit+0xb4>)
 8003102:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003104:	4a18      	ldr	r2, [pc, #96]	; (8003168 <HAL_UART_MspInit+0xb4>)
 8003106:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800310a:	6613      	str	r3, [r2, #96]	; 0x60
 800310c:	4b16      	ldr	r3, [pc, #88]	; (8003168 <HAL_UART_MspInit+0xb4>)
 800310e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003110:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003114:	60fb      	str	r3, [r7, #12]
 8003116:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003118:	4b13      	ldr	r3, [pc, #76]	; (8003168 <HAL_UART_MspInit+0xb4>)
 800311a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800311c:	4a12      	ldr	r2, [pc, #72]	; (8003168 <HAL_UART_MspInit+0xb4>)
 800311e:	f043 0302 	orr.w	r3, r3, #2
 8003122:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003124:	4b10      	ldr	r3, [pc, #64]	; (8003168 <HAL_UART_MspInit+0xb4>)
 8003126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003130:	23c0      	movs	r3, #192	; 0xc0
 8003132:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003136:	2302      	movs	r3, #2
 8003138:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313c:	2300      	movs	r3, #0
 800313e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003142:	2303      	movs	r3, #3
 8003144:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003148:	2307      	movs	r3, #7
 800314a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800314e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003152:	4619      	mov	r1, r3
 8003154:	4805      	ldr	r0, [pc, #20]	; (800316c <HAL_UART_MspInit+0xb8>)
 8003156:	f000 fac1 	bl	80036dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800315a:	bf00      	nop
 800315c:	37b8      	adds	r7, #184	; 0xb8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40013800 	.word	0x40013800
 8003168:	40021000 	.word	0x40021000
 800316c:	48000400 	.word	0x48000400

08003170 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b08e      	sub	sp, #56	; 0x38
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003178:	2300      	movs	r3, #0
 800317a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800317e:	4b34      	ldr	r3, [pc, #208]	; (8003250 <HAL_InitTick+0xe0>)
 8003180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003182:	4a33      	ldr	r2, [pc, #204]	; (8003250 <HAL_InitTick+0xe0>)
 8003184:	f043 0310 	orr.w	r3, r3, #16
 8003188:	6593      	str	r3, [r2, #88]	; 0x58
 800318a:	4b31      	ldr	r3, [pc, #196]	; (8003250 <HAL_InitTick+0xe0>)
 800318c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800318e:	f003 0310 	and.w	r3, r3, #16
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003196:	f107 0210 	add.w	r2, r7, #16
 800319a:	f107 0314 	add.w	r3, r7, #20
 800319e:	4611      	mov	r1, r2
 80031a0:	4618      	mov	r0, r3
 80031a2:	f003 faef 	bl	8006784 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80031aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d103      	bne.n	80031b8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80031b0:	f003 fabc 	bl	800672c <HAL_RCC_GetPCLK1Freq>
 80031b4:	6378      	str	r0, [r7, #52]	; 0x34
 80031b6:	e004      	b.n	80031c2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80031b8:	f003 fab8 	bl	800672c <HAL_RCC_GetPCLK1Freq>
 80031bc:	4603      	mov	r3, r0
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80031c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031c4:	4a23      	ldr	r2, [pc, #140]	; (8003254 <HAL_InitTick+0xe4>)
 80031c6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ca:	0c9b      	lsrs	r3, r3, #18
 80031cc:	3b01      	subs	r3, #1
 80031ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80031d0:	4b21      	ldr	r3, [pc, #132]	; (8003258 <HAL_InitTick+0xe8>)
 80031d2:	4a22      	ldr	r2, [pc, #136]	; (800325c <HAL_InitTick+0xec>)
 80031d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80031d6:	4b20      	ldr	r3, [pc, #128]	; (8003258 <HAL_InitTick+0xe8>)
 80031d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80031dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80031de:	4a1e      	ldr	r2, [pc, #120]	; (8003258 <HAL_InitTick+0xe8>)
 80031e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80031e4:	4b1c      	ldr	r3, [pc, #112]	; (8003258 <HAL_InitTick+0xe8>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ea:	4b1b      	ldr	r3, [pc, #108]	; (8003258 <HAL_InitTick+0xe8>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031f0:	4b19      	ldr	r3, [pc, #100]	; (8003258 <HAL_InitTick+0xe8>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80031f6:	4818      	ldr	r0, [pc, #96]	; (8003258 <HAL_InitTick+0xe8>)
 80031f8:	f004 f8ce 	bl	8007398 <HAL_TIM_Base_Init>
 80031fc:	4603      	mov	r3, r0
 80031fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003202:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003206:	2b00      	cmp	r3, #0
 8003208:	d11b      	bne.n	8003242 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800320a:	4813      	ldr	r0, [pc, #76]	; (8003258 <HAL_InitTick+0xe8>)
 800320c:	f004 f926 	bl	800745c <HAL_TIM_Base_Start_IT>
 8003210:	4603      	mov	r3, r0
 8003212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003216:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800321a:	2b00      	cmp	r3, #0
 800321c:	d111      	bne.n	8003242 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800321e:	2036      	movs	r0, #54	; 0x36
 8003220:	f000 fa4e 	bl	80036c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b0f      	cmp	r3, #15
 8003228:	d808      	bhi.n	800323c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800322a:	2200      	movs	r2, #0
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	2036      	movs	r0, #54	; 0x36
 8003230:	f000 fa2a 	bl	8003688 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003234:	4a0a      	ldr	r2, [pc, #40]	; (8003260 <HAL_InitTick+0xf0>)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	e002      	b.n	8003242 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003242:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003246:	4618      	mov	r0, r3
 8003248:	3738      	adds	r7, #56	; 0x38
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40021000 	.word	0x40021000
 8003254:	431bde83 	.word	0x431bde83
 8003258:	20000798 	.word	0x20000798
 800325c:	40001000 	.word	0x40001000
 8003260:	2000008c 	.word	0x2000008c

08003264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003268:	e7fe      	b.n	8003268 <NMI_Handler+0x4>

0800326a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800326a:	b480      	push	{r7}
 800326c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800326e:	e7fe      	b.n	800326e <HardFault_Handler+0x4>

08003270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003274:	e7fe      	b.n	8003274 <MemManage_Handler+0x4>

08003276 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003276:	b480      	push	{r7}
 8003278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800327a:	e7fe      	b.n	800327a <BusFault_Handler+0x4>

0800327c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003280:	e7fe      	b.n	8003280 <UsageFault_Handler+0x4>

08003282 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003282:	b480      	push	{r7}
 8003284:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003286:	bf00      	nop
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003294:	4802      	ldr	r0, [pc, #8]	; (80032a0 <TIM6_DAC_IRQHandler+0x10>)
 8003296:	f004 f951 	bl	800753c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000798 	.word	0x20000798

080032a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return 1;
 80032a8:	2301      	movs	r3, #1
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <_kill>:

int _kill(int pid, int sig)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032be:	f008 faef 	bl	800b8a0 <__errno>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2216      	movs	r2, #22
 80032c6:	601a      	str	r2, [r3, #0]
  return -1;
 80032c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <_exit>:

void _exit (int status)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7ff ffe7 	bl	80032b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032e6:	e7fe      	b.n	80032e6 <_exit+0x12>

080032e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	e00a      	b.n	8003310 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032fa:	f3af 8000 	nop.w
 80032fe:	4601      	mov	r1, r0
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	1c5a      	adds	r2, r3, #1
 8003304:	60ba      	str	r2, [r7, #8]
 8003306:	b2ca      	uxtb	r2, r1
 8003308:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	3301      	adds	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	dbf0      	blt.n	80032fa <_read+0x12>
  }

  return len;
 8003318:	687b      	ldr	r3, [r7, #4]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b086      	sub	sp, #24
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	e009      	b.n	8003348 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	60ba      	str	r2, [r7, #8]
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	3301      	adds	r3, #1
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	429a      	cmp	r2, r3
 800334e:	dbf1      	blt.n	8003334 <_write+0x12>
  }
  return len;
 8003350:	687b      	ldr	r3, [r7, #4]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3718      	adds	r7, #24
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <_close>:

int _close(int file)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003362:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003366:	4618      	mov	r0, r3
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003372:	b480      	push	{r7}
 8003374:	b083      	sub	sp, #12
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
 800337a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003382:	605a      	str	r2, [r3, #4]
  return 0;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <_isatty>:

int _isatty(int file)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800339a:	2301      	movs	r3, #1
}
 800339c:	4618      	mov	r0, r3
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033cc:	4a14      	ldr	r2, [pc, #80]	; (8003420 <_sbrk+0x5c>)
 80033ce:	4b15      	ldr	r3, [pc, #84]	; (8003424 <_sbrk+0x60>)
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033d8:	4b13      	ldr	r3, [pc, #76]	; (8003428 <_sbrk+0x64>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d102      	bne.n	80033e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033e0:	4b11      	ldr	r3, [pc, #68]	; (8003428 <_sbrk+0x64>)
 80033e2:	4a12      	ldr	r2, [pc, #72]	; (800342c <_sbrk+0x68>)
 80033e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033e6:	4b10      	ldr	r3, [pc, #64]	; (8003428 <_sbrk+0x64>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4413      	add	r3, r2
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d207      	bcs.n	8003404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033f4:	f008 fa54 	bl	800b8a0 <__errno>
 80033f8:	4603      	mov	r3, r0
 80033fa:	220c      	movs	r2, #12
 80033fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003402:	e009      	b.n	8003418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003404:	4b08      	ldr	r3, [pc, #32]	; (8003428 <_sbrk+0x64>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800340a:	4b07      	ldr	r3, [pc, #28]	; (8003428 <_sbrk+0x64>)
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4413      	add	r3, r2
 8003412:	4a05      	ldr	r2, [pc, #20]	; (8003428 <_sbrk+0x64>)
 8003414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003416:	68fb      	ldr	r3, [r7, #12]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	200a0000 	.word	0x200a0000
 8003424:	00000400 	.word	0x00000400
 8003428:	200007e4 	.word	0x200007e4
 800342c:	20001648 	.word	0x20001648

08003430 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003434:	4b06      	ldr	r3, [pc, #24]	; (8003450 <SystemInit+0x20>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800343a:	4a05      	ldr	r2, [pc, #20]	; (8003450 <SystemInit+0x20>)
 800343c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003444:	bf00      	nop
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003454:	f8df d034 	ldr.w	sp, [pc, #52]	; 800348c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003458:	f7ff ffea 	bl	8003430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800345c:	480c      	ldr	r0, [pc, #48]	; (8003490 <LoopForever+0x6>)
  ldr r1, =_edata
 800345e:	490d      	ldr	r1, [pc, #52]	; (8003494 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003460:	4a0d      	ldr	r2, [pc, #52]	; (8003498 <LoopForever+0xe>)
  movs r3, #0
 8003462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003464:	e002      	b.n	800346c <LoopCopyDataInit>

08003466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800346a:	3304      	adds	r3, #4

0800346c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800346c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800346e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003470:	d3f9      	bcc.n	8003466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003472:	4a0a      	ldr	r2, [pc, #40]	; (800349c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003474:	4c0a      	ldr	r4, [pc, #40]	; (80034a0 <LoopForever+0x16>)
  movs r3, #0
 8003476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003478:	e001      	b.n	800347e <LoopFillZerobss>

0800347a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800347a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800347c:	3204      	adds	r2, #4

0800347e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800347e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003480:	d3fb      	bcc.n	800347a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003482:	f008 fa13 	bl	800b8ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003486:	f7fe f965 	bl	8001754 <main>

0800348a <LoopForever>:

LoopForever:
    b LoopForever
 800348a:	e7fe      	b.n	800348a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800348c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003494:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8003498:	0800ea28 	.word	0x0800ea28
  ldr r2, =_sbss
 800349c:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 80034a0:	20001644 	.word	0x20001644

080034a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80034a4:	e7fe      	b.n	80034a4 <ADC1_IRQHandler>

080034a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b082      	sub	sp, #8
 80034aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80034ac:	2300      	movs	r3, #0
 80034ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034b0:	2003      	movs	r0, #3
 80034b2:	f000 f8de 	bl	8003672 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034b6:	200f      	movs	r0, #15
 80034b8:	f7ff fe5a 	bl	8003170 <HAL_InitTick>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d002      	beq.n	80034c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	71fb      	strb	r3, [r7, #7]
 80034c6:	e001      	b.n	80034cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80034c8:	f7ff fcba 	bl	8002e40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80034cc:	79fb      	ldrb	r3, [r7, #7]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
	...

080034d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034dc:	4b06      	ldr	r3, [pc, #24]	; (80034f8 <HAL_IncTick+0x20>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	461a      	mov	r2, r3
 80034e2:	4b06      	ldr	r3, [pc, #24]	; (80034fc <HAL_IncTick+0x24>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4413      	add	r3, r2
 80034e8:	4a04      	ldr	r2, [pc, #16]	; (80034fc <HAL_IncTick+0x24>)
 80034ea:	6013      	str	r3, [r2, #0]
}
 80034ec:	bf00      	nop
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	20000090 	.word	0x20000090
 80034fc:	200007e8 	.word	0x200007e8

08003500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return uwTick;
 8003504:	4b03      	ldr	r3, [pc, #12]	; (8003514 <HAL_GetTick+0x14>)
 8003506:	681b      	ldr	r3, [r3, #0]
}
 8003508:	4618      	mov	r0, r3
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	200007e8 	.word	0x200007e8

08003518 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003528:	4b0c      	ldr	r3, [pc, #48]	; (800355c <__NVIC_SetPriorityGrouping+0x44>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003534:	4013      	ands	r3, r2
 8003536:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003540:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003544:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003548:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800354a:	4a04      	ldr	r2, [pc, #16]	; (800355c <__NVIC_SetPriorityGrouping+0x44>)
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	60d3      	str	r3, [r2, #12]
}
 8003550:	bf00      	nop
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003564:	4b04      	ldr	r3, [pc, #16]	; (8003578 <__NVIC_GetPriorityGrouping+0x18>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	0a1b      	lsrs	r3, r3, #8
 800356a:	f003 0307 	and.w	r3, r3, #7
}
 800356e:	4618      	mov	r0, r3
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	e000ed00 	.word	0xe000ed00

0800357c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	4603      	mov	r3, r0
 8003584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358a:	2b00      	cmp	r3, #0
 800358c:	db0b      	blt.n	80035a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800358e:	79fb      	ldrb	r3, [r7, #7]
 8003590:	f003 021f 	and.w	r2, r3, #31
 8003594:	4907      	ldr	r1, [pc, #28]	; (80035b4 <__NVIC_EnableIRQ+0x38>)
 8003596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359a:	095b      	lsrs	r3, r3, #5
 800359c:	2001      	movs	r0, #1
 800359e:	fa00 f202 	lsl.w	r2, r0, r2
 80035a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	e000e100 	.word	0xe000e100

080035b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	6039      	str	r1, [r7, #0]
 80035c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	db0a      	blt.n	80035e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	490c      	ldr	r1, [pc, #48]	; (8003604 <__NVIC_SetPriority+0x4c>)
 80035d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d6:	0112      	lsls	r2, r2, #4
 80035d8:	b2d2      	uxtb	r2, r2
 80035da:	440b      	add	r3, r1
 80035dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035e0:	e00a      	b.n	80035f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	4908      	ldr	r1, [pc, #32]	; (8003608 <__NVIC_SetPriority+0x50>)
 80035e8:	79fb      	ldrb	r3, [r7, #7]
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	3b04      	subs	r3, #4
 80035f0:	0112      	lsls	r2, r2, #4
 80035f2:	b2d2      	uxtb	r2, r2
 80035f4:	440b      	add	r3, r1
 80035f6:	761a      	strb	r2, [r3, #24]
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr
 8003604:	e000e100 	.word	0xe000e100
 8003608:	e000ed00 	.word	0xe000ed00

0800360c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800360c:	b480      	push	{r7}
 800360e:	b089      	sub	sp, #36	; 0x24
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f1c3 0307 	rsb	r3, r3, #7
 8003626:	2b04      	cmp	r3, #4
 8003628:	bf28      	it	cs
 800362a:	2304      	movcs	r3, #4
 800362c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	3304      	adds	r3, #4
 8003632:	2b06      	cmp	r3, #6
 8003634:	d902      	bls.n	800363c <NVIC_EncodePriority+0x30>
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	3b03      	subs	r3, #3
 800363a:	e000      	b.n	800363e <NVIC_EncodePriority+0x32>
 800363c:	2300      	movs	r3, #0
 800363e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003640:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43da      	mvns	r2, r3
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	401a      	ands	r2, r3
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003654:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	fa01 f303 	lsl.w	r3, r1, r3
 800365e:	43d9      	mvns	r1, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003664:	4313      	orrs	r3, r2
         );
}
 8003666:	4618      	mov	r0, r3
 8003668:	3724      	adds	r7, #36	; 0x24
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7ff ff4c 	bl	8003518 <__NVIC_SetPriorityGrouping>
}
 8003680:	bf00      	nop
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
 8003694:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800369a:	f7ff ff61 	bl	8003560 <__NVIC_GetPriorityGrouping>
 800369e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	68b9      	ldr	r1, [r7, #8]
 80036a4:	6978      	ldr	r0, [r7, #20]
 80036a6:	f7ff ffb1 	bl	800360c <NVIC_EncodePriority>
 80036aa:	4602      	mov	r2, r0
 80036ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036b0:	4611      	mov	r1, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff ff80 	bl	80035b8 <__NVIC_SetPriority>
}
 80036b8:	bf00      	nop
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	4603      	mov	r3, r0
 80036c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff ff54 	bl	800357c <__NVIC_EnableIRQ>
}
 80036d4:	bf00      	nop
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036dc:	b480      	push	{r7}
 80036de:	b087      	sub	sp, #28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ea:	e166      	b.n	80039ba <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	2101      	movs	r1, #1
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	fa01 f303 	lsl.w	r3, r1, r3
 80036f8:	4013      	ands	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f000 8158 	beq.w	80039b4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f003 0303 	and.w	r3, r3, #3
 800370c:	2b01      	cmp	r3, #1
 800370e:	d005      	beq.n	800371c <HAL_GPIO_Init+0x40>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d130      	bne.n	800377e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	2203      	movs	r2, #3
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43db      	mvns	r3, r3
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	4013      	ands	r3, r2
 8003732:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	4313      	orrs	r3, r2
 8003744:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003752:	2201      	movs	r2, #1
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	43db      	mvns	r3, r3
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4013      	ands	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	091b      	lsrs	r3, r3, #4
 8003768:	f003 0201 	and.w	r2, r3, #1
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4313      	orrs	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f003 0303 	and.w	r3, r3, #3
 8003786:	2b03      	cmp	r3, #3
 8003788:	d017      	beq.n	80037ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	2203      	movs	r2, #3
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	4013      	ands	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	693a      	ldr	r2, [r7, #16]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d123      	bne.n	800380e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	08da      	lsrs	r2, r3, #3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	3208      	adds	r2, #8
 80037ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	220f      	movs	r2, #15
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43db      	mvns	r3, r3
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	4013      	ands	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	691a      	ldr	r2, [r3, #16]
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	08da      	lsrs	r2, r3, #3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3208      	adds	r2, #8
 8003808:	6939      	ldr	r1, [r7, #16]
 800380a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	2203      	movs	r2, #3
 800381a:	fa02 f303 	lsl.w	r3, r2, r3
 800381e:	43db      	mvns	r3, r3
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	4013      	ands	r3, r2
 8003824:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f003 0203 	and.w	r2, r3, #3
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	4313      	orrs	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 80b2 	beq.w	80039b4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003850:	4b61      	ldr	r3, [pc, #388]	; (80039d8 <HAL_GPIO_Init+0x2fc>)
 8003852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003854:	4a60      	ldr	r2, [pc, #384]	; (80039d8 <HAL_GPIO_Init+0x2fc>)
 8003856:	f043 0301 	orr.w	r3, r3, #1
 800385a:	6613      	str	r3, [r2, #96]	; 0x60
 800385c:	4b5e      	ldr	r3, [pc, #376]	; (80039d8 <HAL_GPIO_Init+0x2fc>)
 800385e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	60bb      	str	r3, [r7, #8]
 8003866:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003868:	4a5c      	ldr	r2, [pc, #368]	; (80039dc <HAL_GPIO_Init+0x300>)
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	089b      	lsrs	r3, r3, #2
 800386e:	3302      	adds	r3, #2
 8003870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003874:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f003 0303 	and.w	r3, r3, #3
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	220f      	movs	r2, #15
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003892:	d02b      	beq.n	80038ec <HAL_GPIO_Init+0x210>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a52      	ldr	r2, [pc, #328]	; (80039e0 <HAL_GPIO_Init+0x304>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d025      	beq.n	80038e8 <HAL_GPIO_Init+0x20c>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a51      	ldr	r2, [pc, #324]	; (80039e4 <HAL_GPIO_Init+0x308>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d01f      	beq.n	80038e4 <HAL_GPIO_Init+0x208>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a50      	ldr	r2, [pc, #320]	; (80039e8 <HAL_GPIO_Init+0x30c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d019      	beq.n	80038e0 <HAL_GPIO_Init+0x204>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a4f      	ldr	r2, [pc, #316]	; (80039ec <HAL_GPIO_Init+0x310>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d013      	beq.n	80038dc <HAL_GPIO_Init+0x200>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a4e      	ldr	r2, [pc, #312]	; (80039f0 <HAL_GPIO_Init+0x314>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d00d      	beq.n	80038d8 <HAL_GPIO_Init+0x1fc>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a4d      	ldr	r2, [pc, #308]	; (80039f4 <HAL_GPIO_Init+0x318>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d007      	beq.n	80038d4 <HAL_GPIO_Init+0x1f8>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a4c      	ldr	r2, [pc, #304]	; (80039f8 <HAL_GPIO_Init+0x31c>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d101      	bne.n	80038d0 <HAL_GPIO_Init+0x1f4>
 80038cc:	2307      	movs	r3, #7
 80038ce:	e00e      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038d0:	2308      	movs	r3, #8
 80038d2:	e00c      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038d4:	2306      	movs	r3, #6
 80038d6:	e00a      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038d8:	2305      	movs	r3, #5
 80038da:	e008      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038dc:	2304      	movs	r3, #4
 80038de:	e006      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038e0:	2303      	movs	r3, #3
 80038e2:	e004      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e002      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038e8:	2301      	movs	r3, #1
 80038ea:	e000      	b.n	80038ee <HAL_GPIO_Init+0x212>
 80038ec:	2300      	movs	r3, #0
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	f002 0203 	and.w	r2, r2, #3
 80038f4:	0092      	lsls	r2, r2, #2
 80038f6:	4093      	lsls	r3, r2
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038fe:	4937      	ldr	r1, [pc, #220]	; (80039dc <HAL_GPIO_Init+0x300>)
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	089b      	lsrs	r3, r3, #2
 8003904:	3302      	adds	r3, #2
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800390c:	4b3b      	ldr	r3, [pc, #236]	; (80039fc <HAL_GPIO_Init+0x320>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	43db      	mvns	r3, r3
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	4013      	ands	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d003      	beq.n	8003930 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	4313      	orrs	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003930:	4a32      	ldr	r2, [pc, #200]	; (80039fc <HAL_GPIO_Init+0x320>)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003936:	4b31      	ldr	r3, [pc, #196]	; (80039fc <HAL_GPIO_Init+0x320>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	43db      	mvns	r3, r3
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4013      	ands	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4313      	orrs	r3, r2
 8003958:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800395a:	4a28      	ldr	r2, [pc, #160]	; (80039fc <HAL_GPIO_Init+0x320>)
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003960:	4b26      	ldr	r3, [pc, #152]	; (80039fc <HAL_GPIO_Init+0x320>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	43db      	mvns	r3, r3
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	4013      	ands	r3, r2
 800396e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4313      	orrs	r3, r2
 8003982:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003984:	4a1d      	ldr	r2, [pc, #116]	; (80039fc <HAL_GPIO_Init+0x320>)
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800398a:	4b1c      	ldr	r3, [pc, #112]	; (80039fc <HAL_GPIO_Init+0x320>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	43db      	mvns	r3, r3
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	4013      	ands	r3, r2
 8003998:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039ae:	4a13      	ldr	r2, [pc, #76]	; (80039fc <HAL_GPIO_Init+0x320>)
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	3301      	adds	r3, #1
 80039b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	fa22 f303 	lsr.w	r3, r2, r3
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f47f ae91 	bne.w	80036ec <HAL_GPIO_Init+0x10>
  }
}
 80039ca:	bf00      	nop
 80039cc:	bf00      	nop
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	40021000 	.word	0x40021000
 80039dc:	40010000 	.word	0x40010000
 80039e0:	48000400 	.word	0x48000400
 80039e4:	48000800 	.word	0x48000800
 80039e8:	48000c00 	.word	0x48000c00
 80039ec:	48001000 	.word	0x48001000
 80039f0:	48001400 	.word	0x48001400
 80039f4:	48001800 	.word	0x48001800
 80039f8:	48001c00 	.word	0x48001c00
 80039fc:	40010400 	.word	0x40010400

08003a00 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003a0e:	e0c9      	b.n	8003ba4 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003a10:	2201      	movs	r2, #1
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	f000 80bc 	beq.w	8003b9e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003a26:	4a66      	ldr	r2, [pc, #408]	; (8003bc0 <HAL_GPIO_DeInit+0x1c0>)
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	089b      	lsrs	r3, r3, #2
 8003a2c:	3302      	adds	r3, #2
 8003a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a32:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	f003 0303 	and.w	r3, r3, #3
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	220f      	movs	r2, #15
 8003a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4013      	ands	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a4e:	d02b      	beq.n	8003aa8 <HAL_GPIO_DeInit+0xa8>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a5c      	ldr	r2, [pc, #368]	; (8003bc4 <HAL_GPIO_DeInit+0x1c4>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d025      	beq.n	8003aa4 <HAL_GPIO_DeInit+0xa4>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a5b      	ldr	r2, [pc, #364]	; (8003bc8 <HAL_GPIO_DeInit+0x1c8>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d01f      	beq.n	8003aa0 <HAL_GPIO_DeInit+0xa0>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a5a      	ldr	r2, [pc, #360]	; (8003bcc <HAL_GPIO_DeInit+0x1cc>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d019      	beq.n	8003a9c <HAL_GPIO_DeInit+0x9c>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a59      	ldr	r2, [pc, #356]	; (8003bd0 <HAL_GPIO_DeInit+0x1d0>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d013      	beq.n	8003a98 <HAL_GPIO_DeInit+0x98>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a58      	ldr	r2, [pc, #352]	; (8003bd4 <HAL_GPIO_DeInit+0x1d4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d00d      	beq.n	8003a94 <HAL_GPIO_DeInit+0x94>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a57      	ldr	r2, [pc, #348]	; (8003bd8 <HAL_GPIO_DeInit+0x1d8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d007      	beq.n	8003a90 <HAL_GPIO_DeInit+0x90>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a56      	ldr	r2, [pc, #344]	; (8003bdc <HAL_GPIO_DeInit+0x1dc>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d101      	bne.n	8003a8c <HAL_GPIO_DeInit+0x8c>
 8003a88:	2307      	movs	r3, #7
 8003a8a:	e00e      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003a8c:	2308      	movs	r3, #8
 8003a8e:	e00c      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003a90:	2306      	movs	r3, #6
 8003a92:	e00a      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003a94:	2305      	movs	r3, #5
 8003a96:	e008      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003a98:	2304      	movs	r3, #4
 8003a9a:	e006      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e004      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e002      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e000      	b.n	8003aaa <HAL_GPIO_DeInit+0xaa>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	f002 0203 	and.w	r2, r2, #3
 8003ab0:	0092      	lsls	r2, r2, #2
 8003ab2:	4093      	lsls	r3, r2
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d132      	bne.n	8003b20 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003aba:	4b49      	ldr	r3, [pc, #292]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	4947      	ldr	r1, [pc, #284]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003ac8:	4b45      	ldr	r3, [pc, #276]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	4943      	ldr	r1, [pc, #268]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003ad6:	4b42      	ldr	r3, [pc, #264]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	43db      	mvns	r3, r3
 8003ade:	4940      	ldr	r1, [pc, #256]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003ae4:	4b3e      	ldr	r3, [pc, #248]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	493c      	ldr	r1, [pc, #240]	; (8003be0 <HAL_GPIO_DeInit+0x1e0>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	f003 0303 	and.w	r3, r3, #3
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	220f      	movs	r2, #15
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003b02:	4a2f      	ldr	r2, [pc, #188]	; (8003bc0 <HAL_GPIO_DeInit+0x1c0>)
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	089b      	lsrs	r3, r3, #2
 8003b08:	3302      	adds	r3, #2
 8003b0a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	43da      	mvns	r2, r3
 8003b12:	482b      	ldr	r0, [pc, #172]	; (8003bc0 <HAL_GPIO_DeInit+0x1c0>)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	089b      	lsrs	r3, r3, #2
 8003b18:	400a      	ands	r2, r1
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	2103      	movs	r1, #3
 8003b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	08da      	lsrs	r2, r3, #3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3208      	adds	r2, #8
 8003b3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f003 0307 	and.w	r3, r3, #7
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	220f      	movs	r2, #15
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	08d2      	lsrs	r2, r2, #3
 8003b54:	4019      	ands	r1, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	3208      	adds	r2, #8
 8003b5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	689a      	ldr	r2, [r3, #8]
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	2103      	movs	r1, #3
 8003b68:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	401a      	ands	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	2101      	movs	r1, #1
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b80:	43db      	mvns	r3, r3
 8003b82:	401a      	ands	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68da      	ldr	r2, [r3, #12]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	2103      	movs	r1, #3
 8003b92:	fa01 f303 	lsl.w	r3, r1, r3
 8003b96:	43db      	mvns	r3, r3
 8003b98:	401a      	ands	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f47f af2f 	bne.w	8003a10 <HAL_GPIO_DeInit+0x10>
  }
}
 8003bb2:	bf00      	nop
 8003bb4:	bf00      	nop
 8003bb6:	371c      	adds	r7, #28
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr
 8003bc0:	40010000 	.word	0x40010000
 8003bc4:	48000400 	.word	0x48000400
 8003bc8:	48000800 	.word	0x48000800
 8003bcc:	48000c00 	.word	0x48000c00
 8003bd0:	48001000 	.word	0x48001000
 8003bd4:	48001400 	.word	0x48001400
 8003bd8:	48001800 	.word	0x48001800
 8003bdc:	48001c00 	.word	0x48001c00
 8003be0:	40010400 	.word	0x40010400

08003be4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	691a      	ldr	r2, [r3, #16]
 8003bf4:	887b      	ldrh	r3, [r7, #2]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d002      	beq.n	8003c02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	73fb      	strb	r3, [r7, #15]
 8003c00:	e001      	b.n	8003c06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c02:	2300      	movs	r3, #0
 8003c04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3714      	adds	r7, #20
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	807b      	strh	r3, [r7, #2]
 8003c20:	4613      	mov	r3, r2
 8003c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c24:	787b      	ldrb	r3, [r7, #1]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c2a:	887a      	ldrh	r2, [r7, #2]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c30:	e002      	b.n	8003c38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c32:	887a      	ldrh	r2, [r7, #2]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e08d      	b.n	8003d72 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d106      	bne.n	8003c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7ff f910 	bl	8002e90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2224      	movs	r2, #36	; 0x24
 8003c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0201 	bic.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ca4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d107      	bne.n	8003cbe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689a      	ldr	r2, [r3, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cba:	609a      	str	r2, [r3, #8]
 8003cbc:	e006      	b.n	8003ccc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689a      	ldr	r2, [r3, #8]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003cca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d108      	bne.n	8003ce6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ce2:	605a      	str	r2, [r3, #4]
 8003ce4:	e007      	b.n	8003cf6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cf4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6812      	ldr	r2, [r2, #0]
 8003d00:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d08:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68da      	ldr	r2, [r3, #12]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d18:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691a      	ldr	r2, [r3, #16]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	699b      	ldr	r3, [r3, #24]
 8003d2a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	69d9      	ldr	r1, [r3, #28]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a1a      	ldr	r2, [r3, #32]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0201 	orr.w	r2, r2, #1
 8003d52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b082      	sub	sp, #8
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e021      	b.n	8003dd0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2224      	movs	r2, #36	; 0x24
 8003d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0201 	bic.w	r2, r2, #1
 8003da2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f7ff f8d1 	bl	8002f4c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b088      	sub	sp, #32
 8003ddc:	af02      	add	r7, sp, #8
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	4608      	mov	r0, r1
 8003de2:	4611      	mov	r1, r2
 8003de4:	461a      	mov	r2, r3
 8003de6:	4603      	mov	r3, r0
 8003de8:	817b      	strh	r3, [r7, #10]
 8003dea:	460b      	mov	r3, r1
 8003dec:	813b      	strh	r3, [r7, #8]
 8003dee:	4613      	mov	r3, r2
 8003df0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b20      	cmp	r3, #32
 8003dfc:	f040 80f9 	bne.w	8003ff2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d002      	beq.n	8003e0c <HAL_I2C_Mem_Write+0x34>
 8003e06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d105      	bne.n	8003e18 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e12:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e0ed      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_I2C_Mem_Write+0x4e>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e0e6      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e2e:	f7ff fb67 	bl	8003500 <HAL_GetTick>
 8003e32:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	2319      	movs	r3, #25
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 fac3 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0d1      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2221      	movs	r2, #33	; 0x21
 8003e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2240      	movs	r2, #64	; 0x40
 8003e5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6a3a      	ldr	r2, [r7, #32]
 8003e6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e78:	88f8      	ldrh	r0, [r7, #6]
 8003e7a:	893a      	ldrh	r2, [r7, #8]
 8003e7c:	8979      	ldrh	r1, [r7, #10]
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	9301      	str	r3, [sp, #4]
 8003e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	4603      	mov	r3, r0
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 f9d3 	bl	8004234 <I2C_RequestMemoryWrite>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d005      	beq.n	8003ea0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e0a9      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2bff      	cmp	r3, #255	; 0xff
 8003ea8:	d90e      	bls.n	8003ec8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	22ff      	movs	r2, #255	; 0xff
 8003eae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb4:	b2da      	uxtb	r2, r3
 8003eb6:	8979      	ldrh	r1, [r7, #10]
 8003eb8:	2300      	movs	r3, #0
 8003eba:	9300      	str	r3, [sp, #0]
 8003ebc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 fc3d 	bl	8004740 <I2C_TransferConfig>
 8003ec6:	e00f      	b.n	8003ee8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	8979      	ldrh	r1, [r7, #10]
 8003eda:	2300      	movs	r3, #0
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f000 fc2c 	bl	8004740 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 fabc 	bl	800446a <I2C_WaitOnTXISFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e07b      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f00:	781a      	ldrb	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d034      	beq.n	8003fa0 <HAL_I2C_Mem_Write+0x1c8>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d130      	bne.n	8003fa0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f44:	2200      	movs	r2, #0
 8003f46:	2180      	movs	r1, #128	; 0x80
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 fa3f 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e04d      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2bff      	cmp	r3, #255	; 0xff
 8003f60:	d90e      	bls.n	8003f80 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	22ff      	movs	r2, #255	; 0xff
 8003f66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f6c:	b2da      	uxtb	r2, r3
 8003f6e:	8979      	ldrh	r1, [r7, #10]
 8003f70:	2300      	movs	r3, #0
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 fbe1 	bl	8004740 <I2C_TransferConfig>
 8003f7e:	e00f      	b.n	8003fa0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8e:	b2da      	uxtb	r2, r3
 8003f90:	8979      	ldrh	r1, [r7, #10]
 8003f92:	2300      	movs	r3, #0
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 fbd0 	bl	8004740 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d19e      	bne.n	8003ee8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 faa2 	bl	80044f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e01a      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6859      	ldr	r1, [r3, #4]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4b0a      	ldr	r3, [pc, #40]	; (8003ffc <HAL_I2C_Mem_Write+0x224>)
 8003fd2:	400b      	ands	r3, r1
 8003fd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	e000      	b.n	8003ff4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003ff2:	2302      	movs	r3, #2
  }
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	fe00e800 	.word	0xfe00e800

08004000 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b088      	sub	sp, #32
 8004004:	af02      	add	r7, sp, #8
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	4608      	mov	r0, r1
 800400a:	4611      	mov	r1, r2
 800400c:	461a      	mov	r2, r3
 800400e:	4603      	mov	r3, r0
 8004010:	817b      	strh	r3, [r7, #10]
 8004012:	460b      	mov	r3, r1
 8004014:	813b      	strh	r3, [r7, #8]
 8004016:	4613      	mov	r3, r2
 8004018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b20      	cmp	r3, #32
 8004024:	f040 80fd 	bne.w	8004222 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d002      	beq.n	8004034 <HAL_I2C_Mem_Read+0x34>
 800402e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004030:	2b00      	cmp	r3, #0
 8004032:	d105      	bne.n	8004040 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f44f 7200 	mov.w	r2, #512	; 0x200
 800403a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e0f1      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004046:	2b01      	cmp	r3, #1
 8004048:	d101      	bne.n	800404e <HAL_I2C_Mem_Read+0x4e>
 800404a:	2302      	movs	r3, #2
 800404c:	e0ea      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004056:	f7ff fa53 	bl	8003500 <HAL_GetTick>
 800405a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	9300      	str	r3, [sp, #0]
 8004060:	2319      	movs	r3, #25
 8004062:	2201      	movs	r2, #1
 8004064:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 f9af 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e0d5      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2222      	movs	r2, #34	; 0x22
 800407c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2240      	movs	r2, #64	; 0x40
 8004084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6a3a      	ldr	r2, [r7, #32]
 8004092:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004098:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040a0:	88f8      	ldrh	r0, [r7, #6]
 80040a2:	893a      	ldrh	r2, [r7, #8]
 80040a4:	8979      	ldrh	r1, [r7, #10]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	9301      	str	r3, [sp, #4]
 80040aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	4603      	mov	r3, r0
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f913 	bl	80042dc <I2C_RequestMemoryRead>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e0ad      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2bff      	cmp	r3, #255	; 0xff
 80040d0:	d90e      	bls.n	80040f0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	22ff      	movs	r2, #255	; 0xff
 80040d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040dc:	b2da      	uxtb	r2, r3
 80040de:	8979      	ldrh	r1, [r7, #10]
 80040e0:	4b52      	ldr	r3, [pc, #328]	; (800422c <HAL_I2C_Mem_Read+0x22c>)
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f000 fb29 	bl	8004740 <I2C_TransferConfig>
 80040ee:	e00f      	b.n	8004110 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f4:	b29a      	uxth	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040fe:	b2da      	uxtb	r2, r3
 8004100:	8979      	ldrh	r1, [r7, #10]
 8004102:	4b4a      	ldr	r3, [pc, #296]	; (800422c <HAL_I2C_Mem_Read+0x22c>)
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 fb18 	bl	8004740 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004116:	2200      	movs	r2, #0
 8004118:	2104      	movs	r1, #4
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 f956 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e07c      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	b2d2      	uxtb	r2, r2
 8004136:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413c:	1c5a      	adds	r2, r3, #1
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004146:	3b01      	subs	r3, #1
 8004148:	b29a      	uxth	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004152:	b29b      	uxth	r3, r3
 8004154:	3b01      	subs	r3, #1
 8004156:	b29a      	uxth	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004160:	b29b      	uxth	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d034      	beq.n	80041d0 <HAL_I2C_Mem_Read+0x1d0>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800416a:	2b00      	cmp	r3, #0
 800416c:	d130      	bne.n	80041d0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004174:	2200      	movs	r2, #0
 8004176:	2180      	movs	r1, #128	; 0x80
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 f927 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d001      	beq.n	8004188 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e04d      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800418c:	b29b      	uxth	r3, r3
 800418e:	2bff      	cmp	r3, #255	; 0xff
 8004190:	d90e      	bls.n	80041b0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	22ff      	movs	r2, #255	; 0xff
 8004196:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800419c:	b2da      	uxtb	r2, r3
 800419e:	8979      	ldrh	r1, [r7, #10]
 80041a0:	2300      	movs	r3, #0
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f000 fac9 	bl	8004740 <I2C_TransferConfig>
 80041ae:	e00f      	b.n	80041d0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	8979      	ldrh	r1, [r7, #10]
 80041c2:	2300      	movs	r3, #0
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 fab8 	bl	8004740 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d19a      	bne.n	8004110 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f98a 	bl	80044f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e01a      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2220      	movs	r2, #32
 80041f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	6859      	ldr	r1, [r3, #4]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	4b0b      	ldr	r3, [pc, #44]	; (8004230 <HAL_I2C_Mem_Read+0x230>)
 8004202:	400b      	ands	r3, r1
 8004204:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2220      	movs	r2, #32
 800420a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800421e:	2300      	movs	r3, #0
 8004220:	e000      	b.n	8004224 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004222:	2302      	movs	r3, #2
  }
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	80002400 	.word	0x80002400
 8004230:	fe00e800 	.word	0xfe00e800

08004234 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af02      	add	r7, sp, #8
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	4608      	mov	r0, r1
 800423e:	4611      	mov	r1, r2
 8004240:	461a      	mov	r2, r3
 8004242:	4603      	mov	r3, r0
 8004244:	817b      	strh	r3, [r7, #10]
 8004246:	460b      	mov	r3, r1
 8004248:	813b      	strh	r3, [r7, #8]
 800424a:	4613      	mov	r3, r2
 800424c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800424e:	88fb      	ldrh	r3, [r7, #6]
 8004250:	b2da      	uxtb	r2, r3
 8004252:	8979      	ldrh	r1, [r7, #10]
 8004254:	4b20      	ldr	r3, [pc, #128]	; (80042d8 <I2C_RequestMemoryWrite+0xa4>)
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 fa6f 	bl	8004740 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004262:	69fa      	ldr	r2, [r7, #28]
 8004264:	69b9      	ldr	r1, [r7, #24]
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f000 f8ff 	bl	800446a <I2C_WaitOnTXISFlagUntilTimeout>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e02c      	b.n	80042d0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004276:	88fb      	ldrh	r3, [r7, #6]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d105      	bne.n	8004288 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800427c:	893b      	ldrh	r3, [r7, #8]
 800427e:	b2da      	uxtb	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	629a      	str	r2, [r3, #40]	; 0x28
 8004286:	e015      	b.n	80042b4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004288:	893b      	ldrh	r3, [r7, #8]
 800428a:	0a1b      	lsrs	r3, r3, #8
 800428c:	b29b      	uxth	r3, r3
 800428e:	b2da      	uxtb	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004296:	69fa      	ldr	r2, [r7, #28]
 8004298:	69b9      	ldr	r1, [r7, #24]
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 f8e5 	bl	800446a <I2C_WaitOnTXISFlagUntilTimeout>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e012      	b.n	80042d0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042aa:	893b      	ldrh	r3, [r7, #8]
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	2200      	movs	r2, #0
 80042bc:	2180      	movs	r1, #128	; 0x80
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f884 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	80002000 	.word	0x80002000

080042dc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af02      	add	r7, sp, #8
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	4608      	mov	r0, r1
 80042e6:	4611      	mov	r1, r2
 80042e8:	461a      	mov	r2, r3
 80042ea:	4603      	mov	r3, r0
 80042ec:	817b      	strh	r3, [r7, #10]
 80042ee:	460b      	mov	r3, r1
 80042f0:	813b      	strh	r3, [r7, #8]
 80042f2:	4613      	mov	r3, r2
 80042f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80042f6:	88fb      	ldrh	r3, [r7, #6]
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	8979      	ldrh	r1, [r7, #10]
 80042fc:	4b20      	ldr	r3, [pc, #128]	; (8004380 <I2C_RequestMemoryRead+0xa4>)
 80042fe:	9300      	str	r3, [sp, #0]
 8004300:	2300      	movs	r3, #0
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	f000 fa1c 	bl	8004740 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004308:	69fa      	ldr	r2, [r7, #28]
 800430a:	69b9      	ldr	r1, [r7, #24]
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f8ac 	bl	800446a <I2C_WaitOnTXISFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e02c      	b.n	8004376 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800431c:	88fb      	ldrh	r3, [r7, #6]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d105      	bne.n	800432e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004322:	893b      	ldrh	r3, [r7, #8]
 8004324:	b2da      	uxtb	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	629a      	str	r2, [r3, #40]	; 0x28
 800432c:	e015      	b.n	800435a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800432e:	893b      	ldrh	r3, [r7, #8]
 8004330:	0a1b      	lsrs	r3, r3, #8
 8004332:	b29b      	uxth	r3, r3
 8004334:	b2da      	uxtb	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800433c:	69fa      	ldr	r2, [r7, #28]
 800433e:	69b9      	ldr	r1, [r7, #24]
 8004340:	68f8      	ldr	r0, [r7, #12]
 8004342:	f000 f892 	bl	800446a <I2C_WaitOnTXISFlagUntilTimeout>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e012      	b.n	8004376 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004350:	893b      	ldrh	r3, [r7, #8]
 8004352:	b2da      	uxtb	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	2200      	movs	r2, #0
 8004362:	2140      	movs	r1, #64	; 0x40
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 f831 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e000      	b.n	8004376 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	80002000 	.word	0x80002000

08004384 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b02      	cmp	r3, #2
 8004398:	d103      	bne.n	80043a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2200      	movs	r2, #0
 80043a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d007      	beq.n	80043c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699a      	ldr	r2, [r3, #24]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	619a      	str	r2, [r3, #24]
  }
}
 80043c0:	bf00      	nop
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	603b      	str	r3, [r7, #0]
 80043d8:	4613      	mov	r3, r2
 80043da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043dc:	e031      	b.n	8004442 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043e4:	d02d      	beq.n	8004442 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e6:	f7ff f88b 	bl	8003500 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d302      	bcc.n	80043fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d122      	bne.n	8004442 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699a      	ldr	r2, [r3, #24]
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	4013      	ands	r3, r2
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	429a      	cmp	r2, r3
 800440a:	bf0c      	ite	eq
 800440c:	2301      	moveq	r3, #1
 800440e:	2300      	movne	r3, #0
 8004410:	b2db      	uxtb	r3, r3
 8004412:	461a      	mov	r2, r3
 8004414:	79fb      	ldrb	r3, [r7, #7]
 8004416:	429a      	cmp	r2, r3
 8004418:	d113      	bne.n	8004442 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	f043 0220 	orr.w	r2, r3, #32
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2220      	movs	r2, #32
 800442a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e00f      	b.n	8004462 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	699a      	ldr	r2, [r3, #24]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	4013      	ands	r3, r2
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	429a      	cmp	r2, r3
 8004450:	bf0c      	ite	eq
 8004452:	2301      	moveq	r3, #1
 8004454:	2300      	movne	r3, #0
 8004456:	b2db      	uxtb	r3, r3
 8004458:	461a      	mov	r2, r3
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	429a      	cmp	r2, r3
 800445e:	d0be      	beq.n	80043de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b084      	sub	sp, #16
 800446e:	af00      	add	r7, sp, #0
 8004470:	60f8      	str	r0, [r7, #12]
 8004472:	60b9      	str	r1, [r7, #8]
 8004474:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004476:	e033      	b.n	80044e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	68b9      	ldr	r1, [r7, #8]
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 f87f 	bl	8004580 <I2C_IsErrorOccurred>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e031      	b.n	80044f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004492:	d025      	beq.n	80044e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004494:	f7ff f834 	bl	8003500 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d302      	bcc.n	80044aa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d11a      	bne.n	80044e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d013      	beq.n	80044e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044bc:	f043 0220 	orr.w	r2, r3, #32
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e007      	b.n	80044f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d1c4      	bne.n	8004478 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004504:	e02f      	b.n	8004566 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	68b9      	ldr	r1, [r7, #8]
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f000 f838 	bl	8004580 <I2C_IsErrorOccurred>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e02d      	b.n	8004576 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800451a:	f7fe fff1 	bl	8003500 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	429a      	cmp	r2, r3
 8004528:	d302      	bcc.n	8004530 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d11a      	bne.n	8004566 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b20      	cmp	r3, #32
 800453c:	d013      	beq.n	8004566 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	f043 0220 	orr.w	r2, r3, #32
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2220      	movs	r2, #32
 800454e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e007      	b.n	8004576 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	f003 0320 	and.w	r3, r3, #32
 8004570:	2b20      	cmp	r3, #32
 8004572:	d1c8      	bne.n	8004506 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
	...

08004580 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b08a      	sub	sp, #40	; 0x28
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800458c:	2300      	movs	r3, #0
 800458e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	f003 0310 	and.w	r3, r3, #16
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d068      	beq.n	800467e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2210      	movs	r2, #16
 80045b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045b4:	e049      	b.n	800464a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045bc:	d045      	beq.n	800464a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045be:	f7fe ff9f 	bl	8003500 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d302      	bcc.n	80045d4 <I2C_IsErrorOccurred+0x54>
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d13a      	bne.n	800464a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045f6:	d121      	bne.n	800463c <I2C_IsErrorOccurred+0xbc>
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045fe:	d01d      	beq.n	800463c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004600:	7cfb      	ldrb	r3, [r7, #19]
 8004602:	2b20      	cmp	r3, #32
 8004604:	d01a      	beq.n	800463c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004614:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004616:	f7fe ff73 	bl	8003500 <HAL_GetTick>
 800461a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800461c:	e00e      	b.n	800463c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800461e:	f7fe ff6f 	bl	8003500 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	2b19      	cmp	r3, #25
 800462a:	d907      	bls.n	800463c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800462c:	6a3b      	ldr	r3, [r7, #32]
 800462e:	f043 0320 	orr.w	r3, r3, #32
 8004632:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800463a:	e006      	b.n	800464a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	f003 0320 	and.w	r3, r3, #32
 8004646:	2b20      	cmp	r3, #32
 8004648:	d1e9      	bne.n	800461e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	f003 0320 	and.w	r3, r3, #32
 8004654:	2b20      	cmp	r3, #32
 8004656:	d003      	beq.n	8004660 <I2C_IsErrorOccurred+0xe0>
 8004658:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800465c:	2b00      	cmp	r3, #0
 800465e:	d0aa      	beq.n	80045b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004664:	2b00      	cmp	r3, #0
 8004666:	d103      	bne.n	8004670 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2220      	movs	r2, #32
 800466e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004670:	6a3b      	ldr	r3, [r7, #32]
 8004672:	f043 0304 	orr.w	r3, r3, #4
 8004676:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	699b      	ldr	r3, [r3, #24]
 8004684:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00b      	beq.n	80046a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004690:	6a3b      	ldr	r3, [r7, #32]
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00b      	beq.n	80046ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80046b2:	6a3b      	ldr	r3, [r7, #32]
 80046b4:	f043 0308 	orr.w	r3, r3, #8
 80046b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00b      	beq.n	80046ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	f043 0302 	orr.w	r3, r3, #2
 80046da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80046ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d01c      	beq.n	800472e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f7ff fe45 	bl	8004384 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	6859      	ldr	r1, [r3, #4]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	4b0d      	ldr	r3, [pc, #52]	; (800473c <I2C_IsErrorOccurred+0x1bc>)
 8004706:	400b      	ands	r3, r1
 8004708:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800470e:	6a3b      	ldr	r3, [r7, #32]
 8004710:	431a      	orrs	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2220      	movs	r2, #32
 800471a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800472e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004732:	4618      	mov	r0, r3
 8004734:	3728      	adds	r7, #40	; 0x28
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	fe00e800 	.word	0xfe00e800

08004740 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004740:	b480      	push	{r7}
 8004742:	b087      	sub	sp, #28
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	607b      	str	r3, [r7, #4]
 800474a:	460b      	mov	r3, r1
 800474c:	817b      	strh	r3, [r7, #10]
 800474e:	4613      	mov	r3, r2
 8004750:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004752:	897b      	ldrh	r3, [r7, #10]
 8004754:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004758:	7a7b      	ldrb	r3, [r7, #9]
 800475a:	041b      	lsls	r3, r3, #16
 800475c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004760:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004766:	6a3b      	ldr	r3, [r7, #32]
 8004768:	4313      	orrs	r3, r2
 800476a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800476e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685a      	ldr	r2, [r3, #4]
 8004776:	6a3b      	ldr	r3, [r7, #32]
 8004778:	0d5b      	lsrs	r3, r3, #21
 800477a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800477e:	4b08      	ldr	r3, [pc, #32]	; (80047a0 <I2C_TransferConfig+0x60>)
 8004780:	430b      	orrs	r3, r1
 8004782:	43db      	mvns	r3, r3
 8004784:	ea02 0103 	and.w	r1, r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	430a      	orrs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004792:	bf00      	nop
 8004794:	371c      	adds	r7, #28
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	03ff63ff 	.word	0x03ff63ff

080047a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b20      	cmp	r3, #32
 80047b8:	d138      	bne.n	800482c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d101      	bne.n	80047c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047c4:	2302      	movs	r3, #2
 80047c6:	e032      	b.n	800482e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2224      	movs	r2, #36	; 0x24
 80047d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6819      	ldr	r1, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 0201 	orr.w	r2, r2, #1
 8004816:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2220      	movs	r2, #32
 800481c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004828:	2300      	movs	r3, #0
 800482a:	e000      	b.n	800482e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800482c:	2302      	movs	r3, #2
  }
}
 800482e:	4618      	mov	r0, r3
 8004830:	370c      	adds	r7, #12
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800483a:	b480      	push	{r7}
 800483c:	b085      	sub	sp, #20
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
 8004842:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b20      	cmp	r3, #32
 800484e:	d139      	bne.n	80048c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004856:	2b01      	cmp	r3, #1
 8004858:	d101      	bne.n	800485e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800485a:	2302      	movs	r3, #2
 800485c:	e033      	b.n	80048c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2224      	movs	r2, #36	; 0x24
 800486a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f022 0201 	bic.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800488c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	021b      	lsls	r3, r3, #8
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	4313      	orrs	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048c0:	2300      	movs	r3, #0
 80048c2:	e000      	b.n	80048c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048c4:	2302      	movs	r3, #2
  }
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
	...

080048d4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af02      	add	r7, sp, #8
 80048da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048dc:	2300      	movs	r3, #0
 80048de:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80048e0:	f7fe fe0e 	bl	8003500 <HAL_GetTick>
 80048e4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d102      	bne.n	80048f2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	73fb      	strb	r3, [r7, #15]
 80048f0:	e092      	b.n	8004a18 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f040 808b 	bne.w	8004a18 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7fe fb46 	bl	8002f94 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004908:	f241 3188 	movw	r1, #5000	; 0x1388
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 fad0 	bl	8004eb2 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	4b42      	ldr	r3, [pc, #264]	; (8004a24 <HAL_OSPI_Init+0x150>)
 800491a:	4013      	ands	r3, r2
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	68d1      	ldr	r1, [r2, #12]
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	6912      	ldr	r2, [r2, #16]
 8004924:	3a01      	subs	r2, #1
 8004926:	0412      	lsls	r2, r2, #16
 8004928:	4311      	orrs	r1, r2
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6952      	ldr	r2, [r2, #20]
 800492e:	3a01      	subs	r2, #1
 8004930:	0212      	lsls	r2, r2, #8
 8004932:	4311      	orrs	r1, r2
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004938:	4311      	orrs	r1, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	69d2      	ldr	r2, [r2, #28]
 800493e:	4311      	orrs	r1, r2
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6812      	ldr	r2, [r2, #0]
 8004944:	430b      	orrs	r3, r1
 8004946:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	0412      	lsls	r2, r2, #16
 8004952:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	3b01      	subs	r3, #1
 8004964:	021a      	lsls	r2, r3, #8
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004972:	9300      	str	r3, [sp, #0]
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	2200      	movs	r2, #0
 8004978:	2120      	movs	r1, #32
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fddc 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004984:	7bfb      	ldrb	r3, [r7, #15]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d146      	bne.n	8004a18 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	1e5a      	subs	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80049c0:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049cc:	431a      	orrs	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d107      	bne.n	8004a00 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689a      	ldr	r2, [r3, #8]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0202 	orr.w	r2, r2, #2
 80049fe:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a08:	d103      	bne.n	8004a12 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	645a      	str	r2, [r3, #68]	; 0x44
 8004a10:	e002      	b.n	8004a18 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2202      	movs	r2, #2
 8004a16:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	f8e0f8f4 	.word	0xf8e0f8f4

08004a28 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a30:	2300      	movs	r3, #0
 8004a32:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d102      	bne.n	8004a40 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	73fb      	strb	r3, [r7, #15]
 8004a3e:	e015      	b.n	8004a6c <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0201 	bic.w	r2, r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689a      	ldr	r2, [r3, #8]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0202 	bic.w	r2, r2, #2
 8004a5e:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f7fe fb03 	bl	800306c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  return status;
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b08a      	sub	sp, #40	; 0x28
 8004a7a:	af02      	add	r7, sp, #8
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8004a82:	f7fe fd3d 	bl	8003500 <HAL_GetTick>
 8004a86:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8c:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a92:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d104      	bne.n	8004aa4 <HAL_OSPI_Command+0x2e>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_OSPI_Command+0x4a>
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	2b14      	cmp	r3, #20
 8004aa8:	d103      	bne.n	8004ab2 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d006      	beq.n	8004ac0 <HAL_OSPI_Command+0x4a>
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2b24      	cmp	r3, #36	; 0x24
 8004ab6:	d153      	bne.n	8004b60 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d14f      	bne.n	8004b60 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	9300      	str	r3, [sp, #0]
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	2120      	movs	r1, #32
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 fd34 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004ad4:	7ffb      	ldrb	r3, [r7, #31]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d148      	bne.n	8004b6c <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	649a      	str	r2, [r3, #72]	; 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8004ae0:	68b9      	ldr	r1, [r7, #8]
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 fd60 	bl	80055a8 <OSPI_ConfigCmd>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004aec:	7ffb      	ldrb	r3, [r7, #31]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d13c      	bne.n	8004b6c <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10e      	bne.n	8004b18 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	9300      	str	r3, [sp, #0]
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	2201      	movs	r2, #1
 8004b02:	2102      	movs	r1, #2
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f000 fd17 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2202      	movs	r2, #2
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8004b16:	e029      	b.n	8004b6c <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d103      	bne.n	8004b28 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2204      	movs	r2, #4
 8004b24:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8004b26:	e021      	b.n	8004b6c <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d10b      	bne.n	8004b48 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b34:	2b24      	cmp	r3, #36	; 0x24
 8004b36:	d103      	bne.n	8004b40 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2204      	movs	r2, #4
 8004b3c:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8004b3e:	e015      	b.n	8004b6c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2214      	movs	r2, #20
 8004b44:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8004b46:	e011      	b.n	8004b6c <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4c:	2b14      	cmp	r3, #20
 8004b4e:	d103      	bne.n	8004b58 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2204      	movs	r2, #4
 8004b54:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8004b56:	e009      	b.n	8004b6c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2224      	movs	r2, #36	; 0x24
 8004b5c:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8004b5e:	e005      	b.n	8004b6c <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2210      	movs	r2, #16
 8004b68:	649a      	str	r2, [r3, #72]	; 0x48
 8004b6a:	e000      	b.n	8004b6e <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8004b6c:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004b6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3720      	adds	r7, #32
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b08a      	sub	sp, #40	; 0x28
 8004b7c:	af02      	add	r7, sp, #8
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004b84:	f7fe fcbc 	bl	8003500 <HAL_GetTick>
 8004b88:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3350      	adds	r3, #80	; 0x50
 8004b90:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d105      	bne.n	8004ba4 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2208      	movs	r2, #8
 8004ba0:	649a      	str	r2, [r3, #72]	; 0x48
 8004ba2:	e057      	b.n	8004c54 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba8:	2b04      	cmp	r3, #4
 8004baa:	d14e      	bne.n	8004c4a <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb2:	1c5a      	adds	r2, r3, #1
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004bd4:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	2104      	movs	r1, #4
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f000 fca9 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004be6:	4603      	mov	r3, r0
 8004be8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004bea:	7ffb      	ldrb	r3, [r7, #31]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d113      	bne.n	8004c18 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bf4:	781a      	ldrb	r2, [r3, #0]
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c08:	1e5a      	subs	r2, r3, #1
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	63da      	str	r2, [r3, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1df      	bne.n	8004bd6 <HAL_OSPI_Transmit+0x5e>
 8004c16:	e000      	b.n	8004c1a <HAL_OSPI_Transmit+0xa2>
          break;
 8004c18:	bf00      	nop

      if (status == HAL_OK)
 8004c1a:	7ffb      	ldrb	r3, [r7, #31]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d119      	bne.n	8004c54 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	9300      	str	r3, [sp, #0]
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	2201      	movs	r2, #1
 8004c28:	2102      	movs	r1, #2
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 fc84 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004c30:	4603      	mov	r3, r0
 8004c32:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004c34:	7ffb      	ldrb	r3, [r7, #31]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10c      	bne.n	8004c54 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2202      	movs	r2, #2
 8004c46:	645a      	str	r2, [r3, #68]	; 0x44
 8004c48:	e004      	b.n	8004c54 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2210      	movs	r2, #16
 8004c52:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8004c54:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3720      	adds	r7, #32
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}

08004c5e <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b08c      	sub	sp, #48	; 0x30
 8004c62:	af02      	add	r7, sp, #8
 8004c64:	60f8      	str	r0, [r7, #12]
 8004c66:	60b9      	str	r1, [r7, #8]
 8004c68:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004c6a:	f7fe fc49 	bl	8003500 <HAL_GetTick>
 8004c6e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3350      	adds	r3, #80	; 0x50
 8004c76:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c7e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8004c88:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d106      	bne.n	8004c9e <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2208      	movs	r2, #8
 8004c9a:	649a      	str	r2, [r3, #72]	; 0x48
 8004c9c:	e07c      	b.n	8004d98 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d172      	bne.n	8004d8c <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004cd2:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004cdc:	d104      	bne.n	8004ce8 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	649a      	str	r2, [r3, #72]	; 0x48
 8004ce6:	e011      	b.n	8004d0c <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004cf0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d004      	beq.n	8004d02 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69ba      	ldr	r2, [r7, #24]
 8004cfe:	649a      	str	r2, [r3, #72]	; 0x48
 8004d00:	e004      	b.n	8004d0c <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	9300      	str	r3, [sp, #0]
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	2201      	movs	r2, #1
 8004d14:	2106      	movs	r1, #6
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 fc0e 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status != HAL_OK)
 8004d22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d114      	bne.n	8004d54 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d2e:	69fa      	ldr	r2, [r7, #28]
 8004d30:	7812      	ldrb	r2, [r2, #0]
 8004d32:	b2d2      	uxtb	r2, r2
 8004d34:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d3a:	1c5a      	adds	r2, r3, #1
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d44:	1e5a      	subs	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	63da      	str	r2, [r3, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1dc      	bne.n	8004d0c <HAL_OSPI_Receive+0xae>
 8004d52:	e000      	b.n	8004d56 <HAL_OSPI_Receive+0xf8>
          break;
 8004d54:	bf00      	nop

      if (status == HAL_OK)
 8004d56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d11c      	bne.n	8004d98 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	6a3b      	ldr	r3, [r7, #32]
 8004d64:	2201      	movs	r2, #1
 8004d66:	2102      	movs	r1, #2
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 fbe5 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status == HAL_OK)
 8004d74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10d      	bne.n	8004d98 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2202      	movs	r2, #2
 8004d82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2202      	movs	r2, #2
 8004d88:	645a      	str	r2, [r3, #68]	; 0x44
 8004d8a:	e005      	b.n	8004d98 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2210      	movs	r2, #16
 8004d96:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8004d98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3728      	adds	r7, #40	; 0x28
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b08a      	sub	sp, #40	; 0x28
 8004da8:	af02      	add	r7, sp, #8
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004db0:	f7fe fba6 	bl	8003500 <HAL_GetTick>
 8004db4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dbc:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8004dc6:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dcc:	2b04      	cmp	r3, #4
 8004dce:	d164      	bne.n	8004e9a <HAL_OSPI_AutoPolling+0xf6>
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004dd8:	d15f      	bne.n	8004e9a <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	2200      	movs	r2, #0
 8004de2:	2120      	movs	r1, #32
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f000 fba7 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004dea:	4603      	mov	r3, r0
 8004dec:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004dee:	7ffb      	ldrb	r3, [r7, #31]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d158      	bne.n	8004ea6 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	6812      	ldr	r2, [r2, #0]
 8004dfc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	6852      	ldr	r2, [r2, #4]
 8004e08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68ba      	ldr	r2, [r7, #8]
 8004e12:	6912      	ldr	r2, [r2, #16]
 8004e14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f023 5243 	bic.w	r2, r3, #817889280	; 0x30c00000
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	6899      	ldr	r1, [r3, #8]
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	430b      	orrs	r3, r1
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004e36:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e40:	d104      	bne.n	8004e4c <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	649a      	str	r2, [r3, #72]	; 0x48
 8004e4a:	e011      	b.n	8004e70 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004e54:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d004      	beq.n	8004e66 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	649a      	str	r2, [r3, #72]	; 0x48
 8004e64:	e004      	b.n	8004e70 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	9300      	str	r3, [sp, #0]
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	2201      	movs	r2, #1
 8004e78:	2108      	movs	r1, #8
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fb5c 	bl	8005538 <OSPI_WaitFlagStateUntilTimeout>
 8004e80:	4603      	mov	r3, r0
 8004e82:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004e84:	7ffb      	ldrb	r3, [r7, #31]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10d      	bne.n	8004ea6 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2208      	movs	r2, #8
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2202      	movs	r2, #2
 8004e96:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8004e98:	e005      	b.n	8004ea6 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2210      	movs	r2, #16
 8004ea2:	649a      	str	r2, [r3, #72]	; 0x48
 8004ea4:	e000      	b.n	8004ea8 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8004ea6:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004ea8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3720      	adds	r7, #32
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
 8004eba:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b092      	sub	sp, #72	; 0x48
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004edc:	2300      	movs	r3, #0
 8004ede:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a08      	ldr	r2, [pc, #32]	; (8004f10 <HAL_OSPIM_Config+0x40>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d105      	bne.n	8004efe <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8004efc:	e004      	b.n	8004f08 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004efe:	2301      	movs	r3, #1
 8004f00:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004f08:	2300      	movs	r3, #0
 8004f0a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004f0e:	e01f      	b.n	8004f50 <HAL_OSPIM_Config+0x80>
 8004f10:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004f14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004f18:	3301      	adds	r3, #1
 8004f1a:	b2d8      	uxtb	r0, r3
 8004f1c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8004f20:	f107 0114 	add.w	r1, r7, #20
 8004f24:	4613      	mov	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	440b      	add	r3, r1
 8004f2e:	4619      	mov	r1, r3
 8004f30:	f000 fc9c 	bl	800586c <OSPIM_GetConfig>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d005      	beq.n	8004f46 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2208      	movs	r2, #8
 8004f44:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004f46:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004f50:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d9dd      	bls.n	8004f14 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8004f58:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f040 82de 	bne.w	800551e <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004f62:	4bc6      	ldr	r3, [pc, #792]	; (800527c <HAL_OSPIM_Config+0x3ac>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00b      	beq.n	8004f86 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004f6e:	4bc3      	ldr	r3, [pc, #780]	; (800527c <HAL_OSPIM_Config+0x3ac>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4ac2      	ldr	r2, [pc, #776]	; (800527c <HAL_OSPIM_Config+0x3ac>)
 8004f74:	f023 0301 	bic.w	r3, r3, #1
 8004f78:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004f7a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004f7e:	f043 0301 	orr.w	r3, r3, #1
 8004f82:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004f86:	4bbe      	ldr	r3, [pc, #760]	; (8005280 <HAL_OSPIM_Config+0x3b0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00b      	beq.n	8004faa <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004f92:	4bbb      	ldr	r3, [pc, #748]	; (8005280 <HAL_OSPIM_Config+0x3b0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4aba      	ldr	r2, [pc, #744]	; (8005280 <HAL_OSPIM_Config+0x3b0>)
 8004f98:	f023 0301 	bic.w	r3, r3, #1
 8004f9c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004f9e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004fa2:	f043 0302 	orr.w	r3, r3, #2
 8004fa6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004faa:	49b6      	ldr	r1, [pc, #728]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 8004fac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fae:	4613      	mov	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	3348      	adds	r3, #72	; 0x48
 8004fb8:	443b      	add	r3, r7
 8004fba:	3b2c      	subs	r3, #44	; 0x2c
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	440b      	add	r3, r1
 8004fc4:	6859      	ldr	r1, [r3, #4]
 8004fc6:	48af      	ldr	r0, [pc, #700]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 8004fc8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fca:	4613      	mov	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	3348      	adds	r3, #72	; 0x48
 8004fd4:	443b      	add	r3, r7
 8004fd6:	3b2c      	subs	r3, #44	; 0x2c
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4403      	add	r3, r0
 8004fe4:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8004fe6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fe8:	4613      	mov	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	3348      	adds	r3, #72	; 0x48
 8004ff2:	443b      	add	r3, r7
 8004ff4:	3b34      	subs	r3, #52	; 0x34
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	f000 80a1 	beq.w	8005140 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004ffe:	49a1      	ldr	r1, [pc, #644]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 8005000:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005002:	4613      	mov	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	4413      	add	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	3348      	adds	r3, #72	; 0x48
 800500c:	443b      	add	r3, r7
 800500e:	3b34      	subs	r3, #52	; 0x34
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	3b01      	subs	r3, #1
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	440b      	add	r3, r1
 8005018:	6859      	ldr	r1, [r3, #4]
 800501a:	489a      	ldr	r0, [pc, #616]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 800501c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800501e:	4613      	mov	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	3348      	adds	r3, #72	; 0x48
 8005028:	443b      	add	r3, r7
 800502a:	3b34      	subs	r3, #52	; 0x34
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	3b01      	subs	r3, #1
 8005030:	f021 0201 	bic.w	r2, r1, #1
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4403      	add	r3, r0
 8005038:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800503a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800503c:	4613      	mov	r3, r2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	4413      	add	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	3348      	adds	r3, #72	; 0x48
 8005046:	443b      	add	r3, r7
 8005048:	3b30      	subs	r3, #48	; 0x30
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d01d      	beq.n	800508c <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8005050:	498c      	ldr	r1, [pc, #560]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 8005052:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	3348      	adds	r3, #72	; 0x48
 800505e:	443b      	add	r3, r7
 8005060:	3b30      	subs	r3, #48	; 0x30
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3b01      	subs	r3, #1
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	440b      	add	r3, r1
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	4885      	ldr	r0, [pc, #532]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 800506e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005070:	4613      	mov	r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	3348      	adds	r3, #72	; 0x48
 800507a:	443b      	add	r3, r7
 800507c:	3b30      	subs	r3, #48	; 0x30
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	3b01      	subs	r3, #1
 8005082:	f021 0210 	bic.w	r2, r1, #16
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4403      	add	r3, r0
 800508a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800508c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800508e:	4613      	mov	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	3348      	adds	r3, #72	; 0x48
 8005098:	443b      	add	r3, r7
 800509a:	3b28      	subs	r3, #40	; 0x28
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d021      	beq.n	80050e6 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80050a2:	4978      	ldr	r1, [pc, #480]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 80050a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80050a6:	4613      	mov	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	3348      	adds	r3, #72	; 0x48
 80050b0:	443b      	add	r3, r7
 80050b2:	3b28      	subs	r3, #40	; 0x28
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	f003 0301 	and.w	r3, r3, #1
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	6859      	ldr	r1, [r3, #4]
 80050c2:	4870      	ldr	r0, [pc, #448]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 80050c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80050c6:	4613      	mov	r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	4413      	add	r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	3348      	adds	r3, #72	; 0x48
 80050d0:	443b      	add	r3, r7
 80050d2:	3b28      	subs	r3, #40	; 0x28
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	3b01      	subs	r3, #1
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	4403      	add	r3, r0
 80050e4:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80050e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80050e8:	4613      	mov	r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	3348      	adds	r3, #72	; 0x48
 80050f2:	443b      	add	r3, r7
 80050f4:	3b24      	subs	r3, #36	; 0x24
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d021      	beq.n	8005140 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80050fc:	4961      	ldr	r1, [pc, #388]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 80050fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	3348      	adds	r3, #72	; 0x48
 800510a:	443b      	add	r3, r7
 800510c:	3b24      	subs	r3, #36	; 0x24
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	3b01      	subs	r3, #1
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	6859      	ldr	r1, [r3, #4]
 800511c:	4859      	ldr	r0, [pc, #356]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 800511e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005120:	4613      	mov	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	3348      	adds	r3, #72	; 0x48
 800512a:	443b      	add	r3, r7
 800512c:	3b24      	subs	r3, #36	; 0x24
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	3b01      	subs	r3, #1
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4403      	add	r3, r0
 800513e:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	6819      	ldr	r1, [r3, #0]
 8005144:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005148:	4613      	mov	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	3348      	adds	r3, #72	; 0x48
 8005152:	443b      	add	r3, r7
 8005154:	3b34      	subs	r3, #52	; 0x34
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4299      	cmp	r1, r3
 800515a:	d038      	beq.n	80051ce <HAL_OSPIM_Config+0x2fe>
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	6859      	ldr	r1, [r3, #4]
 8005160:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005164:	4613      	mov	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	3348      	adds	r3, #72	; 0x48
 800516e:	443b      	add	r3, r7
 8005170:	3b30      	subs	r3, #48	; 0x30
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4299      	cmp	r1, r3
 8005176:	d02a      	beq.n	80051ce <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	6899      	ldr	r1, [r3, #8]
 800517c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005180:	4613      	mov	r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4413      	add	r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	3348      	adds	r3, #72	; 0x48
 800518a:	443b      	add	r3, r7
 800518c:	3b2c      	subs	r3, #44	; 0x2c
 800518e:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8005190:	4299      	cmp	r1, r3
 8005192:	d01c      	beq.n	80051ce <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	68d9      	ldr	r1, [r3, #12]
 8005198:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800519c:	4613      	mov	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	3348      	adds	r3, #72	; 0x48
 80051a6:	443b      	add	r3, r7
 80051a8:	3b28      	subs	r3, #40	; 0x28
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4299      	cmp	r1, r3
 80051ae:	d00e      	beq.n	80051ce <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	6919      	ldr	r1, [r3, #16]
 80051b4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80051b8:	4613      	mov	r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	3348      	adds	r3, #72	; 0x48
 80051c2:	443b      	add	r3, r7
 80051c4:	3b24      	subs	r3, #36	; 0x24
 80051c6:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80051c8:	4299      	cmp	r1, r3
 80051ca:	f040 80d3 	bne.w	8005374 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80051ce:	492d      	ldr	r1, [pc, #180]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 80051d0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80051d4:	4613      	mov	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4413      	add	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	3348      	adds	r3, #72	; 0x48
 80051de:	443b      	add	r3, r7
 80051e0:	3b34      	subs	r3, #52	; 0x34
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	3b01      	subs	r3, #1
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	6859      	ldr	r1, [r3, #4]
 80051ec:	4825      	ldr	r0, [pc, #148]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 80051ee:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80051f2:	4613      	mov	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	3348      	adds	r3, #72	; 0x48
 80051fc:	443b      	add	r3, r7
 80051fe:	3b34      	subs	r3, #52	; 0x34
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3b01      	subs	r3, #1
 8005204:	f021 0201 	bic.w	r2, r1, #1
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4403      	add	r3, r0
 800520c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800520e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005212:	4613      	mov	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4413      	add	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	3348      	adds	r3, #72	; 0x48
 800521c:	443b      	add	r3, r7
 800521e:	3b30      	subs	r3, #48	; 0x30
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d01f      	beq.n	8005266 <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8005226:	4917      	ldr	r1, [pc, #92]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 8005228:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800522c:	4613      	mov	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	3348      	adds	r3, #72	; 0x48
 8005236:	443b      	add	r3, r7
 8005238:	3b30      	subs	r3, #48	; 0x30
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3b01      	subs	r3, #1
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	440b      	add	r3, r1
 8005242:	6859      	ldr	r1, [r3, #4]
 8005244:	480f      	ldr	r0, [pc, #60]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 8005246:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800524a:	4613      	mov	r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	4413      	add	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	3348      	adds	r3, #72	; 0x48
 8005254:	443b      	add	r3, r7
 8005256:	3b30      	subs	r3, #48	; 0x30
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	3b01      	subs	r3, #1
 800525c:	f021 0210 	bic.w	r2, r1, #16
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4403      	add	r3, r0
 8005264:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005266:	4907      	ldr	r1, [pc, #28]	; (8005284 <HAL_OSPIM_Config+0x3b4>)
 8005268:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800526c:	4613      	mov	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	3348      	adds	r3, #72	; 0x48
 8005276:	443b      	add	r3, r7
 8005278:	3b2c      	subs	r3, #44	; 0x2c
 800527a:	e005      	b.n	8005288 <HAL_OSPIM_Config+0x3b8>
 800527c:	a0001000 	.word	0xa0001000
 8005280:	a0001400 	.word	0xa0001400
 8005284:	50061c00 	.word	0x50061c00
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	3b01      	subs	r3, #1
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	440b      	add	r3, r1
 8005290:	6859      	ldr	r1, [r3, #4]
 8005292:	48a6      	ldr	r0, [pc, #664]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005294:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005298:	4613      	mov	r3, r2
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	4413      	add	r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	3348      	adds	r3, #72	; 0x48
 80052a2:	443b      	add	r3, r7
 80052a4:	3b2c      	subs	r3, #44	; 0x2c
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	3b01      	subs	r3, #1
 80052aa:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	4403      	add	r3, r0
 80052b2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80052b4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80052b8:	4613      	mov	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4413      	add	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	3348      	adds	r3, #72	; 0x48
 80052c2:	443b      	add	r3, r7
 80052c4:	3b28      	subs	r3, #40	; 0x28
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d023      	beq.n	8005314 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80052cc:	4997      	ldr	r1, [pc, #604]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80052ce:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80052d2:	4613      	mov	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4413      	add	r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	3348      	adds	r3, #72	; 0x48
 80052dc:	443b      	add	r3, r7
 80052de:	3b28      	subs	r3, #40	; 0x28
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	6859      	ldr	r1, [r3, #4]
 80052ee:	488f      	ldr	r0, [pc, #572]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80052f0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80052f4:	4613      	mov	r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	4413      	add	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	3348      	adds	r3, #72	; 0x48
 80052fe:	443b      	add	r3, r7
 8005300:	3b28      	subs	r3, #40	; 0x28
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3b01      	subs	r3, #1
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	4403      	add	r3, r0
 8005312:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005314:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005318:	4613      	mov	r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	3348      	adds	r3, #72	; 0x48
 8005322:	443b      	add	r3, r7
 8005324:	3b24      	subs	r3, #36	; 0x24
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d023      	beq.n	8005374 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800532c:	497f      	ldr	r1, [pc, #508]	; (800552c <HAL_OSPIM_Config+0x65c>)
 800532e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005332:	4613      	mov	r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	4413      	add	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	3348      	adds	r3, #72	; 0x48
 800533c:	443b      	add	r3, r7
 800533e:	3b24      	subs	r3, #36	; 0x24
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	3b01      	subs	r3, #1
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	6859      	ldr	r1, [r3, #4]
 800534e:	4877      	ldr	r0, [pc, #476]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005350:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8005354:	4613      	mov	r3, r2
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	4413      	add	r3, r2
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	3348      	adds	r3, #72	; 0x48
 800535e:	443b      	add	r3, r7
 8005360:	3b24      	subs	r3, #36	; 0x24
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	3b01      	subs	r3, #1
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	4403      	add	r3, r0
 8005372:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8005374:	4a6d      	ldr	r2, [pc, #436]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	3b01      	subs	r3, #1
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	4413      	add	r3, r2
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005388:	025b      	lsls	r3, r3, #9
 800538a:	431a      	orrs	r2, r3
 800538c:	4967      	ldr	r1, [pc, #412]	; (800552c <HAL_OSPIM_Config+0x65c>)
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	3b01      	subs	r3, #1
 8005394:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	440b      	add	r3, r1
 800539c:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800539e:	4a63      	ldr	r2, [pc, #396]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4413      	add	r3, r2
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f023 0203 	bic.w	r2, r3, #3
 80053b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053b2:	005b      	lsls	r3, r3, #1
 80053b4:	431a      	orrs	r2, r3
 80053b6:	495d      	ldr	r1, [pc, #372]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3b01      	subs	r3, #1
 80053be:	f042 0201 	orr.w	r2, r2, #1
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	440b      	add	r3, r1
 80053c6:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d014      	beq.n	80053fa <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80053d0:	4a56      	ldr	r2, [pc, #344]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4413      	add	r3, r2
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80053e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053e4:	015b      	lsls	r3, r3, #5
 80053e6:	431a      	orrs	r2, r3
 80053e8:	4950      	ldr	r1, [pc, #320]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	3b01      	subs	r3, #1
 80053f0:	f042 0210 	orr.w	r2, r2, #16
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	440b      	add	r3, r1
 80053f8:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d019      	beq.n	800543a <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005406:	4a49      	ldr	r2, [pc, #292]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	3b01      	subs	r3, #1
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4413      	add	r3, r2
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800541c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800541e:	049b      	lsls	r3, r3, #18
 8005420:	431a      	orrs	r2, r3
 8005422:	4942      	ldr	r1, [pc, #264]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	3b01      	subs	r3, #1
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	605a      	str	r2, [r3, #4]
 8005438:	e01c      	b.n	8005474 <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d018      	beq.n	8005474 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005442:	4a3a      	ldr	r2, [pc, #232]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	3b01      	subs	r3, #1
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	4413      	add	r3, r2
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005458:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800545a:	069b      	lsls	r3, r3, #26
 800545c:	431a      	orrs	r2, r3
 800545e:	4933      	ldr	r1, [pc, #204]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	3b01      	subs	r3, #1
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	440b      	add	r3, r1
 8005472:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d019      	beq.n	80054b4 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005480:	4a2a      	ldr	r2, [pc, #168]	; (800552c <HAL_OSPIM_Config+0x65c>)
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	3b01      	subs	r3, #1
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4413      	add	r3, r2
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005498:	049b      	lsls	r3, r3, #18
 800549a:	431a      	orrs	r2, r3
 800549c:	4923      	ldr	r1, [pc, #140]	; (800552c <HAL_OSPIM_Config+0x65c>)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	3b01      	subs	r3, #1
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	440b      	add	r3, r1
 80054b0:	605a      	str	r2, [r3, #4]
 80054b2:	e01c      	b.n	80054ee <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d018      	beq.n	80054ee <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80054bc:	4a1b      	ldr	r2, [pc, #108]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	3b01      	subs	r3, #1
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	4413      	add	r3, r2
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80054d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054d4:	069b      	lsls	r3, r3, #26
 80054d6:	431a      	orrs	r2, r3
 80054d8:	4914      	ldr	r1, [pc, #80]	; (800552c <HAL_OSPIM_Config+0x65c>)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	3b01      	subs	r3, #1
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	440b      	add	r3, r1
 80054ec:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80054ee:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d005      	beq.n	8005506 <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80054fa:	4b0d      	ldr	r3, [pc, #52]	; (8005530 <HAL_OSPIM_Config+0x660>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a0c      	ldr	r2, [pc, #48]	; (8005530 <HAL_OSPIM_Config+0x660>)
 8005500:	f043 0301 	orr.w	r3, r3, #1
 8005504:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8005506:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005512:	4b08      	ldr	r3, [pc, #32]	; (8005534 <HAL_OSPIM_Config+0x664>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a07      	ldr	r2, [pc, #28]	; (8005534 <HAL_OSPIM_Config+0x664>)
 8005518:	f043 0301 	orr.w	r3, r3, #1
 800551c:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800551e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8005522:	4618      	mov	r0, r3
 8005524:	3748      	adds	r7, #72	; 0x48
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	50061c00 	.word	0x50061c00
 8005530:	a0001000 	.word	0xa0001000
 8005534:	a0001400 	.word	0xa0001400

08005538 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	603b      	str	r3, [r7, #0]
 8005544:	4613      	mov	r3, r2
 8005546:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005548:	e01a      	b.n	8005580 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005550:	d016      	beq.n	8005580 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005552:	f7fd ffd5 	bl	8003500 <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	429a      	cmp	r2, r3
 8005560:	d302      	bcc.n	8005568 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10b      	bne.n	8005580 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800556e:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005574:	f043 0201 	orr.w	r2, r3, #1
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e00e      	b.n	800559e <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6a1a      	ldr	r2, [r3, #32]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	4013      	ands	r3, r2
 800558a:	2b00      	cmp	r3, #0
 800558c:	bf14      	ite	ne
 800558e:	2301      	movne	r3, #1
 8005590:	2300      	moveq	r3, #0
 8005592:	b2db      	uxtb	r3, r3
 8005594:	461a      	mov	r2, r3
 8005596:	79fb      	ldrb	r3, [r7, #7]
 8005598:	429a      	cmp	r2, r3
 800559a:	d1d6      	bne.n	800554a <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
	...

080055a8 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b089      	sub	sp, #36	; 0x24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80055c4:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10a      	bne.n	80055e4 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d114      	bne.n	8005616 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80055f4:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80055fe:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8005608:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8005612:	60fb      	str	r3, [r7, #12]
 8005614:	e013      	b.n	800563e <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800561e:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8005628:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8005632:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800563c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005646:	431a      	orrs	r2, r3
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d012      	beq.n	800567a <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800566c:	4319      	orrs	r1, r3
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005672:	430b      	orrs	r3, r1
 8005674:	431a      	orrs	r2, r3
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f023 021f 	bic.w	r2, r3, #31
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005686:	431a      	orrs	r2, r3
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005690:	2b00      	cmp	r3, #0
 8005692:	d009      	beq.n	80056a8 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d105      	bne.n	80056a8 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3a01      	subs	r2, #1
 80056a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 8099 	beq.w	80057e4 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	69db      	ldr	r3, [r3, #28]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d055      	beq.n	8005766 <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d01e      	beq.n	8005700 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	4b68      	ldr	r3, [pc, #416]	; (8005868 <OSPI_ConfigCmd+0x2c0>)
 80056c8:	4013      	ands	r3, r2
 80056ca:	683a      	ldr	r2, [r7, #0]
 80056cc:	68d1      	ldr	r1, [r2, #12]
 80056ce:	683a      	ldr	r2, [r7, #0]
 80056d0:	6952      	ldr	r2, [r2, #20]
 80056d2:	4311      	orrs	r1, r2
 80056d4:	683a      	ldr	r2, [r7, #0]
 80056d6:	6912      	ldr	r2, [r2, #16]
 80056d8:	4311      	orrs	r1, r2
 80056da:	683a      	ldr	r2, [r7, #0]
 80056dc:	69d2      	ldr	r2, [r2, #28]
 80056de:	4311      	orrs	r1, r2
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80056e4:	4311      	orrs	r1, r2
 80056e6:	683a      	ldr	r2, [r7, #0]
 80056e8:	6a12      	ldr	r2, [r2, #32]
 80056ea:	4311      	orrs	r1, r2
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80056f0:	4311      	orrs	r1, r2
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80056f6:	430a      	orrs	r2, r1
 80056f8:	431a      	orrs	r2, r3
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	601a      	str	r2, [r3, #0]
 80056fe:	e028      	b.n	8005752 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005708:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800570c:	683a      	ldr	r2, [r7, #0]
 800570e:	68d1      	ldr	r1, [r2, #12]
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	6952      	ldr	r2, [r2, #20]
 8005714:	4311      	orrs	r1, r2
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	6912      	ldr	r2, [r2, #16]
 800571a:	4311      	orrs	r1, r2
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	69d2      	ldr	r2, [r2, #28]
 8005720:	4311      	orrs	r1, r2
 8005722:	683a      	ldr	r2, [r7, #0]
 8005724:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005726:	4311      	orrs	r1, r2
 8005728:	683a      	ldr	r2, [r7, #0]
 800572a:	6a12      	ldr	r2, [r2, #32]
 800572c:	430a      	orrs	r2, r1
 800572e:	431a      	orrs	r2, r3
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005738:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800573c:	d109      	bne.n	8005752 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005742:	2b08      	cmp	r3, #8
 8005744:	d105      	bne.n	8005752 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	689a      	ldr	r2, [r3, #8]
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	683a      	ldr	r2, [r7, #0]
 8005760:	6992      	ldr	r2, [r2, #24]
 8005762:	649a      	str	r2, [r3, #72]	; 0x48
 8005764:	e078      	b.n	8005858 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576a:	2b00      	cmp	r3, #0
 800576c:	d017      	beq.n	800579e <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8005776:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	68d1      	ldr	r1, [r2, #12]
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	6952      	ldr	r2, [r2, #20]
 8005782:	4311      	orrs	r1, r2
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	6912      	ldr	r2, [r2, #16]
 8005788:	4311      	orrs	r1, r2
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800578e:	4311      	orrs	r1, r2
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005794:	430a      	orrs	r2, r1
 8005796:	431a      	orrs	r2, r3
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	601a      	str	r2, [r3, #0]
 800579c:	e01d      	b.n	80057da <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68d9      	ldr	r1, [r3, #12]
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	4319      	orrs	r1, r3
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	430b      	orrs	r3, r1
 80057b6:	431a      	orrs	r2, r3
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057c4:	d109      	bne.n	80057da <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80057ca:	2b08      	cmp	r3, #8
 80057cc:	d105      	bne.n	80057da <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	689a      	ldr	r2, [r3, #8]
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	e039      	b.n	8005858 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	69db      	ldr	r3, [r3, #28]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d030      	beq.n	800584e <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d017      	beq.n	8005824 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80057fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005800:	683a      	ldr	r2, [r7, #0]
 8005802:	69d1      	ldr	r1, [r2, #28]
 8005804:	683a      	ldr	r2, [r7, #0]
 8005806:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005808:	4311      	orrs	r1, r2
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	6a12      	ldr	r2, [r2, #32]
 800580e:	4311      	orrs	r1, r2
 8005810:	683a      	ldr	r2, [r7, #0]
 8005812:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005814:	4311      	orrs	r1, r2
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800581a:	430a      	orrs	r2, r1
 800581c:	431a      	orrs	r2, r3
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	601a      	str	r2, [r3, #0]
 8005822:	e00e      	b.n	8005842 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	69d9      	ldr	r1, [r3, #28]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	4319      	orrs	r1, r3
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	430b      	orrs	r3, r1
 800583c:	431a      	orrs	r2, r3
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	6992      	ldr	r2, [r2, #24]
 800584a:	649a      	str	r2, [r3, #72]	; 0x48
 800584c:	e004      	b.n	8005858 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2208      	movs	r2, #8
 8005856:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8005858:	7ffb      	ldrb	r3, [r7, #31]
}
 800585a:	4618      	mov	r0, r3
 800585c:	3724      	adds	r7, #36	; 0x24
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	f0ffc0c0 	.word	0xf0ffc0c0

0800586c <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800586c:	b480      	push	{r7}
 800586e:	b087      	sub	sp, #28
 8005870:	af00      	add	r7, sp, #0
 8005872:	4603      	mov	r3, r0
 8005874:	6039      	str	r1, [r7, #0]
 8005876:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005878:	2300      	movs	r3, #0
 800587a:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800587c:	2300      	movs	r3, #0
 800587e:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8005880:	79fb      	ldrb	r3, [r7, #7]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d005      	beq.n	8005892 <OSPIM_GetConfig+0x26>
 8005886:	79fb      	ldrb	r3, [r7, #7]
 8005888:	2b02      	cmp	r3, #2
 800588a:	d802      	bhi.n	8005892 <OSPIM_GetConfig+0x26>
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d102      	bne.n	8005898 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	75fb      	strb	r3, [r7, #23]
 8005896:	e08e      	b.n	80059b6 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	2200      	movs	r2, #0
 800589c:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2200      	movs	r2, #0
 80058a2:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	2200      	movs	r2, #0
 80058a8:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	2200      	movs	r2, #0
 80058ae:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	2200      	movs	r2, #0
 80058b4:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80058b6:	79fb      	ldrb	r3, [r7, #7]
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d101      	bne.n	80058c0 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80058bc:	4b41      	ldr	r3, [pc, #260]	; (80059c4 <OSPIM_GetConfig+0x158>)
 80058be:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80058c0:	2300      	movs	r3, #0
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	e074      	b.n	80059b0 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80058c6:	4a40      	ldr	r2, [pc, #256]	; (80059c8 <OSPIM_GetConfig+0x15c>)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	4413      	add	r3, r2
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00a      	beq.n	80058f2 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	4053      	eors	r3, r2
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d103      	bne.n	80058f2 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	1c5a      	adds	r2, r3, #1
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	f003 0310 	and.w	r3, r3, #16
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00a      	beq.n	8005912 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	4053      	eors	r3, r2
 8005902:	f003 0320 	and.w	r3, r3, #32
 8005906:	2b00      	cmp	r3, #0
 8005908:	d103      	bne.n	8005912 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	1c5a      	adds	r2, r3, #1
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	4053      	eors	r3, r2
 8005922:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005926:	2b00      	cmp	r3, #0
 8005928:	d103      	bne.n	8005932 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d018      	beq.n	800596e <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	4053      	eors	r3, r2
 8005942:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d111      	bne.n	800596e <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d106      	bne.n	8005962 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	3301      	adds	r3, #1
 8005958:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	60da      	str	r2, [r3, #12]
 8005960:	e005      	b.n	800596e <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	3301      	adds	r3, #1
 8005966:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d018      	beq.n	80059aa <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	4053      	eors	r3, r2
 800597e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d111      	bne.n	80059aa <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d106      	bne.n	800599e <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3301      	adds	r3, #1
 8005994:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	611a      	str	r2, [r3, #16]
 800599c:	e005      	b.n	80059aa <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	3301      	adds	r3, #1
 80059a2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3301      	adds	r3, #1
 80059ae:	60fb      	str	r3, [r7, #12]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d987      	bls.n	80058c6 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 80059b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	371c      	adds	r7, #28
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	04040222 	.word	0x04040222
 80059c8:	50061c00 	.word	0x50061c00

080059cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80059cc:	b480      	push	{r7}
 80059ce:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80059d0:	4b0d      	ldr	r3, [pc, #52]	; (8005a08 <HAL_PWREx_GetVoltageRange+0x3c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80059d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059dc:	d102      	bne.n	80059e4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80059de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059e2:	e00b      	b.n	80059fc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80059e4:	4b08      	ldr	r3, [pc, #32]	; (8005a08 <HAL_PWREx_GetVoltageRange+0x3c>)
 80059e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059f2:	d102      	bne.n	80059fa <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80059f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059f8:	e000      	b.n	80059fc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80059fa:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	40007000 	.word	0x40007000

08005a0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d141      	bne.n	8005a9e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a1a:	4b4b      	ldr	r3, [pc, #300]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005a22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a26:	d131      	bne.n	8005a8c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a28:	4b47      	ldr	r3, [pc, #284]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a2e:	4a46      	ldr	r2, [pc, #280]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a38:	4b43      	ldr	r3, [pc, #268]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005a40:	4a41      	ldr	r2, [pc, #260]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005a48:	4b40      	ldr	r3, [pc, #256]	; (8005b4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2232      	movs	r2, #50	; 0x32
 8005a4e:	fb02 f303 	mul.w	r3, r2, r3
 8005a52:	4a3f      	ldr	r2, [pc, #252]	; (8005b50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005a54:	fba2 2303 	umull	r2, r3, r2, r3
 8005a58:	0c9b      	lsrs	r3, r3, #18
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a5e:	e002      	b.n	8005a66 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a66:	4b38      	ldr	r3, [pc, #224]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a72:	d102      	bne.n	8005a7a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1f2      	bne.n	8005a60 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005a7a:	4b33      	ldr	r3, [pc, #204]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a86:	d158      	bne.n	8005b3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e057      	b.n	8005b3c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a8c:	4b2e      	ldr	r3, [pc, #184]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a92:	4a2d      	ldr	r2, [pc, #180]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005a9c:	e04d      	b.n	8005b3a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005aa4:	d141      	bne.n	8005b2a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005aa6:	4b28      	ldr	r3, [pc, #160]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ab2:	d131      	bne.n	8005b18 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ab4:	4b24      	ldr	r3, [pc, #144]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005aba:	4a23      	ldr	r2, [pc, #140]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005abc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ac4:	4b20      	ldr	r3, [pc, #128]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005acc:	4a1e      	ldr	r2, [pc, #120]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ad2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005ad4:	4b1d      	ldr	r3, [pc, #116]	; (8005b4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2232      	movs	r2, #50	; 0x32
 8005ada:	fb02 f303 	mul.w	r3, r2, r3
 8005ade:	4a1c      	ldr	r2, [pc, #112]	; (8005b50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae4:	0c9b      	lsrs	r3, r3, #18
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005aea:	e002      	b.n	8005af2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005af2:	4b15      	ldr	r3, [pc, #84]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005afa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005afe:	d102      	bne.n	8005b06 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1f2      	bne.n	8005aec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b06:	4b10      	ldr	r3, [pc, #64]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b12:	d112      	bne.n	8005b3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e011      	b.n	8005b3c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b18:	4b0b      	ldr	r3, [pc, #44]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b1e:	4a0a      	ldr	r2, [pc, #40]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005b28:	e007      	b.n	8005b3a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005b2a:	4b07      	ldr	r3, [pc, #28]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b32:	4a05      	ldr	r2, [pc, #20]	; (8005b48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b38:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3714      	adds	r7, #20
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	40007000 	.word	0x40007000
 8005b4c:	20000088 	.word	0x20000088
 8005b50:	431bde83 	.word	0x431bde83

08005b54 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b088      	sub	sp, #32
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d102      	bne.n	8005b68 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	f000 bc08 	b.w	8006378 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b68:	4b96      	ldr	r3, [pc, #600]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f003 030c 	and.w	r3, r3, #12
 8005b70:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b72:	4b94      	ldr	r3, [pc, #592]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	f003 0303 	and.w	r3, r3, #3
 8005b7a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0310 	and.w	r3, r3, #16
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 80e4 	beq.w	8005d52 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d007      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x4c>
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	2b0c      	cmp	r3, #12
 8005b94:	f040 808b 	bne.w	8005cae <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	f040 8087 	bne.w	8005cae <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005ba0:	4b88      	ldr	r3, [pc, #544]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0302 	and.w	r3, r3, #2
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d005      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x64>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e3df      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a1a      	ldr	r2, [r3, #32]
 8005bbc:	4b81      	ldr	r3, [pc, #516]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0308 	and.w	r3, r3, #8
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d004      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x7e>
 8005bc8:	4b7e      	ldr	r3, [pc, #504]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bd0:	e005      	b.n	8005bde <HAL_RCC_OscConfig+0x8a>
 8005bd2:	4b7c      	ldr	r3, [pc, #496]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bd8:	091b      	lsrs	r3, r3, #4
 8005bda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d223      	bcs.n	8005c2a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f000 fdfe 	bl	80067e8 <RCC_SetFlashLatencyFromMSIRange>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d001      	beq.n	8005bf6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e3c0      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005bf6:	4b73      	ldr	r3, [pc, #460]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a72      	ldr	r2, [pc, #456]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005bfc:	f043 0308 	orr.w	r3, r3, #8
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	4b70      	ldr	r3, [pc, #448]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	496d      	ldr	r1, [pc, #436]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c14:	4b6b      	ldr	r3, [pc, #428]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	021b      	lsls	r3, r3, #8
 8005c22:	4968      	ldr	r1, [pc, #416]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	604b      	str	r3, [r1, #4]
 8005c28:	e025      	b.n	8005c76 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c2a:	4b66      	ldr	r3, [pc, #408]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a65      	ldr	r2, [pc, #404]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c30:	f043 0308 	orr.w	r3, r3, #8
 8005c34:	6013      	str	r3, [r2, #0]
 8005c36:	4b63      	ldr	r3, [pc, #396]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	4960      	ldr	r1, [pc, #384]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c48:	4b5e      	ldr	r3, [pc, #376]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	69db      	ldr	r3, [r3, #28]
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	495b      	ldr	r1, [pc, #364]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d109      	bne.n	8005c76 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 fdbe 	bl	80067e8 <RCC_SetFlashLatencyFromMSIRange>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d001      	beq.n	8005c76 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e380      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c76:	f000 fcc1 	bl	80065fc <HAL_RCC_GetSysClockFreq>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	4b51      	ldr	r3, [pc, #324]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	091b      	lsrs	r3, r3, #4
 8005c82:	f003 030f 	and.w	r3, r3, #15
 8005c86:	4950      	ldr	r1, [pc, #320]	; (8005dc8 <HAL_RCC_OscConfig+0x274>)
 8005c88:	5ccb      	ldrb	r3, [r1, r3]
 8005c8a:	f003 031f 	and.w	r3, r3, #31
 8005c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c92:	4a4e      	ldr	r2, [pc, #312]	; (8005dcc <HAL_RCC_OscConfig+0x278>)
 8005c94:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005c96:	4b4e      	ldr	r3, [pc, #312]	; (8005dd0 <HAL_RCC_OscConfig+0x27c>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fd fa68 	bl	8003170 <HAL_InitTick>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005ca4:	7bfb      	ldrb	r3, [r7, #15]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d052      	beq.n	8005d50 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005caa:	7bfb      	ldrb	r3, [r7, #15]
 8005cac:	e364      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d032      	beq.n	8005d1c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005cb6:	4b43      	ldr	r3, [pc, #268]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a42      	ldr	r2, [pc, #264]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005cbc:	f043 0301 	orr.w	r3, r3, #1
 8005cc0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005cc2:	f7fd fc1d 	bl	8003500 <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005cc8:	e008      	b.n	8005cdc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005cca:	f7fd fc19 	bl	8003500 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d901      	bls.n	8005cdc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e34d      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005cdc:	4b39      	ldr	r3, [pc, #228]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0f0      	beq.n	8005cca <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ce8:	4b36      	ldr	r3, [pc, #216]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a35      	ldr	r2, [pc, #212]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005cee:	f043 0308 	orr.w	r3, r3, #8
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	4b33      	ldr	r3, [pc, #204]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	4930      	ldr	r1, [pc, #192]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d06:	4b2f      	ldr	r3, [pc, #188]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	021b      	lsls	r3, r3, #8
 8005d14:	492b      	ldr	r1, [pc, #172]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d16:	4313      	orrs	r3, r2
 8005d18:	604b      	str	r3, [r1, #4]
 8005d1a:	e01a      	b.n	8005d52 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005d1c:	4b29      	ldr	r3, [pc, #164]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a28      	ldr	r2, [pc, #160]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d22:	f023 0301 	bic.w	r3, r3, #1
 8005d26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d28:	f7fd fbea 	bl	8003500 <HAL_GetTick>
 8005d2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005d2e:	e008      	b.n	8005d42 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d30:	f7fd fbe6 	bl	8003500 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	2b02      	cmp	r3, #2
 8005d3c:	d901      	bls.n	8005d42 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e31a      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005d42:	4b20      	ldr	r3, [pc, #128]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1f0      	bne.n	8005d30 <HAL_RCC_OscConfig+0x1dc>
 8005d4e:	e000      	b.n	8005d52 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d073      	beq.n	8005e46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d005      	beq.n	8005d70 <HAL_RCC_OscConfig+0x21c>
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	2b0c      	cmp	r3, #12
 8005d68:	d10e      	bne.n	8005d88 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	2b03      	cmp	r3, #3
 8005d6e:	d10b      	bne.n	8005d88 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d70:	4b14      	ldr	r3, [pc, #80]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d063      	beq.n	8005e44 <HAL_RCC_OscConfig+0x2f0>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d15f      	bne.n	8005e44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e2f7      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d90:	d106      	bne.n	8005da0 <HAL_RCC_OscConfig+0x24c>
 8005d92:	4b0c      	ldr	r3, [pc, #48]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a0b      	ldr	r2, [pc, #44]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d9c:	6013      	str	r3, [r2, #0]
 8005d9e:	e025      	b.n	8005dec <HAL_RCC_OscConfig+0x298>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005da8:	d114      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x280>
 8005daa:	4b06      	ldr	r3, [pc, #24]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a05      	ldr	r2, [pc, #20]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005db0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	4b03      	ldr	r3, [pc, #12]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a02      	ldr	r2, [pc, #8]	; (8005dc4 <HAL_RCC_OscConfig+0x270>)
 8005dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dc0:	6013      	str	r3, [r2, #0]
 8005dc2:	e013      	b.n	8005dec <HAL_RCC_OscConfig+0x298>
 8005dc4:	40021000 	.word	0x40021000
 8005dc8:	0800e580 	.word	0x0800e580
 8005dcc:	20000088 	.word	0x20000088
 8005dd0:	2000008c 	.word	0x2000008c
 8005dd4:	4ba0      	ldr	r3, [pc, #640]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a9f      	ldr	r2, [pc, #636]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dde:	6013      	str	r3, [r2, #0]
 8005de0:	4b9d      	ldr	r3, [pc, #628]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a9c      	ldr	r2, [pc, #624]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d013      	beq.n	8005e1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005df4:	f7fd fb84 	bl	8003500 <HAL_GetTick>
 8005df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dfa:	e008      	b.n	8005e0e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005dfc:	f7fd fb80 	bl	8003500 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	2b64      	cmp	r3, #100	; 0x64
 8005e08:	d901      	bls.n	8005e0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e2b4      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e0e:	4b92      	ldr	r3, [pc, #584]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d0f0      	beq.n	8005dfc <HAL_RCC_OscConfig+0x2a8>
 8005e1a:	e014      	b.n	8005e46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e1c:	f7fd fb70 	bl	8003500 <HAL_GetTick>
 8005e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005e22:	e008      	b.n	8005e36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e24:	f7fd fb6c 	bl	8003500 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b64      	cmp	r3, #100	; 0x64
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e2a0      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005e36:	4b88      	ldr	r3, [pc, #544]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1f0      	bne.n	8005e24 <HAL_RCC_OscConfig+0x2d0>
 8005e42:	e000      	b.n	8005e46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d060      	beq.n	8005f14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	2b04      	cmp	r3, #4
 8005e56:	d005      	beq.n	8005e64 <HAL_RCC_OscConfig+0x310>
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	2b0c      	cmp	r3, #12
 8005e5c:	d119      	bne.n	8005e92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2b02      	cmp	r3, #2
 8005e62:	d116      	bne.n	8005e92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e64:	4b7c      	ldr	r3, [pc, #496]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d005      	beq.n	8005e7c <HAL_RCC_OscConfig+0x328>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e27d      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e7c:	4b76      	ldr	r3, [pc, #472]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	061b      	lsls	r3, r3, #24
 8005e8a:	4973      	ldr	r1, [pc, #460]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e90:	e040      	b.n	8005f14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d023      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e9a:	4b6f      	ldr	r3, [pc, #444]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a6e      	ldr	r2, [pc, #440]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005ea0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea6:	f7fd fb2b 	bl	8003500 <HAL_GetTick>
 8005eaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005eac:	e008      	b.n	8005ec0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eae:	f7fd fb27 	bl	8003500 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d901      	bls.n	8005ec0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e25b      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ec0:	4b65      	ldr	r3, [pc, #404]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d0f0      	beq.n	8005eae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ecc:	4b62      	ldr	r3, [pc, #392]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	061b      	lsls	r3, r3, #24
 8005eda:	495f      	ldr	r1, [pc, #380]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	604b      	str	r3, [r1, #4]
 8005ee0:	e018      	b.n	8005f14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ee2:	4b5d      	ldr	r3, [pc, #372]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a5c      	ldr	r2, [pc, #368]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005eec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eee:	f7fd fb07 	bl	8003500 <HAL_GetTick>
 8005ef2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ef4:	e008      	b.n	8005f08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ef6:	f7fd fb03 	bl	8003500 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d901      	bls.n	8005f08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e237      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005f08:	4b53      	ldr	r3, [pc, #332]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1f0      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0308 	and.w	r3, r3, #8
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d03c      	beq.n	8005f9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d01c      	beq.n	8005f62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f28:	4b4b      	ldr	r3, [pc, #300]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f2e:	4a4a      	ldr	r2, [pc, #296]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005f30:	f043 0301 	orr.w	r3, r3, #1
 8005f34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f38:	f7fd fae2 	bl	8003500 <HAL_GetTick>
 8005f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f3e:	e008      	b.n	8005f52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f40:	f7fd fade 	bl	8003500 <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d901      	bls.n	8005f52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e212      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f52:	4b41      	ldr	r3, [pc, #260]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d0ef      	beq.n	8005f40 <HAL_RCC_OscConfig+0x3ec>
 8005f60:	e01b      	b.n	8005f9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f62:	4b3d      	ldr	r3, [pc, #244]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005f64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f68:	4a3b      	ldr	r2, [pc, #236]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005f6a:	f023 0301 	bic.w	r3, r3, #1
 8005f6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f72:	f7fd fac5 	bl	8003500 <HAL_GetTick>
 8005f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f78:	e008      	b.n	8005f8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f7a:	f7fd fac1 	bl	8003500 <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e1f5      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f8c:	4b32      	ldr	r3, [pc, #200]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d1ef      	bne.n	8005f7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0304 	and.w	r3, r3, #4
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f000 80a6 	beq.w	80060f4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005fac:	4b2a      	ldr	r3, [pc, #168]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10d      	bne.n	8005fd4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fb8:	4b27      	ldr	r3, [pc, #156]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fbc:	4a26      	ldr	r2, [pc, #152]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005fbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fc2:	6593      	str	r3, [r2, #88]	; 0x58
 8005fc4:	4b24      	ldr	r3, [pc, #144]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8005fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fcc:	60bb      	str	r3, [r7, #8]
 8005fce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fd4:	4b21      	ldr	r3, [pc, #132]	; (800605c <HAL_RCC_OscConfig+0x508>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d118      	bne.n	8006012 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fe0:	4b1e      	ldr	r3, [pc, #120]	; (800605c <HAL_RCC_OscConfig+0x508>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a1d      	ldr	r2, [pc, #116]	; (800605c <HAL_RCC_OscConfig+0x508>)
 8005fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fec:	f7fd fa88 	bl	8003500 <HAL_GetTick>
 8005ff0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ff2:	e008      	b.n	8006006 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ff4:	f7fd fa84 	bl	8003500 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d901      	bls.n	8006006 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e1b8      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006006:	4b15      	ldr	r3, [pc, #84]	; (800605c <HAL_RCC_OscConfig+0x508>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800600e:	2b00      	cmp	r3, #0
 8006010:	d0f0      	beq.n	8005ff4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	2b01      	cmp	r3, #1
 8006018:	d108      	bne.n	800602c <HAL_RCC_OscConfig+0x4d8>
 800601a:	4b0f      	ldr	r3, [pc, #60]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 800601c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006020:	4a0d      	ldr	r2, [pc, #52]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8006022:	f043 0301 	orr.w	r3, r3, #1
 8006026:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800602a:	e029      	b.n	8006080 <HAL_RCC_OscConfig+0x52c>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	2b05      	cmp	r3, #5
 8006032:	d115      	bne.n	8006060 <HAL_RCC_OscConfig+0x50c>
 8006034:	4b08      	ldr	r3, [pc, #32]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8006036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800603a:	4a07      	ldr	r2, [pc, #28]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 800603c:	f043 0304 	orr.w	r3, r3, #4
 8006040:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006044:	4b04      	ldr	r3, [pc, #16]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 8006046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800604a:	4a03      	ldr	r2, [pc, #12]	; (8006058 <HAL_RCC_OscConfig+0x504>)
 800604c:	f043 0301 	orr.w	r3, r3, #1
 8006050:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006054:	e014      	b.n	8006080 <HAL_RCC_OscConfig+0x52c>
 8006056:	bf00      	nop
 8006058:	40021000 	.word	0x40021000
 800605c:	40007000 	.word	0x40007000
 8006060:	4b9d      	ldr	r3, [pc, #628]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006066:	4a9c      	ldr	r2, [pc, #624]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006068:	f023 0301 	bic.w	r3, r3, #1
 800606c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006070:	4b99      	ldr	r3, [pc, #612]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006076:	4a98      	ldr	r2, [pc, #608]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006078:	f023 0304 	bic.w	r3, r3, #4
 800607c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d016      	beq.n	80060b6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006088:	f7fd fa3a 	bl	8003500 <HAL_GetTick>
 800608c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800608e:	e00a      	b.n	80060a6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006090:	f7fd fa36 	bl	8003500 <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	f241 3288 	movw	r2, #5000	; 0x1388
 800609e:	4293      	cmp	r3, r2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e168      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060a6:	4b8c      	ldr	r3, [pc, #560]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 80060a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ac:	f003 0302 	and.w	r3, r3, #2
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d0ed      	beq.n	8006090 <HAL_RCC_OscConfig+0x53c>
 80060b4:	e015      	b.n	80060e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060b6:	f7fd fa23 	bl	8003500 <HAL_GetTick>
 80060ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060bc:	e00a      	b.n	80060d4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060be:	f7fd fa1f 	bl	8003500 <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d901      	bls.n	80060d4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80060d0:	2303      	movs	r3, #3
 80060d2:	e151      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060d4:	4b80      	ldr	r3, [pc, #512]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 80060d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060da:	f003 0302 	and.w	r3, r3, #2
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1ed      	bne.n	80060be <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060e2:	7ffb      	ldrb	r3, [r7, #31]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d105      	bne.n	80060f4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060e8:	4b7b      	ldr	r3, [pc, #492]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 80060ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ec:	4a7a      	ldr	r2, [pc, #488]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 80060ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060f2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0320 	and.w	r3, r3, #32
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d03c      	beq.n	800617a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006104:	2b00      	cmp	r3, #0
 8006106:	d01c      	beq.n	8006142 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006108:	4b73      	ldr	r3, [pc, #460]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 800610a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800610e:	4a72      	ldr	r2, [pc, #456]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006110:	f043 0301 	orr.w	r3, r3, #1
 8006114:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006118:	f7fd f9f2 	bl	8003500 <HAL_GetTick>
 800611c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800611e:	e008      	b.n	8006132 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006120:	f7fd f9ee 	bl	8003500 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d901      	bls.n	8006132 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e122      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006132:	4b69      	ldr	r3, [pc, #420]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006134:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006138:	f003 0302 	and.w	r3, r3, #2
 800613c:	2b00      	cmp	r3, #0
 800613e:	d0ef      	beq.n	8006120 <HAL_RCC_OscConfig+0x5cc>
 8006140:	e01b      	b.n	800617a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006142:	4b65      	ldr	r3, [pc, #404]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006144:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006148:	4a63      	ldr	r2, [pc, #396]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 800614a:	f023 0301 	bic.w	r3, r3, #1
 800614e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006152:	f7fd f9d5 	bl	8003500 <HAL_GetTick>
 8006156:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006158:	e008      	b.n	800616c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800615a:	f7fd f9d1 	bl	8003500 <HAL_GetTick>
 800615e:	4602      	mov	r2, r0
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	2b02      	cmp	r3, #2
 8006166:	d901      	bls.n	800616c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e105      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800616c:	4b5a      	ldr	r3, [pc, #360]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 800616e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1ef      	bne.n	800615a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617e:	2b00      	cmp	r3, #0
 8006180:	f000 80f9 	beq.w	8006376 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006188:	2b02      	cmp	r3, #2
 800618a:	f040 80cf 	bne.w	800632c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800618e:	4b52      	ldr	r3, [pc, #328]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f003 0203 	and.w	r2, r3, #3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619e:	429a      	cmp	r2, r3
 80061a0:	d12c      	bne.n	80061fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ac:	3b01      	subs	r3, #1
 80061ae:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d123      	bne.n	80061fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061be:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d11b      	bne.n	80061fc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ce:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d113      	bne.n	80061fc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061de:	085b      	lsrs	r3, r3, #1
 80061e0:	3b01      	subs	r3, #1
 80061e2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d109      	bne.n	80061fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	085b      	lsrs	r3, r3, #1
 80061f4:	3b01      	subs	r3, #1
 80061f6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d071      	beq.n	80062e0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	2b0c      	cmp	r3, #12
 8006200:	d068      	beq.n	80062d4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006202:	4b35      	ldr	r3, [pc, #212]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d105      	bne.n	800621a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800620e:	4b32      	ldr	r3, [pc, #200]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e0ac      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800621e:	4b2e      	ldr	r3, [pc, #184]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a2d      	ldr	r2, [pc, #180]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006224:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006228:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800622a:	f7fd f969 	bl	8003500 <HAL_GetTick>
 800622e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006230:	e008      	b.n	8006244 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006232:	f7fd f965 	bl	8003500 <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	2b02      	cmp	r3, #2
 800623e:	d901      	bls.n	8006244 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006240:	2303      	movs	r3, #3
 8006242:	e099      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006244:	4b24      	ldr	r3, [pc, #144]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1f0      	bne.n	8006232 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006250:	4b21      	ldr	r3, [pc, #132]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	4b21      	ldr	r3, [pc, #132]	; (80062dc <HAL_RCC_OscConfig+0x788>)
 8006256:	4013      	ands	r3, r2
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006260:	3a01      	subs	r2, #1
 8006262:	0112      	lsls	r2, r2, #4
 8006264:	4311      	orrs	r1, r2
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800626a:	0212      	lsls	r2, r2, #8
 800626c:	4311      	orrs	r1, r2
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006272:	0852      	lsrs	r2, r2, #1
 8006274:	3a01      	subs	r2, #1
 8006276:	0552      	lsls	r2, r2, #21
 8006278:	4311      	orrs	r1, r2
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800627e:	0852      	lsrs	r2, r2, #1
 8006280:	3a01      	subs	r2, #1
 8006282:	0652      	lsls	r2, r2, #25
 8006284:	4311      	orrs	r1, r2
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800628a:	06d2      	lsls	r2, r2, #27
 800628c:	430a      	orrs	r2, r1
 800628e:	4912      	ldr	r1, [pc, #72]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006290:	4313      	orrs	r3, r2
 8006292:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006294:	4b10      	ldr	r3, [pc, #64]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a0f      	ldr	r2, [pc, #60]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 800629a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800629e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80062a0:	4b0d      	ldr	r3, [pc, #52]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	4a0c      	ldr	r2, [pc, #48]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 80062a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80062ac:	f7fd f928 	bl	8003500 <HAL_GetTick>
 80062b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062b2:	e008      	b.n	80062c6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062b4:	f7fd f924 	bl	8003500 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e058      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062c6:	4b04      	ldr	r3, [pc, #16]	; (80062d8 <HAL_RCC_OscConfig+0x784>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d0f0      	beq.n	80062b4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80062d2:	e050      	b.n	8006376 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e04f      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
 80062d8:	40021000 	.word	0x40021000
 80062dc:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062e0:	4b27      	ldr	r3, [pc, #156]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d144      	bne.n	8006376 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80062ec:	4b24      	ldr	r3, [pc, #144]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a23      	ldr	r2, [pc, #140]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 80062f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062f6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80062f8:	4b21      	ldr	r3, [pc, #132]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	4a20      	ldr	r2, [pc, #128]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 80062fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006302:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006304:	f7fd f8fc 	bl	8003500 <HAL_GetTick>
 8006308:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800630a:	e008      	b.n	800631e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800630c:	f7fd f8f8 	bl	8003500 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	2b02      	cmp	r3, #2
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e02c      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800631e:	4b18      	ldr	r3, [pc, #96]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d0f0      	beq.n	800630c <HAL_RCC_OscConfig+0x7b8>
 800632a:	e024      	b.n	8006376 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	2b0c      	cmp	r3, #12
 8006330:	d01f      	beq.n	8006372 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006332:	4b13      	ldr	r3, [pc, #76]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a12      	ldr	r2, [pc, #72]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 8006338:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800633c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800633e:	f7fd f8df 	bl	8003500 <HAL_GetTick>
 8006342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006344:	e008      	b.n	8006358 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006346:	f7fd f8db 	bl	8003500 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	2b02      	cmp	r3, #2
 8006352:	d901      	bls.n	8006358 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e00f      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006358:	4b09      	ldr	r3, [pc, #36]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006360:	2b00      	cmp	r3, #0
 8006362:	d1f0      	bne.n	8006346 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006364:	4b06      	ldr	r3, [pc, #24]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	4905      	ldr	r1, [pc, #20]	; (8006380 <HAL_RCC_OscConfig+0x82c>)
 800636a:	4b06      	ldr	r3, [pc, #24]	; (8006384 <HAL_RCC_OscConfig+0x830>)
 800636c:	4013      	ands	r3, r2
 800636e:	60cb      	str	r3, [r1, #12]
 8006370:	e001      	b.n	8006376 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e000      	b.n	8006378 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	3720      	adds	r7, #32
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	40021000 	.word	0x40021000
 8006384:	feeefffc 	.word	0xfeeefffc

08006388 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b086      	sub	sp, #24
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006392:	2300      	movs	r3, #0
 8006394:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e11d      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063a0:	4b90      	ldr	r3, [pc, #576]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 030f 	and.w	r3, r3, #15
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d910      	bls.n	80063d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ae:	4b8d      	ldr	r3, [pc, #564]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f023 020f 	bic.w	r2, r3, #15
 80063b6:	498b      	ldr	r1, [pc, #556]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063be:	4b89      	ldr	r3, [pc, #548]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d001      	beq.n	80063d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e105      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d010      	beq.n	80063fe <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689a      	ldr	r2, [r3, #8]
 80063e0:	4b81      	ldr	r3, [pc, #516]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d908      	bls.n	80063fe <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ec:	4b7e      	ldr	r3, [pc, #504]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	497b      	ldr	r1, [pc, #492]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80063fa:	4313      	orrs	r3, r2
 80063fc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d079      	beq.n	80064fe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	2b03      	cmp	r3, #3
 8006410:	d11e      	bne.n	8006450 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006412:	4b75      	ldr	r3, [pc, #468]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e0dc      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006422:	f000 fa3b 	bl	800689c <RCC_GetSysClockFreqFromPLLSource>
 8006426:	4603      	mov	r3, r0
 8006428:	4a70      	ldr	r2, [pc, #448]	; (80065ec <HAL_RCC_ClockConfig+0x264>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d946      	bls.n	80064bc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800642e:	4b6e      	ldr	r3, [pc, #440]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d140      	bne.n	80064bc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800643a:	4b6b      	ldr	r3, [pc, #428]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006442:	4a69      	ldr	r2, [pc, #420]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006448:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800644a:	2380      	movs	r3, #128	; 0x80
 800644c:	617b      	str	r3, [r7, #20]
 800644e:	e035      	b.n	80064bc <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	2b02      	cmp	r3, #2
 8006456:	d107      	bne.n	8006468 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006458:	4b63      	ldr	r3, [pc, #396]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d115      	bne.n	8006490 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e0b9      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d107      	bne.n	8006480 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006470:	4b5d      	ldr	r3, [pc, #372]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0302 	and.w	r3, r3, #2
 8006478:	2b00      	cmp	r3, #0
 800647a:	d109      	bne.n	8006490 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	e0ad      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006480:	4b59      	ldr	r3, [pc, #356]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006488:	2b00      	cmp	r3, #0
 800648a:	d101      	bne.n	8006490 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e0a5      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006490:	f000 f8b4 	bl	80065fc <HAL_RCC_GetSysClockFreq>
 8006494:	4603      	mov	r3, r0
 8006496:	4a55      	ldr	r2, [pc, #340]	; (80065ec <HAL_RCC_ClockConfig+0x264>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d90f      	bls.n	80064bc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800649c:	4b52      	ldr	r3, [pc, #328]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d109      	bne.n	80064bc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80064a8:	4b4f      	ldr	r3, [pc, #316]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064b0:	4a4d      	ldr	r2, [pc, #308]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80064b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064b6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80064b8:	2380      	movs	r3, #128	; 0x80
 80064ba:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064bc:	4b4a      	ldr	r3, [pc, #296]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f023 0203 	bic.w	r2, r3, #3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	4947      	ldr	r1, [pc, #284]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064ce:	f7fd f817 	bl	8003500 <HAL_GetTick>
 80064d2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064d4:	e00a      	b.n	80064ec <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064d6:	f7fd f813 	bl	8003500 <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d901      	bls.n	80064ec <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e077      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064ec:	4b3e      	ldr	r3, [pc, #248]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f003 020c 	and.w	r2, r3, #12
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d1eb      	bne.n	80064d6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	2b80      	cmp	r3, #128	; 0x80
 8006502:	d105      	bne.n	8006510 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006504:	4b38      	ldr	r3, [pc, #224]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	4a37      	ldr	r2, [pc, #220]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800650a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800650e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 0302 	and.w	r3, r3, #2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d010      	beq.n	800653e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	689a      	ldr	r2, [r3, #8]
 8006520:	4b31      	ldr	r3, [pc, #196]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006528:	429a      	cmp	r2, r3
 800652a:	d208      	bcs.n	800653e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800652c:	4b2e      	ldr	r3, [pc, #184]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	492b      	ldr	r1, [pc, #172]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800653a:	4313      	orrs	r3, r2
 800653c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800653e:	4b29      	ldr	r3, [pc, #164]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 030f 	and.w	r3, r3, #15
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	429a      	cmp	r2, r3
 800654a:	d210      	bcs.n	800656e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800654c:	4b25      	ldr	r3, [pc, #148]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f023 020f 	bic.w	r2, r3, #15
 8006554:	4923      	ldr	r1, [pc, #140]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	4313      	orrs	r3, r2
 800655a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800655c:	4b21      	ldr	r3, [pc, #132]	; (80065e4 <HAL_RCC_ClockConfig+0x25c>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 030f 	and.w	r3, r3, #15
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	429a      	cmp	r2, r3
 8006568:	d001      	beq.n	800656e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e036      	b.n	80065dc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0304 	and.w	r3, r3, #4
 8006576:	2b00      	cmp	r3, #0
 8006578:	d008      	beq.n	800658c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800657a:	4b1b      	ldr	r3, [pc, #108]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	4918      	ldr	r1, [pc, #96]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 8006588:	4313      	orrs	r3, r2
 800658a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0308 	and.w	r3, r3, #8
 8006594:	2b00      	cmp	r3, #0
 8006596:	d009      	beq.n	80065ac <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006598:	4b13      	ldr	r3, [pc, #76]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	00db      	lsls	r3, r3, #3
 80065a6:	4910      	ldr	r1, [pc, #64]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80065a8:	4313      	orrs	r3, r2
 80065aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80065ac:	f000 f826 	bl	80065fc <HAL_RCC_GetSysClockFreq>
 80065b0:	4602      	mov	r2, r0
 80065b2:	4b0d      	ldr	r3, [pc, #52]	; (80065e8 <HAL_RCC_ClockConfig+0x260>)
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	091b      	lsrs	r3, r3, #4
 80065b8:	f003 030f 	and.w	r3, r3, #15
 80065bc:	490c      	ldr	r1, [pc, #48]	; (80065f0 <HAL_RCC_ClockConfig+0x268>)
 80065be:	5ccb      	ldrb	r3, [r1, r3]
 80065c0:	f003 031f 	and.w	r3, r3, #31
 80065c4:	fa22 f303 	lsr.w	r3, r2, r3
 80065c8:	4a0a      	ldr	r2, [pc, #40]	; (80065f4 <HAL_RCC_ClockConfig+0x26c>)
 80065ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80065cc:	4b0a      	ldr	r3, [pc, #40]	; (80065f8 <HAL_RCC_ClockConfig+0x270>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4618      	mov	r0, r3
 80065d2:	f7fc fdcd 	bl	8003170 <HAL_InitTick>
 80065d6:	4603      	mov	r3, r0
 80065d8:	73fb      	strb	r3, [r7, #15]

  return status;
 80065da:	7bfb      	ldrb	r3, [r7, #15]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3718      	adds	r7, #24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	40022000 	.word	0x40022000
 80065e8:	40021000 	.word	0x40021000
 80065ec:	04c4b400 	.word	0x04c4b400
 80065f0:	0800e580 	.word	0x0800e580
 80065f4:	20000088 	.word	0x20000088
 80065f8:	2000008c 	.word	0x2000008c

080065fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b089      	sub	sp, #36	; 0x24
 8006600:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006602:	2300      	movs	r3, #0
 8006604:	61fb      	str	r3, [r7, #28]
 8006606:	2300      	movs	r3, #0
 8006608:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800660a:	4b3e      	ldr	r3, [pc, #248]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f003 030c 	and.w	r3, r3, #12
 8006612:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006614:	4b3b      	ldr	r3, [pc, #236]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f003 0303 	and.w	r3, r3, #3
 800661c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d005      	beq.n	8006630 <HAL_RCC_GetSysClockFreq+0x34>
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	2b0c      	cmp	r3, #12
 8006628:	d121      	bne.n	800666e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2b01      	cmp	r3, #1
 800662e:	d11e      	bne.n	800666e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006630:	4b34      	ldr	r3, [pc, #208]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0308 	and.w	r3, r3, #8
 8006638:	2b00      	cmp	r3, #0
 800663a:	d107      	bne.n	800664c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800663c:	4b31      	ldr	r3, [pc, #196]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 800663e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006642:	0a1b      	lsrs	r3, r3, #8
 8006644:	f003 030f 	and.w	r3, r3, #15
 8006648:	61fb      	str	r3, [r7, #28]
 800664a:	e005      	b.n	8006658 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800664c:	4b2d      	ldr	r3, [pc, #180]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	091b      	lsrs	r3, r3, #4
 8006652:	f003 030f 	and.w	r3, r3, #15
 8006656:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006658:	4a2b      	ldr	r2, [pc, #172]	; (8006708 <HAL_RCC_GetSysClockFreq+0x10c>)
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006660:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10d      	bne.n	8006684 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800666c:	e00a      	b.n	8006684 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	2b04      	cmp	r3, #4
 8006672:	d102      	bne.n	800667a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006674:	4b25      	ldr	r3, [pc, #148]	; (800670c <HAL_RCC_GetSysClockFreq+0x110>)
 8006676:	61bb      	str	r3, [r7, #24]
 8006678:	e004      	b.n	8006684 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	2b08      	cmp	r3, #8
 800667e:	d101      	bne.n	8006684 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006680:	4b23      	ldr	r3, [pc, #140]	; (8006710 <HAL_RCC_GetSysClockFreq+0x114>)
 8006682:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	2b0c      	cmp	r3, #12
 8006688:	d134      	bne.n	80066f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800668a:	4b1e      	ldr	r3, [pc, #120]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	f003 0303 	and.w	r3, r3, #3
 8006692:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2b02      	cmp	r3, #2
 8006698:	d003      	beq.n	80066a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	2b03      	cmp	r3, #3
 800669e:	d003      	beq.n	80066a8 <HAL_RCC_GetSysClockFreq+0xac>
 80066a0:	e005      	b.n	80066ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80066a2:	4b1a      	ldr	r3, [pc, #104]	; (800670c <HAL_RCC_GetSysClockFreq+0x110>)
 80066a4:	617b      	str	r3, [r7, #20]
      break;
 80066a6:	e005      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80066a8:	4b19      	ldr	r3, [pc, #100]	; (8006710 <HAL_RCC_GetSysClockFreq+0x114>)
 80066aa:	617b      	str	r3, [r7, #20]
      break;
 80066ac:	e002      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	617b      	str	r3, [r7, #20]
      break;
 80066b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80066b4:	4b13      	ldr	r3, [pc, #76]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	091b      	lsrs	r3, r3, #4
 80066ba:	f003 030f 	and.w	r3, r3, #15
 80066be:	3301      	adds	r3, #1
 80066c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80066c2:	4b10      	ldr	r3, [pc, #64]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	0a1b      	lsrs	r3, r3, #8
 80066c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066cc:	697a      	ldr	r2, [r7, #20]
 80066ce:	fb03 f202 	mul.w	r2, r3, r2
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80066da:	4b0a      	ldr	r3, [pc, #40]	; (8006704 <HAL_RCC_GetSysClockFreq+0x108>)
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	0e5b      	lsrs	r3, r3, #25
 80066e0:	f003 0303 	and.w	r3, r3, #3
 80066e4:	3301      	adds	r3, #1
 80066e6:	005b      	lsls	r3, r3, #1
 80066e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80066f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80066f4:	69bb      	ldr	r3, [r7, #24]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3724      	adds	r7, #36	; 0x24
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	40021000 	.word	0x40021000
 8006708:	0800e598 	.word	0x0800e598
 800670c:	00f42400 	.word	0x00f42400
 8006710:	007a1200 	.word	0x007a1200

08006714 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006714:	b480      	push	{r7}
 8006716:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006718:	4b03      	ldr	r3, [pc, #12]	; (8006728 <HAL_RCC_GetHCLKFreq+0x14>)
 800671a:	681b      	ldr	r3, [r3, #0]
}
 800671c:	4618      	mov	r0, r3
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	20000088 	.word	0x20000088

0800672c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006730:	f7ff fff0 	bl	8006714 <HAL_RCC_GetHCLKFreq>
 8006734:	4602      	mov	r2, r0
 8006736:	4b06      	ldr	r3, [pc, #24]	; (8006750 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	0a1b      	lsrs	r3, r3, #8
 800673c:	f003 0307 	and.w	r3, r3, #7
 8006740:	4904      	ldr	r1, [pc, #16]	; (8006754 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006742:	5ccb      	ldrb	r3, [r1, r3]
 8006744:	f003 031f 	and.w	r3, r3, #31
 8006748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800674c:	4618      	mov	r0, r3
 800674e:	bd80      	pop	{r7, pc}
 8006750:	40021000 	.word	0x40021000
 8006754:	0800e590 	.word	0x0800e590

08006758 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800675c:	f7ff ffda 	bl	8006714 <HAL_RCC_GetHCLKFreq>
 8006760:	4602      	mov	r2, r0
 8006762:	4b06      	ldr	r3, [pc, #24]	; (800677c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	0adb      	lsrs	r3, r3, #11
 8006768:	f003 0307 	and.w	r3, r3, #7
 800676c:	4904      	ldr	r1, [pc, #16]	; (8006780 <HAL_RCC_GetPCLK2Freq+0x28>)
 800676e:	5ccb      	ldrb	r3, [r1, r3]
 8006770:	f003 031f 	and.w	r3, r3, #31
 8006774:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006778:	4618      	mov	r0, r3
 800677a:	bd80      	pop	{r7, pc}
 800677c:	40021000 	.word	0x40021000
 8006780:	0800e590 	.word	0x0800e590

08006784 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	220f      	movs	r2, #15
 8006792:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006794:	4b12      	ldr	r3, [pc, #72]	; (80067e0 <HAL_RCC_GetClockConfig+0x5c>)
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f003 0203 	and.w	r2, r3, #3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80067a0:	4b0f      	ldr	r3, [pc, #60]	; (80067e0 <HAL_RCC_GetClockConfig+0x5c>)
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80067ac:	4b0c      	ldr	r3, [pc, #48]	; (80067e0 <HAL_RCC_GetClockConfig+0x5c>)
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80067b8:	4b09      	ldr	r3, [pc, #36]	; (80067e0 <HAL_RCC_GetClockConfig+0x5c>)
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	08db      	lsrs	r3, r3, #3
 80067be:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80067c6:	4b07      	ldr	r3, [pc, #28]	; (80067e4 <HAL_RCC_GetClockConfig+0x60>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 020f 	and.w	r2, r3, #15
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	601a      	str	r2, [r3, #0]
}
 80067d2:	bf00      	nop
 80067d4:	370c      	adds	r7, #12
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	40021000 	.word	0x40021000
 80067e4:	40022000 	.word	0x40022000

080067e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b086      	sub	sp, #24
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80067f0:	2300      	movs	r3, #0
 80067f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80067f4:	4b27      	ldr	r3, [pc, #156]	; (8006894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80067f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d003      	beq.n	8006808 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006800:	f7ff f8e4 	bl	80059cc <HAL_PWREx_GetVoltageRange>
 8006804:	6178      	str	r0, [r7, #20]
 8006806:	e014      	b.n	8006832 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006808:	4b22      	ldr	r3, [pc, #136]	; (8006894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800680a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800680c:	4a21      	ldr	r2, [pc, #132]	; (8006894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800680e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006812:	6593      	str	r3, [r2, #88]	; 0x58
 8006814:	4b1f      	ldr	r3, [pc, #124]	; (8006894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800681c:	60fb      	str	r3, [r7, #12]
 800681e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006820:	f7ff f8d4 	bl	80059cc <HAL_PWREx_GetVoltageRange>
 8006824:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006826:	4b1b      	ldr	r3, [pc, #108]	; (8006894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800682a:	4a1a      	ldr	r2, [pc, #104]	; (8006894 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800682c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006830:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006838:	d10b      	bne.n	8006852 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2b80      	cmp	r3, #128	; 0x80
 800683e:	d913      	bls.n	8006868 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2ba0      	cmp	r3, #160	; 0xa0
 8006844:	d902      	bls.n	800684c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006846:	2302      	movs	r3, #2
 8006848:	613b      	str	r3, [r7, #16]
 800684a:	e00d      	b.n	8006868 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800684c:	2301      	movs	r3, #1
 800684e:	613b      	str	r3, [r7, #16]
 8006850:	e00a      	b.n	8006868 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b7f      	cmp	r3, #127	; 0x7f
 8006856:	d902      	bls.n	800685e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006858:	2302      	movs	r3, #2
 800685a:	613b      	str	r3, [r7, #16]
 800685c:	e004      	b.n	8006868 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b70      	cmp	r3, #112	; 0x70
 8006862:	d101      	bne.n	8006868 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006864:	2301      	movs	r3, #1
 8006866:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006868:	4b0b      	ldr	r3, [pc, #44]	; (8006898 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f023 020f 	bic.w	r2, r3, #15
 8006870:	4909      	ldr	r1, [pc, #36]	; (8006898 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	4313      	orrs	r3, r2
 8006876:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006878:	4b07      	ldr	r3, [pc, #28]	; (8006898 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 030f 	and.w	r3, r3, #15
 8006880:	693a      	ldr	r2, [r7, #16]
 8006882:	429a      	cmp	r2, r3
 8006884:	d001      	beq.n	800688a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e000      	b.n	800688c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	3718      	adds	r7, #24
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	40021000 	.word	0x40021000
 8006898:	40022000 	.word	0x40022000

0800689c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800689c:	b480      	push	{r7}
 800689e:	b087      	sub	sp, #28
 80068a0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80068a2:	4b2d      	ldr	r3, [pc, #180]	; (8006958 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	f003 0303 	and.w	r3, r3, #3
 80068aa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2b03      	cmp	r3, #3
 80068b0:	d00b      	beq.n	80068ca <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2b03      	cmp	r3, #3
 80068b6:	d825      	bhi.n	8006904 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d008      	beq.n	80068d0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d11f      	bne.n	8006904 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80068c4:	4b25      	ldr	r3, [pc, #148]	; (800695c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80068c6:	613b      	str	r3, [r7, #16]
    break;
 80068c8:	e01f      	b.n	800690a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80068ca:	4b25      	ldr	r3, [pc, #148]	; (8006960 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80068cc:	613b      	str	r3, [r7, #16]
    break;
 80068ce:	e01c      	b.n	800690a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80068d0:	4b21      	ldr	r3, [pc, #132]	; (8006958 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d107      	bne.n	80068ec <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80068dc:	4b1e      	ldr	r3, [pc, #120]	; (8006958 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80068de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068e2:	0a1b      	lsrs	r3, r3, #8
 80068e4:	f003 030f 	and.w	r3, r3, #15
 80068e8:	617b      	str	r3, [r7, #20]
 80068ea:	e005      	b.n	80068f8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80068ec:	4b1a      	ldr	r3, [pc, #104]	; (8006958 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	091b      	lsrs	r3, r3, #4
 80068f2:	f003 030f 	and.w	r3, r3, #15
 80068f6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80068f8:	4a1a      	ldr	r2, [pc, #104]	; (8006964 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006900:	613b      	str	r3, [r7, #16]
    break;
 8006902:	e002      	b.n	800690a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006904:	2300      	movs	r3, #0
 8006906:	613b      	str	r3, [r7, #16]
    break;
 8006908:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800690a:	4b13      	ldr	r3, [pc, #76]	; (8006958 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	091b      	lsrs	r3, r3, #4
 8006910:	f003 030f 	and.w	r3, r3, #15
 8006914:	3301      	adds	r3, #1
 8006916:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006918:	4b0f      	ldr	r3, [pc, #60]	; (8006958 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	0a1b      	lsrs	r3, r3, #8
 800691e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	fb03 f202 	mul.w	r2, r3, r2
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	fbb2 f3f3 	udiv	r3, r2, r3
 800692e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006930:	4b09      	ldr	r3, [pc, #36]	; (8006958 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	0e5b      	lsrs	r3, r3, #25
 8006936:	f003 0303 	and.w	r3, r3, #3
 800693a:	3301      	adds	r3, #1
 800693c:	005b      	lsls	r3, r3, #1
 800693e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	fbb2 f3f3 	udiv	r3, r2, r3
 8006948:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800694a:	683b      	ldr	r3, [r7, #0]
}
 800694c:	4618      	mov	r0, r3
 800694e:	371c      	adds	r7, #28
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr
 8006958:	40021000 	.word	0x40021000
 800695c:	00f42400 	.word	0x00f42400
 8006960:	007a1200 	.word	0x007a1200
 8006964:	0800e598 	.word	0x0800e598

08006968 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b086      	sub	sp, #24
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006970:	2300      	movs	r3, #0
 8006972:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006974:	2300      	movs	r3, #0
 8006976:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006980:	2b00      	cmp	r3, #0
 8006982:	d040      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006988:	2b80      	cmp	r3, #128	; 0x80
 800698a:	d02a      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800698c:	2b80      	cmp	r3, #128	; 0x80
 800698e:	d825      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006990:	2b60      	cmp	r3, #96	; 0x60
 8006992:	d026      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006994:	2b60      	cmp	r3, #96	; 0x60
 8006996:	d821      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006998:	2b40      	cmp	r3, #64	; 0x40
 800699a:	d006      	beq.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x42>
 800699c:	2b40      	cmp	r3, #64	; 0x40
 800699e:	d81d      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d009      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	d010      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x62>
 80069a8:	e018      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80069aa:	4b89      	ldr	r3, [pc, #548]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	4a88      	ldr	r2, [pc, #544]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069b4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069b6:	e015      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	3304      	adds	r3, #4
 80069bc:	2100      	movs	r1, #0
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 fb02 	bl	8006fc8 <RCCEx_PLLSAI1_Config>
 80069c4:	4603      	mov	r3, r0
 80069c6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069c8:	e00c      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	3320      	adds	r3, #32
 80069ce:	2100      	movs	r1, #0
 80069d0:	4618      	mov	r0, r3
 80069d2:	f000 fbed 	bl	80071b0 <RCCEx_PLLSAI2_Config>
 80069d6:	4603      	mov	r3, r0
 80069d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069da:	e003      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	74fb      	strb	r3, [r7, #19]
      break;
 80069e0:	e000      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80069e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069e4:	7cfb      	ldrb	r3, [r7, #19]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10b      	bne.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80069ea:	4b79      	ldr	r3, [pc, #484]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069f0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069f8:	4975      	ldr	r1, [pc, #468]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006a00:	e001      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a02:	7cfb      	ldrb	r3, [r7, #19]
 8006a04:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d047      	beq.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a1a:	d030      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006a1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a20:	d82a      	bhi.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006a22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a26:	d02a      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006a28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a2c:	d824      	bhi.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006a2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a32:	d008      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a38:	d81e      	bhi.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00a      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006a3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a42:	d010      	beq.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006a44:	e018      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a46:	4b62      	ldr	r3, [pc, #392]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	4a61      	ldr	r2, [pc, #388]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a50:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a52:	e015      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	3304      	adds	r3, #4
 8006a58:	2100      	movs	r1, #0
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 fab4 	bl	8006fc8 <RCCEx_PLLSAI1_Config>
 8006a60:	4603      	mov	r3, r0
 8006a62:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a64:	e00c      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	3320      	adds	r3, #32
 8006a6a:	2100      	movs	r1, #0
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 fb9f 	bl	80071b0 <RCCEx_PLLSAI2_Config>
 8006a72:	4603      	mov	r3, r0
 8006a74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a76:	e003      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	74fb      	strb	r3, [r7, #19]
      break;
 8006a7c:	e000      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006a7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a80:	7cfb      	ldrb	r3, [r7, #19]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d10b      	bne.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006a86:	4b52      	ldr	r3, [pc, #328]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a88:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006a8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a94:	494e      	ldr	r1, [pc, #312]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006a9c:	e001      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a9e:	7cfb      	ldrb	r3, [r7, #19]
 8006aa0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 809f 	beq.w	8006bee <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006ab4:	4b46      	ldr	r3, [pc, #280]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e000      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00d      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006aca:	4b41      	ldr	r3, [pc, #260]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ace:	4a40      	ldr	r2, [pc, #256]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ad4:	6593      	str	r3, [r2, #88]	; 0x58
 8006ad6:	4b3e      	ldr	r3, [pc, #248]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ade:	60bb      	str	r3, [r7, #8]
 8006ae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ae6:	4b3b      	ldr	r3, [pc, #236]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a3a      	ldr	r2, [pc, #232]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006af0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006af2:	f7fc fd05 	bl	8003500 <HAL_GetTick>
 8006af6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006af8:	e009      	b.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006afa:	f7fc fd01 	bl	8003500 <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d902      	bls.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	74fb      	strb	r3, [r7, #19]
        break;
 8006b0c:	e005      	b.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b0e:	4b31      	ldr	r3, [pc, #196]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d0ef      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006b1a:	7cfb      	ldrb	r3, [r7, #19]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d15b      	bne.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b20:	4b2b      	ldr	r3, [pc, #172]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b2a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d01f      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d019      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b3e:	4b24      	ldr	r3, [pc, #144]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b48:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b4a:	4b21      	ldr	r3, [pc, #132]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b50:	4a1f      	ldr	r2, [pc, #124]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b5a:	4b1d      	ldr	r3, [pc, #116]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b60:	4a1b      	ldr	r2, [pc, #108]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b6a:	4a19      	ldr	r2, [pc, #100]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d016      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b7c:	f7fc fcc0 	bl	8003500 <HAL_GetTick>
 8006b80:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b82:	e00b      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b84:	f7fc fcbc 	bl	8003500 <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d902      	bls.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	74fb      	strb	r3, [r7, #19]
            break;
 8006b9a:	e006      	b.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b9c:	4b0c      	ldr	r3, [pc, #48]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d0ec      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006baa:	7cfb      	ldrb	r3, [r7, #19]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d10c      	bne.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bb0:	4b07      	ldr	r3, [pc, #28]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bc0:	4903      	ldr	r1, [pc, #12]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006bc8:	e008      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bca:	7cfb      	ldrb	r3, [r7, #19]
 8006bcc:	74bb      	strb	r3, [r7, #18]
 8006bce:	e005      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006bd0:	40021000 	.word	0x40021000
 8006bd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bd8:	7cfb      	ldrb	r3, [r7, #19]
 8006bda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006bdc:	7c7b      	ldrb	r3, [r7, #17]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d105      	bne.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006be2:	4ba0      	ldr	r3, [pc, #640]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006be6:	4a9f      	ldr	r2, [pc, #636]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006bfa:	4b9a      	ldr	r3, [pc, #616]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c00:	f023 0203 	bic.w	r2, r3, #3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c08:	4996      	ldr	r1, [pc, #600]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0302 	and.w	r3, r3, #2
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00a      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c1c:	4b91      	ldr	r3, [pc, #580]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c22:	f023 020c 	bic.w	r2, r3, #12
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2a:	498e      	ldr	r1, [pc, #568]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00a      	beq.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c3e:	4b89      	ldr	r3, [pc, #548]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c44:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c4c:	4985      	ldr	r1, [pc, #532]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0308 	and.w	r3, r3, #8
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00a      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006c60:	4b80      	ldr	r3, [pc, #512]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c66:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c6e:	497d      	ldr	r1, [pc, #500]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c70:	4313      	orrs	r3, r2
 8006c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0310 	and.w	r3, r3, #16
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d00a      	beq.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006c82:	4b78      	ldr	r3, [pc, #480]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c90:	4974      	ldr	r1, [pc, #464]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0320 	and.w	r3, r3, #32
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d00a      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ca4:	4b6f      	ldr	r3, [pc, #444]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006caa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cb2:	496c      	ldr	r1, [pc, #432]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00a      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006cc6:	4b67      	ldr	r3, [pc, #412]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ccc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cd4:	4963      	ldr	r1, [pc, #396]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00a      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ce8:	4b5e      	ldr	r3, [pc, #376]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cf6:	495b      	ldr	r1, [pc, #364]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d0a:	4b56      	ldr	r3, [pc, #344]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d10:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d18:	4952      	ldr	r1, [pc, #328]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00a      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d2c:	4b4d      	ldr	r3, [pc, #308]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d32:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d3a:	494a      	ldr	r1, [pc, #296]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00a      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d4e:	4b45      	ldr	r3, [pc, #276]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d5c:	4941      	ldr	r1, [pc, #260]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00a      	beq.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d70:	4b3c      	ldr	r3, [pc, #240]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d76:	f023 0203 	bic.w	r2, r3, #3
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d7e:	4939      	ldr	r1, [pc, #228]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d028      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006d92:	4b34      	ldr	r3, [pc, #208]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d98:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006da0:	4930      	ldr	r1, [pc, #192]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006db0:	d106      	bne.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006db2:	4b2c      	ldr	r3, [pc, #176]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	4a2b      	ldr	r2, [pc, #172]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006db8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006dbc:	60d3      	str	r3, [r2, #12]
 8006dbe:	e011      	b.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dc4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006dc8:	d10c      	bne.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	3304      	adds	r3, #4
 8006dce:	2101      	movs	r1, #1
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f000 f8f9 	bl	8006fc8 <RCCEx_PLLSAI1_Config>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006dda:	7cfb      	ldrb	r3, [r7, #19]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d001      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006de0:	7cfb      	ldrb	r3, [r7, #19]
 8006de2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d04d      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006df4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006df8:	d108      	bne.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006dfa:	4b1a      	ldr	r3, [pc, #104]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006e00:	4a18      	ldr	r2, [pc, #96]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e06:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006e0a:	e012      	b.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006e0c:	4b15      	ldr	r3, [pc, #84]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006e12:	4a14      	ldr	r2, [pc, #80]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e18:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006e1c:	4b11      	ldr	r3, [pc, #68]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e2a:	490e      	ldr	r1, [pc, #56]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e3a:	d106      	bne.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e3c:	4b09      	ldr	r3, [pc, #36]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	4a08      	ldr	r2, [pc, #32]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e46:	60d3      	str	r3, [r2, #12]
 8006e48:	e020      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e52:	d109      	bne.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006e54:	4b03      	ldr	r3, [pc, #12]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	4a02      	ldr	r2, [pc, #8]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e5e:	60d3      	str	r3, [r2, #12]
 8006e60:	e014      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006e62:	bf00      	nop
 8006e64:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e70:	d10c      	bne.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	3304      	adds	r3, #4
 8006e76:	2101      	movs	r1, #1
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f000 f8a5 	bl	8006fc8 <RCCEx_PLLSAI1_Config>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e82:	7cfb      	ldrb	r3, [r7, #19]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d001      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006e88:	7cfb      	ldrb	r3, [r7, #19]
 8006e8a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d028      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006e98:	4b4a      	ldr	r3, [pc, #296]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e9e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ea6:	4947      	ldr	r1, [pc, #284]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006eb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006eb6:	d106      	bne.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006eb8:	4b42      	ldr	r3, [pc, #264]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	4a41      	ldr	r2, [pc, #260]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ebe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ec2:	60d3      	str	r3, [r2, #12]
 8006ec4:	e011      	b.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006eca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ece:	d10c      	bne.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	2101      	movs	r1, #1
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 f876 	bl	8006fc8 <RCCEx_PLLSAI1_Config>
 8006edc:	4603      	mov	r3, r0
 8006ede:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ee0:	7cfb      	ldrb	r3, [r7, #19]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d001      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006ee6:	7cfb      	ldrb	r3, [r7, #19]
 8006ee8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d01e      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ef6:	4b33      	ldr	r3, [pc, #204]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006efc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f06:	492f      	ldr	r1, [pc, #188]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f18:	d10c      	bne.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	3304      	adds	r3, #4
 8006f1e:	2102      	movs	r1, #2
 8006f20:	4618      	mov	r0, r3
 8006f22:	f000 f851 	bl	8006fc8 <RCCEx_PLLSAI1_Config>
 8006f26:	4603      	mov	r3, r0
 8006f28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f2a:	7cfb      	ldrb	r3, [r7, #19]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d001      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006f30:	7cfb      	ldrb	r3, [r7, #19]
 8006f32:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00b      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f40:	4b20      	ldr	r3, [pc, #128]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f46:	f023 0204 	bic.w	r2, r3, #4
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f50:	491c      	ldr	r1, [pc, #112]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f52:	4313      	orrs	r3, r2
 8006f54:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00b      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006f64:	4b17      	ldr	r3, [pc, #92]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f6a:	f023 0218 	bic.w	r2, r3, #24
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f74:	4913      	ldr	r1, [pc, #76]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f76:	4313      	orrs	r3, r2
 8006f78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d017      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006f88:	4b0e      	ldr	r3, [pc, #56]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f98:	490a      	ldr	r1, [pc, #40]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fa6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006faa:	d105      	bne.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fac:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fae:	68db      	ldr	r3, [r3, #12]
 8006fb0:	4a04      	ldr	r2, [pc, #16]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fb6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006fb8:	7cbb      	ldrb	r3, [r7, #18]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3718      	adds	r7, #24
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	40021000 	.word	0x40021000

08006fc8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006fd6:	4b72      	ldr	r3, [pc, #456]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00e      	beq.n	8007000 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006fe2:	4b6f      	ldr	r3, [pc, #444]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	f003 0203 	and.w	r2, r3, #3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d103      	bne.n	8006ffa <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
       ||
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d142      	bne.n	8007080 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	73fb      	strb	r3, [r7, #15]
 8006ffe:	e03f      	b.n	8007080 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2b03      	cmp	r3, #3
 8007006:	d018      	beq.n	800703a <RCCEx_PLLSAI1_Config+0x72>
 8007008:	2b03      	cmp	r3, #3
 800700a:	d825      	bhi.n	8007058 <RCCEx_PLLSAI1_Config+0x90>
 800700c:	2b01      	cmp	r3, #1
 800700e:	d002      	beq.n	8007016 <RCCEx_PLLSAI1_Config+0x4e>
 8007010:	2b02      	cmp	r3, #2
 8007012:	d009      	beq.n	8007028 <RCCEx_PLLSAI1_Config+0x60>
 8007014:	e020      	b.n	8007058 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007016:	4b62      	ldr	r3, [pc, #392]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d11d      	bne.n	800705e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007026:	e01a      	b.n	800705e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007028:	4b5d      	ldr	r3, [pc, #372]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007030:	2b00      	cmp	r3, #0
 8007032:	d116      	bne.n	8007062 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007038:	e013      	b.n	8007062 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800703a:	4b59      	ldr	r3, [pc, #356]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10f      	bne.n	8007066 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007046:	4b56      	ldr	r3, [pc, #344]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800704e:	2b00      	cmp	r3, #0
 8007050:	d109      	bne.n	8007066 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007056:	e006      	b.n	8007066 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	73fb      	strb	r3, [r7, #15]
      break;
 800705c:	e004      	b.n	8007068 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800705e:	bf00      	nop
 8007060:	e002      	b.n	8007068 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007062:	bf00      	nop
 8007064:	e000      	b.n	8007068 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007066:	bf00      	nop
    }

    if(status == HAL_OK)
 8007068:	7bfb      	ldrb	r3, [r7, #15]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d108      	bne.n	8007080 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800706e:	4b4c      	ldr	r3, [pc, #304]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f023 0203 	bic.w	r2, r3, #3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4949      	ldr	r1, [pc, #292]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800707c:	4313      	orrs	r3, r2
 800707e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	2b00      	cmp	r3, #0
 8007084:	f040 8086 	bne.w	8007194 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007088:	4b45      	ldr	r3, [pc, #276]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a44      	ldr	r2, [pc, #272]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800708e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007092:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007094:	f7fc fa34 	bl	8003500 <HAL_GetTick>
 8007098:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800709a:	e009      	b.n	80070b0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800709c:	f7fc fa30 	bl	8003500 <HAL_GetTick>
 80070a0:	4602      	mov	r2, r0
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	2b02      	cmp	r3, #2
 80070a8:	d902      	bls.n	80070b0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	73fb      	strb	r3, [r7, #15]
        break;
 80070ae:	e005      	b.n	80070bc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80070b0:	4b3b      	ldr	r3, [pc, #236]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1ef      	bne.n	800709c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80070bc:	7bfb      	ldrb	r3, [r7, #15]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d168      	bne.n	8007194 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d113      	bne.n	80070f0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070c8:	4b35      	ldr	r3, [pc, #212]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070ca:	691a      	ldr	r2, [r3, #16]
 80070cc:	4b35      	ldr	r3, [pc, #212]	; (80071a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070ce:	4013      	ands	r3, r2
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	6892      	ldr	r2, [r2, #8]
 80070d4:	0211      	lsls	r1, r2, #8
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	68d2      	ldr	r2, [r2, #12]
 80070da:	06d2      	lsls	r2, r2, #27
 80070dc:	4311      	orrs	r1, r2
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6852      	ldr	r2, [r2, #4]
 80070e2:	3a01      	subs	r2, #1
 80070e4:	0112      	lsls	r2, r2, #4
 80070e6:	430a      	orrs	r2, r1
 80070e8:	492d      	ldr	r1, [pc, #180]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	610b      	str	r3, [r1, #16]
 80070ee:	e02d      	b.n	800714c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d115      	bne.n	8007122 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070f6:	4b2a      	ldr	r3, [pc, #168]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070f8:	691a      	ldr	r2, [r3, #16]
 80070fa:	4b2b      	ldr	r3, [pc, #172]	; (80071a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070fc:	4013      	ands	r3, r2
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	6892      	ldr	r2, [r2, #8]
 8007102:	0211      	lsls	r1, r2, #8
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	6912      	ldr	r2, [r2, #16]
 8007108:	0852      	lsrs	r2, r2, #1
 800710a:	3a01      	subs	r2, #1
 800710c:	0552      	lsls	r2, r2, #21
 800710e:	4311      	orrs	r1, r2
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	6852      	ldr	r2, [r2, #4]
 8007114:	3a01      	subs	r2, #1
 8007116:	0112      	lsls	r2, r2, #4
 8007118:	430a      	orrs	r2, r1
 800711a:	4921      	ldr	r1, [pc, #132]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800711c:	4313      	orrs	r3, r2
 800711e:	610b      	str	r3, [r1, #16]
 8007120:	e014      	b.n	800714c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007122:	4b1f      	ldr	r3, [pc, #124]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007124:	691a      	ldr	r2, [r3, #16]
 8007126:	4b21      	ldr	r3, [pc, #132]	; (80071ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007128:	4013      	ands	r3, r2
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	6892      	ldr	r2, [r2, #8]
 800712e:	0211      	lsls	r1, r2, #8
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	6952      	ldr	r2, [r2, #20]
 8007134:	0852      	lsrs	r2, r2, #1
 8007136:	3a01      	subs	r2, #1
 8007138:	0652      	lsls	r2, r2, #25
 800713a:	4311      	orrs	r1, r2
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	6852      	ldr	r2, [r2, #4]
 8007140:	3a01      	subs	r2, #1
 8007142:	0112      	lsls	r2, r2, #4
 8007144:	430a      	orrs	r2, r1
 8007146:	4916      	ldr	r1, [pc, #88]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007148:	4313      	orrs	r3, r2
 800714a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800714c:	4b14      	ldr	r3, [pc, #80]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a13      	ldr	r2, [pc, #76]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007152:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007156:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007158:	f7fc f9d2 	bl	8003500 <HAL_GetTick>
 800715c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800715e:	e009      	b.n	8007174 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007160:	f7fc f9ce 	bl	8003500 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	2b02      	cmp	r3, #2
 800716c:	d902      	bls.n	8007174 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	73fb      	strb	r3, [r7, #15]
          break;
 8007172:	e005      	b.n	8007180 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007174:	4b0a      	ldr	r3, [pc, #40]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0ef      	beq.n	8007160 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007180:	7bfb      	ldrb	r3, [r7, #15]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d106      	bne.n	8007194 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007186:	4b06      	ldr	r3, [pc, #24]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007188:	691a      	ldr	r2, [r3, #16]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	699b      	ldr	r3, [r3, #24]
 800718e:	4904      	ldr	r1, [pc, #16]	; (80071a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007190:	4313      	orrs	r3, r2
 8007192:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007194:	7bfb      	ldrb	r3, [r7, #15]
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	40021000 	.word	0x40021000
 80071a4:	07ff800f 	.word	0x07ff800f
 80071a8:	ff9f800f 	.word	0xff9f800f
 80071ac:	f9ff800f 	.word	0xf9ff800f

080071b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071ba:	2300      	movs	r3, #0
 80071bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80071be:	4b72      	ldr	r3, [pc, #456]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	f003 0303 	and.w	r3, r3, #3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00e      	beq.n	80071e8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80071ca:	4b6f      	ldr	r3, [pc, #444]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 80071cc:	68db      	ldr	r3, [r3, #12]
 80071ce:	f003 0203 	and.w	r2, r3, #3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d103      	bne.n	80071e2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
       ||
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d142      	bne.n	8007268 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	73fb      	strb	r3, [r7, #15]
 80071e6:	e03f      	b.n	8007268 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2b03      	cmp	r3, #3
 80071ee:	d018      	beq.n	8007222 <RCCEx_PLLSAI2_Config+0x72>
 80071f0:	2b03      	cmp	r3, #3
 80071f2:	d825      	bhi.n	8007240 <RCCEx_PLLSAI2_Config+0x90>
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d002      	beq.n	80071fe <RCCEx_PLLSAI2_Config+0x4e>
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d009      	beq.n	8007210 <RCCEx_PLLSAI2_Config+0x60>
 80071fc:	e020      	b.n	8007240 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80071fe:	4b62      	ldr	r3, [pc, #392]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d11d      	bne.n	8007246 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800720e:	e01a      	b.n	8007246 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007210:	4b5d      	ldr	r3, [pc, #372]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007218:	2b00      	cmp	r3, #0
 800721a:	d116      	bne.n	800724a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007220:	e013      	b.n	800724a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007222:	4b59      	ldr	r3, [pc, #356]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800722a:	2b00      	cmp	r3, #0
 800722c:	d10f      	bne.n	800724e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800722e:	4b56      	ldr	r3, [pc, #344]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d109      	bne.n	800724e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800723e:	e006      	b.n	800724e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	73fb      	strb	r3, [r7, #15]
      break;
 8007244:	e004      	b.n	8007250 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007246:	bf00      	nop
 8007248:	e002      	b.n	8007250 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800724a:	bf00      	nop
 800724c:	e000      	b.n	8007250 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800724e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007250:	7bfb      	ldrb	r3, [r7, #15]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d108      	bne.n	8007268 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007256:	4b4c      	ldr	r3, [pc, #304]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	f023 0203 	bic.w	r2, r3, #3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4949      	ldr	r1, [pc, #292]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007264:	4313      	orrs	r3, r2
 8007266:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007268:	7bfb      	ldrb	r3, [r7, #15]
 800726a:	2b00      	cmp	r3, #0
 800726c:	f040 8086 	bne.w	800737c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007270:	4b45      	ldr	r3, [pc, #276]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a44      	ldr	r2, [pc, #272]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007276:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800727a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800727c:	f7fc f940 	bl	8003500 <HAL_GetTick>
 8007280:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007282:	e009      	b.n	8007298 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007284:	f7fc f93c 	bl	8003500 <HAL_GetTick>
 8007288:	4602      	mov	r2, r0
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	2b02      	cmp	r3, #2
 8007290:	d902      	bls.n	8007298 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	73fb      	strb	r3, [r7, #15]
        break;
 8007296:	e005      	b.n	80072a4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007298:	4b3b      	ldr	r3, [pc, #236]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1ef      	bne.n	8007284 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80072a4:	7bfb      	ldrb	r3, [r7, #15]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d168      	bne.n	800737c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d113      	bne.n	80072d8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80072b0:	4b35      	ldr	r3, [pc, #212]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072b2:	695a      	ldr	r2, [r3, #20]
 80072b4:	4b35      	ldr	r3, [pc, #212]	; (800738c <RCCEx_PLLSAI2_Config+0x1dc>)
 80072b6:	4013      	ands	r3, r2
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	6892      	ldr	r2, [r2, #8]
 80072bc:	0211      	lsls	r1, r2, #8
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	68d2      	ldr	r2, [r2, #12]
 80072c2:	06d2      	lsls	r2, r2, #27
 80072c4:	4311      	orrs	r1, r2
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	6852      	ldr	r2, [r2, #4]
 80072ca:	3a01      	subs	r2, #1
 80072cc:	0112      	lsls	r2, r2, #4
 80072ce:	430a      	orrs	r2, r1
 80072d0:	492d      	ldr	r1, [pc, #180]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072d2:	4313      	orrs	r3, r2
 80072d4:	614b      	str	r3, [r1, #20]
 80072d6:	e02d      	b.n	8007334 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d115      	bne.n	800730a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80072de:	4b2a      	ldr	r3, [pc, #168]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072e0:	695a      	ldr	r2, [r3, #20]
 80072e2:	4b2b      	ldr	r3, [pc, #172]	; (8007390 <RCCEx_PLLSAI2_Config+0x1e0>)
 80072e4:	4013      	ands	r3, r2
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	6892      	ldr	r2, [r2, #8]
 80072ea:	0211      	lsls	r1, r2, #8
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	6912      	ldr	r2, [r2, #16]
 80072f0:	0852      	lsrs	r2, r2, #1
 80072f2:	3a01      	subs	r2, #1
 80072f4:	0552      	lsls	r2, r2, #21
 80072f6:	4311      	orrs	r1, r2
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	6852      	ldr	r2, [r2, #4]
 80072fc:	3a01      	subs	r2, #1
 80072fe:	0112      	lsls	r2, r2, #4
 8007300:	430a      	orrs	r2, r1
 8007302:	4921      	ldr	r1, [pc, #132]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007304:	4313      	orrs	r3, r2
 8007306:	614b      	str	r3, [r1, #20]
 8007308:	e014      	b.n	8007334 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800730a:	4b1f      	ldr	r3, [pc, #124]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 800730c:	695a      	ldr	r2, [r3, #20]
 800730e:	4b21      	ldr	r3, [pc, #132]	; (8007394 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007310:	4013      	ands	r3, r2
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	6892      	ldr	r2, [r2, #8]
 8007316:	0211      	lsls	r1, r2, #8
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	6952      	ldr	r2, [r2, #20]
 800731c:	0852      	lsrs	r2, r2, #1
 800731e:	3a01      	subs	r2, #1
 8007320:	0652      	lsls	r2, r2, #25
 8007322:	4311      	orrs	r1, r2
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	6852      	ldr	r2, [r2, #4]
 8007328:	3a01      	subs	r2, #1
 800732a:	0112      	lsls	r2, r2, #4
 800732c:	430a      	orrs	r2, r1
 800732e:	4916      	ldr	r1, [pc, #88]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007330:	4313      	orrs	r3, r2
 8007332:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007334:	4b14      	ldr	r3, [pc, #80]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a13      	ldr	r2, [pc, #76]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 800733a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800733e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007340:	f7fc f8de 	bl	8003500 <HAL_GetTick>
 8007344:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007346:	e009      	b.n	800735c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007348:	f7fc f8da 	bl	8003500 <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	2b02      	cmp	r3, #2
 8007354:	d902      	bls.n	800735c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007356:	2303      	movs	r3, #3
 8007358:	73fb      	strb	r3, [r7, #15]
          break;
 800735a:	e005      	b.n	8007368 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800735c:	4b0a      	ldr	r3, [pc, #40]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007364:	2b00      	cmp	r3, #0
 8007366:	d0ef      	beq.n	8007348 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d106      	bne.n	800737c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800736e:	4b06      	ldr	r3, [pc, #24]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007370:	695a      	ldr	r2, [r3, #20]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	4904      	ldr	r1, [pc, #16]	; (8007388 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007378:	4313      	orrs	r3, r2
 800737a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800737c:	7bfb      	ldrb	r3, [r7, #15]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	40021000 	.word	0x40021000
 800738c:	07ff800f 	.word	0x07ff800f
 8007390:	ff9f800f 	.word	0xff9f800f
 8007394:	f9ff800f 	.word	0xf9ff800f

08007398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e049      	b.n	800743e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d106      	bne.n	80073c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f841 	bl	8007446 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2202      	movs	r2, #2
 80073c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	3304      	adds	r3, #4
 80073d4:	4619      	mov	r1, r3
 80073d6:	4610      	mov	r0, r2
 80073d8:	f000 f9da 	bl	8007790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800744e:	bf00      	nop
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
	...

0800745c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800746a:	b2db      	uxtb	r3, r3
 800746c:	2b01      	cmp	r3, #1
 800746e:	d001      	beq.n	8007474 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e04f      	b.n	8007514 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2202      	movs	r2, #2
 8007478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	68da      	ldr	r2, [r3, #12]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f042 0201 	orr.w	r2, r2, #1
 800748a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a23      	ldr	r2, [pc, #140]	; (8007520 <HAL_TIM_Base_Start_IT+0xc4>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d01d      	beq.n	80074d2 <HAL_TIM_Base_Start_IT+0x76>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800749e:	d018      	beq.n	80074d2 <HAL_TIM_Base_Start_IT+0x76>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a1f      	ldr	r2, [pc, #124]	; (8007524 <HAL_TIM_Base_Start_IT+0xc8>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d013      	beq.n	80074d2 <HAL_TIM_Base_Start_IT+0x76>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a1e      	ldr	r2, [pc, #120]	; (8007528 <HAL_TIM_Base_Start_IT+0xcc>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d00e      	beq.n	80074d2 <HAL_TIM_Base_Start_IT+0x76>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a1c      	ldr	r2, [pc, #112]	; (800752c <HAL_TIM_Base_Start_IT+0xd0>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d009      	beq.n	80074d2 <HAL_TIM_Base_Start_IT+0x76>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a1b      	ldr	r2, [pc, #108]	; (8007530 <HAL_TIM_Base_Start_IT+0xd4>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d004      	beq.n	80074d2 <HAL_TIM_Base_Start_IT+0x76>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a19      	ldr	r2, [pc, #100]	; (8007534 <HAL_TIM_Base_Start_IT+0xd8>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d115      	bne.n	80074fe <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689a      	ldr	r2, [r3, #8]
 80074d8:	4b17      	ldr	r3, [pc, #92]	; (8007538 <HAL_TIM_Base_Start_IT+0xdc>)
 80074da:	4013      	ands	r3, r2
 80074dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2b06      	cmp	r3, #6
 80074e2:	d015      	beq.n	8007510 <HAL_TIM_Base_Start_IT+0xb4>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074ea:	d011      	beq.n	8007510 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f042 0201 	orr.w	r2, r2, #1
 80074fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074fc:	e008      	b.n	8007510 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f042 0201 	orr.w	r2, r2, #1
 800750c:	601a      	str	r2, [r3, #0]
 800750e:	e000      	b.n	8007512 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007510:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	3714      	adds	r7, #20
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr
 8007520:	40012c00 	.word	0x40012c00
 8007524:	40000400 	.word	0x40000400
 8007528:	40000800 	.word	0x40000800
 800752c:	40000c00 	.word	0x40000c00
 8007530:	40013400 	.word	0x40013400
 8007534:	40014000 	.word	0x40014000
 8007538:	00010007 	.word	0x00010007

0800753c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	f003 0302 	and.w	r3, r3, #2
 800755a:	2b00      	cmp	r3, #0
 800755c:	d020      	beq.n	80075a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f003 0302 	and.w	r3, r3, #2
 8007564:	2b00      	cmp	r3, #0
 8007566:	d01b      	beq.n	80075a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f06f 0202 	mvn.w	r2, #2
 8007570:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	699b      	ldr	r3, [r3, #24]
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 f8e4 	bl	8007754 <HAL_TIM_IC_CaptureCallback>
 800758c:	e005      	b.n	800759a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f8d6 	bl	8007740 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f8e7 	bl	8007768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f003 0304 	and.w	r3, r3, #4
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d020      	beq.n	80075ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f003 0304 	and.w	r3, r3, #4
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01b      	beq.n	80075ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f06f 0204 	mvn.w	r2, #4
 80075bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2202      	movs	r2, #2
 80075c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	699b      	ldr	r3, [r3, #24]
 80075ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d003      	beq.n	80075da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f8be 	bl	8007754 <HAL_TIM_IC_CaptureCallback>
 80075d8:	e005      	b.n	80075e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f8b0 	bl	8007740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 f8c1 	bl	8007768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f003 0308 	and.w	r3, r3, #8
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d020      	beq.n	8007638 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f003 0308 	and.w	r3, r3, #8
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d01b      	beq.n	8007638 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f06f 0208 	mvn.w	r2, #8
 8007608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2204      	movs	r2, #4
 800760e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	69db      	ldr	r3, [r3, #28]
 8007616:	f003 0303 	and.w	r3, r3, #3
 800761a:	2b00      	cmp	r3, #0
 800761c:	d003      	beq.n	8007626 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f898 	bl	8007754 <HAL_TIM_IC_CaptureCallback>
 8007624:	e005      	b.n	8007632 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f88a 	bl	8007740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 f89b 	bl	8007768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	f003 0310 	and.w	r3, r3, #16
 800763e:	2b00      	cmp	r3, #0
 8007640:	d020      	beq.n	8007684 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f003 0310 	and.w	r3, r3, #16
 8007648:	2b00      	cmp	r3, #0
 800764a:	d01b      	beq.n	8007684 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f06f 0210 	mvn.w	r2, #16
 8007654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2208      	movs	r2, #8
 800765a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	69db      	ldr	r3, [r3, #28]
 8007662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007666:	2b00      	cmp	r3, #0
 8007668:	d003      	beq.n	8007672 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 f872 	bl	8007754 <HAL_TIM_IC_CaptureCallback>
 8007670:	e005      	b.n	800767e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f864 	bl	8007740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 f875 	bl	8007768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00c      	beq.n	80076a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b00      	cmp	r3, #0
 8007696:	d007      	beq.n	80076a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f06f 0201 	mvn.w	r2, #1
 80076a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f7fa fd1c 	bl	80020e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00c      	beq.n	80076cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d007      	beq.n	80076cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80076c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f906 	bl	80078d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00c      	beq.n	80076f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d007      	beq.n	80076f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80076e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f8fe 	bl	80078ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00c      	beq.n	8007714 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007700:	2b00      	cmp	r3, #0
 8007702:	d007      	beq.n	8007714 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800770c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f834 	bl	800777c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	f003 0320 	and.w	r3, r3, #32
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00c      	beq.n	8007738 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f003 0320 	and.w	r3, r3, #32
 8007724:	2b00      	cmp	r3, #0
 8007726:	d007      	beq.n	8007738 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f06f 0220 	mvn.w	r2, #32
 8007730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 f8c6 	bl	80078c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007738:	bf00      	nop
 800773a:	3710      	adds	r7, #16
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007748:	bf00      	nop
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007770:	bf00      	nop
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr

0800777c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4a40      	ldr	r2, [pc, #256]	; (80078a4 <TIM_Base_SetConfig+0x114>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d013      	beq.n	80077d0 <TIM_Base_SetConfig+0x40>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ae:	d00f      	beq.n	80077d0 <TIM_Base_SetConfig+0x40>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	4a3d      	ldr	r2, [pc, #244]	; (80078a8 <TIM_Base_SetConfig+0x118>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d00b      	beq.n	80077d0 <TIM_Base_SetConfig+0x40>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	4a3c      	ldr	r2, [pc, #240]	; (80078ac <TIM_Base_SetConfig+0x11c>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d007      	beq.n	80077d0 <TIM_Base_SetConfig+0x40>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	4a3b      	ldr	r2, [pc, #236]	; (80078b0 <TIM_Base_SetConfig+0x120>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d003      	beq.n	80077d0 <TIM_Base_SetConfig+0x40>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4a3a      	ldr	r2, [pc, #232]	; (80078b4 <TIM_Base_SetConfig+0x124>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d108      	bne.n	80077e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	4313      	orrs	r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a2f      	ldr	r2, [pc, #188]	; (80078a4 <TIM_Base_SetConfig+0x114>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d01f      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077f0:	d01b      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	4a2c      	ldr	r2, [pc, #176]	; (80078a8 <TIM_Base_SetConfig+0x118>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d017      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	4a2b      	ldr	r2, [pc, #172]	; (80078ac <TIM_Base_SetConfig+0x11c>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d013      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a2a      	ldr	r2, [pc, #168]	; (80078b0 <TIM_Base_SetConfig+0x120>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d00f      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a29      	ldr	r2, [pc, #164]	; (80078b4 <TIM_Base_SetConfig+0x124>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d00b      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a28      	ldr	r2, [pc, #160]	; (80078b8 <TIM_Base_SetConfig+0x128>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d007      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a27      	ldr	r2, [pc, #156]	; (80078bc <TIM_Base_SetConfig+0x12c>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d003      	beq.n	800782a <TIM_Base_SetConfig+0x9a>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a26      	ldr	r2, [pc, #152]	; (80078c0 <TIM_Base_SetConfig+0x130>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d108      	bne.n	800783c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	4313      	orrs	r3, r2
 800783a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	4313      	orrs	r3, r2
 8007848:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	689a      	ldr	r2, [r3, #8]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a10      	ldr	r2, [pc, #64]	; (80078a4 <TIM_Base_SetConfig+0x114>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d00f      	beq.n	8007888 <TIM_Base_SetConfig+0xf8>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a12      	ldr	r2, [pc, #72]	; (80078b4 <TIM_Base_SetConfig+0x124>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d00b      	beq.n	8007888 <TIM_Base_SetConfig+0xf8>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4a11      	ldr	r2, [pc, #68]	; (80078b8 <TIM_Base_SetConfig+0x128>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d007      	beq.n	8007888 <TIM_Base_SetConfig+0xf8>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a10      	ldr	r2, [pc, #64]	; (80078bc <TIM_Base_SetConfig+0x12c>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d003      	beq.n	8007888 <TIM_Base_SetConfig+0xf8>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a0f      	ldr	r2, [pc, #60]	; (80078c0 <TIM_Base_SetConfig+0x130>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d103      	bne.n	8007890 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	691a      	ldr	r2, [r3, #16]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	615a      	str	r2, [r3, #20]
}
 8007896:	bf00      	nop
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	40012c00 	.word	0x40012c00
 80078a8:	40000400 	.word	0x40000400
 80078ac:	40000800 	.word	0x40000800
 80078b0:	40000c00 	.word	0x40000c00
 80078b4:	40013400 	.word	0x40013400
 80078b8:	40014000 	.word	0x40014000
 80078bc:	40014400 	.word	0x40014400
 80078c0:	40014800 	.word	0x40014800

080078c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078cc:	bf00      	nop
 80078ce:	370c      	adds	r7, #12
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr

080078d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80078e0:	bf00      	nop
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b083      	sub	sp, #12
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80078f4:	bf00      	nop
 80078f6:	370c      	adds	r7, #12
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d101      	bne.n	8007912 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e042      	b.n	8007998 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007918:	2b00      	cmp	r3, #0
 800791a:	d106      	bne.n	800792a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f7fb fbc5 	bl	80030b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2224      	movs	r2, #36	; 0x24
 800792e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f022 0201 	bic.w	r2, r2, #1
 8007940:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 fbb4 	bl	80080b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f8b5 	bl	8007ac0 <UART_SetConfig>
 8007956:	4603      	mov	r3, r0
 8007958:	2b01      	cmp	r3, #1
 800795a:	d101      	bne.n	8007960 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	e01b      	b.n	8007998 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	685a      	ldr	r2, [r3, #4]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800796e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	689a      	ldr	r2, [r3, #8]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800797e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f042 0201 	orr.w	r2, r2, #1
 800798e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 fc33 	bl	80081fc <UART_CheckIdleState>
 8007996:	4603      	mov	r3, r0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3708      	adds	r7, #8
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b08a      	sub	sp, #40	; 0x28
 80079a4:	af02      	add	r7, sp, #8
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	603b      	str	r3, [r7, #0]
 80079ac:	4613      	mov	r3, r2
 80079ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079b6:	2b20      	cmp	r3, #32
 80079b8:	d17c      	bne.n	8007ab4 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d002      	beq.n	80079c6 <HAL_UART_Transmit+0x26>
 80079c0:	88fb      	ldrh	r3, [r7, #6]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d101      	bne.n	80079ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e075      	b.n	8007ab6 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2200      	movs	r2, #0
 80079ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2221      	movs	r2, #33	; 0x21
 80079d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80079da:	f7fb fd91 	bl	8003500 <HAL_GetTick>
 80079de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	88fa      	ldrh	r2, [r7, #6]
 80079e4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	88fa      	ldrh	r2, [r7, #6]
 80079ec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079f8:	d108      	bne.n	8007a0c <HAL_UART_Transmit+0x6c>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	691b      	ldr	r3, [r3, #16]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d104      	bne.n	8007a0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007a02:	2300      	movs	r3, #0
 8007a04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	61bb      	str	r3, [r7, #24]
 8007a0a:	e003      	b.n	8007a14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a10:	2300      	movs	r3, #0
 8007a12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007a14:	e031      	b.n	8007a7a <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	9300      	str	r3, [sp, #0]
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	2180      	movs	r1, #128	; 0x80
 8007a20:	68f8      	ldr	r0, [r7, #12]
 8007a22:	f000 fc95 	bl	8008350 <UART_WaitOnFlagUntilTimeout>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d005      	beq.n	8007a38 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2220      	movs	r2, #32
 8007a30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8007a34:	2303      	movs	r3, #3
 8007a36:	e03e      	b.n	8007ab6 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10b      	bne.n	8007a56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007a3e:	69bb      	ldr	r3, [r7, #24]
 8007a40:	881a      	ldrh	r2, [r3, #0]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a4a:	b292      	uxth	r2, r2
 8007a4c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	3302      	adds	r3, #2
 8007a52:	61bb      	str	r3, [r7, #24]
 8007a54:	e008      	b.n	8007a68 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	781a      	ldrb	r2, [r3, #0]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	b292      	uxth	r2, r2
 8007a60:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	3301      	adds	r3, #1
 8007a66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	3b01      	subs	r3, #1
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d1c7      	bne.n	8007a16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	9300      	str	r3, [sp, #0]
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	2140      	movs	r1, #64	; 0x40
 8007a90:	68f8      	ldr	r0, [r7, #12]
 8007a92:	f000 fc5d 	bl	8008350 <UART_WaitOnFlagUntilTimeout>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d005      	beq.n	8007aa8 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2220      	movs	r2, #32
 8007aa0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e006      	b.n	8007ab6 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2220      	movs	r2, #32
 8007aac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	e000      	b.n	8007ab6 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8007ab4:	2302      	movs	r3, #2
  }
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3720      	adds	r7, #32
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
	...

08007ac0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ac4:	b08c      	sub	sp, #48	; 0x30
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007aca:	2300      	movs	r3, #0
 8007acc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	689a      	ldr	r2, [r3, #8]
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	691b      	ldr	r3, [r3, #16]
 8007ad8:	431a      	orrs	r2, r3
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	431a      	orrs	r2, r3
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	69db      	ldr	r3, [r3, #28]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	4baa      	ldr	r3, [pc, #680]	; (8007d98 <UART_SetConfig+0x2d8>)
 8007af0:	4013      	ands	r3, r2
 8007af2:	697a      	ldr	r2, [r7, #20]
 8007af4:	6812      	ldr	r2, [r2, #0]
 8007af6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007af8:	430b      	orrs	r3, r1
 8007afa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	68da      	ldr	r2, [r3, #12]
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a9f      	ldr	r2, [pc, #636]	; (8007d9c <UART_SetConfig+0x2dc>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d004      	beq.n	8007b2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007b36:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007b3a:	697a      	ldr	r2, [r7, #20]
 8007b3c:	6812      	ldr	r2, [r2, #0]
 8007b3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b40:	430b      	orrs	r3, r1
 8007b42:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b4a:	f023 010f 	bic.w	r1, r3, #15
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	430a      	orrs	r2, r1
 8007b58:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a90      	ldr	r2, [pc, #576]	; (8007da0 <UART_SetConfig+0x2e0>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d125      	bne.n	8007bb0 <UART_SetConfig+0xf0>
 8007b64:	4b8f      	ldr	r3, [pc, #572]	; (8007da4 <UART_SetConfig+0x2e4>)
 8007b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b6a:	f003 0303 	and.w	r3, r3, #3
 8007b6e:	2b03      	cmp	r3, #3
 8007b70:	d81a      	bhi.n	8007ba8 <UART_SetConfig+0xe8>
 8007b72:	a201      	add	r2, pc, #4	; (adr r2, 8007b78 <UART_SetConfig+0xb8>)
 8007b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b78:	08007b89 	.word	0x08007b89
 8007b7c:	08007b99 	.word	0x08007b99
 8007b80:	08007b91 	.word	0x08007b91
 8007b84:	08007ba1 	.word	0x08007ba1
 8007b88:	2301      	movs	r3, #1
 8007b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007b8e:	e116      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007b90:	2302      	movs	r3, #2
 8007b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007b96:	e112      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007b98:	2304      	movs	r3, #4
 8007b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007b9e:	e10e      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007ba0:	2308      	movs	r3, #8
 8007ba2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ba6:	e10a      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007ba8:	2310      	movs	r3, #16
 8007baa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007bae:	e106      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a7c      	ldr	r2, [pc, #496]	; (8007da8 <UART_SetConfig+0x2e8>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d138      	bne.n	8007c2c <UART_SetConfig+0x16c>
 8007bba:	4b7a      	ldr	r3, [pc, #488]	; (8007da4 <UART_SetConfig+0x2e4>)
 8007bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bc0:	f003 030c 	and.w	r3, r3, #12
 8007bc4:	2b0c      	cmp	r3, #12
 8007bc6:	d82d      	bhi.n	8007c24 <UART_SetConfig+0x164>
 8007bc8:	a201      	add	r2, pc, #4	; (adr r2, 8007bd0 <UART_SetConfig+0x110>)
 8007bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bce:	bf00      	nop
 8007bd0:	08007c05 	.word	0x08007c05
 8007bd4:	08007c25 	.word	0x08007c25
 8007bd8:	08007c25 	.word	0x08007c25
 8007bdc:	08007c25 	.word	0x08007c25
 8007be0:	08007c15 	.word	0x08007c15
 8007be4:	08007c25 	.word	0x08007c25
 8007be8:	08007c25 	.word	0x08007c25
 8007bec:	08007c25 	.word	0x08007c25
 8007bf0:	08007c0d 	.word	0x08007c0d
 8007bf4:	08007c25 	.word	0x08007c25
 8007bf8:	08007c25 	.word	0x08007c25
 8007bfc:	08007c25 	.word	0x08007c25
 8007c00:	08007c1d 	.word	0x08007c1d
 8007c04:	2300      	movs	r3, #0
 8007c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c0a:	e0d8      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c12:	e0d4      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c14:	2304      	movs	r3, #4
 8007c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c1a:	e0d0      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c1c:	2308      	movs	r3, #8
 8007c1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c22:	e0cc      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c24:	2310      	movs	r3, #16
 8007c26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c2a:	e0c8      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a5e      	ldr	r2, [pc, #376]	; (8007dac <UART_SetConfig+0x2ec>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d125      	bne.n	8007c82 <UART_SetConfig+0x1c2>
 8007c36:	4b5b      	ldr	r3, [pc, #364]	; (8007da4 <UART_SetConfig+0x2e4>)
 8007c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c3c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007c40:	2b30      	cmp	r3, #48	; 0x30
 8007c42:	d016      	beq.n	8007c72 <UART_SetConfig+0x1b2>
 8007c44:	2b30      	cmp	r3, #48	; 0x30
 8007c46:	d818      	bhi.n	8007c7a <UART_SetConfig+0x1ba>
 8007c48:	2b20      	cmp	r3, #32
 8007c4a:	d00a      	beq.n	8007c62 <UART_SetConfig+0x1a2>
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d814      	bhi.n	8007c7a <UART_SetConfig+0x1ba>
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d002      	beq.n	8007c5a <UART_SetConfig+0x19a>
 8007c54:	2b10      	cmp	r3, #16
 8007c56:	d008      	beq.n	8007c6a <UART_SetConfig+0x1aa>
 8007c58:	e00f      	b.n	8007c7a <UART_SetConfig+0x1ba>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c60:	e0ad      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c62:	2302      	movs	r3, #2
 8007c64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c68:	e0a9      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c6a:	2304      	movs	r3, #4
 8007c6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c70:	e0a5      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c72:	2308      	movs	r3, #8
 8007c74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c78:	e0a1      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c7a:	2310      	movs	r3, #16
 8007c7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c80:	e09d      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a4a      	ldr	r2, [pc, #296]	; (8007db0 <UART_SetConfig+0x2f0>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d125      	bne.n	8007cd8 <UART_SetConfig+0x218>
 8007c8c:	4b45      	ldr	r3, [pc, #276]	; (8007da4 <UART_SetConfig+0x2e4>)
 8007c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c92:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007c96:	2bc0      	cmp	r3, #192	; 0xc0
 8007c98:	d016      	beq.n	8007cc8 <UART_SetConfig+0x208>
 8007c9a:	2bc0      	cmp	r3, #192	; 0xc0
 8007c9c:	d818      	bhi.n	8007cd0 <UART_SetConfig+0x210>
 8007c9e:	2b80      	cmp	r3, #128	; 0x80
 8007ca0:	d00a      	beq.n	8007cb8 <UART_SetConfig+0x1f8>
 8007ca2:	2b80      	cmp	r3, #128	; 0x80
 8007ca4:	d814      	bhi.n	8007cd0 <UART_SetConfig+0x210>
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <UART_SetConfig+0x1f0>
 8007caa:	2b40      	cmp	r3, #64	; 0x40
 8007cac:	d008      	beq.n	8007cc0 <UART_SetConfig+0x200>
 8007cae:	e00f      	b.n	8007cd0 <UART_SetConfig+0x210>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cb6:	e082      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007cb8:	2302      	movs	r3, #2
 8007cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cbe:	e07e      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007cc0:	2304      	movs	r3, #4
 8007cc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cc6:	e07a      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007cc8:	2308      	movs	r3, #8
 8007cca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cce:	e076      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007cd0:	2310      	movs	r3, #16
 8007cd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cd6:	e072      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a35      	ldr	r2, [pc, #212]	; (8007db4 <UART_SetConfig+0x2f4>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d12a      	bne.n	8007d38 <UART_SetConfig+0x278>
 8007ce2:	4b30      	ldr	r3, [pc, #192]	; (8007da4 <UART_SetConfig+0x2e4>)
 8007ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ce8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cf0:	d01a      	beq.n	8007d28 <UART_SetConfig+0x268>
 8007cf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cf6:	d81b      	bhi.n	8007d30 <UART_SetConfig+0x270>
 8007cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cfc:	d00c      	beq.n	8007d18 <UART_SetConfig+0x258>
 8007cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d02:	d815      	bhi.n	8007d30 <UART_SetConfig+0x270>
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d003      	beq.n	8007d10 <UART_SetConfig+0x250>
 8007d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d0c:	d008      	beq.n	8007d20 <UART_SetConfig+0x260>
 8007d0e:	e00f      	b.n	8007d30 <UART_SetConfig+0x270>
 8007d10:	2300      	movs	r3, #0
 8007d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d16:	e052      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d1e:	e04e      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d20:	2304      	movs	r3, #4
 8007d22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d26:	e04a      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d28:	2308      	movs	r3, #8
 8007d2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d2e:	e046      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d30:	2310      	movs	r3, #16
 8007d32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d36:	e042      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a17      	ldr	r2, [pc, #92]	; (8007d9c <UART_SetConfig+0x2dc>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d13a      	bne.n	8007db8 <UART_SetConfig+0x2f8>
 8007d42:	4b18      	ldr	r3, [pc, #96]	; (8007da4 <UART_SetConfig+0x2e4>)
 8007d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007d4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d50:	d01a      	beq.n	8007d88 <UART_SetConfig+0x2c8>
 8007d52:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d56:	d81b      	bhi.n	8007d90 <UART_SetConfig+0x2d0>
 8007d58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d5c:	d00c      	beq.n	8007d78 <UART_SetConfig+0x2b8>
 8007d5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d62:	d815      	bhi.n	8007d90 <UART_SetConfig+0x2d0>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d003      	beq.n	8007d70 <UART_SetConfig+0x2b0>
 8007d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d6c:	d008      	beq.n	8007d80 <UART_SetConfig+0x2c0>
 8007d6e:	e00f      	b.n	8007d90 <UART_SetConfig+0x2d0>
 8007d70:	2300      	movs	r3, #0
 8007d72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d76:	e022      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d78:	2302      	movs	r3, #2
 8007d7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d7e:	e01e      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d80:	2304      	movs	r3, #4
 8007d82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d86:	e01a      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d88:	2308      	movs	r3, #8
 8007d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d8e:	e016      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d90:	2310      	movs	r3, #16
 8007d92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d96:	e012      	b.n	8007dbe <UART_SetConfig+0x2fe>
 8007d98:	cfff69f3 	.word	0xcfff69f3
 8007d9c:	40008000 	.word	0x40008000
 8007da0:	40013800 	.word	0x40013800
 8007da4:	40021000 	.word	0x40021000
 8007da8:	40004400 	.word	0x40004400
 8007dac:	40004800 	.word	0x40004800
 8007db0:	40004c00 	.word	0x40004c00
 8007db4:	40005000 	.word	0x40005000
 8007db8:	2310      	movs	r3, #16
 8007dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4aae      	ldr	r2, [pc, #696]	; (800807c <UART_SetConfig+0x5bc>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	f040 8097 	bne.w	8007ef8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007dca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007dce:	2b08      	cmp	r3, #8
 8007dd0:	d823      	bhi.n	8007e1a <UART_SetConfig+0x35a>
 8007dd2:	a201      	add	r2, pc, #4	; (adr r2, 8007dd8 <UART_SetConfig+0x318>)
 8007dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd8:	08007dfd 	.word	0x08007dfd
 8007ddc:	08007e1b 	.word	0x08007e1b
 8007de0:	08007e05 	.word	0x08007e05
 8007de4:	08007e1b 	.word	0x08007e1b
 8007de8:	08007e0b 	.word	0x08007e0b
 8007dec:	08007e1b 	.word	0x08007e1b
 8007df0:	08007e1b 	.word	0x08007e1b
 8007df4:	08007e1b 	.word	0x08007e1b
 8007df8:	08007e13 	.word	0x08007e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dfc:	f7fe fc96 	bl	800672c <HAL_RCC_GetPCLK1Freq>
 8007e00:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007e02:	e010      	b.n	8007e26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e04:	4b9e      	ldr	r3, [pc, #632]	; (8008080 <UART_SetConfig+0x5c0>)
 8007e06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007e08:	e00d      	b.n	8007e26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e0a:	f7fe fbf7 	bl	80065fc <HAL_RCC_GetSysClockFreq>
 8007e0e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007e10:	e009      	b.n	8007e26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007e18:	e005      	b.n	8007e26 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007e24:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f000 8130 	beq.w	800808e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e32:	4a94      	ldr	r2, [pc, #592]	; (8008084 <UART_SetConfig+0x5c4>)
 8007e34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e38:	461a      	mov	r2, r3
 8007e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e40:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	685a      	ldr	r2, [r3, #4]
 8007e46:	4613      	mov	r3, r2
 8007e48:	005b      	lsls	r3, r3, #1
 8007e4a:	4413      	add	r3, r2
 8007e4c:	69ba      	ldr	r2, [r7, #24]
 8007e4e:	429a      	cmp	r2, r3
 8007e50:	d305      	bcc.n	8007e5e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e58:	69ba      	ldr	r2, [r7, #24]
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d903      	bls.n	8007e66 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007e64:	e113      	b.n	800808e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e68:	2200      	movs	r2, #0
 8007e6a:	60bb      	str	r3, [r7, #8]
 8007e6c:	60fa      	str	r2, [r7, #12]
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e72:	4a84      	ldr	r2, [pc, #528]	; (8008084 <UART_SetConfig+0x5c4>)
 8007e74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	603b      	str	r3, [r7, #0]
 8007e7e:	607a      	str	r2, [r7, #4]
 8007e80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007e88:	f7f8 ff16 	bl	8000cb8 <__aeabi_uldivmod>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4610      	mov	r0, r2
 8007e92:	4619      	mov	r1, r3
 8007e94:	f04f 0200 	mov.w	r2, #0
 8007e98:	f04f 0300 	mov.w	r3, #0
 8007e9c:	020b      	lsls	r3, r1, #8
 8007e9e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007ea2:	0202      	lsls	r2, r0, #8
 8007ea4:	6979      	ldr	r1, [r7, #20]
 8007ea6:	6849      	ldr	r1, [r1, #4]
 8007ea8:	0849      	lsrs	r1, r1, #1
 8007eaa:	2000      	movs	r0, #0
 8007eac:	460c      	mov	r4, r1
 8007eae:	4605      	mov	r5, r0
 8007eb0:	eb12 0804 	adds.w	r8, r2, r4
 8007eb4:	eb43 0905 	adc.w	r9, r3, r5
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	469a      	mov	sl, r3
 8007ec0:	4693      	mov	fp, r2
 8007ec2:	4652      	mov	r2, sl
 8007ec4:	465b      	mov	r3, fp
 8007ec6:	4640      	mov	r0, r8
 8007ec8:	4649      	mov	r1, r9
 8007eca:	f7f8 fef5 	bl	8000cb8 <__aeabi_uldivmod>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007edc:	d308      	bcc.n	8007ef0 <UART_SetConfig+0x430>
 8007ede:	6a3b      	ldr	r3, [r7, #32]
 8007ee0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ee4:	d204      	bcs.n	8007ef0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	6a3a      	ldr	r2, [r7, #32]
 8007eec:	60da      	str	r2, [r3, #12]
 8007eee:	e0ce      	b.n	800808e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007ef6:	e0ca      	b.n	800808e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	69db      	ldr	r3, [r3, #28]
 8007efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f00:	d166      	bne.n	8007fd0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007f02:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f06:	2b08      	cmp	r3, #8
 8007f08:	d827      	bhi.n	8007f5a <UART_SetConfig+0x49a>
 8007f0a:	a201      	add	r2, pc, #4	; (adr r2, 8007f10 <UART_SetConfig+0x450>)
 8007f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f10:	08007f35 	.word	0x08007f35
 8007f14:	08007f3d 	.word	0x08007f3d
 8007f18:	08007f45 	.word	0x08007f45
 8007f1c:	08007f5b 	.word	0x08007f5b
 8007f20:	08007f4b 	.word	0x08007f4b
 8007f24:	08007f5b 	.word	0x08007f5b
 8007f28:	08007f5b 	.word	0x08007f5b
 8007f2c:	08007f5b 	.word	0x08007f5b
 8007f30:	08007f53 	.word	0x08007f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f34:	f7fe fbfa 	bl	800672c <HAL_RCC_GetPCLK1Freq>
 8007f38:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f3a:	e014      	b.n	8007f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f3c:	f7fe fc0c 	bl	8006758 <HAL_RCC_GetPCLK2Freq>
 8007f40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f42:	e010      	b.n	8007f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f44:	4b4e      	ldr	r3, [pc, #312]	; (8008080 <UART_SetConfig+0x5c0>)
 8007f46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007f48:	e00d      	b.n	8007f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f4a:	f7fe fb57 	bl	80065fc <HAL_RCC_GetSysClockFreq>
 8007f4e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f50:	e009      	b.n	8007f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007f58:	e005      	b.n	8007f66 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007f64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	f000 8090 	beq.w	800808e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f72:	4a44      	ldr	r2, [pc, #272]	; (8008084 <UART_SetConfig+0x5c4>)
 8007f74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f78:	461a      	mov	r2, r3
 8007f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f80:	005a      	lsls	r2, r3, #1
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	085b      	lsrs	r3, r3, #1
 8007f88:	441a      	add	r2, r3
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f92:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f94:	6a3b      	ldr	r3, [r7, #32]
 8007f96:	2b0f      	cmp	r3, #15
 8007f98:	d916      	bls.n	8007fc8 <UART_SetConfig+0x508>
 8007f9a:	6a3b      	ldr	r3, [r7, #32]
 8007f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fa0:	d212      	bcs.n	8007fc8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	f023 030f 	bic.w	r3, r3, #15
 8007faa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fac:	6a3b      	ldr	r3, [r7, #32]
 8007fae:	085b      	lsrs	r3, r3, #1
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	f003 0307 	and.w	r3, r3, #7
 8007fb6:	b29a      	uxth	r2, r3
 8007fb8:	8bfb      	ldrh	r3, [r7, #30]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	8bfa      	ldrh	r2, [r7, #30]
 8007fc4:	60da      	str	r2, [r3, #12]
 8007fc6:	e062      	b.n	800808e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007fce:	e05e      	b.n	800808e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007fd0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007fd4:	2b08      	cmp	r3, #8
 8007fd6:	d828      	bhi.n	800802a <UART_SetConfig+0x56a>
 8007fd8:	a201      	add	r2, pc, #4	; (adr r2, 8007fe0 <UART_SetConfig+0x520>)
 8007fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fde:	bf00      	nop
 8007fe0:	08008005 	.word	0x08008005
 8007fe4:	0800800d 	.word	0x0800800d
 8007fe8:	08008015 	.word	0x08008015
 8007fec:	0800802b 	.word	0x0800802b
 8007ff0:	0800801b 	.word	0x0800801b
 8007ff4:	0800802b 	.word	0x0800802b
 8007ff8:	0800802b 	.word	0x0800802b
 8007ffc:	0800802b 	.word	0x0800802b
 8008000:	08008023 	.word	0x08008023
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008004:	f7fe fb92 	bl	800672c <HAL_RCC_GetPCLK1Freq>
 8008008:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800800a:	e014      	b.n	8008036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800800c:	f7fe fba4 	bl	8006758 <HAL_RCC_GetPCLK2Freq>
 8008010:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008012:	e010      	b.n	8008036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008014:	4b1a      	ldr	r3, [pc, #104]	; (8008080 <UART_SetConfig+0x5c0>)
 8008016:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008018:	e00d      	b.n	8008036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800801a:	f7fe faef 	bl	80065fc <HAL_RCC_GetSysClockFreq>
 800801e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008020:	e009      	b.n	8008036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008026:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008028:	e005      	b.n	8008036 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008034:	bf00      	nop
    }

    if (pclk != 0U)
 8008036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008038:	2b00      	cmp	r3, #0
 800803a:	d028      	beq.n	800808e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008040:	4a10      	ldr	r2, [pc, #64]	; (8008084 <UART_SetConfig+0x5c4>)
 8008042:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008046:	461a      	mov	r2, r3
 8008048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804a:	fbb3 f2f2 	udiv	r2, r3, r2
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	085b      	lsrs	r3, r3, #1
 8008054:	441a      	add	r2, r3
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	fbb2 f3f3 	udiv	r3, r2, r3
 800805e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008060:	6a3b      	ldr	r3, [r7, #32]
 8008062:	2b0f      	cmp	r3, #15
 8008064:	d910      	bls.n	8008088 <UART_SetConfig+0x5c8>
 8008066:	6a3b      	ldr	r3, [r7, #32]
 8008068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800806c:	d20c      	bcs.n	8008088 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800806e:	6a3b      	ldr	r3, [r7, #32]
 8008070:	b29a      	uxth	r2, r3
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	60da      	str	r2, [r3, #12]
 8008078:	e009      	b.n	800808e <UART_SetConfig+0x5ce>
 800807a:	bf00      	nop
 800807c:	40008000 	.word	0x40008000
 8008080:	00f42400 	.word	0x00f42400
 8008084:	0800e5c8 	.word	0x0800e5c8
      }
      else
      {
        ret = HAL_ERROR;
 8008088:	2301      	movs	r3, #1
 800808a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	2201      	movs	r2, #1
 8008092:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	2201      	movs	r2, #1
 800809a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2200      	movs	r2, #0
 80080a2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	2200      	movs	r2, #0
 80080a8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80080aa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3730      	adds	r7, #48	; 0x30
 80080b2:	46bd      	mov	sp, r7
 80080b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080080b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b083      	sub	sp, #12
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c4:	f003 0308 	and.w	r3, r3, #8
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d00a      	beq.n	80080e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	430a      	orrs	r2, r1
 80080e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00a      	beq.n	8008104 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	430a      	orrs	r2, r1
 8008102:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008108:	f003 0302 	and.w	r3, r3, #2
 800810c:	2b00      	cmp	r3, #0
 800810e:	d00a      	beq.n	8008126 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	430a      	orrs	r2, r1
 8008124:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800812a:	f003 0304 	and.w	r3, r3, #4
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00a      	beq.n	8008148 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	430a      	orrs	r2, r1
 8008146:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814c:	f003 0310 	and.w	r3, r3, #16
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00a      	beq.n	800816a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	430a      	orrs	r2, r1
 8008168:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800816e:	f003 0320 	and.w	r3, r3, #32
 8008172:	2b00      	cmp	r3, #0
 8008174:	d00a      	beq.n	800818c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	430a      	orrs	r2, r1
 800818a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008194:	2b00      	cmp	r3, #0
 8008196:	d01a      	beq.n	80081ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081b6:	d10a      	bne.n	80081ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	430a      	orrs	r2, r1
 80081cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00a      	beq.n	80081f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	430a      	orrs	r2, r1
 80081ee:	605a      	str	r2, [r3, #4]
  }
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b098      	sub	sp, #96	; 0x60
 8008200:	af02      	add	r7, sp, #8
 8008202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800820c:	f7fb f978 	bl	8003500 <HAL_GetTick>
 8008210:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0308 	and.w	r3, r3, #8
 800821c:	2b08      	cmp	r3, #8
 800821e:	d12f      	bne.n	8008280 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008220:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008224:	9300      	str	r3, [sp, #0]
 8008226:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008228:	2200      	movs	r2, #0
 800822a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 f88e 	bl	8008350 <UART_WaitOnFlagUntilTimeout>
 8008234:	4603      	mov	r3, r0
 8008236:	2b00      	cmp	r3, #0
 8008238:	d022      	beq.n	8008280 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008242:	e853 3f00 	ldrex	r3, [r3]
 8008246:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800824a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800824e:	653b      	str	r3, [r7, #80]	; 0x50
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	461a      	mov	r2, r3
 8008256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008258:	647b      	str	r3, [r7, #68]	; 0x44
 800825a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800825e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008260:	e841 2300 	strex	r3, r2, [r1]
 8008264:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1e6      	bne.n	800823a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2220      	movs	r2, #32
 8008270:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800827c:	2303      	movs	r3, #3
 800827e:	e063      	b.n	8008348 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f003 0304 	and.w	r3, r3, #4
 800828a:	2b04      	cmp	r3, #4
 800828c:	d149      	bne.n	8008322 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800828e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008292:	9300      	str	r3, [sp, #0]
 8008294:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008296:	2200      	movs	r2, #0
 8008298:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 f857 	bl	8008350 <UART_WaitOnFlagUntilTimeout>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d03c      	beq.n	8008322 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b0:	e853 3f00 	ldrex	r3, [r3]
 80082b4:	623b      	str	r3, [r7, #32]
   return(result);
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082c6:	633b      	str	r3, [r7, #48]	; 0x30
 80082c8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80082cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082ce:	e841 2300 	strex	r3, r2, [r1]
 80082d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80082d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1e6      	bne.n	80082a8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	3308      	adds	r3, #8
 80082e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	e853 3f00 	ldrex	r3, [r3]
 80082e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f023 0301 	bic.w	r3, r3, #1
 80082f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3308      	adds	r3, #8
 80082f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80082fa:	61fa      	str	r2, [r7, #28]
 80082fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fe:	69b9      	ldr	r1, [r7, #24]
 8008300:	69fa      	ldr	r2, [r7, #28]
 8008302:	e841 2300 	strex	r3, r2, [r1]
 8008306:	617b      	str	r3, [r7, #20]
   return(result);
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d1e5      	bne.n	80082da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2220      	movs	r2, #32
 8008312:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800831e:	2303      	movs	r3, #3
 8008320:	e012      	b.n	8008348 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2220      	movs	r2, #32
 8008326:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2220      	movs	r2, #32
 800832e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3758      	adds	r7, #88	; 0x58
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	60b9      	str	r1, [r7, #8]
 800835a:	603b      	str	r3, [r7, #0]
 800835c:	4613      	mov	r3, r2
 800835e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008360:	e049      	b.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008368:	d045      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800836a:	f7fb f8c9 	bl	8003500 <HAL_GetTick>
 800836e:	4602      	mov	r2, r0
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	1ad3      	subs	r3, r2, r3
 8008374:	69ba      	ldr	r2, [r7, #24]
 8008376:	429a      	cmp	r2, r3
 8008378:	d302      	bcc.n	8008380 <UART_WaitOnFlagUntilTimeout+0x30>
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d101      	bne.n	8008384 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008380:	2303      	movs	r3, #3
 8008382:	e048      	b.n	8008416 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0304 	and.w	r3, r3, #4
 800838e:	2b00      	cmp	r3, #0
 8008390:	d031      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	69db      	ldr	r3, [r3, #28]
 8008398:	f003 0308 	and.w	r3, r3, #8
 800839c:	2b08      	cmp	r3, #8
 800839e:	d110      	bne.n	80083c2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2208      	movs	r2, #8
 80083a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 f838 	bl	800841e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2208      	movs	r2, #8
 80083b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	e029      	b.n	8008416 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69db      	ldr	r3, [r3, #28]
 80083c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083d0:	d111      	bne.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	f000 f81e 	bl	800841e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2220      	movs	r2, #32
 80083e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e00f      	b.n	8008416 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69da      	ldr	r2, [r3, #28]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	4013      	ands	r3, r2
 8008400:	68ba      	ldr	r2, [r7, #8]
 8008402:	429a      	cmp	r2, r3
 8008404:	bf0c      	ite	eq
 8008406:	2301      	moveq	r3, #1
 8008408:	2300      	movne	r3, #0
 800840a:	b2db      	uxtb	r3, r3
 800840c:	461a      	mov	r2, r3
 800840e:	79fb      	ldrb	r3, [r7, #7]
 8008410:	429a      	cmp	r2, r3
 8008412:	d0a6      	beq.n	8008362 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	4618      	mov	r0, r3
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}

0800841e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800841e:	b480      	push	{r7}
 8008420:	b095      	sub	sp, #84	; 0x54
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800842e:	e853 3f00 	ldrex	r3, [r3]
 8008432:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008436:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800843a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	461a      	mov	r2, r3
 8008442:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008444:	643b      	str	r3, [r7, #64]	; 0x40
 8008446:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008448:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800844a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800844c:	e841 2300 	strex	r3, r2, [r1]
 8008450:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1e6      	bne.n	8008426 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	3308      	adds	r3, #8
 800845e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008460:	6a3b      	ldr	r3, [r7, #32]
 8008462:	e853 3f00 	ldrex	r3, [r3]
 8008466:	61fb      	str	r3, [r7, #28]
   return(result);
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800846e:	f023 0301 	bic.w	r3, r3, #1
 8008472:	64bb      	str	r3, [r7, #72]	; 0x48
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3308      	adds	r3, #8
 800847a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800847c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800847e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008482:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008484:	e841 2300 	strex	r3, r2, [r1]
 8008488:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800848a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848c:	2b00      	cmp	r3, #0
 800848e:	d1e3      	bne.n	8008458 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008494:	2b01      	cmp	r3, #1
 8008496:	d118      	bne.n	80084ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	e853 3f00 	ldrex	r3, [r3]
 80084a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	f023 0310 	bic.w	r3, r3, #16
 80084ac:	647b      	str	r3, [r7, #68]	; 0x44
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	461a      	mov	r2, r3
 80084b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084b6:	61bb      	str	r3, [r7, #24]
 80084b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	6979      	ldr	r1, [r7, #20]
 80084bc:	69ba      	ldr	r2, [r7, #24]
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	613b      	str	r3, [r7, #16]
   return(result);
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e6      	bne.n	8008498 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2220      	movs	r2, #32
 80084ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80084de:	bf00      	nop
 80084e0:	3754      	adds	r7, #84	; 0x54
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr

080084ea <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b085      	sub	sp, #20
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d101      	bne.n	8008500 <HAL_UARTEx_DisableFifoMode+0x16>
 80084fc:	2302      	movs	r3, #2
 80084fe:	e027      	b.n	8008550 <HAL_UARTEx_DisableFifoMode+0x66>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2224      	movs	r2, #36	; 0x24
 800850c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f022 0201 	bic.w	r2, r2, #1
 8008526:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800852e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2220      	movs	r2, #32
 8008542:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3714      	adds	r7, #20
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800856c:	2b01      	cmp	r3, #1
 800856e:	d101      	bne.n	8008574 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008570:	2302      	movs	r3, #2
 8008572:	e02d      	b.n	80085d0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2224      	movs	r2, #36	; 0x24
 8008580:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f022 0201 	bic.w	r2, r2, #1
 800859a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	683a      	ldr	r2, [r7, #0]
 80085ac:	430a      	orrs	r2, r1
 80085ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 f84f 	bl	8008654 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2220      	movs	r2, #32
 80085c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80085ec:	2302      	movs	r3, #2
 80085ee:	e02d      	b.n	800864c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2224      	movs	r2, #36	; 0x24
 80085fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f022 0201 	bic.w	r2, r2, #1
 8008616:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	683a      	ldr	r2, [r7, #0]
 8008628:	430a      	orrs	r2, r1
 800862a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f811 	bl	8008654 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2220      	movs	r2, #32
 800863e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800864a:	2300      	movs	r3, #0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008660:	2b00      	cmp	r3, #0
 8008662:	d108      	bne.n	8008676 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008674:	e031      	b.n	80086da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008676:	2308      	movs	r3, #8
 8008678:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800867a:	2308      	movs	r3, #8
 800867c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	689b      	ldr	r3, [r3, #8]
 8008684:	0e5b      	lsrs	r3, r3, #25
 8008686:	b2db      	uxtb	r3, r3
 8008688:	f003 0307 	and.w	r3, r3, #7
 800868c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	0f5b      	lsrs	r3, r3, #29
 8008696:	b2db      	uxtb	r3, r3
 8008698:	f003 0307 	and.w	r3, r3, #7
 800869c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800869e:	7bbb      	ldrb	r3, [r7, #14]
 80086a0:	7b3a      	ldrb	r2, [r7, #12]
 80086a2:	4911      	ldr	r1, [pc, #68]	; (80086e8 <UARTEx_SetNbDataToProcess+0x94>)
 80086a4:	5c8a      	ldrb	r2, [r1, r2]
 80086a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80086aa:	7b3a      	ldrb	r2, [r7, #12]
 80086ac:	490f      	ldr	r1, [pc, #60]	; (80086ec <UARTEx_SetNbDataToProcess+0x98>)
 80086ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80086b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80086bc:	7bfb      	ldrb	r3, [r7, #15]
 80086be:	7b7a      	ldrb	r2, [r7, #13]
 80086c0:	4909      	ldr	r1, [pc, #36]	; (80086e8 <UARTEx_SetNbDataToProcess+0x94>)
 80086c2:	5c8a      	ldrb	r2, [r1, r2]
 80086c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80086c8:	7b7a      	ldrb	r2, [r7, #13]
 80086ca:	4908      	ldr	r1, [pc, #32]	; (80086ec <UARTEx_SetNbDataToProcess+0x98>)
 80086cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80086ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80086d2:	b29a      	uxth	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80086da:	bf00      	nop
 80086dc:	3714      	adds	r7, #20
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr
 80086e6:	bf00      	nop
 80086e8:	0800e5e0 	.word	0x0800e5e0
 80086ec:	0800e5e8 	.word	0x0800e5e8

080086f0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	4603      	mov	r3, r0
 80086f8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80086fa:	2300      	movs	r3, #0
 80086fc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80086fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008702:	2b84      	cmp	r3, #132	; 0x84
 8008704:	d005      	beq.n	8008712 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008706:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	4413      	add	r3, r2
 800870e:	3303      	adds	r3, #3
 8008710:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008712:	68fb      	ldr	r3, [r7, #12]
}
 8008714:	4618      	mov	r0, r3
 8008716:	3714      	adds	r7, #20
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008724:	f000 faf6 	bl	8008d14 <vTaskStartScheduler>
  
  return osOK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	bd80      	pop	{r7, pc}

0800872e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800872e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008730:	b089      	sub	sp, #36	; 0x24
 8008732:	af04      	add	r7, sp, #16
 8008734:	6078      	str	r0, [r7, #4]
 8008736:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	695b      	ldr	r3, [r3, #20]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d020      	beq.n	8008782 <osThreadCreate+0x54>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	699b      	ldr	r3, [r3, #24]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d01c      	beq.n	8008782 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685c      	ldr	r4, [r3, #4]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	691e      	ldr	r6, [r3, #16]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800875a:	4618      	mov	r0, r3
 800875c:	f7ff ffc8 	bl	80086f0 <makeFreeRtosPriority>
 8008760:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	695b      	ldr	r3, [r3, #20]
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800876a:	9202      	str	r2, [sp, #8]
 800876c:	9301      	str	r3, [sp, #4]
 800876e:	9100      	str	r1, [sp, #0]
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	4632      	mov	r2, r6
 8008774:	4629      	mov	r1, r5
 8008776:	4620      	mov	r0, r4
 8008778:	f000 f8ed 	bl	8008956 <xTaskCreateStatic>
 800877c:	4603      	mov	r3, r0
 800877e:	60fb      	str	r3, [r7, #12]
 8008780:	e01c      	b.n	80087bc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	685c      	ldr	r4, [r3, #4]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800878e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008796:	4618      	mov	r0, r3
 8008798:	f7ff ffaa 	bl	80086f0 <makeFreeRtosPriority>
 800879c:	4602      	mov	r2, r0
 800879e:	f107 030c 	add.w	r3, r7, #12
 80087a2:	9301      	str	r3, [sp, #4]
 80087a4:	9200      	str	r2, [sp, #0]
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	4632      	mov	r2, r6
 80087aa:	4629      	mov	r1, r5
 80087ac:	4620      	mov	r0, r4
 80087ae:	f000 f92f 	bl	8008a10 <xTaskCreate>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d001      	beq.n	80087bc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80087b8:	2300      	movs	r3, #0
 80087ba:	e000      	b.n	80087be <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80087bc:	68fb      	ldr	r3, [r7, #12]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3714      	adds	r7, #20
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080087c6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b084      	sub	sp, #16
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d001      	beq.n	80087dc <osDelay+0x16>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	e000      	b.n	80087de <osDelay+0x18>
 80087dc:	2301      	movs	r3, #1
 80087de:	4618      	mov	r0, r3
 80087e0:	f000 fa64 	bl	8008cac <vTaskDelay>
  
  return osOK;
 80087e4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}

080087ee <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80087ee:	b480      	push	{r7}
 80087f0:	b083      	sub	sp, #12
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f103 0208 	add.w	r2, r3, #8
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008806:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f103 0208 	add.w	r2, r3, #8
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f103 0208 	add.w	r2, r3, #8
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008822:	bf00      	nop
 8008824:	370c      	adds	r7, #12
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr

0800882e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800882e:	b480      	push	{r7}
 8008830:	b083      	sub	sp, #12
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	689a      	ldr	r2, [r3, #8]
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	683a      	ldr	r2, [r7, #0]
 800886c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	683a      	ldr	r2, [r7, #0]
 8008872:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	601a      	str	r2, [r3, #0]
}
 8008884:	bf00      	nop
 8008886:	3714      	adds	r7, #20
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr

08008890 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008890:	b480      	push	{r7}
 8008892:	b085      	sub	sp, #20
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088a6:	d103      	bne.n	80088b0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	60fb      	str	r3, [r7, #12]
 80088ae:	e00c      	b.n	80088ca <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	3308      	adds	r3, #8
 80088b4:	60fb      	str	r3, [r7, #12]
 80088b6:	e002      	b.n	80088be <vListInsert+0x2e>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	60fb      	str	r3, [r7, #12]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68ba      	ldr	r2, [r7, #8]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d2f6      	bcs.n	80088b8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	685a      	ldr	r2, [r3, #4]
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	683a      	ldr	r2, [r7, #0]
 80088d8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	68fa      	ldr	r2, [r7, #12]
 80088de:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	683a      	ldr	r2, [r7, #0]
 80088e4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	1c5a      	adds	r2, r3, #1
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	601a      	str	r2, [r3, #0]
}
 80088f6:	bf00      	nop
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008902:	b480      	push	{r7}
 8008904:	b085      	sub	sp, #20
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	6892      	ldr	r2, [r2, #8]
 8008918:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	6852      	ldr	r2, [r2, #4]
 8008922:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	429a      	cmp	r2, r3
 800892c:	d103      	bne.n	8008936 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	689a      	ldr	r2, [r3, #8]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	1e5a      	subs	r2, r3, #1
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
}
 800894a:	4618      	mov	r0, r3
 800894c:	3714      	adds	r7, #20
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008956:	b580      	push	{r7, lr}
 8008958:	b08e      	sub	sp, #56	; 0x38
 800895a:	af04      	add	r7, sp, #16
 800895c:	60f8      	str	r0, [r7, #12]
 800895e:	60b9      	str	r1, [r7, #8]
 8008960:	607a      	str	r2, [r7, #4]
 8008962:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008966:	2b00      	cmp	r3, #0
 8008968:	d10a      	bne.n	8008980 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800896a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896e:	f383 8811 	msr	BASEPRI, r3
 8008972:	f3bf 8f6f 	isb	sy
 8008976:	f3bf 8f4f 	dsb	sy
 800897a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800897c:	bf00      	nop
 800897e:	e7fe      	b.n	800897e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008982:	2b00      	cmp	r3, #0
 8008984:	d10a      	bne.n	800899c <xTaskCreateStatic+0x46>
	__asm volatile
 8008986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800898a:	f383 8811 	msr	BASEPRI, r3
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	61fb      	str	r3, [r7, #28]
}
 8008998:	bf00      	nop
 800899a:	e7fe      	b.n	800899a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800899c:	23a0      	movs	r3, #160	; 0xa0
 800899e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	2ba0      	cmp	r3, #160	; 0xa0
 80089a4:	d00a      	beq.n	80089bc <xTaskCreateStatic+0x66>
	__asm volatile
 80089a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089aa:	f383 8811 	msr	BASEPRI, r3
 80089ae:	f3bf 8f6f 	isb	sy
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	61bb      	str	r3, [r7, #24]
}
 80089b8:	bf00      	nop
 80089ba:	e7fe      	b.n	80089ba <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80089bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80089be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d01e      	beq.n	8008a02 <xTaskCreateStatic+0xac>
 80089c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d01b      	beq.n	8008a02 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80089ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80089ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80089d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80089d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d6:	2202      	movs	r2, #2
 80089d8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80089dc:	2300      	movs	r3, #0
 80089de:	9303      	str	r3, [sp, #12]
 80089e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e2:	9302      	str	r3, [sp, #8]
 80089e4:	f107 0314 	add.w	r3, r7, #20
 80089e8:	9301      	str	r3, [sp, #4]
 80089ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ec:	9300      	str	r3, [sp, #0]
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	687a      	ldr	r2, [r7, #4]
 80089f2:	68b9      	ldr	r1, [r7, #8]
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 f851 	bl	8008a9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80089fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089fc:	f000 f8ec 	bl	8008bd8 <prvAddNewTaskToReadyList>
 8008a00:	e001      	b.n	8008a06 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008a02:	2300      	movs	r3, #0
 8008a04:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008a06:	697b      	ldr	r3, [r7, #20]
	}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3728      	adds	r7, #40	; 0x28
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b08c      	sub	sp, #48	; 0x30
 8008a14:	af04      	add	r7, sp, #16
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	603b      	str	r3, [r7, #0]
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008a20:	88fb      	ldrh	r3, [r7, #6]
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4618      	mov	r0, r3
 8008a26:	f000 feef 	bl	8009808 <pvPortMalloc>
 8008a2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d00e      	beq.n	8008a50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008a32:	20a0      	movs	r0, #160	; 0xa0
 8008a34:	f000 fee8 	bl	8009808 <pvPortMalloc>
 8008a38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008a3a:	69fb      	ldr	r3, [r7, #28]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d003      	beq.n	8008a48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	697a      	ldr	r2, [r7, #20]
 8008a44:	631a      	str	r2, [r3, #48]	; 0x30
 8008a46:	e005      	b.n	8008a54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008a48:	6978      	ldr	r0, [r7, #20]
 8008a4a:	f000 ffa9 	bl	80099a0 <vPortFree>
 8008a4e:	e001      	b.n	8008a54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008a50:	2300      	movs	r3, #0
 8008a52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d017      	beq.n	8008a8a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008a5a:	69fb      	ldr	r3, [r7, #28]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008a62:	88fa      	ldrh	r2, [r7, #6]
 8008a64:	2300      	movs	r3, #0
 8008a66:	9303      	str	r3, [sp, #12]
 8008a68:	69fb      	ldr	r3, [r7, #28]
 8008a6a:	9302      	str	r3, [sp, #8]
 8008a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a6e:	9301      	str	r3, [sp, #4]
 8008a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	68b9      	ldr	r1, [r7, #8]
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f000 f80f 	bl	8008a9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a7e:	69f8      	ldr	r0, [r7, #28]
 8008a80:	f000 f8aa 	bl	8008bd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008a84:	2301      	movs	r3, #1
 8008a86:	61bb      	str	r3, [r7, #24]
 8008a88:	e002      	b.n	8008a90 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008a8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008a8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008a90:	69bb      	ldr	r3, [r7, #24]
	}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3720      	adds	r7, #32
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
	...

08008a9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b088      	sub	sp, #32
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	60b9      	str	r1, [r7, #8]
 8008aa6:	607a      	str	r2, [r7, #4]
 8008aa8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4413      	add	r3, r2
 8008aba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008abc:	69bb      	ldr	r3, [r7, #24]
 8008abe:	f023 0307 	bic.w	r3, r3, #7
 8008ac2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008ac4:	69bb      	ldr	r3, [r7, #24]
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00a      	beq.n	8008ae4 <prvInitialiseNewTask+0x48>
	__asm volatile
 8008ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad2:	f383 8811 	msr	BASEPRI, r3
 8008ad6:	f3bf 8f6f 	isb	sy
 8008ada:	f3bf 8f4f 	dsb	sy
 8008ade:	617b      	str	r3, [r7, #20]
}
 8008ae0:	bf00      	nop
 8008ae2:	e7fe      	b.n	8008ae2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d01f      	beq.n	8008b2a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008aea:	2300      	movs	r3, #0
 8008aec:	61fb      	str	r3, [r7, #28]
 8008aee:	e012      	b.n	8008b16 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008af0:	68ba      	ldr	r2, [r7, #8]
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	4413      	add	r3, r2
 8008af6:	7819      	ldrb	r1, [r3, #0]
 8008af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	4413      	add	r3, r2
 8008afe:	3334      	adds	r3, #52	; 0x34
 8008b00:	460a      	mov	r2, r1
 8008b02:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008b04:	68ba      	ldr	r2, [r7, #8]
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	4413      	add	r3, r2
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d006      	beq.n	8008b1e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b10:	69fb      	ldr	r3, [r7, #28]
 8008b12:	3301      	adds	r3, #1
 8008b14:	61fb      	str	r3, [r7, #28]
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	2b0f      	cmp	r3, #15
 8008b1a:	d9e9      	bls.n	8008af0 <prvInitialiseNewTask+0x54>
 8008b1c:	e000      	b.n	8008b20 <prvInitialiseNewTask+0x84>
			{
				break;
 8008b1e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b22:	2200      	movs	r2, #0
 8008b24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b28:	e003      	b.n	8008b32 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b34:	2b06      	cmp	r3, #6
 8008b36:	d901      	bls.n	8008b3c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008b38:	2306      	movs	r3, #6
 8008b3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b46:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b50:	3304      	adds	r3, #4
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7ff fe6b 	bl	800882e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b5a:	3318      	adds	r3, #24
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7ff fe66 	bl	800882e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b6a:	f1c3 0207 	rsb	r2, r3, #7
 8008b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b8a:	334c      	adds	r3, #76	; 0x4c
 8008b8c:	224c      	movs	r2, #76	; 0x4c
 8008b8e:	2100      	movs	r1, #0
 8008b90:	4618      	mov	r0, r3
 8008b92:	f002 fe23 	bl	800b7dc <memset>
 8008b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b98:	4a0c      	ldr	r2, [pc, #48]	; (8008bcc <prvInitialiseNewTask+0x130>)
 8008b9a:	651a      	str	r2, [r3, #80]	; 0x50
 8008b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b9e:	4a0c      	ldr	r2, [pc, #48]	; (8008bd0 <prvInitialiseNewTask+0x134>)
 8008ba0:	655a      	str	r2, [r3, #84]	; 0x54
 8008ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba4:	4a0b      	ldr	r2, [pc, #44]	; (8008bd4 <prvInitialiseNewTask+0x138>)
 8008ba6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ba8:	683a      	ldr	r2, [r7, #0]
 8008baa:	68f9      	ldr	r1, [r7, #12]
 8008bac:	69b8      	ldr	r0, [r7, #24]
 8008bae:	f000 fc1f 	bl	80093f0 <pxPortInitialiseStack>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d002      	beq.n	8008bc4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bc2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bc4:	bf00      	nop
 8008bc6:	3720      	adds	r7, #32
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	200014f8 	.word	0x200014f8
 8008bd0:	20001560 	.word	0x20001560
 8008bd4:	200015c8 	.word	0x200015c8

08008bd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008be0:	f000 fd30 	bl	8009644 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008be4:	4b2a      	ldr	r3, [pc, #168]	; (8008c90 <prvAddNewTaskToReadyList+0xb8>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	3301      	adds	r3, #1
 8008bea:	4a29      	ldr	r2, [pc, #164]	; (8008c90 <prvAddNewTaskToReadyList+0xb8>)
 8008bec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008bee:	4b29      	ldr	r3, [pc, #164]	; (8008c94 <prvAddNewTaskToReadyList+0xbc>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d109      	bne.n	8008c0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008bf6:	4a27      	ldr	r2, [pc, #156]	; (8008c94 <prvAddNewTaskToReadyList+0xbc>)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008bfc:	4b24      	ldr	r3, [pc, #144]	; (8008c90 <prvAddNewTaskToReadyList+0xb8>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d110      	bne.n	8008c26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008c04:	f000 facc 	bl	80091a0 <prvInitialiseTaskLists>
 8008c08:	e00d      	b.n	8008c26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008c0a:	4b23      	ldr	r3, [pc, #140]	; (8008c98 <prvAddNewTaskToReadyList+0xc0>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d109      	bne.n	8008c26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008c12:	4b20      	ldr	r3, [pc, #128]	; (8008c94 <prvAddNewTaskToReadyList+0xbc>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d802      	bhi.n	8008c26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008c20:	4a1c      	ldr	r2, [pc, #112]	; (8008c94 <prvAddNewTaskToReadyList+0xbc>)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008c26:	4b1d      	ldr	r3, [pc, #116]	; (8008c9c <prvAddNewTaskToReadyList+0xc4>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	4a1b      	ldr	r2, [pc, #108]	; (8008c9c <prvAddNewTaskToReadyList+0xc4>)
 8008c2e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c34:	2201      	movs	r2, #1
 8008c36:	409a      	lsls	r2, r3
 8008c38:	4b19      	ldr	r3, [pc, #100]	; (8008ca0 <prvAddNewTaskToReadyList+0xc8>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	4a18      	ldr	r2, [pc, #96]	; (8008ca0 <prvAddNewTaskToReadyList+0xc8>)
 8008c40:	6013      	str	r3, [r2, #0]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c46:	4613      	mov	r3, r2
 8008c48:	009b      	lsls	r3, r3, #2
 8008c4a:	4413      	add	r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	4a15      	ldr	r2, [pc, #84]	; (8008ca4 <prvAddNewTaskToReadyList+0xcc>)
 8008c50:	441a      	add	r2, r3
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	3304      	adds	r3, #4
 8008c56:	4619      	mov	r1, r3
 8008c58:	4610      	mov	r0, r2
 8008c5a:	f7ff fdf5 	bl	8008848 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008c5e:	f000 fd21 	bl	80096a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008c62:	4b0d      	ldr	r3, [pc, #52]	; (8008c98 <prvAddNewTaskToReadyList+0xc0>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d00e      	beq.n	8008c88 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008c6a:	4b0a      	ldr	r3, [pc, #40]	; (8008c94 <prvAddNewTaskToReadyList+0xbc>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d207      	bcs.n	8008c88 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008c78:	4b0b      	ldr	r3, [pc, #44]	; (8008ca8 <prvAddNewTaskToReadyList+0xd0>)
 8008c7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c7e:	601a      	str	r2, [r3, #0]
 8008c80:	f3bf 8f4f 	dsb	sy
 8008c84:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c88:	bf00      	nop
 8008c8a:	3708      	adds	r7, #8
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	200008ec 	.word	0x200008ec
 8008c94:	200007ec 	.word	0x200007ec
 8008c98:	200008f8 	.word	0x200008f8
 8008c9c:	20000908 	.word	0x20000908
 8008ca0:	200008f4 	.word	0x200008f4
 8008ca4:	200007f0 	.word	0x200007f0
 8008ca8:	e000ed04 	.word	0xe000ed04

08008cac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d017      	beq.n	8008cee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008cbe:	4b13      	ldr	r3, [pc, #76]	; (8008d0c <vTaskDelay+0x60>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00a      	beq.n	8008cdc <vTaskDelay+0x30>
	__asm volatile
 8008cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cca:	f383 8811 	msr	BASEPRI, r3
 8008cce:	f3bf 8f6f 	isb	sy
 8008cd2:	f3bf 8f4f 	dsb	sy
 8008cd6:	60bb      	str	r3, [r7, #8]
}
 8008cd8:	bf00      	nop
 8008cda:	e7fe      	b.n	8008cda <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008cdc:	f000 f884 	bl	8008de8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008ce0:	2100      	movs	r1, #0
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 fb1e 	bl	8009324 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008ce8:	f000 f88c 	bl	8008e04 <xTaskResumeAll>
 8008cec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d107      	bne.n	8008d04 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008cf4:	4b06      	ldr	r3, [pc, #24]	; (8008d10 <vTaskDelay+0x64>)
 8008cf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cfa:	601a      	str	r2, [r3, #0]
 8008cfc:	f3bf 8f4f 	dsb	sy
 8008d00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d04:	bf00      	nop
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	20000914 	.word	0x20000914
 8008d10:	e000ed04 	.word	0xe000ed04

08008d14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b08a      	sub	sp, #40	; 0x28
 8008d18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008d22:	463a      	mov	r2, r7
 8008d24:	1d39      	adds	r1, r7, #4
 8008d26:	f107 0308 	add.w	r3, r7, #8
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f7f8 f978 	bl	8001020 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008d30:	6839      	ldr	r1, [r7, #0]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	68ba      	ldr	r2, [r7, #8]
 8008d36:	9202      	str	r2, [sp, #8]
 8008d38:	9301      	str	r3, [sp, #4]
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	9300      	str	r3, [sp, #0]
 8008d3e:	2300      	movs	r3, #0
 8008d40:	460a      	mov	r2, r1
 8008d42:	4921      	ldr	r1, [pc, #132]	; (8008dc8 <vTaskStartScheduler+0xb4>)
 8008d44:	4821      	ldr	r0, [pc, #132]	; (8008dcc <vTaskStartScheduler+0xb8>)
 8008d46:	f7ff fe06 	bl	8008956 <xTaskCreateStatic>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	4a20      	ldr	r2, [pc, #128]	; (8008dd0 <vTaskStartScheduler+0xbc>)
 8008d4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008d50:	4b1f      	ldr	r3, [pc, #124]	; (8008dd0 <vTaskStartScheduler+0xbc>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d002      	beq.n	8008d5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	617b      	str	r3, [r7, #20]
 8008d5c:	e001      	b.n	8008d62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d11b      	bne.n	8008da0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8008d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6c:	f383 8811 	msr	BASEPRI, r3
 8008d70:	f3bf 8f6f 	isb	sy
 8008d74:	f3bf 8f4f 	dsb	sy
 8008d78:	613b      	str	r3, [r7, #16]
}
 8008d7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008d7c:	4b15      	ldr	r3, [pc, #84]	; (8008dd4 <vTaskStartScheduler+0xc0>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	334c      	adds	r3, #76	; 0x4c
 8008d82:	4a15      	ldr	r2, [pc, #84]	; (8008dd8 <vTaskStartScheduler+0xc4>)
 8008d84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008d86:	4b15      	ldr	r3, [pc, #84]	; (8008ddc <vTaskStartScheduler+0xc8>)
 8008d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008d8e:	4b14      	ldr	r3, [pc, #80]	; (8008de0 <vTaskStartScheduler+0xcc>)
 8008d90:	2201      	movs	r2, #1
 8008d92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008d94:	4b13      	ldr	r3, [pc, #76]	; (8008de4 <vTaskStartScheduler+0xd0>)
 8008d96:	2200      	movs	r2, #0
 8008d98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008d9a:	f000 fbb1 	bl	8009500 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008d9e:	e00e      	b.n	8008dbe <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008da6:	d10a      	bne.n	8008dbe <vTaskStartScheduler+0xaa>
	__asm volatile
 8008da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	60fb      	str	r3, [r7, #12]
}
 8008dba:	bf00      	nop
 8008dbc:	e7fe      	b.n	8008dbc <vTaskStartScheduler+0xa8>
}
 8008dbe:	bf00      	nop
 8008dc0:	3718      	adds	r7, #24
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop
 8008dc8:	0800e578 	.word	0x0800e578
 8008dcc:	08009171 	.word	0x08009171
 8008dd0:	20000910 	.word	0x20000910
 8008dd4:	200007ec 	.word	0x200007ec
 8008dd8:	2000025c 	.word	0x2000025c
 8008ddc:	2000090c 	.word	0x2000090c
 8008de0:	200008f8 	.word	0x200008f8
 8008de4:	200008f0 	.word	0x200008f0

08008de8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008de8:	b480      	push	{r7}
 8008dea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008dec:	4b04      	ldr	r3, [pc, #16]	; (8008e00 <vTaskSuspendAll+0x18>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	3301      	adds	r3, #1
 8008df2:	4a03      	ldr	r2, [pc, #12]	; (8008e00 <vTaskSuspendAll+0x18>)
 8008df4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008df6:	bf00      	nop
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr
 8008e00:	20000914 	.word	0x20000914

08008e04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008e12:	4b41      	ldr	r3, [pc, #260]	; (8008f18 <xTaskResumeAll+0x114>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d10a      	bne.n	8008e30 <xTaskResumeAll+0x2c>
	__asm volatile
 8008e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e1e:	f383 8811 	msr	BASEPRI, r3
 8008e22:	f3bf 8f6f 	isb	sy
 8008e26:	f3bf 8f4f 	dsb	sy
 8008e2a:	603b      	str	r3, [r7, #0]
}
 8008e2c:	bf00      	nop
 8008e2e:	e7fe      	b.n	8008e2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008e30:	f000 fc08 	bl	8009644 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008e34:	4b38      	ldr	r3, [pc, #224]	; (8008f18 <xTaskResumeAll+0x114>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	4a37      	ldr	r2, [pc, #220]	; (8008f18 <xTaskResumeAll+0x114>)
 8008e3c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e3e:	4b36      	ldr	r3, [pc, #216]	; (8008f18 <xTaskResumeAll+0x114>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d161      	bne.n	8008f0a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008e46:	4b35      	ldr	r3, [pc, #212]	; (8008f1c <xTaskResumeAll+0x118>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d05d      	beq.n	8008f0a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e4e:	e02e      	b.n	8008eae <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e50:	4b33      	ldr	r3, [pc, #204]	; (8008f20 <xTaskResumeAll+0x11c>)
 8008e52:	68db      	ldr	r3, [r3, #12]
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	3318      	adds	r3, #24
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f7ff fd50 	bl	8008902 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	3304      	adds	r3, #4
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7ff fd4b 	bl	8008902 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e70:	2201      	movs	r2, #1
 8008e72:	409a      	lsls	r2, r3
 8008e74:	4b2b      	ldr	r3, [pc, #172]	; (8008f24 <xTaskResumeAll+0x120>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	4a2a      	ldr	r2, [pc, #168]	; (8008f24 <xTaskResumeAll+0x120>)
 8008e7c:	6013      	str	r3, [r2, #0]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e82:	4613      	mov	r3, r2
 8008e84:	009b      	lsls	r3, r3, #2
 8008e86:	4413      	add	r3, r2
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	4a27      	ldr	r2, [pc, #156]	; (8008f28 <xTaskResumeAll+0x124>)
 8008e8c:	441a      	add	r2, r3
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	3304      	adds	r3, #4
 8008e92:	4619      	mov	r1, r3
 8008e94:	4610      	mov	r0, r2
 8008e96:	f7ff fcd7 	bl	8008848 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e9e:	4b23      	ldr	r3, [pc, #140]	; (8008f2c <xTaskResumeAll+0x128>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d302      	bcc.n	8008eae <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008ea8:	4b21      	ldr	r3, [pc, #132]	; (8008f30 <xTaskResumeAll+0x12c>)
 8008eaa:	2201      	movs	r2, #1
 8008eac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008eae:	4b1c      	ldr	r3, [pc, #112]	; (8008f20 <xTaskResumeAll+0x11c>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d1cc      	bne.n	8008e50 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d001      	beq.n	8008ec0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008ebc:	f000 fa12 	bl	80092e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008ec0:	4b1c      	ldr	r3, [pc, #112]	; (8008f34 <xTaskResumeAll+0x130>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d010      	beq.n	8008eee <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008ecc:	f000 f836 	bl	8008f3c <xTaskIncrementTick>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d002      	beq.n	8008edc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008ed6:	4b16      	ldr	r3, [pc, #88]	; (8008f30 <xTaskResumeAll+0x12c>)
 8008ed8:	2201      	movs	r2, #1
 8008eda:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d1f1      	bne.n	8008ecc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008ee8:	4b12      	ldr	r3, [pc, #72]	; (8008f34 <xTaskResumeAll+0x130>)
 8008eea:	2200      	movs	r2, #0
 8008eec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008eee:	4b10      	ldr	r3, [pc, #64]	; (8008f30 <xTaskResumeAll+0x12c>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d009      	beq.n	8008f0a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008efa:	4b0f      	ldr	r3, [pc, #60]	; (8008f38 <xTaskResumeAll+0x134>)
 8008efc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f00:	601a      	str	r2, [r3, #0]
 8008f02:	f3bf 8f4f 	dsb	sy
 8008f06:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f0a:	f000 fbcb 	bl	80096a4 <vPortExitCritical>

	return xAlreadyYielded;
 8008f0e:	68bb      	ldr	r3, [r7, #8]
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	20000914 	.word	0x20000914
 8008f1c:	200008ec 	.word	0x200008ec
 8008f20:	200008ac 	.word	0x200008ac
 8008f24:	200008f4 	.word	0x200008f4
 8008f28:	200007f0 	.word	0x200007f0
 8008f2c:	200007ec 	.word	0x200007ec
 8008f30:	20000900 	.word	0x20000900
 8008f34:	200008fc 	.word	0x200008fc
 8008f38:	e000ed04 	.word	0xe000ed04

08008f3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b086      	sub	sp, #24
 8008f40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008f42:	2300      	movs	r3, #0
 8008f44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f46:	4b4e      	ldr	r3, [pc, #312]	; (8009080 <xTaskIncrementTick+0x144>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	f040 808e 	bne.w	800906c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008f50:	4b4c      	ldr	r3, [pc, #304]	; (8009084 <xTaskIncrementTick+0x148>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	3301      	adds	r3, #1
 8008f56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008f58:	4a4a      	ldr	r2, [pc, #296]	; (8009084 <xTaskIncrementTick+0x148>)
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d120      	bne.n	8008fa6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008f64:	4b48      	ldr	r3, [pc, #288]	; (8009088 <xTaskIncrementTick+0x14c>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00a      	beq.n	8008f84 <xTaskIncrementTick+0x48>
	__asm volatile
 8008f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f72:	f383 8811 	msr	BASEPRI, r3
 8008f76:	f3bf 8f6f 	isb	sy
 8008f7a:	f3bf 8f4f 	dsb	sy
 8008f7e:	603b      	str	r3, [r7, #0]
}
 8008f80:	bf00      	nop
 8008f82:	e7fe      	b.n	8008f82 <xTaskIncrementTick+0x46>
 8008f84:	4b40      	ldr	r3, [pc, #256]	; (8009088 <xTaskIncrementTick+0x14c>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	60fb      	str	r3, [r7, #12]
 8008f8a:	4b40      	ldr	r3, [pc, #256]	; (800908c <xTaskIncrementTick+0x150>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a3e      	ldr	r2, [pc, #248]	; (8009088 <xTaskIncrementTick+0x14c>)
 8008f90:	6013      	str	r3, [r2, #0]
 8008f92:	4a3e      	ldr	r2, [pc, #248]	; (800908c <xTaskIncrementTick+0x150>)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6013      	str	r3, [r2, #0]
 8008f98:	4b3d      	ldr	r3, [pc, #244]	; (8009090 <xTaskIncrementTick+0x154>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	4a3c      	ldr	r2, [pc, #240]	; (8009090 <xTaskIncrementTick+0x154>)
 8008fa0:	6013      	str	r3, [r2, #0]
 8008fa2:	f000 f99f 	bl	80092e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008fa6:	4b3b      	ldr	r3, [pc, #236]	; (8009094 <xTaskIncrementTick+0x158>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	693a      	ldr	r2, [r7, #16]
 8008fac:	429a      	cmp	r2, r3
 8008fae:	d348      	bcc.n	8009042 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fb0:	4b35      	ldr	r3, [pc, #212]	; (8009088 <xTaskIncrementTick+0x14c>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d104      	bne.n	8008fc4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fba:	4b36      	ldr	r3, [pc, #216]	; (8009094 <xTaskIncrementTick+0x158>)
 8008fbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008fc0:	601a      	str	r2, [r3, #0]
					break;
 8008fc2:	e03e      	b.n	8009042 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fc4:	4b30      	ldr	r3, [pc, #192]	; (8009088 <xTaskIncrementTick+0x14c>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	68db      	ldr	r3, [r3, #12]
 8008fcc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008fd4:	693a      	ldr	r2, [r7, #16]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d203      	bcs.n	8008fe4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008fdc:	4a2d      	ldr	r2, [pc, #180]	; (8009094 <xTaskIncrementTick+0x158>)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008fe2:	e02e      	b.n	8009042 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	3304      	adds	r3, #4
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7ff fc8a 	bl	8008902 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d004      	beq.n	8009000 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	3318      	adds	r3, #24
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f7ff fc81 	bl	8008902 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009004:	2201      	movs	r2, #1
 8009006:	409a      	lsls	r2, r3
 8009008:	4b23      	ldr	r3, [pc, #140]	; (8009098 <xTaskIncrementTick+0x15c>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4313      	orrs	r3, r2
 800900e:	4a22      	ldr	r2, [pc, #136]	; (8009098 <xTaskIncrementTick+0x15c>)
 8009010:	6013      	str	r3, [r2, #0]
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009016:	4613      	mov	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	4413      	add	r3, r2
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	4a1f      	ldr	r2, [pc, #124]	; (800909c <xTaskIncrementTick+0x160>)
 8009020:	441a      	add	r2, r3
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	3304      	adds	r3, #4
 8009026:	4619      	mov	r1, r3
 8009028:	4610      	mov	r0, r2
 800902a:	f7ff fc0d 	bl	8008848 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009032:	4b1b      	ldr	r3, [pc, #108]	; (80090a0 <xTaskIncrementTick+0x164>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009038:	429a      	cmp	r2, r3
 800903a:	d3b9      	bcc.n	8008fb0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800903c:	2301      	movs	r3, #1
 800903e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009040:	e7b6      	b.n	8008fb0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009042:	4b17      	ldr	r3, [pc, #92]	; (80090a0 <xTaskIncrementTick+0x164>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009048:	4914      	ldr	r1, [pc, #80]	; (800909c <xTaskIncrementTick+0x160>)
 800904a:	4613      	mov	r3, r2
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	4413      	add	r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	440b      	add	r3, r1
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	2b01      	cmp	r3, #1
 8009058:	d901      	bls.n	800905e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800905a:	2301      	movs	r3, #1
 800905c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800905e:	4b11      	ldr	r3, [pc, #68]	; (80090a4 <xTaskIncrementTick+0x168>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d007      	beq.n	8009076 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8009066:	2301      	movs	r3, #1
 8009068:	617b      	str	r3, [r7, #20]
 800906a:	e004      	b.n	8009076 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800906c:	4b0e      	ldr	r3, [pc, #56]	; (80090a8 <xTaskIncrementTick+0x16c>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	3301      	adds	r3, #1
 8009072:	4a0d      	ldr	r2, [pc, #52]	; (80090a8 <xTaskIncrementTick+0x16c>)
 8009074:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009076:	697b      	ldr	r3, [r7, #20]
}
 8009078:	4618      	mov	r0, r3
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	20000914 	.word	0x20000914
 8009084:	200008f0 	.word	0x200008f0
 8009088:	200008a4 	.word	0x200008a4
 800908c:	200008a8 	.word	0x200008a8
 8009090:	20000904 	.word	0x20000904
 8009094:	2000090c 	.word	0x2000090c
 8009098:	200008f4 	.word	0x200008f4
 800909c:	200007f0 	.word	0x200007f0
 80090a0:	200007ec 	.word	0x200007ec
 80090a4:	20000900 	.word	0x20000900
 80090a8:	200008fc 	.word	0x200008fc

080090ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80090ac:	b480      	push	{r7}
 80090ae:	b087      	sub	sp, #28
 80090b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80090b2:	4b29      	ldr	r3, [pc, #164]	; (8009158 <vTaskSwitchContext+0xac>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d003      	beq.n	80090c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80090ba:	4b28      	ldr	r3, [pc, #160]	; (800915c <vTaskSwitchContext+0xb0>)
 80090bc:	2201      	movs	r2, #1
 80090be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80090c0:	e044      	b.n	800914c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80090c2:	4b26      	ldr	r3, [pc, #152]	; (800915c <vTaskSwitchContext+0xb0>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090c8:	4b25      	ldr	r3, [pc, #148]	; (8009160 <vTaskSwitchContext+0xb4>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	fab3 f383 	clz	r3, r3
 80090d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80090d6:	7afb      	ldrb	r3, [r7, #11]
 80090d8:	f1c3 031f 	rsb	r3, r3, #31
 80090dc:	617b      	str	r3, [r7, #20]
 80090de:	4921      	ldr	r1, [pc, #132]	; (8009164 <vTaskSwitchContext+0xb8>)
 80090e0:	697a      	ldr	r2, [r7, #20]
 80090e2:	4613      	mov	r3, r2
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	4413      	add	r3, r2
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	440b      	add	r3, r1
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d10a      	bne.n	8009108 <vTaskSwitchContext+0x5c>
	__asm volatile
 80090f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f6:	f383 8811 	msr	BASEPRI, r3
 80090fa:	f3bf 8f6f 	isb	sy
 80090fe:	f3bf 8f4f 	dsb	sy
 8009102:	607b      	str	r3, [r7, #4]
}
 8009104:	bf00      	nop
 8009106:	e7fe      	b.n	8009106 <vTaskSwitchContext+0x5a>
 8009108:	697a      	ldr	r2, [r7, #20]
 800910a:	4613      	mov	r3, r2
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	4413      	add	r3, r2
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4a14      	ldr	r2, [pc, #80]	; (8009164 <vTaskSwitchContext+0xb8>)
 8009114:	4413      	add	r3, r2
 8009116:	613b      	str	r3, [r7, #16]
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	685a      	ldr	r2, [r3, #4]
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	605a      	str	r2, [r3, #4]
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	685a      	ldr	r2, [r3, #4]
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	3308      	adds	r3, #8
 800912a:	429a      	cmp	r2, r3
 800912c:	d104      	bne.n	8009138 <vTaskSwitchContext+0x8c>
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	685a      	ldr	r2, [r3, #4]
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	605a      	str	r2, [r3, #4]
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	4a0a      	ldr	r2, [pc, #40]	; (8009168 <vTaskSwitchContext+0xbc>)
 8009140:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009142:	4b09      	ldr	r3, [pc, #36]	; (8009168 <vTaskSwitchContext+0xbc>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	334c      	adds	r3, #76	; 0x4c
 8009148:	4a08      	ldr	r2, [pc, #32]	; (800916c <vTaskSwitchContext+0xc0>)
 800914a:	6013      	str	r3, [r2, #0]
}
 800914c:	bf00      	nop
 800914e:	371c      	adds	r7, #28
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr
 8009158:	20000914 	.word	0x20000914
 800915c:	20000900 	.word	0x20000900
 8009160:	200008f4 	.word	0x200008f4
 8009164:	200007f0 	.word	0x200007f0
 8009168:	200007ec 	.word	0x200007ec
 800916c:	2000025c 	.word	0x2000025c

08009170 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009178:	f000 f852 	bl	8009220 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800917c:	4b06      	ldr	r3, [pc, #24]	; (8009198 <prvIdleTask+0x28>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b01      	cmp	r3, #1
 8009182:	d9f9      	bls.n	8009178 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009184:	4b05      	ldr	r3, [pc, #20]	; (800919c <prvIdleTask+0x2c>)
 8009186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800918a:	601a      	str	r2, [r3, #0]
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009194:	e7f0      	b.n	8009178 <prvIdleTask+0x8>
 8009196:	bf00      	nop
 8009198:	200007f0 	.word	0x200007f0
 800919c:	e000ed04 	.word	0xe000ed04

080091a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091a6:	2300      	movs	r3, #0
 80091a8:	607b      	str	r3, [r7, #4]
 80091aa:	e00c      	b.n	80091c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	4613      	mov	r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4413      	add	r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	4a12      	ldr	r2, [pc, #72]	; (8009200 <prvInitialiseTaskLists+0x60>)
 80091b8:	4413      	add	r3, r2
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7ff fb17 	bl	80087ee <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	3301      	adds	r3, #1
 80091c4:	607b      	str	r3, [r7, #4]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2b06      	cmp	r3, #6
 80091ca:	d9ef      	bls.n	80091ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80091cc:	480d      	ldr	r0, [pc, #52]	; (8009204 <prvInitialiseTaskLists+0x64>)
 80091ce:	f7ff fb0e 	bl	80087ee <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80091d2:	480d      	ldr	r0, [pc, #52]	; (8009208 <prvInitialiseTaskLists+0x68>)
 80091d4:	f7ff fb0b 	bl	80087ee <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80091d8:	480c      	ldr	r0, [pc, #48]	; (800920c <prvInitialiseTaskLists+0x6c>)
 80091da:	f7ff fb08 	bl	80087ee <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80091de:	480c      	ldr	r0, [pc, #48]	; (8009210 <prvInitialiseTaskLists+0x70>)
 80091e0:	f7ff fb05 	bl	80087ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80091e4:	480b      	ldr	r0, [pc, #44]	; (8009214 <prvInitialiseTaskLists+0x74>)
 80091e6:	f7ff fb02 	bl	80087ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80091ea:	4b0b      	ldr	r3, [pc, #44]	; (8009218 <prvInitialiseTaskLists+0x78>)
 80091ec:	4a05      	ldr	r2, [pc, #20]	; (8009204 <prvInitialiseTaskLists+0x64>)
 80091ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80091f0:	4b0a      	ldr	r3, [pc, #40]	; (800921c <prvInitialiseTaskLists+0x7c>)
 80091f2:	4a05      	ldr	r2, [pc, #20]	; (8009208 <prvInitialiseTaskLists+0x68>)
 80091f4:	601a      	str	r2, [r3, #0]
}
 80091f6:	bf00      	nop
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	200007f0 	.word	0x200007f0
 8009204:	2000087c 	.word	0x2000087c
 8009208:	20000890 	.word	0x20000890
 800920c:	200008ac 	.word	0x200008ac
 8009210:	200008c0 	.word	0x200008c0
 8009214:	200008d8 	.word	0x200008d8
 8009218:	200008a4 	.word	0x200008a4
 800921c:	200008a8 	.word	0x200008a8

08009220 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009226:	e019      	b.n	800925c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009228:	f000 fa0c 	bl	8009644 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800922c:	4b10      	ldr	r3, [pc, #64]	; (8009270 <prvCheckTasksWaitingTermination+0x50>)
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	68db      	ldr	r3, [r3, #12]
 8009232:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	3304      	adds	r3, #4
 8009238:	4618      	mov	r0, r3
 800923a:	f7ff fb62 	bl	8008902 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800923e:	4b0d      	ldr	r3, [pc, #52]	; (8009274 <prvCheckTasksWaitingTermination+0x54>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	3b01      	subs	r3, #1
 8009244:	4a0b      	ldr	r2, [pc, #44]	; (8009274 <prvCheckTasksWaitingTermination+0x54>)
 8009246:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009248:	4b0b      	ldr	r3, [pc, #44]	; (8009278 <prvCheckTasksWaitingTermination+0x58>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	3b01      	subs	r3, #1
 800924e:	4a0a      	ldr	r2, [pc, #40]	; (8009278 <prvCheckTasksWaitingTermination+0x58>)
 8009250:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009252:	f000 fa27 	bl	80096a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 f810 	bl	800927c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800925c:	4b06      	ldr	r3, [pc, #24]	; (8009278 <prvCheckTasksWaitingTermination+0x58>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d1e1      	bne.n	8009228 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009264:	bf00      	nop
 8009266:	bf00      	nop
 8009268:	3708      	adds	r7, #8
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	200008c0 	.word	0x200008c0
 8009274:	200008ec 	.word	0x200008ec
 8009278:	200008d4 	.word	0x200008d4

0800927c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	334c      	adds	r3, #76	; 0x4c
 8009288:	4618      	mov	r0, r3
 800928a:	f002 fab3 	bl	800b7f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8009294:	2b00      	cmp	r3, #0
 8009296:	d108      	bne.n	80092aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800929c:	4618      	mov	r0, r3
 800929e:	f000 fb7f 	bl	80099a0 <vPortFree>
				vPortFree( pxTCB );
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f000 fb7c 	bl	80099a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80092a8:	e018      	b.n	80092dc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d103      	bne.n	80092bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 fb73 	bl	80099a0 <vPortFree>
	}
 80092ba:	e00f      	b.n	80092dc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d00a      	beq.n	80092dc <prvDeleteTCB+0x60>
	__asm volatile
 80092c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ca:	f383 8811 	msr	BASEPRI, r3
 80092ce:	f3bf 8f6f 	isb	sy
 80092d2:	f3bf 8f4f 	dsb	sy
 80092d6:	60fb      	str	r3, [r7, #12]
}
 80092d8:	bf00      	nop
 80092da:	e7fe      	b.n	80092da <prvDeleteTCB+0x5e>
	}
 80092dc:	bf00      	nop
 80092de:	3710      	adds	r7, #16
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80092e4:	b480      	push	{r7}
 80092e6:	b083      	sub	sp, #12
 80092e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092ea:	4b0c      	ldr	r3, [pc, #48]	; (800931c <prvResetNextTaskUnblockTime+0x38>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d104      	bne.n	80092fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80092f4:	4b0a      	ldr	r3, [pc, #40]	; (8009320 <prvResetNextTaskUnblockTime+0x3c>)
 80092f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80092fc:	e008      	b.n	8009310 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092fe:	4b07      	ldr	r3, [pc, #28]	; (800931c <prvResetNextTaskUnblockTime+0x38>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	4a04      	ldr	r2, [pc, #16]	; (8009320 <prvResetNextTaskUnblockTime+0x3c>)
 800930e:	6013      	str	r3, [r2, #0]
}
 8009310:	bf00      	nop
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr
 800931c:	200008a4 	.word	0x200008a4
 8009320:	2000090c 	.word	0x2000090c

08009324 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800932e:	4b29      	ldr	r3, [pc, #164]	; (80093d4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009334:	4b28      	ldr	r3, [pc, #160]	; (80093d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	3304      	adds	r3, #4
 800933a:	4618      	mov	r0, r3
 800933c:	f7ff fae1 	bl	8008902 <uxListRemove>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d10b      	bne.n	800935e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009346:	4b24      	ldr	r3, [pc, #144]	; (80093d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800934c:	2201      	movs	r2, #1
 800934e:	fa02 f303 	lsl.w	r3, r2, r3
 8009352:	43da      	mvns	r2, r3
 8009354:	4b21      	ldr	r3, [pc, #132]	; (80093dc <prvAddCurrentTaskToDelayedList+0xb8>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4013      	ands	r3, r2
 800935a:	4a20      	ldr	r2, [pc, #128]	; (80093dc <prvAddCurrentTaskToDelayedList+0xb8>)
 800935c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009364:	d10a      	bne.n	800937c <prvAddCurrentTaskToDelayedList+0x58>
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d007      	beq.n	800937c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800936c:	4b1a      	ldr	r3, [pc, #104]	; (80093d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	3304      	adds	r3, #4
 8009372:	4619      	mov	r1, r3
 8009374:	481a      	ldr	r0, [pc, #104]	; (80093e0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009376:	f7ff fa67 	bl	8008848 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800937a:	e026      	b.n	80093ca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4413      	add	r3, r2
 8009382:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009384:	4b14      	ldr	r3, [pc, #80]	; (80093d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	429a      	cmp	r2, r3
 8009392:	d209      	bcs.n	80093a8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009394:	4b13      	ldr	r3, [pc, #76]	; (80093e4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009396:	681a      	ldr	r2, [r3, #0]
 8009398:	4b0f      	ldr	r3, [pc, #60]	; (80093d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	3304      	adds	r3, #4
 800939e:	4619      	mov	r1, r3
 80093a0:	4610      	mov	r0, r2
 80093a2:	f7ff fa75 	bl	8008890 <vListInsert>
}
 80093a6:	e010      	b.n	80093ca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093a8:	4b0f      	ldr	r3, [pc, #60]	; (80093e8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	4b0a      	ldr	r3, [pc, #40]	; (80093d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	3304      	adds	r3, #4
 80093b2:	4619      	mov	r1, r3
 80093b4:	4610      	mov	r0, r2
 80093b6:	f7ff fa6b 	bl	8008890 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80093ba:	4b0c      	ldr	r3, [pc, #48]	; (80093ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	68ba      	ldr	r2, [r7, #8]
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d202      	bcs.n	80093ca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80093c4:	4a09      	ldr	r2, [pc, #36]	; (80093ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	6013      	str	r3, [r2, #0]
}
 80093ca:	bf00      	nop
 80093cc:	3710      	adds	r7, #16
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
 80093d2:	bf00      	nop
 80093d4:	200008f0 	.word	0x200008f0
 80093d8:	200007ec 	.word	0x200007ec
 80093dc:	200008f4 	.word	0x200008f4
 80093e0:	200008d8 	.word	0x200008d8
 80093e4:	200008a8 	.word	0x200008a8
 80093e8:	200008a4 	.word	0x200008a4
 80093ec:	2000090c 	.word	0x2000090c

080093f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80093f0:	b480      	push	{r7}
 80093f2:	b085      	sub	sp, #20
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	3b04      	subs	r3, #4
 8009400:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009408:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	3b04      	subs	r3, #4
 800940e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	f023 0201 	bic.w	r2, r3, #1
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	3b04      	subs	r3, #4
 800941e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009420:	4a0c      	ldr	r2, [pc, #48]	; (8009454 <pxPortInitialiseStack+0x64>)
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	3b14      	subs	r3, #20
 800942a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800942c:	687a      	ldr	r2, [r7, #4]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	3b04      	subs	r3, #4
 8009436:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f06f 0202 	mvn.w	r2, #2
 800943e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	3b20      	subs	r3, #32
 8009444:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009446:	68fb      	ldr	r3, [r7, #12]
}
 8009448:	4618      	mov	r0, r3
 800944a:	3714      	adds	r7, #20
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	08009459 	.word	0x08009459

08009458 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009458:	b480      	push	{r7}
 800945a:	b085      	sub	sp, #20
 800945c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800945e:	2300      	movs	r3, #0
 8009460:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009462:	4b12      	ldr	r3, [pc, #72]	; (80094ac <prvTaskExitError+0x54>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800946a:	d00a      	beq.n	8009482 <prvTaskExitError+0x2a>
	__asm volatile
 800946c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009470:	f383 8811 	msr	BASEPRI, r3
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	f3bf 8f4f 	dsb	sy
 800947c:	60fb      	str	r3, [r7, #12]
}
 800947e:	bf00      	nop
 8009480:	e7fe      	b.n	8009480 <prvTaskExitError+0x28>
	__asm volatile
 8009482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009486:	f383 8811 	msr	BASEPRI, r3
 800948a:	f3bf 8f6f 	isb	sy
 800948e:	f3bf 8f4f 	dsb	sy
 8009492:	60bb      	str	r3, [r7, #8]
}
 8009494:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009496:	bf00      	nop
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d0fc      	beq.n	8009498 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800949e:	bf00      	nop
 80094a0:	bf00      	nop
 80094a2:	3714      	adds	r7, #20
 80094a4:	46bd      	mov	sp, r7
 80094a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094aa:	4770      	bx	lr
 80094ac:	20000094 	.word	0x20000094

080094b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80094b0:	4b07      	ldr	r3, [pc, #28]	; (80094d0 <pxCurrentTCBConst2>)
 80094b2:	6819      	ldr	r1, [r3, #0]
 80094b4:	6808      	ldr	r0, [r1, #0]
 80094b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ba:	f380 8809 	msr	PSP, r0
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f04f 0000 	mov.w	r0, #0
 80094c6:	f380 8811 	msr	BASEPRI, r0
 80094ca:	4770      	bx	lr
 80094cc:	f3af 8000 	nop.w

080094d0 <pxCurrentTCBConst2>:
 80094d0:	200007ec 	.word	0x200007ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80094d4:	bf00      	nop
 80094d6:	bf00      	nop

080094d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80094d8:	4808      	ldr	r0, [pc, #32]	; (80094fc <prvPortStartFirstTask+0x24>)
 80094da:	6800      	ldr	r0, [r0, #0]
 80094dc:	6800      	ldr	r0, [r0, #0]
 80094de:	f380 8808 	msr	MSP, r0
 80094e2:	f04f 0000 	mov.w	r0, #0
 80094e6:	f380 8814 	msr	CONTROL, r0
 80094ea:	b662      	cpsie	i
 80094ec:	b661      	cpsie	f
 80094ee:	f3bf 8f4f 	dsb	sy
 80094f2:	f3bf 8f6f 	isb	sy
 80094f6:	df00      	svc	0
 80094f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80094fa:	bf00      	nop
 80094fc:	e000ed08 	.word	0xe000ed08

08009500 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009506:	4b46      	ldr	r3, [pc, #280]	; (8009620 <xPortStartScheduler+0x120>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a46      	ldr	r2, [pc, #280]	; (8009624 <xPortStartScheduler+0x124>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d10a      	bne.n	8009526 <xPortStartScheduler+0x26>
	__asm volatile
 8009510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009514:	f383 8811 	msr	BASEPRI, r3
 8009518:	f3bf 8f6f 	isb	sy
 800951c:	f3bf 8f4f 	dsb	sy
 8009520:	613b      	str	r3, [r7, #16]
}
 8009522:	bf00      	nop
 8009524:	e7fe      	b.n	8009524 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009526:	4b3e      	ldr	r3, [pc, #248]	; (8009620 <xPortStartScheduler+0x120>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a3f      	ldr	r2, [pc, #252]	; (8009628 <xPortStartScheduler+0x128>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d10a      	bne.n	8009546 <xPortStartScheduler+0x46>
	__asm volatile
 8009530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009534:	f383 8811 	msr	BASEPRI, r3
 8009538:	f3bf 8f6f 	isb	sy
 800953c:	f3bf 8f4f 	dsb	sy
 8009540:	60fb      	str	r3, [r7, #12]
}
 8009542:	bf00      	nop
 8009544:	e7fe      	b.n	8009544 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009546:	4b39      	ldr	r3, [pc, #228]	; (800962c <xPortStartScheduler+0x12c>)
 8009548:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	b2db      	uxtb	r3, r3
 8009550:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	22ff      	movs	r2, #255	; 0xff
 8009556:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	781b      	ldrb	r3, [r3, #0]
 800955c:	b2db      	uxtb	r3, r3
 800955e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009560:	78fb      	ldrb	r3, [r7, #3]
 8009562:	b2db      	uxtb	r3, r3
 8009564:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009568:	b2da      	uxtb	r2, r3
 800956a:	4b31      	ldr	r3, [pc, #196]	; (8009630 <xPortStartScheduler+0x130>)
 800956c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800956e:	4b31      	ldr	r3, [pc, #196]	; (8009634 <xPortStartScheduler+0x134>)
 8009570:	2207      	movs	r2, #7
 8009572:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009574:	e009      	b.n	800958a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009576:	4b2f      	ldr	r3, [pc, #188]	; (8009634 <xPortStartScheduler+0x134>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	3b01      	subs	r3, #1
 800957c:	4a2d      	ldr	r2, [pc, #180]	; (8009634 <xPortStartScheduler+0x134>)
 800957e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009580:	78fb      	ldrb	r3, [r7, #3]
 8009582:	b2db      	uxtb	r3, r3
 8009584:	005b      	lsls	r3, r3, #1
 8009586:	b2db      	uxtb	r3, r3
 8009588:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800958a:	78fb      	ldrb	r3, [r7, #3]
 800958c:	b2db      	uxtb	r3, r3
 800958e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009592:	2b80      	cmp	r3, #128	; 0x80
 8009594:	d0ef      	beq.n	8009576 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009596:	4b27      	ldr	r3, [pc, #156]	; (8009634 <xPortStartScheduler+0x134>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f1c3 0307 	rsb	r3, r3, #7
 800959e:	2b04      	cmp	r3, #4
 80095a0:	d00a      	beq.n	80095b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80095a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a6:	f383 8811 	msr	BASEPRI, r3
 80095aa:	f3bf 8f6f 	isb	sy
 80095ae:	f3bf 8f4f 	dsb	sy
 80095b2:	60bb      	str	r3, [r7, #8]
}
 80095b4:	bf00      	nop
 80095b6:	e7fe      	b.n	80095b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80095b8:	4b1e      	ldr	r3, [pc, #120]	; (8009634 <xPortStartScheduler+0x134>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	021b      	lsls	r3, r3, #8
 80095be:	4a1d      	ldr	r2, [pc, #116]	; (8009634 <xPortStartScheduler+0x134>)
 80095c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80095c2:	4b1c      	ldr	r3, [pc, #112]	; (8009634 <xPortStartScheduler+0x134>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80095ca:	4a1a      	ldr	r2, [pc, #104]	; (8009634 <xPortStartScheduler+0x134>)
 80095cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80095d6:	4b18      	ldr	r3, [pc, #96]	; (8009638 <xPortStartScheduler+0x138>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a17      	ldr	r2, [pc, #92]	; (8009638 <xPortStartScheduler+0x138>)
 80095dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80095e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80095e2:	4b15      	ldr	r3, [pc, #84]	; (8009638 <xPortStartScheduler+0x138>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a14      	ldr	r2, [pc, #80]	; (8009638 <xPortStartScheduler+0x138>)
 80095e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80095ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80095ee:	f000 f8dd 	bl	80097ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80095f2:	4b12      	ldr	r3, [pc, #72]	; (800963c <xPortStartScheduler+0x13c>)
 80095f4:	2200      	movs	r2, #0
 80095f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80095f8:	f000 f8fc 	bl	80097f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80095fc:	4b10      	ldr	r3, [pc, #64]	; (8009640 <xPortStartScheduler+0x140>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a0f      	ldr	r2, [pc, #60]	; (8009640 <xPortStartScheduler+0x140>)
 8009602:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009606:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009608:	f7ff ff66 	bl	80094d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800960c:	f7ff fd4e 	bl	80090ac <vTaskSwitchContext>
	prvTaskExitError();
 8009610:	f7ff ff22 	bl	8009458 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009614:	2300      	movs	r3, #0
}
 8009616:	4618      	mov	r0, r3
 8009618:	3718      	adds	r7, #24
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}
 800961e:	bf00      	nop
 8009620:	e000ed00 	.word	0xe000ed00
 8009624:	410fc271 	.word	0x410fc271
 8009628:	410fc270 	.word	0x410fc270
 800962c:	e000e400 	.word	0xe000e400
 8009630:	20000918 	.word	0x20000918
 8009634:	2000091c 	.word	0x2000091c
 8009638:	e000ed20 	.word	0xe000ed20
 800963c:	20000094 	.word	0x20000094
 8009640:	e000ef34 	.word	0xe000ef34

08009644 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009644:	b480      	push	{r7}
 8009646:	b083      	sub	sp, #12
 8009648:	af00      	add	r7, sp, #0
	__asm volatile
 800964a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800964e:	f383 8811 	msr	BASEPRI, r3
 8009652:	f3bf 8f6f 	isb	sy
 8009656:	f3bf 8f4f 	dsb	sy
 800965a:	607b      	str	r3, [r7, #4]
}
 800965c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800965e:	4b0f      	ldr	r3, [pc, #60]	; (800969c <vPortEnterCritical+0x58>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	3301      	adds	r3, #1
 8009664:	4a0d      	ldr	r2, [pc, #52]	; (800969c <vPortEnterCritical+0x58>)
 8009666:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009668:	4b0c      	ldr	r3, [pc, #48]	; (800969c <vPortEnterCritical+0x58>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b01      	cmp	r3, #1
 800966e:	d10f      	bne.n	8009690 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009670:	4b0b      	ldr	r3, [pc, #44]	; (80096a0 <vPortEnterCritical+0x5c>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	b2db      	uxtb	r3, r3
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00a      	beq.n	8009690 <vPortEnterCritical+0x4c>
	__asm volatile
 800967a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800967e:	f383 8811 	msr	BASEPRI, r3
 8009682:	f3bf 8f6f 	isb	sy
 8009686:	f3bf 8f4f 	dsb	sy
 800968a:	603b      	str	r3, [r7, #0]
}
 800968c:	bf00      	nop
 800968e:	e7fe      	b.n	800968e <vPortEnterCritical+0x4a>
	}
}
 8009690:	bf00      	nop
 8009692:	370c      	adds	r7, #12
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr
 800969c:	20000094 	.word	0x20000094
 80096a0:	e000ed04 	.word	0xe000ed04

080096a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80096a4:	b480      	push	{r7}
 80096a6:	b083      	sub	sp, #12
 80096a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80096aa:	4b12      	ldr	r3, [pc, #72]	; (80096f4 <vPortExitCritical+0x50>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d10a      	bne.n	80096c8 <vPortExitCritical+0x24>
	__asm volatile
 80096b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b6:	f383 8811 	msr	BASEPRI, r3
 80096ba:	f3bf 8f6f 	isb	sy
 80096be:	f3bf 8f4f 	dsb	sy
 80096c2:	607b      	str	r3, [r7, #4]
}
 80096c4:	bf00      	nop
 80096c6:	e7fe      	b.n	80096c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80096c8:	4b0a      	ldr	r3, [pc, #40]	; (80096f4 <vPortExitCritical+0x50>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	3b01      	subs	r3, #1
 80096ce:	4a09      	ldr	r2, [pc, #36]	; (80096f4 <vPortExitCritical+0x50>)
 80096d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80096d2:	4b08      	ldr	r3, [pc, #32]	; (80096f4 <vPortExitCritical+0x50>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d105      	bne.n	80096e6 <vPortExitCritical+0x42>
 80096da:	2300      	movs	r3, #0
 80096dc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80096e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80096e6:	bf00      	nop
 80096e8:	370c      	adds	r7, #12
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	20000094 	.word	0x20000094
	...

08009700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009700:	f3ef 8009 	mrs	r0, PSP
 8009704:	f3bf 8f6f 	isb	sy
 8009708:	4b15      	ldr	r3, [pc, #84]	; (8009760 <pxCurrentTCBConst>)
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	f01e 0f10 	tst.w	lr, #16
 8009710:	bf08      	it	eq
 8009712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800971a:	6010      	str	r0, [r2, #0]
 800971c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009720:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009724:	f380 8811 	msr	BASEPRI, r0
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	f3bf 8f6f 	isb	sy
 8009730:	f7ff fcbc 	bl	80090ac <vTaskSwitchContext>
 8009734:	f04f 0000 	mov.w	r0, #0
 8009738:	f380 8811 	msr	BASEPRI, r0
 800973c:	bc09      	pop	{r0, r3}
 800973e:	6819      	ldr	r1, [r3, #0]
 8009740:	6808      	ldr	r0, [r1, #0]
 8009742:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009746:	f01e 0f10 	tst.w	lr, #16
 800974a:	bf08      	it	eq
 800974c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009750:	f380 8809 	msr	PSP, r0
 8009754:	f3bf 8f6f 	isb	sy
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	f3af 8000 	nop.w

08009760 <pxCurrentTCBConst>:
 8009760:	200007ec 	.word	0x200007ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009764:	bf00      	nop
 8009766:	bf00      	nop

08009768 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b082      	sub	sp, #8
 800976c:	af00      	add	r7, sp, #0
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	607b      	str	r3, [r7, #4]
}
 8009780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009782:	f7ff fbdb 	bl	8008f3c <xTaskIncrementTick>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d003      	beq.n	8009794 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800978c:	4b06      	ldr	r3, [pc, #24]	; (80097a8 <SysTick_Handler+0x40>)
 800978e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009792:	601a      	str	r2, [r3, #0]
 8009794:	2300      	movs	r3, #0
 8009796:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	f383 8811 	msr	BASEPRI, r3
}
 800979e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80097a0:	bf00      	nop
 80097a2:	3708      	adds	r7, #8
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	e000ed04 	.word	0xe000ed04

080097ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80097ac:	b480      	push	{r7}
 80097ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80097b0:	4b0b      	ldr	r3, [pc, #44]	; (80097e0 <vPortSetupTimerInterrupt+0x34>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80097b6:	4b0b      	ldr	r3, [pc, #44]	; (80097e4 <vPortSetupTimerInterrupt+0x38>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80097bc:	4b0a      	ldr	r3, [pc, #40]	; (80097e8 <vPortSetupTimerInterrupt+0x3c>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a0a      	ldr	r2, [pc, #40]	; (80097ec <vPortSetupTimerInterrupt+0x40>)
 80097c2:	fba2 2303 	umull	r2, r3, r2, r3
 80097c6:	099b      	lsrs	r3, r3, #6
 80097c8:	4a09      	ldr	r2, [pc, #36]	; (80097f0 <vPortSetupTimerInterrupt+0x44>)
 80097ca:	3b01      	subs	r3, #1
 80097cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80097ce:	4b04      	ldr	r3, [pc, #16]	; (80097e0 <vPortSetupTimerInterrupt+0x34>)
 80097d0:	2207      	movs	r2, #7
 80097d2:	601a      	str	r2, [r3, #0]
}
 80097d4:	bf00      	nop
 80097d6:	46bd      	mov	sp, r7
 80097d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097dc:	4770      	bx	lr
 80097de:	bf00      	nop
 80097e0:	e000e010 	.word	0xe000e010
 80097e4:	e000e018 	.word	0xe000e018
 80097e8:	20000088 	.word	0x20000088
 80097ec:	10624dd3 	.word	0x10624dd3
 80097f0:	e000e014 	.word	0xe000e014

080097f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80097f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009804 <vPortEnableVFP+0x10>
 80097f8:	6801      	ldr	r1, [r0, #0]
 80097fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80097fe:	6001      	str	r1, [r0, #0]
 8009800:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009802:	bf00      	nop
 8009804:	e000ed88 	.word	0xe000ed88

08009808 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b08a      	sub	sp, #40	; 0x28
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009810:	2300      	movs	r3, #0
 8009812:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009814:	f7ff fae8 	bl	8008de8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009818:	4b5b      	ldr	r3, [pc, #364]	; (8009988 <pvPortMalloc+0x180>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d101      	bne.n	8009824 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009820:	f000 f920 	bl	8009a64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009824:	4b59      	ldr	r3, [pc, #356]	; (800998c <pvPortMalloc+0x184>)
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4013      	ands	r3, r2
 800982c:	2b00      	cmp	r3, #0
 800982e:	f040 8093 	bne.w	8009958 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d01d      	beq.n	8009874 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009838:	2208      	movs	r2, #8
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4413      	add	r3, r2
 800983e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f003 0307 	and.w	r3, r3, #7
 8009846:	2b00      	cmp	r3, #0
 8009848:	d014      	beq.n	8009874 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f023 0307 	bic.w	r3, r3, #7
 8009850:	3308      	adds	r3, #8
 8009852:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f003 0307 	and.w	r3, r3, #7
 800985a:	2b00      	cmp	r3, #0
 800985c:	d00a      	beq.n	8009874 <pvPortMalloc+0x6c>
	__asm volatile
 800985e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009862:	f383 8811 	msr	BASEPRI, r3
 8009866:	f3bf 8f6f 	isb	sy
 800986a:	f3bf 8f4f 	dsb	sy
 800986e:	617b      	str	r3, [r7, #20]
}
 8009870:	bf00      	nop
 8009872:	e7fe      	b.n	8009872 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d06e      	beq.n	8009958 <pvPortMalloc+0x150>
 800987a:	4b45      	ldr	r3, [pc, #276]	; (8009990 <pvPortMalloc+0x188>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	429a      	cmp	r2, r3
 8009882:	d869      	bhi.n	8009958 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009884:	4b43      	ldr	r3, [pc, #268]	; (8009994 <pvPortMalloc+0x18c>)
 8009886:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009888:	4b42      	ldr	r3, [pc, #264]	; (8009994 <pvPortMalloc+0x18c>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800988e:	e004      	b.n	800989a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009892:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800989a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d903      	bls.n	80098ac <pvPortMalloc+0xa4>
 80098a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1f1      	bne.n	8009890 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80098ac:	4b36      	ldr	r3, [pc, #216]	; (8009988 <pvPortMalloc+0x180>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d050      	beq.n	8009958 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80098b6:	6a3b      	ldr	r3, [r7, #32]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	2208      	movs	r2, #8
 80098bc:	4413      	add	r3, r2
 80098be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80098c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	6a3b      	ldr	r3, [r7, #32]
 80098c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80098c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ca:	685a      	ldr	r2, [r3, #4]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	1ad2      	subs	r2, r2, r3
 80098d0:	2308      	movs	r3, #8
 80098d2:	005b      	lsls	r3, r3, #1
 80098d4:	429a      	cmp	r2, r3
 80098d6:	d91f      	bls.n	8009918 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80098d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	4413      	add	r3, r2
 80098de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	f003 0307 	and.w	r3, r3, #7
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00a      	beq.n	8009900 <pvPortMalloc+0xf8>
	__asm volatile
 80098ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ee:	f383 8811 	msr	BASEPRI, r3
 80098f2:	f3bf 8f6f 	isb	sy
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	613b      	str	r3, [r7, #16]
}
 80098fc:	bf00      	nop
 80098fe:	e7fe      	b.n	80098fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009902:	685a      	ldr	r2, [r3, #4]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	1ad2      	subs	r2, r2, r3
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800990c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009912:	69b8      	ldr	r0, [r7, #24]
 8009914:	f000 f908 	bl	8009b28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009918:	4b1d      	ldr	r3, [pc, #116]	; (8009990 <pvPortMalloc+0x188>)
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	1ad3      	subs	r3, r2, r3
 8009922:	4a1b      	ldr	r2, [pc, #108]	; (8009990 <pvPortMalloc+0x188>)
 8009924:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009926:	4b1a      	ldr	r3, [pc, #104]	; (8009990 <pvPortMalloc+0x188>)
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	4b1b      	ldr	r3, [pc, #108]	; (8009998 <pvPortMalloc+0x190>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	429a      	cmp	r2, r3
 8009930:	d203      	bcs.n	800993a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009932:	4b17      	ldr	r3, [pc, #92]	; (8009990 <pvPortMalloc+0x188>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a18      	ldr	r2, [pc, #96]	; (8009998 <pvPortMalloc+0x190>)
 8009938:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800993a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800993c:	685a      	ldr	r2, [r3, #4]
 800993e:	4b13      	ldr	r3, [pc, #76]	; (800998c <pvPortMalloc+0x184>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	431a      	orrs	r2, r3
 8009944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009946:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800994a:	2200      	movs	r2, #0
 800994c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800994e:	4b13      	ldr	r3, [pc, #76]	; (800999c <pvPortMalloc+0x194>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	3301      	adds	r3, #1
 8009954:	4a11      	ldr	r2, [pc, #68]	; (800999c <pvPortMalloc+0x194>)
 8009956:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009958:	f7ff fa54 	bl	8008e04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800995c:	69fb      	ldr	r3, [r7, #28]
 800995e:	f003 0307 	and.w	r3, r3, #7
 8009962:	2b00      	cmp	r3, #0
 8009964:	d00a      	beq.n	800997c <pvPortMalloc+0x174>
	__asm volatile
 8009966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800996a:	f383 8811 	msr	BASEPRI, r3
 800996e:	f3bf 8f6f 	isb	sy
 8009972:	f3bf 8f4f 	dsb	sy
 8009976:	60fb      	str	r3, [r7, #12]
}
 8009978:	bf00      	nop
 800997a:	e7fe      	b.n	800997a <pvPortMalloc+0x172>
	return pvReturn;
 800997c:	69fb      	ldr	r3, [r7, #28]
}
 800997e:	4618      	mov	r0, r3
 8009980:	3728      	adds	r7, #40	; 0x28
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
 8009986:	bf00      	nop
 8009988:	200014e0 	.word	0x200014e0
 800998c:	200014f4 	.word	0x200014f4
 8009990:	200014e4 	.word	0x200014e4
 8009994:	200014d8 	.word	0x200014d8
 8009998:	200014e8 	.word	0x200014e8
 800999c:	200014ec 	.word	0x200014ec

080099a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b086      	sub	sp, #24
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d04d      	beq.n	8009a4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80099b2:	2308      	movs	r3, #8
 80099b4:	425b      	negs	r3, r3
 80099b6:	697a      	ldr	r2, [r7, #20]
 80099b8:	4413      	add	r3, r2
 80099ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	685a      	ldr	r2, [r3, #4]
 80099c4:	4b24      	ldr	r3, [pc, #144]	; (8009a58 <vPortFree+0xb8>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4013      	ands	r3, r2
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d10a      	bne.n	80099e4 <vPortFree+0x44>
	__asm volatile
 80099ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d2:	f383 8811 	msr	BASEPRI, r3
 80099d6:	f3bf 8f6f 	isb	sy
 80099da:	f3bf 8f4f 	dsb	sy
 80099de:	60fb      	str	r3, [r7, #12]
}
 80099e0:	bf00      	nop
 80099e2:	e7fe      	b.n	80099e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00a      	beq.n	8009a02 <vPortFree+0x62>
	__asm volatile
 80099ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f0:	f383 8811 	msr	BASEPRI, r3
 80099f4:	f3bf 8f6f 	isb	sy
 80099f8:	f3bf 8f4f 	dsb	sy
 80099fc:	60bb      	str	r3, [r7, #8]
}
 80099fe:	bf00      	nop
 8009a00:	e7fe      	b.n	8009a00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	685a      	ldr	r2, [r3, #4]
 8009a06:	4b14      	ldr	r3, [pc, #80]	; (8009a58 <vPortFree+0xb8>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4013      	ands	r3, r2
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d01e      	beq.n	8009a4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d11a      	bne.n	8009a4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	685a      	ldr	r2, [r3, #4]
 8009a1c:	4b0e      	ldr	r3, [pc, #56]	; (8009a58 <vPortFree+0xb8>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	43db      	mvns	r3, r3
 8009a22:	401a      	ands	r2, r3
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009a28:	f7ff f9de 	bl	8008de8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	685a      	ldr	r2, [r3, #4]
 8009a30:	4b0a      	ldr	r3, [pc, #40]	; (8009a5c <vPortFree+0xbc>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4413      	add	r3, r2
 8009a36:	4a09      	ldr	r2, [pc, #36]	; (8009a5c <vPortFree+0xbc>)
 8009a38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009a3a:	6938      	ldr	r0, [r7, #16]
 8009a3c:	f000 f874 	bl	8009b28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009a40:	4b07      	ldr	r3, [pc, #28]	; (8009a60 <vPortFree+0xc0>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	3301      	adds	r3, #1
 8009a46:	4a06      	ldr	r2, [pc, #24]	; (8009a60 <vPortFree+0xc0>)
 8009a48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009a4a:	f7ff f9db 	bl	8008e04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009a4e:	bf00      	nop
 8009a50:	3718      	adds	r7, #24
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	200014f4 	.word	0x200014f4
 8009a5c:	200014e4 	.word	0x200014e4
 8009a60:	200014f0 	.word	0x200014f0

08009a64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009a64:	b480      	push	{r7}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009a6a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8009a6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009a70:	4b27      	ldr	r3, [pc, #156]	; (8009b10 <prvHeapInit+0xac>)
 8009a72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f003 0307 	and.w	r3, r3, #7
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d00c      	beq.n	8009a98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	3307      	adds	r3, #7
 8009a82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f023 0307 	bic.w	r3, r3, #7
 8009a8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009a8c:	68ba      	ldr	r2, [r7, #8]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	1ad3      	subs	r3, r2, r3
 8009a92:	4a1f      	ldr	r2, [pc, #124]	; (8009b10 <prvHeapInit+0xac>)
 8009a94:	4413      	add	r3, r2
 8009a96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009a9c:	4a1d      	ldr	r2, [pc, #116]	; (8009b14 <prvHeapInit+0xb0>)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009aa2:	4b1c      	ldr	r3, [pc, #112]	; (8009b14 <prvHeapInit+0xb0>)
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	68ba      	ldr	r2, [r7, #8]
 8009aac:	4413      	add	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009ab0:	2208      	movs	r2, #8
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	1a9b      	subs	r3, r3, r2
 8009ab6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f023 0307 	bic.w	r3, r3, #7
 8009abe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	4a15      	ldr	r2, [pc, #84]	; (8009b18 <prvHeapInit+0xb4>)
 8009ac4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009ac6:	4b14      	ldr	r3, [pc, #80]	; (8009b18 <prvHeapInit+0xb4>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	2200      	movs	r2, #0
 8009acc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009ace:	4b12      	ldr	r3, [pc, #72]	; (8009b18 <prvHeapInit+0xb4>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	68fa      	ldr	r2, [r7, #12]
 8009ade:	1ad2      	subs	r2, r2, r3
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009ae4:	4b0c      	ldr	r3, [pc, #48]	; (8009b18 <prvHeapInit+0xb4>)
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	4a0a      	ldr	r2, [pc, #40]	; (8009b1c <prvHeapInit+0xb8>)
 8009af2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	4a09      	ldr	r2, [pc, #36]	; (8009b20 <prvHeapInit+0xbc>)
 8009afa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009afc:	4b09      	ldr	r3, [pc, #36]	; (8009b24 <prvHeapInit+0xc0>)
 8009afe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009b02:	601a      	str	r2, [r3, #0]
}
 8009b04:	bf00      	nop
 8009b06:	3714      	adds	r7, #20
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr
 8009b10:	20000920 	.word	0x20000920
 8009b14:	200014d8 	.word	0x200014d8
 8009b18:	200014e0 	.word	0x200014e0
 8009b1c:	200014e8 	.word	0x200014e8
 8009b20:	200014e4 	.word	0x200014e4
 8009b24:	200014f4 	.word	0x200014f4

08009b28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b085      	sub	sp, #20
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009b30:	4b28      	ldr	r3, [pc, #160]	; (8009bd4 <prvInsertBlockIntoFreeList+0xac>)
 8009b32:	60fb      	str	r3, [r7, #12]
 8009b34:	e002      	b.n	8009b3c <prvInsertBlockIntoFreeList+0x14>
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	60fb      	str	r3, [r7, #12]
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	687a      	ldr	r2, [r7, #4]
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d8f7      	bhi.n	8009b36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	4413      	add	r3, r2
 8009b52:	687a      	ldr	r2, [r7, #4]
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d108      	bne.n	8009b6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	685a      	ldr	r2, [r3, #4]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	685b      	ldr	r3, [r3, #4]
 8009b60:	441a      	add	r2, r3
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	68ba      	ldr	r2, [r7, #8]
 8009b74:	441a      	add	r2, r3
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d118      	bne.n	8009bb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	4b15      	ldr	r3, [pc, #84]	; (8009bd8 <prvInsertBlockIntoFreeList+0xb0>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d00d      	beq.n	8009ba6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	685a      	ldr	r2, [r3, #4]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	441a      	add	r2, r3
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	681a      	ldr	r2, [r3, #0]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	601a      	str	r2, [r3, #0]
 8009ba4:	e008      	b.n	8009bb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009ba6:	4b0c      	ldr	r3, [pc, #48]	; (8009bd8 <prvInsertBlockIntoFreeList+0xb0>)
 8009ba8:	681a      	ldr	r2, [r3, #0]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	601a      	str	r2, [r3, #0]
 8009bae:	e003      	b.n	8009bb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681a      	ldr	r2, [r3, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009bb8:	68fa      	ldr	r2, [r7, #12]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d002      	beq.n	8009bc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	687a      	ldr	r2, [r7, #4]
 8009bc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bc6:	bf00      	nop
 8009bc8:	3714      	adds	r7, #20
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop
 8009bd4:	200014d8 	.word	0x200014d8
 8009bd8:	200014e0 	.word	0x200014e0

08009bdc <__cvt>:
 8009bdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009be0:	ec55 4b10 	vmov	r4, r5, d0
 8009be4:	2d00      	cmp	r5, #0
 8009be6:	460e      	mov	r6, r1
 8009be8:	4619      	mov	r1, r3
 8009bea:	462b      	mov	r3, r5
 8009bec:	bfbb      	ittet	lt
 8009bee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009bf2:	461d      	movlt	r5, r3
 8009bf4:	2300      	movge	r3, #0
 8009bf6:	232d      	movlt	r3, #45	; 0x2d
 8009bf8:	700b      	strb	r3, [r1, #0]
 8009bfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bfc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009c00:	4691      	mov	r9, r2
 8009c02:	f023 0820 	bic.w	r8, r3, #32
 8009c06:	bfbc      	itt	lt
 8009c08:	4622      	movlt	r2, r4
 8009c0a:	4614      	movlt	r4, r2
 8009c0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c10:	d005      	beq.n	8009c1e <__cvt+0x42>
 8009c12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009c16:	d100      	bne.n	8009c1a <__cvt+0x3e>
 8009c18:	3601      	adds	r6, #1
 8009c1a:	2102      	movs	r1, #2
 8009c1c:	e000      	b.n	8009c20 <__cvt+0x44>
 8009c1e:	2103      	movs	r1, #3
 8009c20:	ab03      	add	r3, sp, #12
 8009c22:	9301      	str	r3, [sp, #4]
 8009c24:	ab02      	add	r3, sp, #8
 8009c26:	9300      	str	r3, [sp, #0]
 8009c28:	ec45 4b10 	vmov	d0, r4, r5
 8009c2c:	4653      	mov	r3, sl
 8009c2e:	4632      	mov	r2, r6
 8009c30:	f001 ff0a 	bl	800ba48 <_dtoa_r>
 8009c34:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009c38:	4607      	mov	r7, r0
 8009c3a:	d102      	bne.n	8009c42 <__cvt+0x66>
 8009c3c:	f019 0f01 	tst.w	r9, #1
 8009c40:	d022      	beq.n	8009c88 <__cvt+0xac>
 8009c42:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c46:	eb07 0906 	add.w	r9, r7, r6
 8009c4a:	d110      	bne.n	8009c6e <__cvt+0x92>
 8009c4c:	783b      	ldrb	r3, [r7, #0]
 8009c4e:	2b30      	cmp	r3, #48	; 0x30
 8009c50:	d10a      	bne.n	8009c68 <__cvt+0x8c>
 8009c52:	2200      	movs	r2, #0
 8009c54:	2300      	movs	r3, #0
 8009c56:	4620      	mov	r0, r4
 8009c58:	4629      	mov	r1, r5
 8009c5a:	f7f6 ff4d 	bl	8000af8 <__aeabi_dcmpeq>
 8009c5e:	b918      	cbnz	r0, 8009c68 <__cvt+0x8c>
 8009c60:	f1c6 0601 	rsb	r6, r6, #1
 8009c64:	f8ca 6000 	str.w	r6, [sl]
 8009c68:	f8da 3000 	ldr.w	r3, [sl]
 8009c6c:	4499      	add	r9, r3
 8009c6e:	2200      	movs	r2, #0
 8009c70:	2300      	movs	r3, #0
 8009c72:	4620      	mov	r0, r4
 8009c74:	4629      	mov	r1, r5
 8009c76:	f7f6 ff3f 	bl	8000af8 <__aeabi_dcmpeq>
 8009c7a:	b108      	cbz	r0, 8009c80 <__cvt+0xa4>
 8009c7c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c80:	2230      	movs	r2, #48	; 0x30
 8009c82:	9b03      	ldr	r3, [sp, #12]
 8009c84:	454b      	cmp	r3, r9
 8009c86:	d307      	bcc.n	8009c98 <__cvt+0xbc>
 8009c88:	9b03      	ldr	r3, [sp, #12]
 8009c8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c8c:	1bdb      	subs	r3, r3, r7
 8009c8e:	4638      	mov	r0, r7
 8009c90:	6013      	str	r3, [r2, #0]
 8009c92:	b004      	add	sp, #16
 8009c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c98:	1c59      	adds	r1, r3, #1
 8009c9a:	9103      	str	r1, [sp, #12]
 8009c9c:	701a      	strb	r2, [r3, #0]
 8009c9e:	e7f0      	b.n	8009c82 <__cvt+0xa6>

08009ca0 <__exponent>:
 8009ca0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2900      	cmp	r1, #0
 8009ca6:	bfb8      	it	lt
 8009ca8:	4249      	neglt	r1, r1
 8009caa:	f803 2b02 	strb.w	r2, [r3], #2
 8009cae:	bfb4      	ite	lt
 8009cb0:	222d      	movlt	r2, #45	; 0x2d
 8009cb2:	222b      	movge	r2, #43	; 0x2b
 8009cb4:	2909      	cmp	r1, #9
 8009cb6:	7042      	strb	r2, [r0, #1]
 8009cb8:	dd2a      	ble.n	8009d10 <__exponent+0x70>
 8009cba:	f10d 0207 	add.w	r2, sp, #7
 8009cbe:	4617      	mov	r7, r2
 8009cc0:	260a      	movs	r6, #10
 8009cc2:	4694      	mov	ip, r2
 8009cc4:	fb91 f5f6 	sdiv	r5, r1, r6
 8009cc8:	fb06 1415 	mls	r4, r6, r5, r1
 8009ccc:	3430      	adds	r4, #48	; 0x30
 8009cce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009cd2:	460c      	mov	r4, r1
 8009cd4:	2c63      	cmp	r4, #99	; 0x63
 8009cd6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8009cda:	4629      	mov	r1, r5
 8009cdc:	dcf1      	bgt.n	8009cc2 <__exponent+0x22>
 8009cde:	3130      	adds	r1, #48	; 0x30
 8009ce0:	f1ac 0402 	sub.w	r4, ip, #2
 8009ce4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009ce8:	1c41      	adds	r1, r0, #1
 8009cea:	4622      	mov	r2, r4
 8009cec:	42ba      	cmp	r2, r7
 8009cee:	d30a      	bcc.n	8009d06 <__exponent+0x66>
 8009cf0:	f10d 0209 	add.w	r2, sp, #9
 8009cf4:	eba2 020c 	sub.w	r2, r2, ip
 8009cf8:	42bc      	cmp	r4, r7
 8009cfa:	bf88      	it	hi
 8009cfc:	2200      	movhi	r2, #0
 8009cfe:	4413      	add	r3, r2
 8009d00:	1a18      	subs	r0, r3, r0
 8009d02:	b003      	add	sp, #12
 8009d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d06:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009d0a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009d0e:	e7ed      	b.n	8009cec <__exponent+0x4c>
 8009d10:	2330      	movs	r3, #48	; 0x30
 8009d12:	3130      	adds	r1, #48	; 0x30
 8009d14:	7083      	strb	r3, [r0, #2]
 8009d16:	70c1      	strb	r1, [r0, #3]
 8009d18:	1d03      	adds	r3, r0, #4
 8009d1a:	e7f1      	b.n	8009d00 <__exponent+0x60>

08009d1c <_printf_float>:
 8009d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d20:	ed2d 8b02 	vpush	{d8}
 8009d24:	b08d      	sub	sp, #52	; 0x34
 8009d26:	460c      	mov	r4, r1
 8009d28:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009d2c:	4616      	mov	r6, r2
 8009d2e:	461f      	mov	r7, r3
 8009d30:	4605      	mov	r5, r0
 8009d32:	f001 fd5b 	bl	800b7ec <_localeconv_r>
 8009d36:	f8d0 a000 	ldr.w	sl, [r0]
 8009d3a:	4650      	mov	r0, sl
 8009d3c:	f7f6 fab0 	bl	80002a0 <strlen>
 8009d40:	2300      	movs	r3, #0
 8009d42:	930a      	str	r3, [sp, #40]	; 0x28
 8009d44:	6823      	ldr	r3, [r4, #0]
 8009d46:	9305      	str	r3, [sp, #20]
 8009d48:	f8d8 3000 	ldr.w	r3, [r8]
 8009d4c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009d50:	3307      	adds	r3, #7
 8009d52:	f023 0307 	bic.w	r3, r3, #7
 8009d56:	f103 0208 	add.w	r2, r3, #8
 8009d5a:	f8c8 2000 	str.w	r2, [r8]
 8009d5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009d66:	9307      	str	r3, [sp, #28]
 8009d68:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d6c:	ee08 0a10 	vmov	s16, r0
 8009d70:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009d74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d78:	4b9e      	ldr	r3, [pc, #632]	; (8009ff4 <_printf_float+0x2d8>)
 8009d7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d7e:	f7f6 feed 	bl	8000b5c <__aeabi_dcmpun>
 8009d82:	bb88      	cbnz	r0, 8009de8 <_printf_float+0xcc>
 8009d84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d88:	4b9a      	ldr	r3, [pc, #616]	; (8009ff4 <_printf_float+0x2d8>)
 8009d8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d8e:	f7f6 fec7 	bl	8000b20 <__aeabi_dcmple>
 8009d92:	bb48      	cbnz	r0, 8009de8 <_printf_float+0xcc>
 8009d94:	2200      	movs	r2, #0
 8009d96:	2300      	movs	r3, #0
 8009d98:	4640      	mov	r0, r8
 8009d9a:	4649      	mov	r1, r9
 8009d9c:	f7f6 feb6 	bl	8000b0c <__aeabi_dcmplt>
 8009da0:	b110      	cbz	r0, 8009da8 <_printf_float+0x8c>
 8009da2:	232d      	movs	r3, #45	; 0x2d
 8009da4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009da8:	4a93      	ldr	r2, [pc, #588]	; (8009ff8 <_printf_float+0x2dc>)
 8009daa:	4b94      	ldr	r3, [pc, #592]	; (8009ffc <_printf_float+0x2e0>)
 8009dac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009db0:	bf94      	ite	ls
 8009db2:	4690      	movls	r8, r2
 8009db4:	4698      	movhi	r8, r3
 8009db6:	2303      	movs	r3, #3
 8009db8:	6123      	str	r3, [r4, #16]
 8009dba:	9b05      	ldr	r3, [sp, #20]
 8009dbc:	f023 0304 	bic.w	r3, r3, #4
 8009dc0:	6023      	str	r3, [r4, #0]
 8009dc2:	f04f 0900 	mov.w	r9, #0
 8009dc6:	9700      	str	r7, [sp, #0]
 8009dc8:	4633      	mov	r3, r6
 8009dca:	aa0b      	add	r2, sp, #44	; 0x2c
 8009dcc:	4621      	mov	r1, r4
 8009dce:	4628      	mov	r0, r5
 8009dd0:	f000 f9da 	bl	800a188 <_printf_common>
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	f040 8090 	bne.w	8009efa <_printf_float+0x1de>
 8009dda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009dde:	b00d      	add	sp, #52	; 0x34
 8009de0:	ecbd 8b02 	vpop	{d8}
 8009de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de8:	4642      	mov	r2, r8
 8009dea:	464b      	mov	r3, r9
 8009dec:	4640      	mov	r0, r8
 8009dee:	4649      	mov	r1, r9
 8009df0:	f7f6 feb4 	bl	8000b5c <__aeabi_dcmpun>
 8009df4:	b140      	cbz	r0, 8009e08 <_printf_float+0xec>
 8009df6:	464b      	mov	r3, r9
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	bfbc      	itt	lt
 8009dfc:	232d      	movlt	r3, #45	; 0x2d
 8009dfe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009e02:	4a7f      	ldr	r2, [pc, #508]	; (800a000 <_printf_float+0x2e4>)
 8009e04:	4b7f      	ldr	r3, [pc, #508]	; (800a004 <_printf_float+0x2e8>)
 8009e06:	e7d1      	b.n	8009dac <_printf_float+0x90>
 8009e08:	6863      	ldr	r3, [r4, #4]
 8009e0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009e0e:	9206      	str	r2, [sp, #24]
 8009e10:	1c5a      	adds	r2, r3, #1
 8009e12:	d13f      	bne.n	8009e94 <_printf_float+0x178>
 8009e14:	2306      	movs	r3, #6
 8009e16:	6063      	str	r3, [r4, #4]
 8009e18:	9b05      	ldr	r3, [sp, #20]
 8009e1a:	6861      	ldr	r1, [r4, #4]
 8009e1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009e20:	2300      	movs	r3, #0
 8009e22:	9303      	str	r3, [sp, #12]
 8009e24:	ab0a      	add	r3, sp, #40	; 0x28
 8009e26:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009e2a:	ab09      	add	r3, sp, #36	; 0x24
 8009e2c:	ec49 8b10 	vmov	d0, r8, r9
 8009e30:	9300      	str	r3, [sp, #0]
 8009e32:	6022      	str	r2, [r4, #0]
 8009e34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009e38:	4628      	mov	r0, r5
 8009e3a:	f7ff fecf 	bl	8009bdc <__cvt>
 8009e3e:	9b06      	ldr	r3, [sp, #24]
 8009e40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e42:	2b47      	cmp	r3, #71	; 0x47
 8009e44:	4680      	mov	r8, r0
 8009e46:	d108      	bne.n	8009e5a <_printf_float+0x13e>
 8009e48:	1cc8      	adds	r0, r1, #3
 8009e4a:	db02      	blt.n	8009e52 <_printf_float+0x136>
 8009e4c:	6863      	ldr	r3, [r4, #4]
 8009e4e:	4299      	cmp	r1, r3
 8009e50:	dd41      	ble.n	8009ed6 <_printf_float+0x1ba>
 8009e52:	f1ab 0302 	sub.w	r3, fp, #2
 8009e56:	fa5f fb83 	uxtb.w	fp, r3
 8009e5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e5e:	d820      	bhi.n	8009ea2 <_printf_float+0x186>
 8009e60:	3901      	subs	r1, #1
 8009e62:	465a      	mov	r2, fp
 8009e64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009e68:	9109      	str	r1, [sp, #36]	; 0x24
 8009e6a:	f7ff ff19 	bl	8009ca0 <__exponent>
 8009e6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e70:	1813      	adds	r3, r2, r0
 8009e72:	2a01      	cmp	r2, #1
 8009e74:	4681      	mov	r9, r0
 8009e76:	6123      	str	r3, [r4, #16]
 8009e78:	dc02      	bgt.n	8009e80 <_printf_float+0x164>
 8009e7a:	6822      	ldr	r2, [r4, #0]
 8009e7c:	07d2      	lsls	r2, r2, #31
 8009e7e:	d501      	bpl.n	8009e84 <_printf_float+0x168>
 8009e80:	3301      	adds	r3, #1
 8009e82:	6123      	str	r3, [r4, #16]
 8009e84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d09c      	beq.n	8009dc6 <_printf_float+0xaa>
 8009e8c:	232d      	movs	r3, #45	; 0x2d
 8009e8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e92:	e798      	b.n	8009dc6 <_printf_float+0xaa>
 8009e94:	9a06      	ldr	r2, [sp, #24]
 8009e96:	2a47      	cmp	r2, #71	; 0x47
 8009e98:	d1be      	bne.n	8009e18 <_printf_float+0xfc>
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d1bc      	bne.n	8009e18 <_printf_float+0xfc>
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e7b9      	b.n	8009e16 <_printf_float+0xfa>
 8009ea2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009ea6:	d118      	bne.n	8009eda <_printf_float+0x1be>
 8009ea8:	2900      	cmp	r1, #0
 8009eaa:	6863      	ldr	r3, [r4, #4]
 8009eac:	dd0b      	ble.n	8009ec6 <_printf_float+0x1aa>
 8009eae:	6121      	str	r1, [r4, #16]
 8009eb0:	b913      	cbnz	r3, 8009eb8 <_printf_float+0x19c>
 8009eb2:	6822      	ldr	r2, [r4, #0]
 8009eb4:	07d0      	lsls	r0, r2, #31
 8009eb6:	d502      	bpl.n	8009ebe <_printf_float+0x1a2>
 8009eb8:	3301      	adds	r3, #1
 8009eba:	440b      	add	r3, r1
 8009ebc:	6123      	str	r3, [r4, #16]
 8009ebe:	65a1      	str	r1, [r4, #88]	; 0x58
 8009ec0:	f04f 0900 	mov.w	r9, #0
 8009ec4:	e7de      	b.n	8009e84 <_printf_float+0x168>
 8009ec6:	b913      	cbnz	r3, 8009ece <_printf_float+0x1b2>
 8009ec8:	6822      	ldr	r2, [r4, #0]
 8009eca:	07d2      	lsls	r2, r2, #31
 8009ecc:	d501      	bpl.n	8009ed2 <_printf_float+0x1b6>
 8009ece:	3302      	adds	r3, #2
 8009ed0:	e7f4      	b.n	8009ebc <_printf_float+0x1a0>
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e7f2      	b.n	8009ebc <_printf_float+0x1a0>
 8009ed6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009eda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009edc:	4299      	cmp	r1, r3
 8009ede:	db05      	blt.n	8009eec <_printf_float+0x1d0>
 8009ee0:	6823      	ldr	r3, [r4, #0]
 8009ee2:	6121      	str	r1, [r4, #16]
 8009ee4:	07d8      	lsls	r0, r3, #31
 8009ee6:	d5ea      	bpl.n	8009ebe <_printf_float+0x1a2>
 8009ee8:	1c4b      	adds	r3, r1, #1
 8009eea:	e7e7      	b.n	8009ebc <_printf_float+0x1a0>
 8009eec:	2900      	cmp	r1, #0
 8009eee:	bfd4      	ite	le
 8009ef0:	f1c1 0202 	rsble	r2, r1, #2
 8009ef4:	2201      	movgt	r2, #1
 8009ef6:	4413      	add	r3, r2
 8009ef8:	e7e0      	b.n	8009ebc <_printf_float+0x1a0>
 8009efa:	6823      	ldr	r3, [r4, #0]
 8009efc:	055a      	lsls	r2, r3, #21
 8009efe:	d407      	bmi.n	8009f10 <_printf_float+0x1f4>
 8009f00:	6923      	ldr	r3, [r4, #16]
 8009f02:	4642      	mov	r2, r8
 8009f04:	4631      	mov	r1, r6
 8009f06:	4628      	mov	r0, r5
 8009f08:	47b8      	blx	r7
 8009f0a:	3001      	adds	r0, #1
 8009f0c:	d12c      	bne.n	8009f68 <_printf_float+0x24c>
 8009f0e:	e764      	b.n	8009dda <_printf_float+0xbe>
 8009f10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009f14:	f240 80e0 	bls.w	800a0d8 <_printf_float+0x3bc>
 8009f18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	2300      	movs	r3, #0
 8009f20:	f7f6 fdea 	bl	8000af8 <__aeabi_dcmpeq>
 8009f24:	2800      	cmp	r0, #0
 8009f26:	d034      	beq.n	8009f92 <_printf_float+0x276>
 8009f28:	4a37      	ldr	r2, [pc, #220]	; (800a008 <_printf_float+0x2ec>)
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	4631      	mov	r1, r6
 8009f2e:	4628      	mov	r0, r5
 8009f30:	47b8      	blx	r7
 8009f32:	3001      	adds	r0, #1
 8009f34:	f43f af51 	beq.w	8009dda <_printf_float+0xbe>
 8009f38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	db02      	blt.n	8009f46 <_printf_float+0x22a>
 8009f40:	6823      	ldr	r3, [r4, #0]
 8009f42:	07d8      	lsls	r0, r3, #31
 8009f44:	d510      	bpl.n	8009f68 <_printf_float+0x24c>
 8009f46:	ee18 3a10 	vmov	r3, s16
 8009f4a:	4652      	mov	r2, sl
 8009f4c:	4631      	mov	r1, r6
 8009f4e:	4628      	mov	r0, r5
 8009f50:	47b8      	blx	r7
 8009f52:	3001      	adds	r0, #1
 8009f54:	f43f af41 	beq.w	8009dda <_printf_float+0xbe>
 8009f58:	f04f 0800 	mov.w	r8, #0
 8009f5c:	f104 091a 	add.w	r9, r4, #26
 8009f60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f62:	3b01      	subs	r3, #1
 8009f64:	4543      	cmp	r3, r8
 8009f66:	dc09      	bgt.n	8009f7c <_printf_float+0x260>
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	079b      	lsls	r3, r3, #30
 8009f6c:	f100 8107 	bmi.w	800a17e <_printf_float+0x462>
 8009f70:	68e0      	ldr	r0, [r4, #12]
 8009f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f74:	4298      	cmp	r0, r3
 8009f76:	bfb8      	it	lt
 8009f78:	4618      	movlt	r0, r3
 8009f7a:	e730      	b.n	8009dde <_printf_float+0xc2>
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	464a      	mov	r2, r9
 8009f80:	4631      	mov	r1, r6
 8009f82:	4628      	mov	r0, r5
 8009f84:	47b8      	blx	r7
 8009f86:	3001      	adds	r0, #1
 8009f88:	f43f af27 	beq.w	8009dda <_printf_float+0xbe>
 8009f8c:	f108 0801 	add.w	r8, r8, #1
 8009f90:	e7e6      	b.n	8009f60 <_printf_float+0x244>
 8009f92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	dc39      	bgt.n	800a00c <_printf_float+0x2f0>
 8009f98:	4a1b      	ldr	r2, [pc, #108]	; (800a008 <_printf_float+0x2ec>)
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	4631      	mov	r1, r6
 8009f9e:	4628      	mov	r0, r5
 8009fa0:	47b8      	blx	r7
 8009fa2:	3001      	adds	r0, #1
 8009fa4:	f43f af19 	beq.w	8009dda <_printf_float+0xbe>
 8009fa8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009fac:	4313      	orrs	r3, r2
 8009fae:	d102      	bne.n	8009fb6 <_printf_float+0x29a>
 8009fb0:	6823      	ldr	r3, [r4, #0]
 8009fb2:	07d9      	lsls	r1, r3, #31
 8009fb4:	d5d8      	bpl.n	8009f68 <_printf_float+0x24c>
 8009fb6:	ee18 3a10 	vmov	r3, s16
 8009fba:	4652      	mov	r2, sl
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4628      	mov	r0, r5
 8009fc0:	47b8      	blx	r7
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	f43f af09 	beq.w	8009dda <_printf_float+0xbe>
 8009fc8:	f04f 0900 	mov.w	r9, #0
 8009fcc:	f104 0a1a 	add.w	sl, r4, #26
 8009fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fd2:	425b      	negs	r3, r3
 8009fd4:	454b      	cmp	r3, r9
 8009fd6:	dc01      	bgt.n	8009fdc <_printf_float+0x2c0>
 8009fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fda:	e792      	b.n	8009f02 <_printf_float+0x1e6>
 8009fdc:	2301      	movs	r3, #1
 8009fde:	4652      	mov	r2, sl
 8009fe0:	4631      	mov	r1, r6
 8009fe2:	4628      	mov	r0, r5
 8009fe4:	47b8      	blx	r7
 8009fe6:	3001      	adds	r0, #1
 8009fe8:	f43f aef7 	beq.w	8009dda <_printf_float+0xbe>
 8009fec:	f109 0901 	add.w	r9, r9, #1
 8009ff0:	e7ee      	b.n	8009fd0 <_printf_float+0x2b4>
 8009ff2:	bf00      	nop
 8009ff4:	7fefffff 	.word	0x7fefffff
 8009ff8:	0800e5f0 	.word	0x0800e5f0
 8009ffc:	0800e5f4 	.word	0x0800e5f4
 800a000:	0800e5f8 	.word	0x0800e5f8
 800a004:	0800e5fc 	.word	0x0800e5fc
 800a008:	0800e600 	.word	0x0800e600
 800a00c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a00e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a010:	429a      	cmp	r2, r3
 800a012:	bfa8      	it	ge
 800a014:	461a      	movge	r2, r3
 800a016:	2a00      	cmp	r2, #0
 800a018:	4691      	mov	r9, r2
 800a01a:	dc37      	bgt.n	800a08c <_printf_float+0x370>
 800a01c:	f04f 0b00 	mov.w	fp, #0
 800a020:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a024:	f104 021a 	add.w	r2, r4, #26
 800a028:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a02a:	9305      	str	r3, [sp, #20]
 800a02c:	eba3 0309 	sub.w	r3, r3, r9
 800a030:	455b      	cmp	r3, fp
 800a032:	dc33      	bgt.n	800a09c <_printf_float+0x380>
 800a034:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a038:	429a      	cmp	r2, r3
 800a03a:	db3b      	blt.n	800a0b4 <_printf_float+0x398>
 800a03c:	6823      	ldr	r3, [r4, #0]
 800a03e:	07da      	lsls	r2, r3, #31
 800a040:	d438      	bmi.n	800a0b4 <_printf_float+0x398>
 800a042:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a046:	eba2 0903 	sub.w	r9, r2, r3
 800a04a:	9b05      	ldr	r3, [sp, #20]
 800a04c:	1ad2      	subs	r2, r2, r3
 800a04e:	4591      	cmp	r9, r2
 800a050:	bfa8      	it	ge
 800a052:	4691      	movge	r9, r2
 800a054:	f1b9 0f00 	cmp.w	r9, #0
 800a058:	dc35      	bgt.n	800a0c6 <_printf_float+0x3aa>
 800a05a:	f04f 0800 	mov.w	r8, #0
 800a05e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a062:	f104 0a1a 	add.w	sl, r4, #26
 800a066:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a06a:	1a9b      	subs	r3, r3, r2
 800a06c:	eba3 0309 	sub.w	r3, r3, r9
 800a070:	4543      	cmp	r3, r8
 800a072:	f77f af79 	ble.w	8009f68 <_printf_float+0x24c>
 800a076:	2301      	movs	r3, #1
 800a078:	4652      	mov	r2, sl
 800a07a:	4631      	mov	r1, r6
 800a07c:	4628      	mov	r0, r5
 800a07e:	47b8      	blx	r7
 800a080:	3001      	adds	r0, #1
 800a082:	f43f aeaa 	beq.w	8009dda <_printf_float+0xbe>
 800a086:	f108 0801 	add.w	r8, r8, #1
 800a08a:	e7ec      	b.n	800a066 <_printf_float+0x34a>
 800a08c:	4613      	mov	r3, r2
 800a08e:	4631      	mov	r1, r6
 800a090:	4642      	mov	r2, r8
 800a092:	4628      	mov	r0, r5
 800a094:	47b8      	blx	r7
 800a096:	3001      	adds	r0, #1
 800a098:	d1c0      	bne.n	800a01c <_printf_float+0x300>
 800a09a:	e69e      	b.n	8009dda <_printf_float+0xbe>
 800a09c:	2301      	movs	r3, #1
 800a09e:	4631      	mov	r1, r6
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	9205      	str	r2, [sp, #20]
 800a0a4:	47b8      	blx	r7
 800a0a6:	3001      	adds	r0, #1
 800a0a8:	f43f ae97 	beq.w	8009dda <_printf_float+0xbe>
 800a0ac:	9a05      	ldr	r2, [sp, #20]
 800a0ae:	f10b 0b01 	add.w	fp, fp, #1
 800a0b2:	e7b9      	b.n	800a028 <_printf_float+0x30c>
 800a0b4:	ee18 3a10 	vmov	r3, s16
 800a0b8:	4652      	mov	r2, sl
 800a0ba:	4631      	mov	r1, r6
 800a0bc:	4628      	mov	r0, r5
 800a0be:	47b8      	blx	r7
 800a0c0:	3001      	adds	r0, #1
 800a0c2:	d1be      	bne.n	800a042 <_printf_float+0x326>
 800a0c4:	e689      	b.n	8009dda <_printf_float+0xbe>
 800a0c6:	9a05      	ldr	r2, [sp, #20]
 800a0c8:	464b      	mov	r3, r9
 800a0ca:	4442      	add	r2, r8
 800a0cc:	4631      	mov	r1, r6
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	47b8      	blx	r7
 800a0d2:	3001      	adds	r0, #1
 800a0d4:	d1c1      	bne.n	800a05a <_printf_float+0x33e>
 800a0d6:	e680      	b.n	8009dda <_printf_float+0xbe>
 800a0d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0da:	2a01      	cmp	r2, #1
 800a0dc:	dc01      	bgt.n	800a0e2 <_printf_float+0x3c6>
 800a0de:	07db      	lsls	r3, r3, #31
 800a0e0:	d53a      	bpl.n	800a158 <_printf_float+0x43c>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	4642      	mov	r2, r8
 800a0e6:	4631      	mov	r1, r6
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	47b8      	blx	r7
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	f43f ae74 	beq.w	8009dda <_printf_float+0xbe>
 800a0f2:	ee18 3a10 	vmov	r3, s16
 800a0f6:	4652      	mov	r2, sl
 800a0f8:	4631      	mov	r1, r6
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	47b8      	blx	r7
 800a0fe:	3001      	adds	r0, #1
 800a100:	f43f ae6b 	beq.w	8009dda <_printf_float+0xbe>
 800a104:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a108:	2200      	movs	r2, #0
 800a10a:	2300      	movs	r3, #0
 800a10c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a110:	f7f6 fcf2 	bl	8000af8 <__aeabi_dcmpeq>
 800a114:	b9d8      	cbnz	r0, 800a14e <_printf_float+0x432>
 800a116:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800a11a:	f108 0201 	add.w	r2, r8, #1
 800a11e:	4631      	mov	r1, r6
 800a120:	4628      	mov	r0, r5
 800a122:	47b8      	blx	r7
 800a124:	3001      	adds	r0, #1
 800a126:	d10e      	bne.n	800a146 <_printf_float+0x42a>
 800a128:	e657      	b.n	8009dda <_printf_float+0xbe>
 800a12a:	2301      	movs	r3, #1
 800a12c:	4652      	mov	r2, sl
 800a12e:	4631      	mov	r1, r6
 800a130:	4628      	mov	r0, r5
 800a132:	47b8      	blx	r7
 800a134:	3001      	adds	r0, #1
 800a136:	f43f ae50 	beq.w	8009dda <_printf_float+0xbe>
 800a13a:	f108 0801 	add.w	r8, r8, #1
 800a13e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a140:	3b01      	subs	r3, #1
 800a142:	4543      	cmp	r3, r8
 800a144:	dcf1      	bgt.n	800a12a <_printf_float+0x40e>
 800a146:	464b      	mov	r3, r9
 800a148:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a14c:	e6da      	b.n	8009f04 <_printf_float+0x1e8>
 800a14e:	f04f 0800 	mov.w	r8, #0
 800a152:	f104 0a1a 	add.w	sl, r4, #26
 800a156:	e7f2      	b.n	800a13e <_printf_float+0x422>
 800a158:	2301      	movs	r3, #1
 800a15a:	4642      	mov	r2, r8
 800a15c:	e7df      	b.n	800a11e <_printf_float+0x402>
 800a15e:	2301      	movs	r3, #1
 800a160:	464a      	mov	r2, r9
 800a162:	4631      	mov	r1, r6
 800a164:	4628      	mov	r0, r5
 800a166:	47b8      	blx	r7
 800a168:	3001      	adds	r0, #1
 800a16a:	f43f ae36 	beq.w	8009dda <_printf_float+0xbe>
 800a16e:	f108 0801 	add.w	r8, r8, #1
 800a172:	68e3      	ldr	r3, [r4, #12]
 800a174:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a176:	1a5b      	subs	r3, r3, r1
 800a178:	4543      	cmp	r3, r8
 800a17a:	dcf0      	bgt.n	800a15e <_printf_float+0x442>
 800a17c:	e6f8      	b.n	8009f70 <_printf_float+0x254>
 800a17e:	f04f 0800 	mov.w	r8, #0
 800a182:	f104 0919 	add.w	r9, r4, #25
 800a186:	e7f4      	b.n	800a172 <_printf_float+0x456>

0800a188 <_printf_common>:
 800a188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a18c:	4616      	mov	r6, r2
 800a18e:	4699      	mov	r9, r3
 800a190:	688a      	ldr	r2, [r1, #8]
 800a192:	690b      	ldr	r3, [r1, #16]
 800a194:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a198:	4293      	cmp	r3, r2
 800a19a:	bfb8      	it	lt
 800a19c:	4613      	movlt	r3, r2
 800a19e:	6033      	str	r3, [r6, #0]
 800a1a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a1a4:	4607      	mov	r7, r0
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	b10a      	cbz	r2, 800a1ae <_printf_common+0x26>
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	6033      	str	r3, [r6, #0]
 800a1ae:	6823      	ldr	r3, [r4, #0]
 800a1b0:	0699      	lsls	r1, r3, #26
 800a1b2:	bf42      	ittt	mi
 800a1b4:	6833      	ldrmi	r3, [r6, #0]
 800a1b6:	3302      	addmi	r3, #2
 800a1b8:	6033      	strmi	r3, [r6, #0]
 800a1ba:	6825      	ldr	r5, [r4, #0]
 800a1bc:	f015 0506 	ands.w	r5, r5, #6
 800a1c0:	d106      	bne.n	800a1d0 <_printf_common+0x48>
 800a1c2:	f104 0a19 	add.w	sl, r4, #25
 800a1c6:	68e3      	ldr	r3, [r4, #12]
 800a1c8:	6832      	ldr	r2, [r6, #0]
 800a1ca:	1a9b      	subs	r3, r3, r2
 800a1cc:	42ab      	cmp	r3, r5
 800a1ce:	dc26      	bgt.n	800a21e <_printf_common+0x96>
 800a1d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a1d4:	1e13      	subs	r3, r2, #0
 800a1d6:	6822      	ldr	r2, [r4, #0]
 800a1d8:	bf18      	it	ne
 800a1da:	2301      	movne	r3, #1
 800a1dc:	0692      	lsls	r2, r2, #26
 800a1de:	d42b      	bmi.n	800a238 <_printf_common+0xb0>
 800a1e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1e4:	4649      	mov	r1, r9
 800a1e6:	4638      	mov	r0, r7
 800a1e8:	47c0      	blx	r8
 800a1ea:	3001      	adds	r0, #1
 800a1ec:	d01e      	beq.n	800a22c <_printf_common+0xa4>
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	6922      	ldr	r2, [r4, #16]
 800a1f2:	f003 0306 	and.w	r3, r3, #6
 800a1f6:	2b04      	cmp	r3, #4
 800a1f8:	bf02      	ittt	eq
 800a1fa:	68e5      	ldreq	r5, [r4, #12]
 800a1fc:	6833      	ldreq	r3, [r6, #0]
 800a1fe:	1aed      	subeq	r5, r5, r3
 800a200:	68a3      	ldr	r3, [r4, #8]
 800a202:	bf0c      	ite	eq
 800a204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a208:	2500      	movne	r5, #0
 800a20a:	4293      	cmp	r3, r2
 800a20c:	bfc4      	itt	gt
 800a20e:	1a9b      	subgt	r3, r3, r2
 800a210:	18ed      	addgt	r5, r5, r3
 800a212:	2600      	movs	r6, #0
 800a214:	341a      	adds	r4, #26
 800a216:	42b5      	cmp	r5, r6
 800a218:	d11a      	bne.n	800a250 <_printf_common+0xc8>
 800a21a:	2000      	movs	r0, #0
 800a21c:	e008      	b.n	800a230 <_printf_common+0xa8>
 800a21e:	2301      	movs	r3, #1
 800a220:	4652      	mov	r2, sl
 800a222:	4649      	mov	r1, r9
 800a224:	4638      	mov	r0, r7
 800a226:	47c0      	blx	r8
 800a228:	3001      	adds	r0, #1
 800a22a:	d103      	bne.n	800a234 <_printf_common+0xac>
 800a22c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a234:	3501      	adds	r5, #1
 800a236:	e7c6      	b.n	800a1c6 <_printf_common+0x3e>
 800a238:	18e1      	adds	r1, r4, r3
 800a23a:	1c5a      	adds	r2, r3, #1
 800a23c:	2030      	movs	r0, #48	; 0x30
 800a23e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a242:	4422      	add	r2, r4
 800a244:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a248:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a24c:	3302      	adds	r3, #2
 800a24e:	e7c7      	b.n	800a1e0 <_printf_common+0x58>
 800a250:	2301      	movs	r3, #1
 800a252:	4622      	mov	r2, r4
 800a254:	4649      	mov	r1, r9
 800a256:	4638      	mov	r0, r7
 800a258:	47c0      	blx	r8
 800a25a:	3001      	adds	r0, #1
 800a25c:	d0e6      	beq.n	800a22c <_printf_common+0xa4>
 800a25e:	3601      	adds	r6, #1
 800a260:	e7d9      	b.n	800a216 <_printf_common+0x8e>
	...

0800a264 <_printf_i>:
 800a264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a268:	7e0f      	ldrb	r7, [r1, #24]
 800a26a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a26c:	2f78      	cmp	r7, #120	; 0x78
 800a26e:	4691      	mov	r9, r2
 800a270:	4680      	mov	r8, r0
 800a272:	460c      	mov	r4, r1
 800a274:	469a      	mov	sl, r3
 800a276:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a27a:	d807      	bhi.n	800a28c <_printf_i+0x28>
 800a27c:	2f62      	cmp	r7, #98	; 0x62
 800a27e:	d80a      	bhi.n	800a296 <_printf_i+0x32>
 800a280:	2f00      	cmp	r7, #0
 800a282:	f000 80d4 	beq.w	800a42e <_printf_i+0x1ca>
 800a286:	2f58      	cmp	r7, #88	; 0x58
 800a288:	f000 80c0 	beq.w	800a40c <_printf_i+0x1a8>
 800a28c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a290:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a294:	e03a      	b.n	800a30c <_printf_i+0xa8>
 800a296:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a29a:	2b15      	cmp	r3, #21
 800a29c:	d8f6      	bhi.n	800a28c <_printf_i+0x28>
 800a29e:	a101      	add	r1, pc, #4	; (adr r1, 800a2a4 <_printf_i+0x40>)
 800a2a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2a4:	0800a2fd 	.word	0x0800a2fd
 800a2a8:	0800a311 	.word	0x0800a311
 800a2ac:	0800a28d 	.word	0x0800a28d
 800a2b0:	0800a28d 	.word	0x0800a28d
 800a2b4:	0800a28d 	.word	0x0800a28d
 800a2b8:	0800a28d 	.word	0x0800a28d
 800a2bc:	0800a311 	.word	0x0800a311
 800a2c0:	0800a28d 	.word	0x0800a28d
 800a2c4:	0800a28d 	.word	0x0800a28d
 800a2c8:	0800a28d 	.word	0x0800a28d
 800a2cc:	0800a28d 	.word	0x0800a28d
 800a2d0:	0800a415 	.word	0x0800a415
 800a2d4:	0800a33d 	.word	0x0800a33d
 800a2d8:	0800a3cf 	.word	0x0800a3cf
 800a2dc:	0800a28d 	.word	0x0800a28d
 800a2e0:	0800a28d 	.word	0x0800a28d
 800a2e4:	0800a437 	.word	0x0800a437
 800a2e8:	0800a28d 	.word	0x0800a28d
 800a2ec:	0800a33d 	.word	0x0800a33d
 800a2f0:	0800a28d 	.word	0x0800a28d
 800a2f4:	0800a28d 	.word	0x0800a28d
 800a2f8:	0800a3d7 	.word	0x0800a3d7
 800a2fc:	682b      	ldr	r3, [r5, #0]
 800a2fe:	1d1a      	adds	r2, r3, #4
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	602a      	str	r2, [r5, #0]
 800a304:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a308:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a30c:	2301      	movs	r3, #1
 800a30e:	e09f      	b.n	800a450 <_printf_i+0x1ec>
 800a310:	6820      	ldr	r0, [r4, #0]
 800a312:	682b      	ldr	r3, [r5, #0]
 800a314:	0607      	lsls	r7, r0, #24
 800a316:	f103 0104 	add.w	r1, r3, #4
 800a31a:	6029      	str	r1, [r5, #0]
 800a31c:	d501      	bpl.n	800a322 <_printf_i+0xbe>
 800a31e:	681e      	ldr	r6, [r3, #0]
 800a320:	e003      	b.n	800a32a <_printf_i+0xc6>
 800a322:	0646      	lsls	r6, r0, #25
 800a324:	d5fb      	bpl.n	800a31e <_printf_i+0xba>
 800a326:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a32a:	2e00      	cmp	r6, #0
 800a32c:	da03      	bge.n	800a336 <_printf_i+0xd2>
 800a32e:	232d      	movs	r3, #45	; 0x2d
 800a330:	4276      	negs	r6, r6
 800a332:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a336:	485a      	ldr	r0, [pc, #360]	; (800a4a0 <_printf_i+0x23c>)
 800a338:	230a      	movs	r3, #10
 800a33a:	e012      	b.n	800a362 <_printf_i+0xfe>
 800a33c:	682b      	ldr	r3, [r5, #0]
 800a33e:	6820      	ldr	r0, [r4, #0]
 800a340:	1d19      	adds	r1, r3, #4
 800a342:	6029      	str	r1, [r5, #0]
 800a344:	0605      	lsls	r5, r0, #24
 800a346:	d501      	bpl.n	800a34c <_printf_i+0xe8>
 800a348:	681e      	ldr	r6, [r3, #0]
 800a34a:	e002      	b.n	800a352 <_printf_i+0xee>
 800a34c:	0641      	lsls	r1, r0, #25
 800a34e:	d5fb      	bpl.n	800a348 <_printf_i+0xe4>
 800a350:	881e      	ldrh	r6, [r3, #0]
 800a352:	4853      	ldr	r0, [pc, #332]	; (800a4a0 <_printf_i+0x23c>)
 800a354:	2f6f      	cmp	r7, #111	; 0x6f
 800a356:	bf0c      	ite	eq
 800a358:	2308      	moveq	r3, #8
 800a35a:	230a      	movne	r3, #10
 800a35c:	2100      	movs	r1, #0
 800a35e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a362:	6865      	ldr	r5, [r4, #4]
 800a364:	60a5      	str	r5, [r4, #8]
 800a366:	2d00      	cmp	r5, #0
 800a368:	bfa2      	ittt	ge
 800a36a:	6821      	ldrge	r1, [r4, #0]
 800a36c:	f021 0104 	bicge.w	r1, r1, #4
 800a370:	6021      	strge	r1, [r4, #0]
 800a372:	b90e      	cbnz	r6, 800a378 <_printf_i+0x114>
 800a374:	2d00      	cmp	r5, #0
 800a376:	d04b      	beq.n	800a410 <_printf_i+0x1ac>
 800a378:	4615      	mov	r5, r2
 800a37a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a37e:	fb03 6711 	mls	r7, r3, r1, r6
 800a382:	5dc7      	ldrb	r7, [r0, r7]
 800a384:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a388:	4637      	mov	r7, r6
 800a38a:	42bb      	cmp	r3, r7
 800a38c:	460e      	mov	r6, r1
 800a38e:	d9f4      	bls.n	800a37a <_printf_i+0x116>
 800a390:	2b08      	cmp	r3, #8
 800a392:	d10b      	bne.n	800a3ac <_printf_i+0x148>
 800a394:	6823      	ldr	r3, [r4, #0]
 800a396:	07de      	lsls	r6, r3, #31
 800a398:	d508      	bpl.n	800a3ac <_printf_i+0x148>
 800a39a:	6923      	ldr	r3, [r4, #16]
 800a39c:	6861      	ldr	r1, [r4, #4]
 800a39e:	4299      	cmp	r1, r3
 800a3a0:	bfde      	ittt	le
 800a3a2:	2330      	movle	r3, #48	; 0x30
 800a3a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a3a8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a3ac:	1b52      	subs	r2, r2, r5
 800a3ae:	6122      	str	r2, [r4, #16]
 800a3b0:	f8cd a000 	str.w	sl, [sp]
 800a3b4:	464b      	mov	r3, r9
 800a3b6:	aa03      	add	r2, sp, #12
 800a3b8:	4621      	mov	r1, r4
 800a3ba:	4640      	mov	r0, r8
 800a3bc:	f7ff fee4 	bl	800a188 <_printf_common>
 800a3c0:	3001      	adds	r0, #1
 800a3c2:	d14a      	bne.n	800a45a <_printf_i+0x1f6>
 800a3c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3c8:	b004      	add	sp, #16
 800a3ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	f043 0320 	orr.w	r3, r3, #32
 800a3d4:	6023      	str	r3, [r4, #0]
 800a3d6:	4833      	ldr	r0, [pc, #204]	; (800a4a4 <_printf_i+0x240>)
 800a3d8:	2778      	movs	r7, #120	; 0x78
 800a3da:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a3de:	6823      	ldr	r3, [r4, #0]
 800a3e0:	6829      	ldr	r1, [r5, #0]
 800a3e2:	061f      	lsls	r7, r3, #24
 800a3e4:	f851 6b04 	ldr.w	r6, [r1], #4
 800a3e8:	d402      	bmi.n	800a3f0 <_printf_i+0x18c>
 800a3ea:	065f      	lsls	r7, r3, #25
 800a3ec:	bf48      	it	mi
 800a3ee:	b2b6      	uxthmi	r6, r6
 800a3f0:	07df      	lsls	r7, r3, #31
 800a3f2:	bf48      	it	mi
 800a3f4:	f043 0320 	orrmi.w	r3, r3, #32
 800a3f8:	6029      	str	r1, [r5, #0]
 800a3fa:	bf48      	it	mi
 800a3fc:	6023      	strmi	r3, [r4, #0]
 800a3fe:	b91e      	cbnz	r6, 800a408 <_printf_i+0x1a4>
 800a400:	6823      	ldr	r3, [r4, #0]
 800a402:	f023 0320 	bic.w	r3, r3, #32
 800a406:	6023      	str	r3, [r4, #0]
 800a408:	2310      	movs	r3, #16
 800a40a:	e7a7      	b.n	800a35c <_printf_i+0xf8>
 800a40c:	4824      	ldr	r0, [pc, #144]	; (800a4a0 <_printf_i+0x23c>)
 800a40e:	e7e4      	b.n	800a3da <_printf_i+0x176>
 800a410:	4615      	mov	r5, r2
 800a412:	e7bd      	b.n	800a390 <_printf_i+0x12c>
 800a414:	682b      	ldr	r3, [r5, #0]
 800a416:	6826      	ldr	r6, [r4, #0]
 800a418:	6961      	ldr	r1, [r4, #20]
 800a41a:	1d18      	adds	r0, r3, #4
 800a41c:	6028      	str	r0, [r5, #0]
 800a41e:	0635      	lsls	r5, r6, #24
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	d501      	bpl.n	800a428 <_printf_i+0x1c4>
 800a424:	6019      	str	r1, [r3, #0]
 800a426:	e002      	b.n	800a42e <_printf_i+0x1ca>
 800a428:	0670      	lsls	r0, r6, #25
 800a42a:	d5fb      	bpl.n	800a424 <_printf_i+0x1c0>
 800a42c:	8019      	strh	r1, [r3, #0]
 800a42e:	2300      	movs	r3, #0
 800a430:	6123      	str	r3, [r4, #16]
 800a432:	4615      	mov	r5, r2
 800a434:	e7bc      	b.n	800a3b0 <_printf_i+0x14c>
 800a436:	682b      	ldr	r3, [r5, #0]
 800a438:	1d1a      	adds	r2, r3, #4
 800a43a:	602a      	str	r2, [r5, #0]
 800a43c:	681d      	ldr	r5, [r3, #0]
 800a43e:	6862      	ldr	r2, [r4, #4]
 800a440:	2100      	movs	r1, #0
 800a442:	4628      	mov	r0, r5
 800a444:	f7f5 fedc 	bl	8000200 <memchr>
 800a448:	b108      	cbz	r0, 800a44e <_printf_i+0x1ea>
 800a44a:	1b40      	subs	r0, r0, r5
 800a44c:	6060      	str	r0, [r4, #4]
 800a44e:	6863      	ldr	r3, [r4, #4]
 800a450:	6123      	str	r3, [r4, #16]
 800a452:	2300      	movs	r3, #0
 800a454:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a458:	e7aa      	b.n	800a3b0 <_printf_i+0x14c>
 800a45a:	6923      	ldr	r3, [r4, #16]
 800a45c:	462a      	mov	r2, r5
 800a45e:	4649      	mov	r1, r9
 800a460:	4640      	mov	r0, r8
 800a462:	47d0      	blx	sl
 800a464:	3001      	adds	r0, #1
 800a466:	d0ad      	beq.n	800a3c4 <_printf_i+0x160>
 800a468:	6823      	ldr	r3, [r4, #0]
 800a46a:	079b      	lsls	r3, r3, #30
 800a46c:	d413      	bmi.n	800a496 <_printf_i+0x232>
 800a46e:	68e0      	ldr	r0, [r4, #12]
 800a470:	9b03      	ldr	r3, [sp, #12]
 800a472:	4298      	cmp	r0, r3
 800a474:	bfb8      	it	lt
 800a476:	4618      	movlt	r0, r3
 800a478:	e7a6      	b.n	800a3c8 <_printf_i+0x164>
 800a47a:	2301      	movs	r3, #1
 800a47c:	4632      	mov	r2, r6
 800a47e:	4649      	mov	r1, r9
 800a480:	4640      	mov	r0, r8
 800a482:	47d0      	blx	sl
 800a484:	3001      	adds	r0, #1
 800a486:	d09d      	beq.n	800a3c4 <_printf_i+0x160>
 800a488:	3501      	adds	r5, #1
 800a48a:	68e3      	ldr	r3, [r4, #12]
 800a48c:	9903      	ldr	r1, [sp, #12]
 800a48e:	1a5b      	subs	r3, r3, r1
 800a490:	42ab      	cmp	r3, r5
 800a492:	dcf2      	bgt.n	800a47a <_printf_i+0x216>
 800a494:	e7eb      	b.n	800a46e <_printf_i+0x20a>
 800a496:	2500      	movs	r5, #0
 800a498:	f104 0619 	add.w	r6, r4, #25
 800a49c:	e7f5      	b.n	800a48a <_printf_i+0x226>
 800a49e:	bf00      	nop
 800a4a0:	0800e602 	.word	0x0800e602
 800a4a4:	0800e613 	.word	0x0800e613

0800a4a8 <_scanf_float>:
 800a4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ac:	b087      	sub	sp, #28
 800a4ae:	4617      	mov	r7, r2
 800a4b0:	9303      	str	r3, [sp, #12]
 800a4b2:	688b      	ldr	r3, [r1, #8]
 800a4b4:	1e5a      	subs	r2, r3, #1
 800a4b6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a4ba:	bf83      	ittte	hi
 800a4bc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a4c0:	195b      	addhi	r3, r3, r5
 800a4c2:	9302      	strhi	r3, [sp, #8]
 800a4c4:	2300      	movls	r3, #0
 800a4c6:	bf86      	itte	hi
 800a4c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a4cc:	608b      	strhi	r3, [r1, #8]
 800a4ce:	9302      	strls	r3, [sp, #8]
 800a4d0:	680b      	ldr	r3, [r1, #0]
 800a4d2:	468b      	mov	fp, r1
 800a4d4:	2500      	movs	r5, #0
 800a4d6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a4da:	f84b 3b1c 	str.w	r3, [fp], #28
 800a4de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a4e2:	4680      	mov	r8, r0
 800a4e4:	460c      	mov	r4, r1
 800a4e6:	465e      	mov	r6, fp
 800a4e8:	46aa      	mov	sl, r5
 800a4ea:	46a9      	mov	r9, r5
 800a4ec:	9501      	str	r5, [sp, #4]
 800a4ee:	68a2      	ldr	r2, [r4, #8]
 800a4f0:	b152      	cbz	r2, 800a508 <_scanf_float+0x60>
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	781b      	ldrb	r3, [r3, #0]
 800a4f6:	2b4e      	cmp	r3, #78	; 0x4e
 800a4f8:	d864      	bhi.n	800a5c4 <_scanf_float+0x11c>
 800a4fa:	2b40      	cmp	r3, #64	; 0x40
 800a4fc:	d83c      	bhi.n	800a578 <_scanf_float+0xd0>
 800a4fe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a502:	b2c8      	uxtb	r0, r1
 800a504:	280e      	cmp	r0, #14
 800a506:	d93a      	bls.n	800a57e <_scanf_float+0xd6>
 800a508:	f1b9 0f00 	cmp.w	r9, #0
 800a50c:	d003      	beq.n	800a516 <_scanf_float+0x6e>
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a514:	6023      	str	r3, [r4, #0]
 800a516:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a51a:	f1ba 0f01 	cmp.w	sl, #1
 800a51e:	f200 8113 	bhi.w	800a748 <_scanf_float+0x2a0>
 800a522:	455e      	cmp	r6, fp
 800a524:	f200 8105 	bhi.w	800a732 <_scanf_float+0x28a>
 800a528:	2501      	movs	r5, #1
 800a52a:	4628      	mov	r0, r5
 800a52c:	b007      	add	sp, #28
 800a52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a532:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a536:	2a0d      	cmp	r2, #13
 800a538:	d8e6      	bhi.n	800a508 <_scanf_float+0x60>
 800a53a:	a101      	add	r1, pc, #4	; (adr r1, 800a540 <_scanf_float+0x98>)
 800a53c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a540:	0800a67f 	.word	0x0800a67f
 800a544:	0800a509 	.word	0x0800a509
 800a548:	0800a509 	.word	0x0800a509
 800a54c:	0800a509 	.word	0x0800a509
 800a550:	0800a6df 	.word	0x0800a6df
 800a554:	0800a6b7 	.word	0x0800a6b7
 800a558:	0800a509 	.word	0x0800a509
 800a55c:	0800a509 	.word	0x0800a509
 800a560:	0800a68d 	.word	0x0800a68d
 800a564:	0800a509 	.word	0x0800a509
 800a568:	0800a509 	.word	0x0800a509
 800a56c:	0800a509 	.word	0x0800a509
 800a570:	0800a509 	.word	0x0800a509
 800a574:	0800a645 	.word	0x0800a645
 800a578:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a57c:	e7db      	b.n	800a536 <_scanf_float+0x8e>
 800a57e:	290e      	cmp	r1, #14
 800a580:	d8c2      	bhi.n	800a508 <_scanf_float+0x60>
 800a582:	a001      	add	r0, pc, #4	; (adr r0, 800a588 <_scanf_float+0xe0>)
 800a584:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a588:	0800a637 	.word	0x0800a637
 800a58c:	0800a509 	.word	0x0800a509
 800a590:	0800a637 	.word	0x0800a637
 800a594:	0800a6cb 	.word	0x0800a6cb
 800a598:	0800a509 	.word	0x0800a509
 800a59c:	0800a5e5 	.word	0x0800a5e5
 800a5a0:	0800a621 	.word	0x0800a621
 800a5a4:	0800a621 	.word	0x0800a621
 800a5a8:	0800a621 	.word	0x0800a621
 800a5ac:	0800a621 	.word	0x0800a621
 800a5b0:	0800a621 	.word	0x0800a621
 800a5b4:	0800a621 	.word	0x0800a621
 800a5b8:	0800a621 	.word	0x0800a621
 800a5bc:	0800a621 	.word	0x0800a621
 800a5c0:	0800a621 	.word	0x0800a621
 800a5c4:	2b6e      	cmp	r3, #110	; 0x6e
 800a5c6:	d809      	bhi.n	800a5dc <_scanf_float+0x134>
 800a5c8:	2b60      	cmp	r3, #96	; 0x60
 800a5ca:	d8b2      	bhi.n	800a532 <_scanf_float+0x8a>
 800a5cc:	2b54      	cmp	r3, #84	; 0x54
 800a5ce:	d077      	beq.n	800a6c0 <_scanf_float+0x218>
 800a5d0:	2b59      	cmp	r3, #89	; 0x59
 800a5d2:	d199      	bne.n	800a508 <_scanf_float+0x60>
 800a5d4:	2d07      	cmp	r5, #7
 800a5d6:	d197      	bne.n	800a508 <_scanf_float+0x60>
 800a5d8:	2508      	movs	r5, #8
 800a5da:	e029      	b.n	800a630 <_scanf_float+0x188>
 800a5dc:	2b74      	cmp	r3, #116	; 0x74
 800a5de:	d06f      	beq.n	800a6c0 <_scanf_float+0x218>
 800a5e0:	2b79      	cmp	r3, #121	; 0x79
 800a5e2:	e7f6      	b.n	800a5d2 <_scanf_float+0x12a>
 800a5e4:	6821      	ldr	r1, [r4, #0]
 800a5e6:	05c8      	lsls	r0, r1, #23
 800a5e8:	d51a      	bpl.n	800a620 <_scanf_float+0x178>
 800a5ea:	9b02      	ldr	r3, [sp, #8]
 800a5ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a5f0:	6021      	str	r1, [r4, #0]
 800a5f2:	f109 0901 	add.w	r9, r9, #1
 800a5f6:	b11b      	cbz	r3, 800a600 <_scanf_float+0x158>
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	3201      	adds	r2, #1
 800a5fc:	9302      	str	r3, [sp, #8]
 800a5fe:	60a2      	str	r2, [r4, #8]
 800a600:	68a3      	ldr	r3, [r4, #8]
 800a602:	3b01      	subs	r3, #1
 800a604:	60a3      	str	r3, [r4, #8]
 800a606:	6923      	ldr	r3, [r4, #16]
 800a608:	3301      	adds	r3, #1
 800a60a:	6123      	str	r3, [r4, #16]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	3b01      	subs	r3, #1
 800a610:	2b00      	cmp	r3, #0
 800a612:	607b      	str	r3, [r7, #4]
 800a614:	f340 8084 	ble.w	800a720 <_scanf_float+0x278>
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	3301      	adds	r3, #1
 800a61c:	603b      	str	r3, [r7, #0]
 800a61e:	e766      	b.n	800a4ee <_scanf_float+0x46>
 800a620:	eb1a 0f05 	cmn.w	sl, r5
 800a624:	f47f af70 	bne.w	800a508 <_scanf_float+0x60>
 800a628:	6822      	ldr	r2, [r4, #0]
 800a62a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a62e:	6022      	str	r2, [r4, #0]
 800a630:	f806 3b01 	strb.w	r3, [r6], #1
 800a634:	e7e4      	b.n	800a600 <_scanf_float+0x158>
 800a636:	6822      	ldr	r2, [r4, #0]
 800a638:	0610      	lsls	r0, r2, #24
 800a63a:	f57f af65 	bpl.w	800a508 <_scanf_float+0x60>
 800a63e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a642:	e7f4      	b.n	800a62e <_scanf_float+0x186>
 800a644:	f1ba 0f00 	cmp.w	sl, #0
 800a648:	d10e      	bne.n	800a668 <_scanf_float+0x1c0>
 800a64a:	f1b9 0f00 	cmp.w	r9, #0
 800a64e:	d10e      	bne.n	800a66e <_scanf_float+0x1c6>
 800a650:	6822      	ldr	r2, [r4, #0]
 800a652:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a656:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a65a:	d108      	bne.n	800a66e <_scanf_float+0x1c6>
 800a65c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a660:	6022      	str	r2, [r4, #0]
 800a662:	f04f 0a01 	mov.w	sl, #1
 800a666:	e7e3      	b.n	800a630 <_scanf_float+0x188>
 800a668:	f1ba 0f02 	cmp.w	sl, #2
 800a66c:	d055      	beq.n	800a71a <_scanf_float+0x272>
 800a66e:	2d01      	cmp	r5, #1
 800a670:	d002      	beq.n	800a678 <_scanf_float+0x1d0>
 800a672:	2d04      	cmp	r5, #4
 800a674:	f47f af48 	bne.w	800a508 <_scanf_float+0x60>
 800a678:	3501      	adds	r5, #1
 800a67a:	b2ed      	uxtb	r5, r5
 800a67c:	e7d8      	b.n	800a630 <_scanf_float+0x188>
 800a67e:	f1ba 0f01 	cmp.w	sl, #1
 800a682:	f47f af41 	bne.w	800a508 <_scanf_float+0x60>
 800a686:	f04f 0a02 	mov.w	sl, #2
 800a68a:	e7d1      	b.n	800a630 <_scanf_float+0x188>
 800a68c:	b97d      	cbnz	r5, 800a6ae <_scanf_float+0x206>
 800a68e:	f1b9 0f00 	cmp.w	r9, #0
 800a692:	f47f af3c 	bne.w	800a50e <_scanf_float+0x66>
 800a696:	6822      	ldr	r2, [r4, #0]
 800a698:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a69c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a6a0:	f47f af39 	bne.w	800a516 <_scanf_float+0x6e>
 800a6a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a6a8:	6022      	str	r2, [r4, #0]
 800a6aa:	2501      	movs	r5, #1
 800a6ac:	e7c0      	b.n	800a630 <_scanf_float+0x188>
 800a6ae:	2d03      	cmp	r5, #3
 800a6b0:	d0e2      	beq.n	800a678 <_scanf_float+0x1d0>
 800a6b2:	2d05      	cmp	r5, #5
 800a6b4:	e7de      	b.n	800a674 <_scanf_float+0x1cc>
 800a6b6:	2d02      	cmp	r5, #2
 800a6b8:	f47f af26 	bne.w	800a508 <_scanf_float+0x60>
 800a6bc:	2503      	movs	r5, #3
 800a6be:	e7b7      	b.n	800a630 <_scanf_float+0x188>
 800a6c0:	2d06      	cmp	r5, #6
 800a6c2:	f47f af21 	bne.w	800a508 <_scanf_float+0x60>
 800a6c6:	2507      	movs	r5, #7
 800a6c8:	e7b2      	b.n	800a630 <_scanf_float+0x188>
 800a6ca:	6822      	ldr	r2, [r4, #0]
 800a6cc:	0591      	lsls	r1, r2, #22
 800a6ce:	f57f af1b 	bpl.w	800a508 <_scanf_float+0x60>
 800a6d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a6d6:	6022      	str	r2, [r4, #0]
 800a6d8:	f8cd 9004 	str.w	r9, [sp, #4]
 800a6dc:	e7a8      	b.n	800a630 <_scanf_float+0x188>
 800a6de:	6822      	ldr	r2, [r4, #0]
 800a6e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a6e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a6e8:	d006      	beq.n	800a6f8 <_scanf_float+0x250>
 800a6ea:	0550      	lsls	r0, r2, #21
 800a6ec:	f57f af0c 	bpl.w	800a508 <_scanf_float+0x60>
 800a6f0:	f1b9 0f00 	cmp.w	r9, #0
 800a6f4:	f43f af0f 	beq.w	800a516 <_scanf_float+0x6e>
 800a6f8:	0591      	lsls	r1, r2, #22
 800a6fa:	bf58      	it	pl
 800a6fc:	9901      	ldrpl	r1, [sp, #4]
 800a6fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a702:	bf58      	it	pl
 800a704:	eba9 0101 	subpl.w	r1, r9, r1
 800a708:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a70c:	bf58      	it	pl
 800a70e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a712:	6022      	str	r2, [r4, #0]
 800a714:	f04f 0900 	mov.w	r9, #0
 800a718:	e78a      	b.n	800a630 <_scanf_float+0x188>
 800a71a:	f04f 0a03 	mov.w	sl, #3
 800a71e:	e787      	b.n	800a630 <_scanf_float+0x188>
 800a720:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a724:	4639      	mov	r1, r7
 800a726:	4640      	mov	r0, r8
 800a728:	4798      	blx	r3
 800a72a:	2800      	cmp	r0, #0
 800a72c:	f43f aedf 	beq.w	800a4ee <_scanf_float+0x46>
 800a730:	e6ea      	b.n	800a508 <_scanf_float+0x60>
 800a732:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a736:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a73a:	463a      	mov	r2, r7
 800a73c:	4640      	mov	r0, r8
 800a73e:	4798      	blx	r3
 800a740:	6923      	ldr	r3, [r4, #16]
 800a742:	3b01      	subs	r3, #1
 800a744:	6123      	str	r3, [r4, #16]
 800a746:	e6ec      	b.n	800a522 <_scanf_float+0x7a>
 800a748:	1e6b      	subs	r3, r5, #1
 800a74a:	2b06      	cmp	r3, #6
 800a74c:	d825      	bhi.n	800a79a <_scanf_float+0x2f2>
 800a74e:	2d02      	cmp	r5, #2
 800a750:	d836      	bhi.n	800a7c0 <_scanf_float+0x318>
 800a752:	455e      	cmp	r6, fp
 800a754:	f67f aee8 	bls.w	800a528 <_scanf_float+0x80>
 800a758:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a75c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a760:	463a      	mov	r2, r7
 800a762:	4640      	mov	r0, r8
 800a764:	4798      	blx	r3
 800a766:	6923      	ldr	r3, [r4, #16]
 800a768:	3b01      	subs	r3, #1
 800a76a:	6123      	str	r3, [r4, #16]
 800a76c:	e7f1      	b.n	800a752 <_scanf_float+0x2aa>
 800a76e:	9802      	ldr	r0, [sp, #8]
 800a770:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a774:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a778:	9002      	str	r0, [sp, #8]
 800a77a:	463a      	mov	r2, r7
 800a77c:	4640      	mov	r0, r8
 800a77e:	4798      	blx	r3
 800a780:	6923      	ldr	r3, [r4, #16]
 800a782:	3b01      	subs	r3, #1
 800a784:	6123      	str	r3, [r4, #16]
 800a786:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a78a:	fa5f fa8a 	uxtb.w	sl, sl
 800a78e:	f1ba 0f02 	cmp.w	sl, #2
 800a792:	d1ec      	bne.n	800a76e <_scanf_float+0x2c6>
 800a794:	3d03      	subs	r5, #3
 800a796:	b2ed      	uxtb	r5, r5
 800a798:	1b76      	subs	r6, r6, r5
 800a79a:	6823      	ldr	r3, [r4, #0]
 800a79c:	05da      	lsls	r2, r3, #23
 800a79e:	d52f      	bpl.n	800a800 <_scanf_float+0x358>
 800a7a0:	055b      	lsls	r3, r3, #21
 800a7a2:	d510      	bpl.n	800a7c6 <_scanf_float+0x31e>
 800a7a4:	455e      	cmp	r6, fp
 800a7a6:	f67f aebf 	bls.w	800a528 <_scanf_float+0x80>
 800a7aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7b2:	463a      	mov	r2, r7
 800a7b4:	4640      	mov	r0, r8
 800a7b6:	4798      	blx	r3
 800a7b8:	6923      	ldr	r3, [r4, #16]
 800a7ba:	3b01      	subs	r3, #1
 800a7bc:	6123      	str	r3, [r4, #16]
 800a7be:	e7f1      	b.n	800a7a4 <_scanf_float+0x2fc>
 800a7c0:	46aa      	mov	sl, r5
 800a7c2:	9602      	str	r6, [sp, #8]
 800a7c4:	e7df      	b.n	800a786 <_scanf_float+0x2de>
 800a7c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a7ca:	6923      	ldr	r3, [r4, #16]
 800a7cc:	2965      	cmp	r1, #101	; 0x65
 800a7ce:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800a7d2:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800a7d6:	6123      	str	r3, [r4, #16]
 800a7d8:	d00c      	beq.n	800a7f4 <_scanf_float+0x34c>
 800a7da:	2945      	cmp	r1, #69	; 0x45
 800a7dc:	d00a      	beq.n	800a7f4 <_scanf_float+0x34c>
 800a7de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7e2:	463a      	mov	r2, r7
 800a7e4:	4640      	mov	r0, r8
 800a7e6:	4798      	blx	r3
 800a7e8:	6923      	ldr	r3, [r4, #16]
 800a7ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a7ee:	3b01      	subs	r3, #1
 800a7f0:	1eb5      	subs	r5, r6, #2
 800a7f2:	6123      	str	r3, [r4, #16]
 800a7f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7f8:	463a      	mov	r2, r7
 800a7fa:	4640      	mov	r0, r8
 800a7fc:	4798      	blx	r3
 800a7fe:	462e      	mov	r6, r5
 800a800:	6825      	ldr	r5, [r4, #0]
 800a802:	f015 0510 	ands.w	r5, r5, #16
 800a806:	d158      	bne.n	800a8ba <_scanf_float+0x412>
 800a808:	7035      	strb	r5, [r6, #0]
 800a80a:	6823      	ldr	r3, [r4, #0]
 800a80c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a814:	d11c      	bne.n	800a850 <_scanf_float+0x3a8>
 800a816:	9b01      	ldr	r3, [sp, #4]
 800a818:	454b      	cmp	r3, r9
 800a81a:	eba3 0209 	sub.w	r2, r3, r9
 800a81e:	d124      	bne.n	800a86a <_scanf_float+0x3c2>
 800a820:	2200      	movs	r2, #0
 800a822:	4659      	mov	r1, fp
 800a824:	4640      	mov	r0, r8
 800a826:	f000 ff1f 	bl	800b668 <_strtod_r>
 800a82a:	9b03      	ldr	r3, [sp, #12]
 800a82c:	6821      	ldr	r1, [r4, #0]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f011 0f02 	tst.w	r1, #2
 800a834:	ec57 6b10 	vmov	r6, r7, d0
 800a838:	f103 0204 	add.w	r2, r3, #4
 800a83c:	d020      	beq.n	800a880 <_scanf_float+0x3d8>
 800a83e:	9903      	ldr	r1, [sp, #12]
 800a840:	600a      	str	r2, [r1, #0]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	e9c3 6700 	strd	r6, r7, [r3]
 800a848:	68e3      	ldr	r3, [r4, #12]
 800a84a:	3301      	adds	r3, #1
 800a84c:	60e3      	str	r3, [r4, #12]
 800a84e:	e66c      	b.n	800a52a <_scanf_float+0x82>
 800a850:	9b04      	ldr	r3, [sp, #16]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d0e4      	beq.n	800a820 <_scanf_float+0x378>
 800a856:	9905      	ldr	r1, [sp, #20]
 800a858:	230a      	movs	r3, #10
 800a85a:	462a      	mov	r2, r5
 800a85c:	3101      	adds	r1, #1
 800a85e:	4640      	mov	r0, r8
 800a860:	f000 ff8a 	bl	800b778 <_strtol_r>
 800a864:	9b04      	ldr	r3, [sp, #16]
 800a866:	9e05      	ldr	r6, [sp, #20]
 800a868:	1ac2      	subs	r2, r0, r3
 800a86a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a86e:	429e      	cmp	r6, r3
 800a870:	bf28      	it	cs
 800a872:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a876:	4912      	ldr	r1, [pc, #72]	; (800a8c0 <_scanf_float+0x418>)
 800a878:	4630      	mov	r0, r6
 800a87a:	f000 f825 	bl	800a8c8 <siprintf>
 800a87e:	e7cf      	b.n	800a820 <_scanf_float+0x378>
 800a880:	f011 0f04 	tst.w	r1, #4
 800a884:	9903      	ldr	r1, [sp, #12]
 800a886:	600a      	str	r2, [r1, #0]
 800a888:	d1db      	bne.n	800a842 <_scanf_float+0x39a>
 800a88a:	f8d3 8000 	ldr.w	r8, [r3]
 800a88e:	ee10 2a10 	vmov	r2, s0
 800a892:	ee10 0a10 	vmov	r0, s0
 800a896:	463b      	mov	r3, r7
 800a898:	4639      	mov	r1, r7
 800a89a:	f7f6 f95f 	bl	8000b5c <__aeabi_dcmpun>
 800a89e:	b128      	cbz	r0, 800a8ac <_scanf_float+0x404>
 800a8a0:	4808      	ldr	r0, [pc, #32]	; (800a8c4 <_scanf_float+0x41c>)
 800a8a2:	f001 f841 	bl	800b928 <nanf>
 800a8a6:	ed88 0a00 	vstr	s0, [r8]
 800a8aa:	e7cd      	b.n	800a848 <_scanf_float+0x3a0>
 800a8ac:	4630      	mov	r0, r6
 800a8ae:	4639      	mov	r1, r7
 800a8b0:	f7f6 f9b2 	bl	8000c18 <__aeabi_d2f>
 800a8b4:	f8c8 0000 	str.w	r0, [r8]
 800a8b8:	e7c6      	b.n	800a848 <_scanf_float+0x3a0>
 800a8ba:	2500      	movs	r5, #0
 800a8bc:	e635      	b.n	800a52a <_scanf_float+0x82>
 800a8be:	bf00      	nop
 800a8c0:	0800e624 	.word	0x0800e624
 800a8c4:	0800ea17 	.word	0x0800ea17

0800a8c8 <siprintf>:
 800a8c8:	b40e      	push	{r1, r2, r3}
 800a8ca:	b500      	push	{lr}
 800a8cc:	b09c      	sub	sp, #112	; 0x70
 800a8ce:	ab1d      	add	r3, sp, #116	; 0x74
 800a8d0:	9002      	str	r0, [sp, #8]
 800a8d2:	9006      	str	r0, [sp, #24]
 800a8d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a8d8:	4809      	ldr	r0, [pc, #36]	; (800a900 <siprintf+0x38>)
 800a8da:	9107      	str	r1, [sp, #28]
 800a8dc:	9104      	str	r1, [sp, #16]
 800a8de:	4909      	ldr	r1, [pc, #36]	; (800a904 <siprintf+0x3c>)
 800a8e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8e4:	9105      	str	r1, [sp, #20]
 800a8e6:	6800      	ldr	r0, [r0, #0]
 800a8e8:	9301      	str	r3, [sp, #4]
 800a8ea:	a902      	add	r1, sp, #8
 800a8ec:	f002 fa9c 	bl	800ce28 <_svfiprintf_r>
 800a8f0:	9b02      	ldr	r3, [sp, #8]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	701a      	strb	r2, [r3, #0]
 800a8f6:	b01c      	add	sp, #112	; 0x70
 800a8f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8fc:	b003      	add	sp, #12
 800a8fe:	4770      	bx	lr
 800a900:	2000025c 	.word	0x2000025c
 800a904:	ffff0208 	.word	0xffff0208

0800a908 <std>:
 800a908:	2300      	movs	r3, #0
 800a90a:	b510      	push	{r4, lr}
 800a90c:	4604      	mov	r4, r0
 800a90e:	e9c0 3300 	strd	r3, r3, [r0]
 800a912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a916:	6083      	str	r3, [r0, #8]
 800a918:	8181      	strh	r1, [r0, #12]
 800a91a:	6643      	str	r3, [r0, #100]	; 0x64
 800a91c:	81c2      	strh	r2, [r0, #14]
 800a91e:	6183      	str	r3, [r0, #24]
 800a920:	4619      	mov	r1, r3
 800a922:	2208      	movs	r2, #8
 800a924:	305c      	adds	r0, #92	; 0x5c
 800a926:	f000 ff59 	bl	800b7dc <memset>
 800a92a:	4b0d      	ldr	r3, [pc, #52]	; (800a960 <std+0x58>)
 800a92c:	6263      	str	r3, [r4, #36]	; 0x24
 800a92e:	4b0d      	ldr	r3, [pc, #52]	; (800a964 <std+0x5c>)
 800a930:	62a3      	str	r3, [r4, #40]	; 0x28
 800a932:	4b0d      	ldr	r3, [pc, #52]	; (800a968 <std+0x60>)
 800a934:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a936:	4b0d      	ldr	r3, [pc, #52]	; (800a96c <std+0x64>)
 800a938:	6323      	str	r3, [r4, #48]	; 0x30
 800a93a:	4b0d      	ldr	r3, [pc, #52]	; (800a970 <std+0x68>)
 800a93c:	6224      	str	r4, [r4, #32]
 800a93e:	429c      	cmp	r4, r3
 800a940:	d006      	beq.n	800a950 <std+0x48>
 800a942:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a946:	4294      	cmp	r4, r2
 800a948:	d002      	beq.n	800a950 <std+0x48>
 800a94a:	33d0      	adds	r3, #208	; 0xd0
 800a94c:	429c      	cmp	r4, r3
 800a94e:	d105      	bne.n	800a95c <std+0x54>
 800a950:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a958:	f000 bfcc 	b.w	800b8f4 <__retarget_lock_init_recursive>
 800a95c:	bd10      	pop	{r4, pc}
 800a95e:	bf00      	nop
 800a960:	0800dc67 	.word	0x0800dc67
 800a964:	0800dc89 	.word	0x0800dc89
 800a968:	0800dcc1 	.word	0x0800dcc1
 800a96c:	0800dce5 	.word	0x0800dce5
 800a970:	200014f8 	.word	0x200014f8

0800a974 <stdio_exit_handler>:
 800a974:	4a02      	ldr	r2, [pc, #8]	; (800a980 <stdio_exit_handler+0xc>)
 800a976:	4903      	ldr	r1, [pc, #12]	; (800a984 <stdio_exit_handler+0x10>)
 800a978:	4803      	ldr	r0, [pc, #12]	; (800a988 <stdio_exit_handler+0x14>)
 800a97a:	f000 beff 	b.w	800b77c <_fwalk_sglue>
 800a97e:	bf00      	nop
 800a980:	20000098 	.word	0x20000098
 800a984:	0800d2a5 	.word	0x0800d2a5
 800a988:	20000210 	.word	0x20000210

0800a98c <cleanup_stdio>:
 800a98c:	6841      	ldr	r1, [r0, #4]
 800a98e:	4b0c      	ldr	r3, [pc, #48]	; (800a9c0 <cleanup_stdio+0x34>)
 800a990:	4299      	cmp	r1, r3
 800a992:	b510      	push	{r4, lr}
 800a994:	4604      	mov	r4, r0
 800a996:	d001      	beq.n	800a99c <cleanup_stdio+0x10>
 800a998:	f002 fc84 	bl	800d2a4 <_fflush_r>
 800a99c:	68a1      	ldr	r1, [r4, #8]
 800a99e:	4b09      	ldr	r3, [pc, #36]	; (800a9c4 <cleanup_stdio+0x38>)
 800a9a0:	4299      	cmp	r1, r3
 800a9a2:	d002      	beq.n	800a9aa <cleanup_stdio+0x1e>
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	f002 fc7d 	bl	800d2a4 <_fflush_r>
 800a9aa:	68e1      	ldr	r1, [r4, #12]
 800a9ac:	4b06      	ldr	r3, [pc, #24]	; (800a9c8 <cleanup_stdio+0x3c>)
 800a9ae:	4299      	cmp	r1, r3
 800a9b0:	d004      	beq.n	800a9bc <cleanup_stdio+0x30>
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9b8:	f002 bc74 	b.w	800d2a4 <_fflush_r>
 800a9bc:	bd10      	pop	{r4, pc}
 800a9be:	bf00      	nop
 800a9c0:	200014f8 	.word	0x200014f8
 800a9c4:	20001560 	.word	0x20001560
 800a9c8:	200015c8 	.word	0x200015c8

0800a9cc <global_stdio_init.part.0>:
 800a9cc:	b510      	push	{r4, lr}
 800a9ce:	4b0b      	ldr	r3, [pc, #44]	; (800a9fc <global_stdio_init.part.0+0x30>)
 800a9d0:	4c0b      	ldr	r4, [pc, #44]	; (800aa00 <global_stdio_init.part.0+0x34>)
 800a9d2:	4a0c      	ldr	r2, [pc, #48]	; (800aa04 <global_stdio_init.part.0+0x38>)
 800a9d4:	601a      	str	r2, [r3, #0]
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	2200      	movs	r2, #0
 800a9da:	2104      	movs	r1, #4
 800a9dc:	f7ff ff94 	bl	800a908 <std>
 800a9e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	2109      	movs	r1, #9
 800a9e8:	f7ff ff8e 	bl	800a908 <std>
 800a9ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a9f0:	2202      	movs	r2, #2
 800a9f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9f6:	2112      	movs	r1, #18
 800a9f8:	f7ff bf86 	b.w	800a908 <std>
 800a9fc:	20001630 	.word	0x20001630
 800aa00:	200014f8 	.word	0x200014f8
 800aa04:	0800a975 	.word	0x0800a975

0800aa08 <__sfp_lock_acquire>:
 800aa08:	4801      	ldr	r0, [pc, #4]	; (800aa10 <__sfp_lock_acquire+0x8>)
 800aa0a:	f000 bf74 	b.w	800b8f6 <__retarget_lock_acquire_recursive>
 800aa0e:	bf00      	nop
 800aa10:	20001639 	.word	0x20001639

0800aa14 <__sfp_lock_release>:
 800aa14:	4801      	ldr	r0, [pc, #4]	; (800aa1c <__sfp_lock_release+0x8>)
 800aa16:	f000 bf6f 	b.w	800b8f8 <__retarget_lock_release_recursive>
 800aa1a:	bf00      	nop
 800aa1c:	20001639 	.word	0x20001639

0800aa20 <__sinit>:
 800aa20:	b510      	push	{r4, lr}
 800aa22:	4604      	mov	r4, r0
 800aa24:	f7ff fff0 	bl	800aa08 <__sfp_lock_acquire>
 800aa28:	6a23      	ldr	r3, [r4, #32]
 800aa2a:	b11b      	cbz	r3, 800aa34 <__sinit+0x14>
 800aa2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa30:	f7ff bff0 	b.w	800aa14 <__sfp_lock_release>
 800aa34:	4b04      	ldr	r3, [pc, #16]	; (800aa48 <__sinit+0x28>)
 800aa36:	6223      	str	r3, [r4, #32]
 800aa38:	4b04      	ldr	r3, [pc, #16]	; (800aa4c <__sinit+0x2c>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d1f5      	bne.n	800aa2c <__sinit+0xc>
 800aa40:	f7ff ffc4 	bl	800a9cc <global_stdio_init.part.0>
 800aa44:	e7f2      	b.n	800aa2c <__sinit+0xc>
 800aa46:	bf00      	nop
 800aa48:	0800a98d 	.word	0x0800a98d
 800aa4c:	20001630 	.word	0x20001630

0800aa50 <sulp>:
 800aa50:	b570      	push	{r4, r5, r6, lr}
 800aa52:	4604      	mov	r4, r0
 800aa54:	460d      	mov	r5, r1
 800aa56:	ec45 4b10 	vmov	d0, r4, r5
 800aa5a:	4616      	mov	r6, r2
 800aa5c:	f002 ffc2 	bl	800d9e4 <__ulp>
 800aa60:	ec51 0b10 	vmov	r0, r1, d0
 800aa64:	b17e      	cbz	r6, 800aa86 <sulp+0x36>
 800aa66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800aa6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	dd09      	ble.n	800aa86 <sulp+0x36>
 800aa72:	051b      	lsls	r3, r3, #20
 800aa74:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800aa78:	2400      	movs	r4, #0
 800aa7a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800aa7e:	4622      	mov	r2, r4
 800aa80:	462b      	mov	r3, r5
 800aa82:	f7f5 fdd1 	bl	8000628 <__aeabi_dmul>
 800aa86:	bd70      	pop	{r4, r5, r6, pc}

0800aa88 <_strtod_l>:
 800aa88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa8c:	ed2d 8b02 	vpush	{d8}
 800aa90:	b09b      	sub	sp, #108	; 0x6c
 800aa92:	4604      	mov	r4, r0
 800aa94:	9213      	str	r2, [sp, #76]	; 0x4c
 800aa96:	2200      	movs	r2, #0
 800aa98:	9216      	str	r2, [sp, #88]	; 0x58
 800aa9a:	460d      	mov	r5, r1
 800aa9c:	f04f 0800 	mov.w	r8, #0
 800aaa0:	f04f 0900 	mov.w	r9, #0
 800aaa4:	460a      	mov	r2, r1
 800aaa6:	9215      	str	r2, [sp, #84]	; 0x54
 800aaa8:	7811      	ldrb	r1, [r2, #0]
 800aaaa:	292b      	cmp	r1, #43	; 0x2b
 800aaac:	d04c      	beq.n	800ab48 <_strtod_l+0xc0>
 800aaae:	d83a      	bhi.n	800ab26 <_strtod_l+0x9e>
 800aab0:	290d      	cmp	r1, #13
 800aab2:	d834      	bhi.n	800ab1e <_strtod_l+0x96>
 800aab4:	2908      	cmp	r1, #8
 800aab6:	d834      	bhi.n	800ab22 <_strtod_l+0x9a>
 800aab8:	2900      	cmp	r1, #0
 800aaba:	d03d      	beq.n	800ab38 <_strtod_l+0xb0>
 800aabc:	2200      	movs	r2, #0
 800aabe:	920a      	str	r2, [sp, #40]	; 0x28
 800aac0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800aac2:	7832      	ldrb	r2, [r6, #0]
 800aac4:	2a30      	cmp	r2, #48	; 0x30
 800aac6:	f040 80b4 	bne.w	800ac32 <_strtod_l+0x1aa>
 800aaca:	7872      	ldrb	r2, [r6, #1]
 800aacc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800aad0:	2a58      	cmp	r2, #88	; 0x58
 800aad2:	d170      	bne.n	800abb6 <_strtod_l+0x12e>
 800aad4:	9302      	str	r3, [sp, #8]
 800aad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aad8:	9301      	str	r3, [sp, #4]
 800aada:	ab16      	add	r3, sp, #88	; 0x58
 800aadc:	9300      	str	r3, [sp, #0]
 800aade:	4a8e      	ldr	r2, [pc, #568]	; (800ad18 <_strtod_l+0x290>)
 800aae0:	ab17      	add	r3, sp, #92	; 0x5c
 800aae2:	a915      	add	r1, sp, #84	; 0x54
 800aae4:	4620      	mov	r0, r4
 800aae6:	f001 fe55 	bl	800c794 <__gethex>
 800aaea:	f010 070f 	ands.w	r7, r0, #15
 800aaee:	4605      	mov	r5, r0
 800aaf0:	d005      	beq.n	800aafe <_strtod_l+0x76>
 800aaf2:	2f06      	cmp	r7, #6
 800aaf4:	d12a      	bne.n	800ab4c <_strtod_l+0xc4>
 800aaf6:	3601      	adds	r6, #1
 800aaf8:	2300      	movs	r3, #0
 800aafa:	9615      	str	r6, [sp, #84]	; 0x54
 800aafc:	930a      	str	r3, [sp, #40]	; 0x28
 800aafe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	f040 857f 	bne.w	800b604 <_strtod_l+0xb7c>
 800ab06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab08:	b1db      	cbz	r3, 800ab42 <_strtod_l+0xba>
 800ab0a:	4642      	mov	r2, r8
 800ab0c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ab10:	ec43 2b10 	vmov	d0, r2, r3
 800ab14:	b01b      	add	sp, #108	; 0x6c
 800ab16:	ecbd 8b02 	vpop	{d8}
 800ab1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab1e:	2920      	cmp	r1, #32
 800ab20:	d1cc      	bne.n	800aabc <_strtod_l+0x34>
 800ab22:	3201      	adds	r2, #1
 800ab24:	e7bf      	b.n	800aaa6 <_strtod_l+0x1e>
 800ab26:	292d      	cmp	r1, #45	; 0x2d
 800ab28:	d1c8      	bne.n	800aabc <_strtod_l+0x34>
 800ab2a:	2101      	movs	r1, #1
 800ab2c:	910a      	str	r1, [sp, #40]	; 0x28
 800ab2e:	1c51      	adds	r1, r2, #1
 800ab30:	9115      	str	r1, [sp, #84]	; 0x54
 800ab32:	7852      	ldrb	r2, [r2, #1]
 800ab34:	2a00      	cmp	r2, #0
 800ab36:	d1c3      	bne.n	800aac0 <_strtod_l+0x38>
 800ab38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab3a:	9515      	str	r5, [sp, #84]	; 0x54
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	f040 855f 	bne.w	800b600 <_strtod_l+0xb78>
 800ab42:	4642      	mov	r2, r8
 800ab44:	464b      	mov	r3, r9
 800ab46:	e7e3      	b.n	800ab10 <_strtod_l+0x88>
 800ab48:	2100      	movs	r1, #0
 800ab4a:	e7ef      	b.n	800ab2c <_strtod_l+0xa4>
 800ab4c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ab4e:	b13a      	cbz	r2, 800ab60 <_strtod_l+0xd8>
 800ab50:	2135      	movs	r1, #53	; 0x35
 800ab52:	a818      	add	r0, sp, #96	; 0x60
 800ab54:	f003 f843 	bl	800dbde <__copybits>
 800ab58:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ab5a:	4620      	mov	r0, r4
 800ab5c:	f002 fc16 	bl	800d38c <_Bfree>
 800ab60:	3f01      	subs	r7, #1
 800ab62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab64:	2f04      	cmp	r7, #4
 800ab66:	d806      	bhi.n	800ab76 <_strtod_l+0xee>
 800ab68:	e8df f007 	tbb	[pc, r7]
 800ab6c:	201d0314 	.word	0x201d0314
 800ab70:	14          	.byte	0x14
 800ab71:	00          	.byte	0x00
 800ab72:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800ab76:	05e9      	lsls	r1, r5, #23
 800ab78:	bf48      	it	mi
 800ab7a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800ab7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ab82:	0d1b      	lsrs	r3, r3, #20
 800ab84:	051b      	lsls	r3, r3, #20
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d1b9      	bne.n	800aafe <_strtod_l+0x76>
 800ab8a:	f000 fe89 	bl	800b8a0 <__errno>
 800ab8e:	2322      	movs	r3, #34	; 0x22
 800ab90:	6003      	str	r3, [r0, #0]
 800ab92:	e7b4      	b.n	800aafe <_strtod_l+0x76>
 800ab94:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800ab98:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ab9c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800aba0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800aba4:	e7e7      	b.n	800ab76 <_strtod_l+0xee>
 800aba6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ad20 <_strtod_l+0x298>
 800abaa:	e7e4      	b.n	800ab76 <_strtod_l+0xee>
 800abac:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800abb0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800abb4:	e7df      	b.n	800ab76 <_strtod_l+0xee>
 800abb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abb8:	1c5a      	adds	r2, r3, #1
 800abba:	9215      	str	r2, [sp, #84]	; 0x54
 800abbc:	785b      	ldrb	r3, [r3, #1]
 800abbe:	2b30      	cmp	r3, #48	; 0x30
 800abc0:	d0f9      	beq.n	800abb6 <_strtod_l+0x12e>
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d09b      	beq.n	800aafe <_strtod_l+0x76>
 800abc6:	2301      	movs	r3, #1
 800abc8:	f04f 0a00 	mov.w	sl, #0
 800abcc:	9304      	str	r3, [sp, #16]
 800abce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abd0:	930b      	str	r3, [sp, #44]	; 0x2c
 800abd2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800abd6:	46d3      	mov	fp, sl
 800abd8:	220a      	movs	r2, #10
 800abda:	9815      	ldr	r0, [sp, #84]	; 0x54
 800abdc:	7806      	ldrb	r6, [r0, #0]
 800abde:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800abe2:	b2d9      	uxtb	r1, r3
 800abe4:	2909      	cmp	r1, #9
 800abe6:	d926      	bls.n	800ac36 <_strtod_l+0x1ae>
 800abe8:	494c      	ldr	r1, [pc, #304]	; (800ad1c <_strtod_l+0x294>)
 800abea:	2201      	movs	r2, #1
 800abec:	f000 fde4 	bl	800b7b8 <strncmp>
 800abf0:	2800      	cmp	r0, #0
 800abf2:	d030      	beq.n	800ac56 <_strtod_l+0x1ce>
 800abf4:	2000      	movs	r0, #0
 800abf6:	4632      	mov	r2, r6
 800abf8:	9005      	str	r0, [sp, #20]
 800abfa:	465e      	mov	r6, fp
 800abfc:	4603      	mov	r3, r0
 800abfe:	2a65      	cmp	r2, #101	; 0x65
 800ac00:	d001      	beq.n	800ac06 <_strtod_l+0x17e>
 800ac02:	2a45      	cmp	r2, #69	; 0x45
 800ac04:	d113      	bne.n	800ac2e <_strtod_l+0x1a6>
 800ac06:	b91e      	cbnz	r6, 800ac10 <_strtod_l+0x188>
 800ac08:	9a04      	ldr	r2, [sp, #16]
 800ac0a:	4302      	orrs	r2, r0
 800ac0c:	d094      	beq.n	800ab38 <_strtod_l+0xb0>
 800ac0e:	2600      	movs	r6, #0
 800ac10:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ac12:	1c6a      	adds	r2, r5, #1
 800ac14:	9215      	str	r2, [sp, #84]	; 0x54
 800ac16:	786a      	ldrb	r2, [r5, #1]
 800ac18:	2a2b      	cmp	r2, #43	; 0x2b
 800ac1a:	d074      	beq.n	800ad06 <_strtod_l+0x27e>
 800ac1c:	2a2d      	cmp	r2, #45	; 0x2d
 800ac1e:	d078      	beq.n	800ad12 <_strtod_l+0x28a>
 800ac20:	f04f 0c00 	mov.w	ip, #0
 800ac24:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ac28:	2909      	cmp	r1, #9
 800ac2a:	d97f      	bls.n	800ad2c <_strtod_l+0x2a4>
 800ac2c:	9515      	str	r5, [sp, #84]	; 0x54
 800ac2e:	2700      	movs	r7, #0
 800ac30:	e09e      	b.n	800ad70 <_strtod_l+0x2e8>
 800ac32:	2300      	movs	r3, #0
 800ac34:	e7c8      	b.n	800abc8 <_strtod_l+0x140>
 800ac36:	f1bb 0f08 	cmp.w	fp, #8
 800ac3a:	bfd8      	it	le
 800ac3c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800ac3e:	f100 0001 	add.w	r0, r0, #1
 800ac42:	bfda      	itte	le
 800ac44:	fb02 3301 	mlale	r3, r2, r1, r3
 800ac48:	9309      	strle	r3, [sp, #36]	; 0x24
 800ac4a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800ac4e:	f10b 0b01 	add.w	fp, fp, #1
 800ac52:	9015      	str	r0, [sp, #84]	; 0x54
 800ac54:	e7c1      	b.n	800abda <_strtod_l+0x152>
 800ac56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac58:	1c5a      	adds	r2, r3, #1
 800ac5a:	9215      	str	r2, [sp, #84]	; 0x54
 800ac5c:	785a      	ldrb	r2, [r3, #1]
 800ac5e:	f1bb 0f00 	cmp.w	fp, #0
 800ac62:	d037      	beq.n	800acd4 <_strtod_l+0x24c>
 800ac64:	9005      	str	r0, [sp, #20]
 800ac66:	465e      	mov	r6, fp
 800ac68:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ac6c:	2b09      	cmp	r3, #9
 800ac6e:	d912      	bls.n	800ac96 <_strtod_l+0x20e>
 800ac70:	2301      	movs	r3, #1
 800ac72:	e7c4      	b.n	800abfe <_strtod_l+0x176>
 800ac74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac76:	1c5a      	adds	r2, r3, #1
 800ac78:	9215      	str	r2, [sp, #84]	; 0x54
 800ac7a:	785a      	ldrb	r2, [r3, #1]
 800ac7c:	3001      	adds	r0, #1
 800ac7e:	2a30      	cmp	r2, #48	; 0x30
 800ac80:	d0f8      	beq.n	800ac74 <_strtod_l+0x1ec>
 800ac82:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ac86:	2b08      	cmp	r3, #8
 800ac88:	f200 84c1 	bhi.w	800b60e <_strtod_l+0xb86>
 800ac8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac8e:	9005      	str	r0, [sp, #20]
 800ac90:	2000      	movs	r0, #0
 800ac92:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac94:	4606      	mov	r6, r0
 800ac96:	3a30      	subs	r2, #48	; 0x30
 800ac98:	f100 0301 	add.w	r3, r0, #1
 800ac9c:	d014      	beq.n	800acc8 <_strtod_l+0x240>
 800ac9e:	9905      	ldr	r1, [sp, #20]
 800aca0:	4419      	add	r1, r3
 800aca2:	9105      	str	r1, [sp, #20]
 800aca4:	4633      	mov	r3, r6
 800aca6:	eb00 0c06 	add.w	ip, r0, r6
 800acaa:	210a      	movs	r1, #10
 800acac:	4563      	cmp	r3, ip
 800acae:	d113      	bne.n	800acd8 <_strtod_l+0x250>
 800acb0:	1833      	adds	r3, r6, r0
 800acb2:	2b08      	cmp	r3, #8
 800acb4:	f106 0601 	add.w	r6, r6, #1
 800acb8:	4406      	add	r6, r0
 800acba:	dc1a      	bgt.n	800acf2 <_strtod_l+0x26a>
 800acbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acbe:	230a      	movs	r3, #10
 800acc0:	fb03 2301 	mla	r3, r3, r1, r2
 800acc4:	9309      	str	r3, [sp, #36]	; 0x24
 800acc6:	2300      	movs	r3, #0
 800acc8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800acca:	1c51      	adds	r1, r2, #1
 800accc:	9115      	str	r1, [sp, #84]	; 0x54
 800acce:	7852      	ldrb	r2, [r2, #1]
 800acd0:	4618      	mov	r0, r3
 800acd2:	e7c9      	b.n	800ac68 <_strtod_l+0x1e0>
 800acd4:	4658      	mov	r0, fp
 800acd6:	e7d2      	b.n	800ac7e <_strtod_l+0x1f6>
 800acd8:	2b08      	cmp	r3, #8
 800acda:	f103 0301 	add.w	r3, r3, #1
 800acde:	dc03      	bgt.n	800ace8 <_strtod_l+0x260>
 800ace0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ace2:	434f      	muls	r7, r1
 800ace4:	9709      	str	r7, [sp, #36]	; 0x24
 800ace6:	e7e1      	b.n	800acac <_strtod_l+0x224>
 800ace8:	2b10      	cmp	r3, #16
 800acea:	bfd8      	it	le
 800acec:	fb01 fa0a 	mulle.w	sl, r1, sl
 800acf0:	e7dc      	b.n	800acac <_strtod_l+0x224>
 800acf2:	2e10      	cmp	r6, #16
 800acf4:	bfdc      	itt	le
 800acf6:	230a      	movle	r3, #10
 800acf8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800acfc:	e7e3      	b.n	800acc6 <_strtod_l+0x23e>
 800acfe:	2300      	movs	r3, #0
 800ad00:	9305      	str	r3, [sp, #20]
 800ad02:	2301      	movs	r3, #1
 800ad04:	e780      	b.n	800ac08 <_strtod_l+0x180>
 800ad06:	f04f 0c00 	mov.w	ip, #0
 800ad0a:	1caa      	adds	r2, r5, #2
 800ad0c:	9215      	str	r2, [sp, #84]	; 0x54
 800ad0e:	78aa      	ldrb	r2, [r5, #2]
 800ad10:	e788      	b.n	800ac24 <_strtod_l+0x19c>
 800ad12:	f04f 0c01 	mov.w	ip, #1
 800ad16:	e7f8      	b.n	800ad0a <_strtod_l+0x282>
 800ad18:	0800e62c 	.word	0x0800e62c
 800ad1c:	0800e629 	.word	0x0800e629
 800ad20:	7ff00000 	.word	0x7ff00000
 800ad24:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ad26:	1c51      	adds	r1, r2, #1
 800ad28:	9115      	str	r1, [sp, #84]	; 0x54
 800ad2a:	7852      	ldrb	r2, [r2, #1]
 800ad2c:	2a30      	cmp	r2, #48	; 0x30
 800ad2e:	d0f9      	beq.n	800ad24 <_strtod_l+0x29c>
 800ad30:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ad34:	2908      	cmp	r1, #8
 800ad36:	f63f af7a 	bhi.w	800ac2e <_strtod_l+0x1a6>
 800ad3a:	3a30      	subs	r2, #48	; 0x30
 800ad3c:	9208      	str	r2, [sp, #32]
 800ad3e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ad40:	920c      	str	r2, [sp, #48]	; 0x30
 800ad42:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ad44:	1c57      	adds	r7, r2, #1
 800ad46:	9715      	str	r7, [sp, #84]	; 0x54
 800ad48:	7852      	ldrb	r2, [r2, #1]
 800ad4a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ad4e:	f1be 0f09 	cmp.w	lr, #9
 800ad52:	d938      	bls.n	800adc6 <_strtod_l+0x33e>
 800ad54:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ad56:	1a7f      	subs	r7, r7, r1
 800ad58:	2f08      	cmp	r7, #8
 800ad5a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800ad5e:	dc03      	bgt.n	800ad68 <_strtod_l+0x2e0>
 800ad60:	9908      	ldr	r1, [sp, #32]
 800ad62:	428f      	cmp	r7, r1
 800ad64:	bfa8      	it	ge
 800ad66:	460f      	movge	r7, r1
 800ad68:	f1bc 0f00 	cmp.w	ip, #0
 800ad6c:	d000      	beq.n	800ad70 <_strtod_l+0x2e8>
 800ad6e:	427f      	negs	r7, r7
 800ad70:	2e00      	cmp	r6, #0
 800ad72:	d14f      	bne.n	800ae14 <_strtod_l+0x38c>
 800ad74:	9904      	ldr	r1, [sp, #16]
 800ad76:	4301      	orrs	r1, r0
 800ad78:	f47f aec1 	bne.w	800aafe <_strtod_l+0x76>
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	f47f aedb 	bne.w	800ab38 <_strtod_l+0xb0>
 800ad82:	2a69      	cmp	r2, #105	; 0x69
 800ad84:	d029      	beq.n	800adda <_strtod_l+0x352>
 800ad86:	dc26      	bgt.n	800add6 <_strtod_l+0x34e>
 800ad88:	2a49      	cmp	r2, #73	; 0x49
 800ad8a:	d026      	beq.n	800adda <_strtod_l+0x352>
 800ad8c:	2a4e      	cmp	r2, #78	; 0x4e
 800ad8e:	f47f aed3 	bne.w	800ab38 <_strtod_l+0xb0>
 800ad92:	499b      	ldr	r1, [pc, #620]	; (800b000 <_strtod_l+0x578>)
 800ad94:	a815      	add	r0, sp, #84	; 0x54
 800ad96:	f001 ff3d 	bl	800cc14 <__match>
 800ad9a:	2800      	cmp	r0, #0
 800ad9c:	f43f aecc 	beq.w	800ab38 <_strtod_l+0xb0>
 800ada0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	2b28      	cmp	r3, #40	; 0x28
 800ada6:	d12f      	bne.n	800ae08 <_strtod_l+0x380>
 800ada8:	4996      	ldr	r1, [pc, #600]	; (800b004 <_strtod_l+0x57c>)
 800adaa:	aa18      	add	r2, sp, #96	; 0x60
 800adac:	a815      	add	r0, sp, #84	; 0x54
 800adae:	f001 ff45 	bl	800cc3c <__hexnan>
 800adb2:	2805      	cmp	r0, #5
 800adb4:	d128      	bne.n	800ae08 <_strtod_l+0x380>
 800adb6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800adb8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800adbc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800adc0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800adc4:	e69b      	b.n	800aafe <_strtod_l+0x76>
 800adc6:	9f08      	ldr	r7, [sp, #32]
 800adc8:	210a      	movs	r1, #10
 800adca:	fb01 2107 	mla	r1, r1, r7, r2
 800adce:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800add2:	9208      	str	r2, [sp, #32]
 800add4:	e7b5      	b.n	800ad42 <_strtod_l+0x2ba>
 800add6:	2a6e      	cmp	r2, #110	; 0x6e
 800add8:	e7d9      	b.n	800ad8e <_strtod_l+0x306>
 800adda:	498b      	ldr	r1, [pc, #556]	; (800b008 <_strtod_l+0x580>)
 800addc:	a815      	add	r0, sp, #84	; 0x54
 800adde:	f001 ff19 	bl	800cc14 <__match>
 800ade2:	2800      	cmp	r0, #0
 800ade4:	f43f aea8 	beq.w	800ab38 <_strtod_l+0xb0>
 800ade8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800adea:	4988      	ldr	r1, [pc, #544]	; (800b00c <_strtod_l+0x584>)
 800adec:	3b01      	subs	r3, #1
 800adee:	a815      	add	r0, sp, #84	; 0x54
 800adf0:	9315      	str	r3, [sp, #84]	; 0x54
 800adf2:	f001 ff0f 	bl	800cc14 <__match>
 800adf6:	b910      	cbnz	r0, 800adfe <_strtod_l+0x376>
 800adf8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800adfa:	3301      	adds	r3, #1
 800adfc:	9315      	str	r3, [sp, #84]	; 0x54
 800adfe:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b01c <_strtod_l+0x594>
 800ae02:	f04f 0800 	mov.w	r8, #0
 800ae06:	e67a      	b.n	800aafe <_strtod_l+0x76>
 800ae08:	4881      	ldr	r0, [pc, #516]	; (800b010 <_strtod_l+0x588>)
 800ae0a:	f000 fd85 	bl	800b918 <nan>
 800ae0e:	ec59 8b10 	vmov	r8, r9, d0
 800ae12:	e674      	b.n	800aafe <_strtod_l+0x76>
 800ae14:	9b05      	ldr	r3, [sp, #20]
 800ae16:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae18:	1afb      	subs	r3, r7, r3
 800ae1a:	f1bb 0f00 	cmp.w	fp, #0
 800ae1e:	bf08      	it	eq
 800ae20:	46b3      	moveq	fp, r6
 800ae22:	2e10      	cmp	r6, #16
 800ae24:	9308      	str	r3, [sp, #32]
 800ae26:	4635      	mov	r5, r6
 800ae28:	bfa8      	it	ge
 800ae2a:	2510      	movge	r5, #16
 800ae2c:	f7f5 fb82 	bl	8000534 <__aeabi_ui2d>
 800ae30:	2e09      	cmp	r6, #9
 800ae32:	4680      	mov	r8, r0
 800ae34:	4689      	mov	r9, r1
 800ae36:	dd13      	ble.n	800ae60 <_strtod_l+0x3d8>
 800ae38:	4b76      	ldr	r3, [pc, #472]	; (800b014 <_strtod_l+0x58c>)
 800ae3a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ae3e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ae42:	f7f5 fbf1 	bl	8000628 <__aeabi_dmul>
 800ae46:	4680      	mov	r8, r0
 800ae48:	4650      	mov	r0, sl
 800ae4a:	4689      	mov	r9, r1
 800ae4c:	f7f5 fb72 	bl	8000534 <__aeabi_ui2d>
 800ae50:	4602      	mov	r2, r0
 800ae52:	460b      	mov	r3, r1
 800ae54:	4640      	mov	r0, r8
 800ae56:	4649      	mov	r1, r9
 800ae58:	f7f5 fa30 	bl	80002bc <__adddf3>
 800ae5c:	4680      	mov	r8, r0
 800ae5e:	4689      	mov	r9, r1
 800ae60:	2e0f      	cmp	r6, #15
 800ae62:	dc38      	bgt.n	800aed6 <_strtod_l+0x44e>
 800ae64:	9b08      	ldr	r3, [sp, #32]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	f43f ae49 	beq.w	800aafe <_strtod_l+0x76>
 800ae6c:	dd24      	ble.n	800aeb8 <_strtod_l+0x430>
 800ae6e:	2b16      	cmp	r3, #22
 800ae70:	dc0b      	bgt.n	800ae8a <_strtod_l+0x402>
 800ae72:	4968      	ldr	r1, [pc, #416]	; (800b014 <_strtod_l+0x58c>)
 800ae74:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ae78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae7c:	4642      	mov	r2, r8
 800ae7e:	464b      	mov	r3, r9
 800ae80:	f7f5 fbd2 	bl	8000628 <__aeabi_dmul>
 800ae84:	4680      	mov	r8, r0
 800ae86:	4689      	mov	r9, r1
 800ae88:	e639      	b.n	800aafe <_strtod_l+0x76>
 800ae8a:	9a08      	ldr	r2, [sp, #32]
 800ae8c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800ae90:	4293      	cmp	r3, r2
 800ae92:	db20      	blt.n	800aed6 <_strtod_l+0x44e>
 800ae94:	4c5f      	ldr	r4, [pc, #380]	; (800b014 <_strtod_l+0x58c>)
 800ae96:	f1c6 060f 	rsb	r6, r6, #15
 800ae9a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800ae9e:	4642      	mov	r2, r8
 800aea0:	464b      	mov	r3, r9
 800aea2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aea6:	f7f5 fbbf 	bl	8000628 <__aeabi_dmul>
 800aeaa:	9b08      	ldr	r3, [sp, #32]
 800aeac:	1b9e      	subs	r6, r3, r6
 800aeae:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800aeb2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800aeb6:	e7e3      	b.n	800ae80 <_strtod_l+0x3f8>
 800aeb8:	9b08      	ldr	r3, [sp, #32]
 800aeba:	3316      	adds	r3, #22
 800aebc:	db0b      	blt.n	800aed6 <_strtod_l+0x44e>
 800aebe:	9b05      	ldr	r3, [sp, #20]
 800aec0:	1bdf      	subs	r7, r3, r7
 800aec2:	4b54      	ldr	r3, [pc, #336]	; (800b014 <_strtod_l+0x58c>)
 800aec4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800aec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aecc:	4640      	mov	r0, r8
 800aece:	4649      	mov	r1, r9
 800aed0:	f7f5 fcd4 	bl	800087c <__aeabi_ddiv>
 800aed4:	e7d6      	b.n	800ae84 <_strtod_l+0x3fc>
 800aed6:	9b08      	ldr	r3, [sp, #32]
 800aed8:	1b75      	subs	r5, r6, r5
 800aeda:	441d      	add	r5, r3
 800aedc:	2d00      	cmp	r5, #0
 800aede:	dd70      	ble.n	800afc2 <_strtod_l+0x53a>
 800aee0:	f015 030f 	ands.w	r3, r5, #15
 800aee4:	d00a      	beq.n	800aefc <_strtod_l+0x474>
 800aee6:	494b      	ldr	r1, [pc, #300]	; (800b014 <_strtod_l+0x58c>)
 800aee8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aeec:	4642      	mov	r2, r8
 800aeee:	464b      	mov	r3, r9
 800aef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aef4:	f7f5 fb98 	bl	8000628 <__aeabi_dmul>
 800aef8:	4680      	mov	r8, r0
 800aefa:	4689      	mov	r9, r1
 800aefc:	f035 050f 	bics.w	r5, r5, #15
 800af00:	d04d      	beq.n	800af9e <_strtod_l+0x516>
 800af02:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800af06:	dd22      	ble.n	800af4e <_strtod_l+0x4c6>
 800af08:	2500      	movs	r5, #0
 800af0a:	46ab      	mov	fp, r5
 800af0c:	9509      	str	r5, [sp, #36]	; 0x24
 800af0e:	9505      	str	r5, [sp, #20]
 800af10:	2322      	movs	r3, #34	; 0x22
 800af12:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b01c <_strtod_l+0x594>
 800af16:	6023      	str	r3, [r4, #0]
 800af18:	f04f 0800 	mov.w	r8, #0
 800af1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af1e:	2b00      	cmp	r3, #0
 800af20:	f43f aded 	beq.w	800aafe <_strtod_l+0x76>
 800af24:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af26:	4620      	mov	r0, r4
 800af28:	f002 fa30 	bl	800d38c <_Bfree>
 800af2c:	9905      	ldr	r1, [sp, #20]
 800af2e:	4620      	mov	r0, r4
 800af30:	f002 fa2c 	bl	800d38c <_Bfree>
 800af34:	4659      	mov	r1, fp
 800af36:	4620      	mov	r0, r4
 800af38:	f002 fa28 	bl	800d38c <_Bfree>
 800af3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af3e:	4620      	mov	r0, r4
 800af40:	f002 fa24 	bl	800d38c <_Bfree>
 800af44:	4629      	mov	r1, r5
 800af46:	4620      	mov	r0, r4
 800af48:	f002 fa20 	bl	800d38c <_Bfree>
 800af4c:	e5d7      	b.n	800aafe <_strtod_l+0x76>
 800af4e:	4b32      	ldr	r3, [pc, #200]	; (800b018 <_strtod_l+0x590>)
 800af50:	9304      	str	r3, [sp, #16]
 800af52:	2300      	movs	r3, #0
 800af54:	112d      	asrs	r5, r5, #4
 800af56:	4640      	mov	r0, r8
 800af58:	4649      	mov	r1, r9
 800af5a:	469a      	mov	sl, r3
 800af5c:	2d01      	cmp	r5, #1
 800af5e:	dc21      	bgt.n	800afa4 <_strtod_l+0x51c>
 800af60:	b10b      	cbz	r3, 800af66 <_strtod_l+0x4de>
 800af62:	4680      	mov	r8, r0
 800af64:	4689      	mov	r9, r1
 800af66:	492c      	ldr	r1, [pc, #176]	; (800b018 <_strtod_l+0x590>)
 800af68:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800af6c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800af70:	4642      	mov	r2, r8
 800af72:	464b      	mov	r3, r9
 800af74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af78:	f7f5 fb56 	bl	8000628 <__aeabi_dmul>
 800af7c:	4b27      	ldr	r3, [pc, #156]	; (800b01c <_strtod_l+0x594>)
 800af7e:	460a      	mov	r2, r1
 800af80:	400b      	ands	r3, r1
 800af82:	4927      	ldr	r1, [pc, #156]	; (800b020 <_strtod_l+0x598>)
 800af84:	428b      	cmp	r3, r1
 800af86:	4680      	mov	r8, r0
 800af88:	d8be      	bhi.n	800af08 <_strtod_l+0x480>
 800af8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800af8e:	428b      	cmp	r3, r1
 800af90:	bf86      	itte	hi
 800af92:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b024 <_strtod_l+0x59c>
 800af96:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800af9a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800af9e:	2300      	movs	r3, #0
 800afa0:	9304      	str	r3, [sp, #16]
 800afa2:	e07b      	b.n	800b09c <_strtod_l+0x614>
 800afa4:	07ea      	lsls	r2, r5, #31
 800afa6:	d505      	bpl.n	800afb4 <_strtod_l+0x52c>
 800afa8:	9b04      	ldr	r3, [sp, #16]
 800afaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afae:	f7f5 fb3b 	bl	8000628 <__aeabi_dmul>
 800afb2:	2301      	movs	r3, #1
 800afb4:	9a04      	ldr	r2, [sp, #16]
 800afb6:	3208      	adds	r2, #8
 800afb8:	f10a 0a01 	add.w	sl, sl, #1
 800afbc:	106d      	asrs	r5, r5, #1
 800afbe:	9204      	str	r2, [sp, #16]
 800afc0:	e7cc      	b.n	800af5c <_strtod_l+0x4d4>
 800afc2:	d0ec      	beq.n	800af9e <_strtod_l+0x516>
 800afc4:	426d      	negs	r5, r5
 800afc6:	f015 020f 	ands.w	r2, r5, #15
 800afca:	d00a      	beq.n	800afe2 <_strtod_l+0x55a>
 800afcc:	4b11      	ldr	r3, [pc, #68]	; (800b014 <_strtod_l+0x58c>)
 800afce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800afd2:	4640      	mov	r0, r8
 800afd4:	4649      	mov	r1, r9
 800afd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afda:	f7f5 fc4f 	bl	800087c <__aeabi_ddiv>
 800afde:	4680      	mov	r8, r0
 800afe0:	4689      	mov	r9, r1
 800afe2:	112d      	asrs	r5, r5, #4
 800afe4:	d0db      	beq.n	800af9e <_strtod_l+0x516>
 800afe6:	2d1f      	cmp	r5, #31
 800afe8:	dd1e      	ble.n	800b028 <_strtod_l+0x5a0>
 800afea:	2500      	movs	r5, #0
 800afec:	46ab      	mov	fp, r5
 800afee:	9509      	str	r5, [sp, #36]	; 0x24
 800aff0:	9505      	str	r5, [sp, #20]
 800aff2:	2322      	movs	r3, #34	; 0x22
 800aff4:	f04f 0800 	mov.w	r8, #0
 800aff8:	f04f 0900 	mov.w	r9, #0
 800affc:	6023      	str	r3, [r4, #0]
 800affe:	e78d      	b.n	800af1c <_strtod_l+0x494>
 800b000:	0800e5fd 	.word	0x0800e5fd
 800b004:	0800e640 	.word	0x0800e640
 800b008:	0800e5f5 	.word	0x0800e5f5
 800b00c:	0800e78c 	.word	0x0800e78c
 800b010:	0800ea17 	.word	0x0800ea17
 800b014:	0800e908 	.word	0x0800e908
 800b018:	0800e8e0 	.word	0x0800e8e0
 800b01c:	7ff00000 	.word	0x7ff00000
 800b020:	7ca00000 	.word	0x7ca00000
 800b024:	7fefffff 	.word	0x7fefffff
 800b028:	f015 0310 	ands.w	r3, r5, #16
 800b02c:	bf18      	it	ne
 800b02e:	236a      	movne	r3, #106	; 0x6a
 800b030:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b3d4 <_strtod_l+0x94c>
 800b034:	9304      	str	r3, [sp, #16]
 800b036:	4640      	mov	r0, r8
 800b038:	4649      	mov	r1, r9
 800b03a:	2300      	movs	r3, #0
 800b03c:	07ea      	lsls	r2, r5, #31
 800b03e:	d504      	bpl.n	800b04a <_strtod_l+0x5c2>
 800b040:	e9da 2300 	ldrd	r2, r3, [sl]
 800b044:	f7f5 faf0 	bl	8000628 <__aeabi_dmul>
 800b048:	2301      	movs	r3, #1
 800b04a:	106d      	asrs	r5, r5, #1
 800b04c:	f10a 0a08 	add.w	sl, sl, #8
 800b050:	d1f4      	bne.n	800b03c <_strtod_l+0x5b4>
 800b052:	b10b      	cbz	r3, 800b058 <_strtod_l+0x5d0>
 800b054:	4680      	mov	r8, r0
 800b056:	4689      	mov	r9, r1
 800b058:	9b04      	ldr	r3, [sp, #16]
 800b05a:	b1bb      	cbz	r3, 800b08c <_strtod_l+0x604>
 800b05c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b060:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b064:	2b00      	cmp	r3, #0
 800b066:	4649      	mov	r1, r9
 800b068:	dd10      	ble.n	800b08c <_strtod_l+0x604>
 800b06a:	2b1f      	cmp	r3, #31
 800b06c:	f340 811e 	ble.w	800b2ac <_strtod_l+0x824>
 800b070:	2b34      	cmp	r3, #52	; 0x34
 800b072:	bfde      	ittt	le
 800b074:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800b078:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b07c:	4093      	lslle	r3, r2
 800b07e:	f04f 0800 	mov.w	r8, #0
 800b082:	bfcc      	ite	gt
 800b084:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b088:	ea03 0901 	andle.w	r9, r3, r1
 800b08c:	2200      	movs	r2, #0
 800b08e:	2300      	movs	r3, #0
 800b090:	4640      	mov	r0, r8
 800b092:	4649      	mov	r1, r9
 800b094:	f7f5 fd30 	bl	8000af8 <__aeabi_dcmpeq>
 800b098:	2800      	cmp	r0, #0
 800b09a:	d1a6      	bne.n	800afea <_strtod_l+0x562>
 800b09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b09e:	9300      	str	r3, [sp, #0]
 800b0a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0a2:	4633      	mov	r3, r6
 800b0a4:	465a      	mov	r2, fp
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f002 f9d8 	bl	800d45c <__s2b>
 800b0ac:	9009      	str	r0, [sp, #36]	; 0x24
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	f43f af2a 	beq.w	800af08 <_strtod_l+0x480>
 800b0b4:	9a08      	ldr	r2, [sp, #32]
 800b0b6:	9b05      	ldr	r3, [sp, #20]
 800b0b8:	2a00      	cmp	r2, #0
 800b0ba:	eba3 0307 	sub.w	r3, r3, r7
 800b0be:	bfa8      	it	ge
 800b0c0:	2300      	movge	r3, #0
 800b0c2:	930c      	str	r3, [sp, #48]	; 0x30
 800b0c4:	2500      	movs	r5, #0
 800b0c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b0ca:	9312      	str	r3, [sp, #72]	; 0x48
 800b0cc:	46ab      	mov	fp, r5
 800b0ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	6859      	ldr	r1, [r3, #4]
 800b0d4:	f002 f91a 	bl	800d30c <_Balloc>
 800b0d8:	9005      	str	r0, [sp, #20]
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	f43f af18 	beq.w	800af10 <_strtod_l+0x488>
 800b0e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e2:	691a      	ldr	r2, [r3, #16]
 800b0e4:	3202      	adds	r2, #2
 800b0e6:	f103 010c 	add.w	r1, r3, #12
 800b0ea:	0092      	lsls	r2, r2, #2
 800b0ec:	300c      	adds	r0, #12
 800b0ee:	f000 fc04 	bl	800b8fa <memcpy>
 800b0f2:	ec49 8b10 	vmov	d0, r8, r9
 800b0f6:	aa18      	add	r2, sp, #96	; 0x60
 800b0f8:	a917      	add	r1, sp, #92	; 0x5c
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f002 fce2 	bl	800dac4 <__d2b>
 800b100:	ec49 8b18 	vmov	d8, r8, r9
 800b104:	9016      	str	r0, [sp, #88]	; 0x58
 800b106:	2800      	cmp	r0, #0
 800b108:	f43f af02 	beq.w	800af10 <_strtod_l+0x488>
 800b10c:	2101      	movs	r1, #1
 800b10e:	4620      	mov	r0, r4
 800b110:	f002 fa3c 	bl	800d58c <__i2b>
 800b114:	4683      	mov	fp, r0
 800b116:	2800      	cmp	r0, #0
 800b118:	f43f aefa 	beq.w	800af10 <_strtod_l+0x488>
 800b11c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b11e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b120:	2e00      	cmp	r6, #0
 800b122:	bfab      	itete	ge
 800b124:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800b126:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800b128:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b12a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800b12e:	bfac      	ite	ge
 800b130:	eb06 0a03 	addge.w	sl, r6, r3
 800b134:	1b9f      	sublt	r7, r3, r6
 800b136:	9b04      	ldr	r3, [sp, #16]
 800b138:	1af6      	subs	r6, r6, r3
 800b13a:	4416      	add	r6, r2
 800b13c:	4ba0      	ldr	r3, [pc, #640]	; (800b3c0 <_strtod_l+0x938>)
 800b13e:	3e01      	subs	r6, #1
 800b140:	429e      	cmp	r6, r3
 800b142:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b146:	f280 80c4 	bge.w	800b2d2 <_strtod_l+0x84a>
 800b14a:	1b9b      	subs	r3, r3, r6
 800b14c:	2b1f      	cmp	r3, #31
 800b14e:	eba2 0203 	sub.w	r2, r2, r3
 800b152:	f04f 0101 	mov.w	r1, #1
 800b156:	f300 80b0 	bgt.w	800b2ba <_strtod_l+0x832>
 800b15a:	fa01 f303 	lsl.w	r3, r1, r3
 800b15e:	930e      	str	r3, [sp, #56]	; 0x38
 800b160:	2300      	movs	r3, #0
 800b162:	930d      	str	r3, [sp, #52]	; 0x34
 800b164:	eb0a 0602 	add.w	r6, sl, r2
 800b168:	9b04      	ldr	r3, [sp, #16]
 800b16a:	45b2      	cmp	sl, r6
 800b16c:	4417      	add	r7, r2
 800b16e:	441f      	add	r7, r3
 800b170:	4653      	mov	r3, sl
 800b172:	bfa8      	it	ge
 800b174:	4633      	movge	r3, r6
 800b176:	42bb      	cmp	r3, r7
 800b178:	bfa8      	it	ge
 800b17a:	463b      	movge	r3, r7
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	bfc2      	ittt	gt
 800b180:	1af6      	subgt	r6, r6, r3
 800b182:	1aff      	subgt	r7, r7, r3
 800b184:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b188:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	dd17      	ble.n	800b1be <_strtod_l+0x736>
 800b18e:	4659      	mov	r1, fp
 800b190:	461a      	mov	r2, r3
 800b192:	4620      	mov	r0, r4
 800b194:	f002 faba 	bl	800d70c <__pow5mult>
 800b198:	4683      	mov	fp, r0
 800b19a:	2800      	cmp	r0, #0
 800b19c:	f43f aeb8 	beq.w	800af10 <_strtod_l+0x488>
 800b1a0:	4601      	mov	r1, r0
 800b1a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b1a4:	4620      	mov	r0, r4
 800b1a6:	f002 fa07 	bl	800d5b8 <__multiply>
 800b1aa:	900b      	str	r0, [sp, #44]	; 0x2c
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	f43f aeaf 	beq.w	800af10 <_strtod_l+0x488>
 800b1b2:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f002 f8e9 	bl	800d38c <_Bfree>
 800b1ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1bc:	9316      	str	r3, [sp, #88]	; 0x58
 800b1be:	2e00      	cmp	r6, #0
 800b1c0:	f300 808c 	bgt.w	800b2dc <_strtod_l+0x854>
 800b1c4:	9b08      	ldr	r3, [sp, #32]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	dd08      	ble.n	800b1dc <_strtod_l+0x754>
 800b1ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b1cc:	9905      	ldr	r1, [sp, #20]
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	f002 fa9c 	bl	800d70c <__pow5mult>
 800b1d4:	9005      	str	r0, [sp, #20]
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	f43f ae9a 	beq.w	800af10 <_strtod_l+0x488>
 800b1dc:	2f00      	cmp	r7, #0
 800b1de:	dd08      	ble.n	800b1f2 <_strtod_l+0x76a>
 800b1e0:	9905      	ldr	r1, [sp, #20]
 800b1e2:	463a      	mov	r2, r7
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	f002 faeb 	bl	800d7c0 <__lshift>
 800b1ea:	9005      	str	r0, [sp, #20]
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	f43f ae8f 	beq.w	800af10 <_strtod_l+0x488>
 800b1f2:	f1ba 0f00 	cmp.w	sl, #0
 800b1f6:	dd08      	ble.n	800b20a <_strtod_l+0x782>
 800b1f8:	4659      	mov	r1, fp
 800b1fa:	4652      	mov	r2, sl
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	f002 fadf 	bl	800d7c0 <__lshift>
 800b202:	4683      	mov	fp, r0
 800b204:	2800      	cmp	r0, #0
 800b206:	f43f ae83 	beq.w	800af10 <_strtod_l+0x488>
 800b20a:	9a05      	ldr	r2, [sp, #20]
 800b20c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b20e:	4620      	mov	r0, r4
 800b210:	f002 fb5e 	bl	800d8d0 <__mdiff>
 800b214:	4605      	mov	r5, r0
 800b216:	2800      	cmp	r0, #0
 800b218:	f43f ae7a 	beq.w	800af10 <_strtod_l+0x488>
 800b21c:	68c3      	ldr	r3, [r0, #12]
 800b21e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b220:	2300      	movs	r3, #0
 800b222:	60c3      	str	r3, [r0, #12]
 800b224:	4659      	mov	r1, fp
 800b226:	f002 fb37 	bl	800d898 <__mcmp>
 800b22a:	2800      	cmp	r0, #0
 800b22c:	da60      	bge.n	800b2f0 <_strtod_l+0x868>
 800b22e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b230:	ea53 0308 	orrs.w	r3, r3, r8
 800b234:	f040 8084 	bne.w	800b340 <_strtod_l+0x8b8>
 800b238:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d17f      	bne.n	800b340 <_strtod_l+0x8b8>
 800b240:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b244:	0d1b      	lsrs	r3, r3, #20
 800b246:	051b      	lsls	r3, r3, #20
 800b248:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b24c:	d978      	bls.n	800b340 <_strtod_l+0x8b8>
 800b24e:	696b      	ldr	r3, [r5, #20]
 800b250:	b913      	cbnz	r3, 800b258 <_strtod_l+0x7d0>
 800b252:	692b      	ldr	r3, [r5, #16]
 800b254:	2b01      	cmp	r3, #1
 800b256:	dd73      	ble.n	800b340 <_strtod_l+0x8b8>
 800b258:	4629      	mov	r1, r5
 800b25a:	2201      	movs	r2, #1
 800b25c:	4620      	mov	r0, r4
 800b25e:	f002 faaf 	bl	800d7c0 <__lshift>
 800b262:	4659      	mov	r1, fp
 800b264:	4605      	mov	r5, r0
 800b266:	f002 fb17 	bl	800d898 <__mcmp>
 800b26a:	2800      	cmp	r0, #0
 800b26c:	dd68      	ble.n	800b340 <_strtod_l+0x8b8>
 800b26e:	9904      	ldr	r1, [sp, #16]
 800b270:	4a54      	ldr	r2, [pc, #336]	; (800b3c4 <_strtod_l+0x93c>)
 800b272:	464b      	mov	r3, r9
 800b274:	2900      	cmp	r1, #0
 800b276:	f000 8084 	beq.w	800b382 <_strtod_l+0x8fa>
 800b27a:	ea02 0109 	and.w	r1, r2, r9
 800b27e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b282:	dc7e      	bgt.n	800b382 <_strtod_l+0x8fa>
 800b284:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b288:	f77f aeb3 	ble.w	800aff2 <_strtod_l+0x56a>
 800b28c:	4b4e      	ldr	r3, [pc, #312]	; (800b3c8 <_strtod_l+0x940>)
 800b28e:	4640      	mov	r0, r8
 800b290:	4649      	mov	r1, r9
 800b292:	2200      	movs	r2, #0
 800b294:	f7f5 f9c8 	bl	8000628 <__aeabi_dmul>
 800b298:	4b4a      	ldr	r3, [pc, #296]	; (800b3c4 <_strtod_l+0x93c>)
 800b29a:	400b      	ands	r3, r1
 800b29c:	4680      	mov	r8, r0
 800b29e:	4689      	mov	r9, r1
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	f47f ae3f 	bne.w	800af24 <_strtod_l+0x49c>
 800b2a6:	2322      	movs	r3, #34	; 0x22
 800b2a8:	6023      	str	r3, [r4, #0]
 800b2aa:	e63b      	b.n	800af24 <_strtod_l+0x49c>
 800b2ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b2b0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2b4:	ea03 0808 	and.w	r8, r3, r8
 800b2b8:	e6e8      	b.n	800b08c <_strtod_l+0x604>
 800b2ba:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b2be:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b2c2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b2c6:	36e2      	adds	r6, #226	; 0xe2
 800b2c8:	fa01 f306 	lsl.w	r3, r1, r6
 800b2cc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b2d0:	e748      	b.n	800b164 <_strtod_l+0x6dc>
 800b2d2:	2100      	movs	r1, #0
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b2da:	e743      	b.n	800b164 <_strtod_l+0x6dc>
 800b2dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b2de:	4632      	mov	r2, r6
 800b2e0:	4620      	mov	r0, r4
 800b2e2:	f002 fa6d 	bl	800d7c0 <__lshift>
 800b2e6:	9016      	str	r0, [sp, #88]	; 0x58
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	f47f af6b 	bne.w	800b1c4 <_strtod_l+0x73c>
 800b2ee:	e60f      	b.n	800af10 <_strtod_l+0x488>
 800b2f0:	46ca      	mov	sl, r9
 800b2f2:	d171      	bne.n	800b3d8 <_strtod_l+0x950>
 800b2f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2fa:	b352      	cbz	r2, 800b352 <_strtod_l+0x8ca>
 800b2fc:	4a33      	ldr	r2, [pc, #204]	; (800b3cc <_strtod_l+0x944>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d12a      	bne.n	800b358 <_strtod_l+0x8d0>
 800b302:	9b04      	ldr	r3, [sp, #16]
 800b304:	4641      	mov	r1, r8
 800b306:	b1fb      	cbz	r3, 800b348 <_strtod_l+0x8c0>
 800b308:	4b2e      	ldr	r3, [pc, #184]	; (800b3c4 <_strtod_l+0x93c>)
 800b30a:	ea09 0303 	and.w	r3, r9, r3
 800b30e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b312:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b316:	d81a      	bhi.n	800b34e <_strtod_l+0x8c6>
 800b318:	0d1b      	lsrs	r3, r3, #20
 800b31a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b31e:	fa02 f303 	lsl.w	r3, r2, r3
 800b322:	4299      	cmp	r1, r3
 800b324:	d118      	bne.n	800b358 <_strtod_l+0x8d0>
 800b326:	4b2a      	ldr	r3, [pc, #168]	; (800b3d0 <_strtod_l+0x948>)
 800b328:	459a      	cmp	sl, r3
 800b32a:	d102      	bne.n	800b332 <_strtod_l+0x8aa>
 800b32c:	3101      	adds	r1, #1
 800b32e:	f43f adef 	beq.w	800af10 <_strtod_l+0x488>
 800b332:	4b24      	ldr	r3, [pc, #144]	; (800b3c4 <_strtod_l+0x93c>)
 800b334:	ea0a 0303 	and.w	r3, sl, r3
 800b338:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b33c:	f04f 0800 	mov.w	r8, #0
 800b340:	9b04      	ldr	r3, [sp, #16]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d1a2      	bne.n	800b28c <_strtod_l+0x804>
 800b346:	e5ed      	b.n	800af24 <_strtod_l+0x49c>
 800b348:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b34c:	e7e9      	b.n	800b322 <_strtod_l+0x89a>
 800b34e:	4613      	mov	r3, r2
 800b350:	e7e7      	b.n	800b322 <_strtod_l+0x89a>
 800b352:	ea53 0308 	orrs.w	r3, r3, r8
 800b356:	d08a      	beq.n	800b26e <_strtod_l+0x7e6>
 800b358:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b35a:	b1e3      	cbz	r3, 800b396 <_strtod_l+0x90e>
 800b35c:	ea13 0f0a 	tst.w	r3, sl
 800b360:	d0ee      	beq.n	800b340 <_strtod_l+0x8b8>
 800b362:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b364:	9a04      	ldr	r2, [sp, #16]
 800b366:	4640      	mov	r0, r8
 800b368:	4649      	mov	r1, r9
 800b36a:	b1c3      	cbz	r3, 800b39e <_strtod_l+0x916>
 800b36c:	f7ff fb70 	bl	800aa50 <sulp>
 800b370:	4602      	mov	r2, r0
 800b372:	460b      	mov	r3, r1
 800b374:	ec51 0b18 	vmov	r0, r1, d8
 800b378:	f7f4 ffa0 	bl	80002bc <__adddf3>
 800b37c:	4680      	mov	r8, r0
 800b37e:	4689      	mov	r9, r1
 800b380:	e7de      	b.n	800b340 <_strtod_l+0x8b8>
 800b382:	4013      	ands	r3, r2
 800b384:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b388:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b38c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b390:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800b394:	e7d4      	b.n	800b340 <_strtod_l+0x8b8>
 800b396:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b398:	ea13 0f08 	tst.w	r3, r8
 800b39c:	e7e0      	b.n	800b360 <_strtod_l+0x8d8>
 800b39e:	f7ff fb57 	bl	800aa50 <sulp>
 800b3a2:	4602      	mov	r2, r0
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	ec51 0b18 	vmov	r0, r1, d8
 800b3aa:	f7f4 ff85 	bl	80002b8 <__aeabi_dsub>
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	4680      	mov	r8, r0
 800b3b4:	4689      	mov	r9, r1
 800b3b6:	f7f5 fb9f 	bl	8000af8 <__aeabi_dcmpeq>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d0c0      	beq.n	800b340 <_strtod_l+0x8b8>
 800b3be:	e618      	b.n	800aff2 <_strtod_l+0x56a>
 800b3c0:	fffffc02 	.word	0xfffffc02
 800b3c4:	7ff00000 	.word	0x7ff00000
 800b3c8:	39500000 	.word	0x39500000
 800b3cc:	000fffff 	.word	0x000fffff
 800b3d0:	7fefffff 	.word	0x7fefffff
 800b3d4:	0800e658 	.word	0x0800e658
 800b3d8:	4659      	mov	r1, fp
 800b3da:	4628      	mov	r0, r5
 800b3dc:	f002 fbcc 	bl	800db78 <__ratio>
 800b3e0:	ec57 6b10 	vmov	r6, r7, d0
 800b3e4:	ee10 0a10 	vmov	r0, s0
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b3ee:	4639      	mov	r1, r7
 800b3f0:	f7f5 fb96 	bl	8000b20 <__aeabi_dcmple>
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	d071      	beq.n	800b4dc <_strtod_l+0xa54>
 800b3f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d17c      	bne.n	800b4f8 <_strtod_l+0xa70>
 800b3fe:	f1b8 0f00 	cmp.w	r8, #0
 800b402:	d15a      	bne.n	800b4ba <_strtod_l+0xa32>
 800b404:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d15d      	bne.n	800b4c8 <_strtod_l+0xa40>
 800b40c:	4b90      	ldr	r3, [pc, #576]	; (800b650 <_strtod_l+0xbc8>)
 800b40e:	2200      	movs	r2, #0
 800b410:	4630      	mov	r0, r6
 800b412:	4639      	mov	r1, r7
 800b414:	f7f5 fb7a 	bl	8000b0c <__aeabi_dcmplt>
 800b418:	2800      	cmp	r0, #0
 800b41a:	d15c      	bne.n	800b4d6 <_strtod_l+0xa4e>
 800b41c:	4630      	mov	r0, r6
 800b41e:	4639      	mov	r1, r7
 800b420:	4b8c      	ldr	r3, [pc, #560]	; (800b654 <_strtod_l+0xbcc>)
 800b422:	2200      	movs	r2, #0
 800b424:	f7f5 f900 	bl	8000628 <__aeabi_dmul>
 800b428:	4606      	mov	r6, r0
 800b42a:	460f      	mov	r7, r1
 800b42c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b430:	9606      	str	r6, [sp, #24]
 800b432:	9307      	str	r3, [sp, #28]
 800b434:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b438:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b43c:	4b86      	ldr	r3, [pc, #536]	; (800b658 <_strtod_l+0xbd0>)
 800b43e:	ea0a 0303 	and.w	r3, sl, r3
 800b442:	930d      	str	r3, [sp, #52]	; 0x34
 800b444:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b446:	4b85      	ldr	r3, [pc, #532]	; (800b65c <_strtod_l+0xbd4>)
 800b448:	429a      	cmp	r2, r3
 800b44a:	f040 8090 	bne.w	800b56e <_strtod_l+0xae6>
 800b44e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b452:	ec49 8b10 	vmov	d0, r8, r9
 800b456:	f002 fac5 	bl	800d9e4 <__ulp>
 800b45a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b45e:	ec51 0b10 	vmov	r0, r1, d0
 800b462:	f7f5 f8e1 	bl	8000628 <__aeabi_dmul>
 800b466:	4642      	mov	r2, r8
 800b468:	464b      	mov	r3, r9
 800b46a:	f7f4 ff27 	bl	80002bc <__adddf3>
 800b46e:	460b      	mov	r3, r1
 800b470:	4979      	ldr	r1, [pc, #484]	; (800b658 <_strtod_l+0xbd0>)
 800b472:	4a7b      	ldr	r2, [pc, #492]	; (800b660 <_strtod_l+0xbd8>)
 800b474:	4019      	ands	r1, r3
 800b476:	4291      	cmp	r1, r2
 800b478:	4680      	mov	r8, r0
 800b47a:	d944      	bls.n	800b506 <_strtod_l+0xa7e>
 800b47c:	ee18 2a90 	vmov	r2, s17
 800b480:	4b78      	ldr	r3, [pc, #480]	; (800b664 <_strtod_l+0xbdc>)
 800b482:	429a      	cmp	r2, r3
 800b484:	d104      	bne.n	800b490 <_strtod_l+0xa08>
 800b486:	ee18 3a10 	vmov	r3, s16
 800b48a:	3301      	adds	r3, #1
 800b48c:	f43f ad40 	beq.w	800af10 <_strtod_l+0x488>
 800b490:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b664 <_strtod_l+0xbdc>
 800b494:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800b498:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b49a:	4620      	mov	r0, r4
 800b49c:	f001 ff76 	bl	800d38c <_Bfree>
 800b4a0:	9905      	ldr	r1, [sp, #20]
 800b4a2:	4620      	mov	r0, r4
 800b4a4:	f001 ff72 	bl	800d38c <_Bfree>
 800b4a8:	4659      	mov	r1, fp
 800b4aa:	4620      	mov	r0, r4
 800b4ac:	f001 ff6e 	bl	800d38c <_Bfree>
 800b4b0:	4629      	mov	r1, r5
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	f001 ff6a 	bl	800d38c <_Bfree>
 800b4b8:	e609      	b.n	800b0ce <_strtod_l+0x646>
 800b4ba:	f1b8 0f01 	cmp.w	r8, #1
 800b4be:	d103      	bne.n	800b4c8 <_strtod_l+0xa40>
 800b4c0:	f1b9 0f00 	cmp.w	r9, #0
 800b4c4:	f43f ad95 	beq.w	800aff2 <_strtod_l+0x56a>
 800b4c8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b620 <_strtod_l+0xb98>
 800b4cc:	4f60      	ldr	r7, [pc, #384]	; (800b650 <_strtod_l+0xbc8>)
 800b4ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b4d2:	2600      	movs	r6, #0
 800b4d4:	e7ae      	b.n	800b434 <_strtod_l+0x9ac>
 800b4d6:	4f5f      	ldr	r7, [pc, #380]	; (800b654 <_strtod_l+0xbcc>)
 800b4d8:	2600      	movs	r6, #0
 800b4da:	e7a7      	b.n	800b42c <_strtod_l+0x9a4>
 800b4dc:	4b5d      	ldr	r3, [pc, #372]	; (800b654 <_strtod_l+0xbcc>)
 800b4de:	4630      	mov	r0, r6
 800b4e0:	4639      	mov	r1, r7
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	f7f5 f8a0 	bl	8000628 <__aeabi_dmul>
 800b4e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4ea:	4606      	mov	r6, r0
 800b4ec:	460f      	mov	r7, r1
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d09c      	beq.n	800b42c <_strtod_l+0x9a4>
 800b4f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b4f6:	e79d      	b.n	800b434 <_strtod_l+0x9ac>
 800b4f8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b628 <_strtod_l+0xba0>
 800b4fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b500:	ec57 6b17 	vmov	r6, r7, d7
 800b504:	e796      	b.n	800b434 <_strtod_l+0x9ac>
 800b506:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b50a:	9b04      	ldr	r3, [sp, #16]
 800b50c:	46ca      	mov	sl, r9
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d1c2      	bne.n	800b498 <_strtod_l+0xa10>
 800b512:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b516:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b518:	0d1b      	lsrs	r3, r3, #20
 800b51a:	051b      	lsls	r3, r3, #20
 800b51c:	429a      	cmp	r2, r3
 800b51e:	d1bb      	bne.n	800b498 <_strtod_l+0xa10>
 800b520:	4630      	mov	r0, r6
 800b522:	4639      	mov	r1, r7
 800b524:	f7f5 fbe0 	bl	8000ce8 <__aeabi_d2lz>
 800b528:	f7f5 f850 	bl	80005cc <__aeabi_l2d>
 800b52c:	4602      	mov	r2, r0
 800b52e:	460b      	mov	r3, r1
 800b530:	4630      	mov	r0, r6
 800b532:	4639      	mov	r1, r7
 800b534:	f7f4 fec0 	bl	80002b8 <__aeabi_dsub>
 800b538:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b53a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b53e:	ea43 0308 	orr.w	r3, r3, r8
 800b542:	4313      	orrs	r3, r2
 800b544:	4606      	mov	r6, r0
 800b546:	460f      	mov	r7, r1
 800b548:	d054      	beq.n	800b5f4 <_strtod_l+0xb6c>
 800b54a:	a339      	add	r3, pc, #228	; (adr r3, 800b630 <_strtod_l+0xba8>)
 800b54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b550:	f7f5 fadc 	bl	8000b0c <__aeabi_dcmplt>
 800b554:	2800      	cmp	r0, #0
 800b556:	f47f ace5 	bne.w	800af24 <_strtod_l+0x49c>
 800b55a:	a337      	add	r3, pc, #220	; (adr r3, 800b638 <_strtod_l+0xbb0>)
 800b55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b560:	4630      	mov	r0, r6
 800b562:	4639      	mov	r1, r7
 800b564:	f7f5 faf0 	bl	8000b48 <__aeabi_dcmpgt>
 800b568:	2800      	cmp	r0, #0
 800b56a:	d095      	beq.n	800b498 <_strtod_l+0xa10>
 800b56c:	e4da      	b.n	800af24 <_strtod_l+0x49c>
 800b56e:	9b04      	ldr	r3, [sp, #16]
 800b570:	b333      	cbz	r3, 800b5c0 <_strtod_l+0xb38>
 800b572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b574:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b578:	d822      	bhi.n	800b5c0 <_strtod_l+0xb38>
 800b57a:	a331      	add	r3, pc, #196	; (adr r3, 800b640 <_strtod_l+0xbb8>)
 800b57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b580:	4630      	mov	r0, r6
 800b582:	4639      	mov	r1, r7
 800b584:	f7f5 facc 	bl	8000b20 <__aeabi_dcmple>
 800b588:	b1a0      	cbz	r0, 800b5b4 <_strtod_l+0xb2c>
 800b58a:	4639      	mov	r1, r7
 800b58c:	4630      	mov	r0, r6
 800b58e:	f7f5 fb23 	bl	8000bd8 <__aeabi_d2uiz>
 800b592:	2801      	cmp	r0, #1
 800b594:	bf38      	it	cc
 800b596:	2001      	movcc	r0, #1
 800b598:	f7f4 ffcc 	bl	8000534 <__aeabi_ui2d>
 800b59c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b59e:	4606      	mov	r6, r0
 800b5a0:	460f      	mov	r7, r1
 800b5a2:	bb23      	cbnz	r3, 800b5ee <_strtod_l+0xb66>
 800b5a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5a8:	9010      	str	r0, [sp, #64]	; 0x40
 800b5aa:	9311      	str	r3, [sp, #68]	; 0x44
 800b5ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b5b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b5b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b5b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b5b8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b5bc:	1a9b      	subs	r3, r3, r2
 800b5be:	930f      	str	r3, [sp, #60]	; 0x3c
 800b5c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b5c4:	eeb0 0a48 	vmov.f32	s0, s16
 800b5c8:	eef0 0a68 	vmov.f32	s1, s17
 800b5cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b5d0:	f002 fa08 	bl	800d9e4 <__ulp>
 800b5d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b5d8:	ec53 2b10 	vmov	r2, r3, d0
 800b5dc:	f7f5 f824 	bl	8000628 <__aeabi_dmul>
 800b5e0:	ec53 2b18 	vmov	r2, r3, d8
 800b5e4:	f7f4 fe6a 	bl	80002bc <__adddf3>
 800b5e8:	4680      	mov	r8, r0
 800b5ea:	4689      	mov	r9, r1
 800b5ec:	e78d      	b.n	800b50a <_strtod_l+0xa82>
 800b5ee:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b5f2:	e7db      	b.n	800b5ac <_strtod_l+0xb24>
 800b5f4:	a314      	add	r3, pc, #80	; (adr r3, 800b648 <_strtod_l+0xbc0>)
 800b5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fa:	f7f5 fa87 	bl	8000b0c <__aeabi_dcmplt>
 800b5fe:	e7b3      	b.n	800b568 <_strtod_l+0xae0>
 800b600:	2300      	movs	r3, #0
 800b602:	930a      	str	r3, [sp, #40]	; 0x28
 800b604:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b606:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b608:	6013      	str	r3, [r2, #0]
 800b60a:	f7ff ba7c 	b.w	800ab06 <_strtod_l+0x7e>
 800b60e:	2a65      	cmp	r2, #101	; 0x65
 800b610:	f43f ab75 	beq.w	800acfe <_strtod_l+0x276>
 800b614:	2a45      	cmp	r2, #69	; 0x45
 800b616:	f43f ab72 	beq.w	800acfe <_strtod_l+0x276>
 800b61a:	2301      	movs	r3, #1
 800b61c:	f7ff bbaa 	b.w	800ad74 <_strtod_l+0x2ec>
 800b620:	00000000 	.word	0x00000000
 800b624:	bff00000 	.word	0xbff00000
 800b628:	00000000 	.word	0x00000000
 800b62c:	3ff00000 	.word	0x3ff00000
 800b630:	94a03595 	.word	0x94a03595
 800b634:	3fdfffff 	.word	0x3fdfffff
 800b638:	35afe535 	.word	0x35afe535
 800b63c:	3fe00000 	.word	0x3fe00000
 800b640:	ffc00000 	.word	0xffc00000
 800b644:	41dfffff 	.word	0x41dfffff
 800b648:	94a03595 	.word	0x94a03595
 800b64c:	3fcfffff 	.word	0x3fcfffff
 800b650:	3ff00000 	.word	0x3ff00000
 800b654:	3fe00000 	.word	0x3fe00000
 800b658:	7ff00000 	.word	0x7ff00000
 800b65c:	7fe00000 	.word	0x7fe00000
 800b660:	7c9fffff 	.word	0x7c9fffff
 800b664:	7fefffff 	.word	0x7fefffff

0800b668 <_strtod_r>:
 800b668:	4b01      	ldr	r3, [pc, #4]	; (800b670 <_strtod_r+0x8>)
 800b66a:	f7ff ba0d 	b.w	800aa88 <_strtod_l>
 800b66e:	bf00      	nop
 800b670:	200000a4 	.word	0x200000a4

0800b674 <_strtol_l.constprop.0>:
 800b674:	2b01      	cmp	r3, #1
 800b676:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b67a:	d001      	beq.n	800b680 <_strtol_l.constprop.0+0xc>
 800b67c:	2b24      	cmp	r3, #36	; 0x24
 800b67e:	d906      	bls.n	800b68e <_strtol_l.constprop.0+0x1a>
 800b680:	f000 f90e 	bl	800b8a0 <__errno>
 800b684:	2316      	movs	r3, #22
 800b686:	6003      	str	r3, [r0, #0]
 800b688:	2000      	movs	r0, #0
 800b68a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b68e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b774 <_strtol_l.constprop.0+0x100>
 800b692:	460d      	mov	r5, r1
 800b694:	462e      	mov	r6, r5
 800b696:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b69a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800b69e:	f017 0708 	ands.w	r7, r7, #8
 800b6a2:	d1f7      	bne.n	800b694 <_strtol_l.constprop.0+0x20>
 800b6a4:	2c2d      	cmp	r4, #45	; 0x2d
 800b6a6:	d132      	bne.n	800b70e <_strtol_l.constprop.0+0x9a>
 800b6a8:	782c      	ldrb	r4, [r5, #0]
 800b6aa:	2701      	movs	r7, #1
 800b6ac:	1cb5      	adds	r5, r6, #2
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d05b      	beq.n	800b76a <_strtol_l.constprop.0+0xf6>
 800b6b2:	2b10      	cmp	r3, #16
 800b6b4:	d109      	bne.n	800b6ca <_strtol_l.constprop.0+0x56>
 800b6b6:	2c30      	cmp	r4, #48	; 0x30
 800b6b8:	d107      	bne.n	800b6ca <_strtol_l.constprop.0+0x56>
 800b6ba:	782c      	ldrb	r4, [r5, #0]
 800b6bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b6c0:	2c58      	cmp	r4, #88	; 0x58
 800b6c2:	d14d      	bne.n	800b760 <_strtol_l.constprop.0+0xec>
 800b6c4:	786c      	ldrb	r4, [r5, #1]
 800b6c6:	2310      	movs	r3, #16
 800b6c8:	3502      	adds	r5, #2
 800b6ca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b6ce:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800b6d2:	f04f 0e00 	mov.w	lr, #0
 800b6d6:	fbb8 f9f3 	udiv	r9, r8, r3
 800b6da:	4676      	mov	r6, lr
 800b6dc:	fb03 8a19 	mls	sl, r3, r9, r8
 800b6e0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b6e4:	f1bc 0f09 	cmp.w	ip, #9
 800b6e8:	d816      	bhi.n	800b718 <_strtol_l.constprop.0+0xa4>
 800b6ea:	4664      	mov	r4, ip
 800b6ec:	42a3      	cmp	r3, r4
 800b6ee:	dd24      	ble.n	800b73a <_strtol_l.constprop.0+0xc6>
 800b6f0:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800b6f4:	d008      	beq.n	800b708 <_strtol_l.constprop.0+0x94>
 800b6f6:	45b1      	cmp	r9, r6
 800b6f8:	d31c      	bcc.n	800b734 <_strtol_l.constprop.0+0xc0>
 800b6fa:	d101      	bne.n	800b700 <_strtol_l.constprop.0+0x8c>
 800b6fc:	45a2      	cmp	sl, r4
 800b6fe:	db19      	blt.n	800b734 <_strtol_l.constprop.0+0xc0>
 800b700:	fb06 4603 	mla	r6, r6, r3, r4
 800b704:	f04f 0e01 	mov.w	lr, #1
 800b708:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b70c:	e7e8      	b.n	800b6e0 <_strtol_l.constprop.0+0x6c>
 800b70e:	2c2b      	cmp	r4, #43	; 0x2b
 800b710:	bf04      	itt	eq
 800b712:	782c      	ldrbeq	r4, [r5, #0]
 800b714:	1cb5      	addeq	r5, r6, #2
 800b716:	e7ca      	b.n	800b6ae <_strtol_l.constprop.0+0x3a>
 800b718:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b71c:	f1bc 0f19 	cmp.w	ip, #25
 800b720:	d801      	bhi.n	800b726 <_strtol_l.constprop.0+0xb2>
 800b722:	3c37      	subs	r4, #55	; 0x37
 800b724:	e7e2      	b.n	800b6ec <_strtol_l.constprop.0+0x78>
 800b726:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b72a:	f1bc 0f19 	cmp.w	ip, #25
 800b72e:	d804      	bhi.n	800b73a <_strtol_l.constprop.0+0xc6>
 800b730:	3c57      	subs	r4, #87	; 0x57
 800b732:	e7db      	b.n	800b6ec <_strtol_l.constprop.0+0x78>
 800b734:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800b738:	e7e6      	b.n	800b708 <_strtol_l.constprop.0+0x94>
 800b73a:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800b73e:	d105      	bne.n	800b74c <_strtol_l.constprop.0+0xd8>
 800b740:	2322      	movs	r3, #34	; 0x22
 800b742:	6003      	str	r3, [r0, #0]
 800b744:	4646      	mov	r6, r8
 800b746:	b942      	cbnz	r2, 800b75a <_strtol_l.constprop.0+0xe6>
 800b748:	4630      	mov	r0, r6
 800b74a:	e79e      	b.n	800b68a <_strtol_l.constprop.0+0x16>
 800b74c:	b107      	cbz	r7, 800b750 <_strtol_l.constprop.0+0xdc>
 800b74e:	4276      	negs	r6, r6
 800b750:	2a00      	cmp	r2, #0
 800b752:	d0f9      	beq.n	800b748 <_strtol_l.constprop.0+0xd4>
 800b754:	f1be 0f00 	cmp.w	lr, #0
 800b758:	d000      	beq.n	800b75c <_strtol_l.constprop.0+0xe8>
 800b75a:	1e69      	subs	r1, r5, #1
 800b75c:	6011      	str	r1, [r2, #0]
 800b75e:	e7f3      	b.n	800b748 <_strtol_l.constprop.0+0xd4>
 800b760:	2430      	movs	r4, #48	; 0x30
 800b762:	2b00      	cmp	r3, #0
 800b764:	d1b1      	bne.n	800b6ca <_strtol_l.constprop.0+0x56>
 800b766:	2308      	movs	r3, #8
 800b768:	e7af      	b.n	800b6ca <_strtol_l.constprop.0+0x56>
 800b76a:	2c30      	cmp	r4, #48	; 0x30
 800b76c:	d0a5      	beq.n	800b6ba <_strtol_l.constprop.0+0x46>
 800b76e:	230a      	movs	r3, #10
 800b770:	e7ab      	b.n	800b6ca <_strtol_l.constprop.0+0x56>
 800b772:	bf00      	nop
 800b774:	0800e689 	.word	0x0800e689

0800b778 <_strtol_r>:
 800b778:	f7ff bf7c 	b.w	800b674 <_strtol_l.constprop.0>

0800b77c <_fwalk_sglue>:
 800b77c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b780:	4607      	mov	r7, r0
 800b782:	4688      	mov	r8, r1
 800b784:	4614      	mov	r4, r2
 800b786:	2600      	movs	r6, #0
 800b788:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b78c:	f1b9 0901 	subs.w	r9, r9, #1
 800b790:	d505      	bpl.n	800b79e <_fwalk_sglue+0x22>
 800b792:	6824      	ldr	r4, [r4, #0]
 800b794:	2c00      	cmp	r4, #0
 800b796:	d1f7      	bne.n	800b788 <_fwalk_sglue+0xc>
 800b798:	4630      	mov	r0, r6
 800b79a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b79e:	89ab      	ldrh	r3, [r5, #12]
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d907      	bls.n	800b7b4 <_fwalk_sglue+0x38>
 800b7a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	d003      	beq.n	800b7b4 <_fwalk_sglue+0x38>
 800b7ac:	4629      	mov	r1, r5
 800b7ae:	4638      	mov	r0, r7
 800b7b0:	47c0      	blx	r8
 800b7b2:	4306      	orrs	r6, r0
 800b7b4:	3568      	adds	r5, #104	; 0x68
 800b7b6:	e7e9      	b.n	800b78c <_fwalk_sglue+0x10>

0800b7b8 <strncmp>:
 800b7b8:	b510      	push	{r4, lr}
 800b7ba:	b16a      	cbz	r2, 800b7d8 <strncmp+0x20>
 800b7bc:	3901      	subs	r1, #1
 800b7be:	1884      	adds	r4, r0, r2
 800b7c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d103      	bne.n	800b7d4 <strncmp+0x1c>
 800b7cc:	42a0      	cmp	r0, r4
 800b7ce:	d001      	beq.n	800b7d4 <strncmp+0x1c>
 800b7d0:	2a00      	cmp	r2, #0
 800b7d2:	d1f5      	bne.n	800b7c0 <strncmp+0x8>
 800b7d4:	1ad0      	subs	r0, r2, r3
 800b7d6:	bd10      	pop	{r4, pc}
 800b7d8:	4610      	mov	r0, r2
 800b7da:	e7fc      	b.n	800b7d6 <strncmp+0x1e>

0800b7dc <memset>:
 800b7dc:	4402      	add	r2, r0
 800b7de:	4603      	mov	r3, r0
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	d100      	bne.n	800b7e6 <memset+0xa>
 800b7e4:	4770      	bx	lr
 800b7e6:	f803 1b01 	strb.w	r1, [r3], #1
 800b7ea:	e7f9      	b.n	800b7e0 <memset+0x4>

0800b7ec <_localeconv_r>:
 800b7ec:	4800      	ldr	r0, [pc, #0]	; (800b7f0 <_localeconv_r+0x4>)
 800b7ee:	4770      	bx	lr
 800b7f0:	20000194 	.word	0x20000194

0800b7f4 <_reclaim_reent>:
 800b7f4:	4b29      	ldr	r3, [pc, #164]	; (800b89c <_reclaim_reent+0xa8>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	4283      	cmp	r3, r0
 800b7fa:	b570      	push	{r4, r5, r6, lr}
 800b7fc:	4604      	mov	r4, r0
 800b7fe:	d04b      	beq.n	800b898 <_reclaim_reent+0xa4>
 800b800:	69c3      	ldr	r3, [r0, #28]
 800b802:	b143      	cbz	r3, 800b816 <_reclaim_reent+0x22>
 800b804:	68db      	ldr	r3, [r3, #12]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d144      	bne.n	800b894 <_reclaim_reent+0xa0>
 800b80a:	69e3      	ldr	r3, [r4, #28]
 800b80c:	6819      	ldr	r1, [r3, #0]
 800b80e:	b111      	cbz	r1, 800b816 <_reclaim_reent+0x22>
 800b810:	4620      	mov	r0, r4
 800b812:	f000 ff0b 	bl	800c62c <_free_r>
 800b816:	6961      	ldr	r1, [r4, #20]
 800b818:	b111      	cbz	r1, 800b820 <_reclaim_reent+0x2c>
 800b81a:	4620      	mov	r0, r4
 800b81c:	f000 ff06 	bl	800c62c <_free_r>
 800b820:	69e1      	ldr	r1, [r4, #28]
 800b822:	b111      	cbz	r1, 800b82a <_reclaim_reent+0x36>
 800b824:	4620      	mov	r0, r4
 800b826:	f000 ff01 	bl	800c62c <_free_r>
 800b82a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b82c:	b111      	cbz	r1, 800b834 <_reclaim_reent+0x40>
 800b82e:	4620      	mov	r0, r4
 800b830:	f000 fefc 	bl	800c62c <_free_r>
 800b834:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b836:	b111      	cbz	r1, 800b83e <_reclaim_reent+0x4a>
 800b838:	4620      	mov	r0, r4
 800b83a:	f000 fef7 	bl	800c62c <_free_r>
 800b83e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b840:	b111      	cbz	r1, 800b848 <_reclaim_reent+0x54>
 800b842:	4620      	mov	r0, r4
 800b844:	f000 fef2 	bl	800c62c <_free_r>
 800b848:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b84a:	b111      	cbz	r1, 800b852 <_reclaim_reent+0x5e>
 800b84c:	4620      	mov	r0, r4
 800b84e:	f000 feed 	bl	800c62c <_free_r>
 800b852:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b854:	b111      	cbz	r1, 800b85c <_reclaim_reent+0x68>
 800b856:	4620      	mov	r0, r4
 800b858:	f000 fee8 	bl	800c62c <_free_r>
 800b85c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b85e:	b111      	cbz	r1, 800b866 <_reclaim_reent+0x72>
 800b860:	4620      	mov	r0, r4
 800b862:	f000 fee3 	bl	800c62c <_free_r>
 800b866:	6a23      	ldr	r3, [r4, #32]
 800b868:	b1b3      	cbz	r3, 800b898 <_reclaim_reent+0xa4>
 800b86a:	4620      	mov	r0, r4
 800b86c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b870:	4718      	bx	r3
 800b872:	5949      	ldr	r1, [r1, r5]
 800b874:	b941      	cbnz	r1, 800b888 <_reclaim_reent+0x94>
 800b876:	3504      	adds	r5, #4
 800b878:	69e3      	ldr	r3, [r4, #28]
 800b87a:	2d80      	cmp	r5, #128	; 0x80
 800b87c:	68d9      	ldr	r1, [r3, #12]
 800b87e:	d1f8      	bne.n	800b872 <_reclaim_reent+0x7e>
 800b880:	4620      	mov	r0, r4
 800b882:	f000 fed3 	bl	800c62c <_free_r>
 800b886:	e7c0      	b.n	800b80a <_reclaim_reent+0x16>
 800b888:	680e      	ldr	r6, [r1, #0]
 800b88a:	4620      	mov	r0, r4
 800b88c:	f000 fece 	bl	800c62c <_free_r>
 800b890:	4631      	mov	r1, r6
 800b892:	e7ef      	b.n	800b874 <_reclaim_reent+0x80>
 800b894:	2500      	movs	r5, #0
 800b896:	e7ef      	b.n	800b878 <_reclaim_reent+0x84>
 800b898:	bd70      	pop	{r4, r5, r6, pc}
 800b89a:	bf00      	nop
 800b89c:	2000025c 	.word	0x2000025c

0800b8a0 <__errno>:
 800b8a0:	4b01      	ldr	r3, [pc, #4]	; (800b8a8 <__errno+0x8>)
 800b8a2:	6818      	ldr	r0, [r3, #0]
 800b8a4:	4770      	bx	lr
 800b8a6:	bf00      	nop
 800b8a8:	2000025c 	.word	0x2000025c

0800b8ac <__libc_init_array>:
 800b8ac:	b570      	push	{r4, r5, r6, lr}
 800b8ae:	4d0d      	ldr	r5, [pc, #52]	; (800b8e4 <__libc_init_array+0x38>)
 800b8b0:	4c0d      	ldr	r4, [pc, #52]	; (800b8e8 <__libc_init_array+0x3c>)
 800b8b2:	1b64      	subs	r4, r4, r5
 800b8b4:	10a4      	asrs	r4, r4, #2
 800b8b6:	2600      	movs	r6, #0
 800b8b8:	42a6      	cmp	r6, r4
 800b8ba:	d109      	bne.n	800b8d0 <__libc_init_array+0x24>
 800b8bc:	4d0b      	ldr	r5, [pc, #44]	; (800b8ec <__libc_init_array+0x40>)
 800b8be:	4c0c      	ldr	r4, [pc, #48]	; (800b8f0 <__libc_init_array+0x44>)
 800b8c0:	f002 fdb6 	bl	800e430 <_init>
 800b8c4:	1b64      	subs	r4, r4, r5
 800b8c6:	10a4      	asrs	r4, r4, #2
 800b8c8:	2600      	movs	r6, #0
 800b8ca:	42a6      	cmp	r6, r4
 800b8cc:	d105      	bne.n	800b8da <__libc_init_array+0x2e>
 800b8ce:	bd70      	pop	{r4, r5, r6, pc}
 800b8d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8d4:	4798      	blx	r3
 800b8d6:	3601      	adds	r6, #1
 800b8d8:	e7ee      	b.n	800b8b8 <__libc_init_array+0xc>
 800b8da:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8de:	4798      	blx	r3
 800b8e0:	3601      	adds	r6, #1
 800b8e2:	e7f2      	b.n	800b8ca <__libc_init_array+0x1e>
 800b8e4:	0800ea20 	.word	0x0800ea20
 800b8e8:	0800ea20 	.word	0x0800ea20
 800b8ec:	0800ea20 	.word	0x0800ea20
 800b8f0:	0800ea24 	.word	0x0800ea24

0800b8f4 <__retarget_lock_init_recursive>:
 800b8f4:	4770      	bx	lr

0800b8f6 <__retarget_lock_acquire_recursive>:
 800b8f6:	4770      	bx	lr

0800b8f8 <__retarget_lock_release_recursive>:
 800b8f8:	4770      	bx	lr

0800b8fa <memcpy>:
 800b8fa:	440a      	add	r2, r1
 800b8fc:	4291      	cmp	r1, r2
 800b8fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b902:	d100      	bne.n	800b906 <memcpy+0xc>
 800b904:	4770      	bx	lr
 800b906:	b510      	push	{r4, lr}
 800b908:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b90c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b910:	4291      	cmp	r1, r2
 800b912:	d1f9      	bne.n	800b908 <memcpy+0xe>
 800b914:	bd10      	pop	{r4, pc}
	...

0800b918 <nan>:
 800b918:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b920 <nan+0x8>
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	00000000 	.word	0x00000000
 800b924:	7ff80000 	.word	0x7ff80000

0800b928 <nanf>:
 800b928:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b930 <nanf+0x8>
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	7fc00000 	.word	0x7fc00000

0800b934 <quorem>:
 800b934:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b938:	6903      	ldr	r3, [r0, #16]
 800b93a:	690c      	ldr	r4, [r1, #16]
 800b93c:	42a3      	cmp	r3, r4
 800b93e:	4607      	mov	r7, r0
 800b940:	db7e      	blt.n	800ba40 <quorem+0x10c>
 800b942:	3c01      	subs	r4, #1
 800b944:	f101 0814 	add.w	r8, r1, #20
 800b948:	f100 0514 	add.w	r5, r0, #20
 800b94c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b950:	9301      	str	r3, [sp, #4]
 800b952:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b956:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b95a:	3301      	adds	r3, #1
 800b95c:	429a      	cmp	r2, r3
 800b95e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b962:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b966:	fbb2 f6f3 	udiv	r6, r2, r3
 800b96a:	d331      	bcc.n	800b9d0 <quorem+0x9c>
 800b96c:	f04f 0e00 	mov.w	lr, #0
 800b970:	4640      	mov	r0, r8
 800b972:	46ac      	mov	ip, r5
 800b974:	46f2      	mov	sl, lr
 800b976:	f850 2b04 	ldr.w	r2, [r0], #4
 800b97a:	b293      	uxth	r3, r2
 800b97c:	fb06 e303 	mla	r3, r6, r3, lr
 800b980:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b984:	0c1a      	lsrs	r2, r3, #16
 800b986:	b29b      	uxth	r3, r3
 800b988:	ebaa 0303 	sub.w	r3, sl, r3
 800b98c:	f8dc a000 	ldr.w	sl, [ip]
 800b990:	fa13 f38a 	uxtah	r3, r3, sl
 800b994:	fb06 220e 	mla	r2, r6, lr, r2
 800b998:	9300      	str	r3, [sp, #0]
 800b99a:	9b00      	ldr	r3, [sp, #0]
 800b99c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b9a0:	b292      	uxth	r2, r2
 800b9a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b9a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9aa:	f8bd 3000 	ldrh.w	r3, [sp]
 800b9ae:	4581      	cmp	r9, r0
 800b9b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9b4:	f84c 3b04 	str.w	r3, [ip], #4
 800b9b8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b9bc:	d2db      	bcs.n	800b976 <quorem+0x42>
 800b9be:	f855 300b 	ldr.w	r3, [r5, fp]
 800b9c2:	b92b      	cbnz	r3, 800b9d0 <quorem+0x9c>
 800b9c4:	9b01      	ldr	r3, [sp, #4]
 800b9c6:	3b04      	subs	r3, #4
 800b9c8:	429d      	cmp	r5, r3
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	d32c      	bcc.n	800ba28 <quorem+0xf4>
 800b9ce:	613c      	str	r4, [r7, #16]
 800b9d0:	4638      	mov	r0, r7
 800b9d2:	f001 ff61 	bl	800d898 <__mcmp>
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	db22      	blt.n	800ba20 <quorem+0xec>
 800b9da:	3601      	adds	r6, #1
 800b9dc:	4629      	mov	r1, r5
 800b9de:	2000      	movs	r0, #0
 800b9e0:	f858 2b04 	ldr.w	r2, [r8], #4
 800b9e4:	f8d1 c000 	ldr.w	ip, [r1]
 800b9e8:	b293      	uxth	r3, r2
 800b9ea:	1ac3      	subs	r3, r0, r3
 800b9ec:	0c12      	lsrs	r2, r2, #16
 800b9ee:	fa13 f38c 	uxtah	r3, r3, ip
 800b9f2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b9f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9fa:	b29b      	uxth	r3, r3
 800b9fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba00:	45c1      	cmp	r9, r8
 800ba02:	f841 3b04 	str.w	r3, [r1], #4
 800ba06:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ba0a:	d2e9      	bcs.n	800b9e0 <quorem+0xac>
 800ba0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba14:	b922      	cbnz	r2, 800ba20 <quorem+0xec>
 800ba16:	3b04      	subs	r3, #4
 800ba18:	429d      	cmp	r5, r3
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	d30a      	bcc.n	800ba34 <quorem+0x100>
 800ba1e:	613c      	str	r4, [r7, #16]
 800ba20:	4630      	mov	r0, r6
 800ba22:	b003      	add	sp, #12
 800ba24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba28:	6812      	ldr	r2, [r2, #0]
 800ba2a:	3b04      	subs	r3, #4
 800ba2c:	2a00      	cmp	r2, #0
 800ba2e:	d1ce      	bne.n	800b9ce <quorem+0x9a>
 800ba30:	3c01      	subs	r4, #1
 800ba32:	e7c9      	b.n	800b9c8 <quorem+0x94>
 800ba34:	6812      	ldr	r2, [r2, #0]
 800ba36:	3b04      	subs	r3, #4
 800ba38:	2a00      	cmp	r2, #0
 800ba3a:	d1f0      	bne.n	800ba1e <quorem+0xea>
 800ba3c:	3c01      	subs	r4, #1
 800ba3e:	e7eb      	b.n	800ba18 <quorem+0xe4>
 800ba40:	2000      	movs	r0, #0
 800ba42:	e7ee      	b.n	800ba22 <quorem+0xee>
 800ba44:	0000      	movs	r0, r0
	...

0800ba48 <_dtoa_r>:
 800ba48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4c:	ed2d 8b04 	vpush	{d8-d9}
 800ba50:	69c5      	ldr	r5, [r0, #28]
 800ba52:	b093      	sub	sp, #76	; 0x4c
 800ba54:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ba58:	ec57 6b10 	vmov	r6, r7, d0
 800ba5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ba60:	9107      	str	r1, [sp, #28]
 800ba62:	4604      	mov	r4, r0
 800ba64:	920a      	str	r2, [sp, #40]	; 0x28
 800ba66:	930d      	str	r3, [sp, #52]	; 0x34
 800ba68:	b975      	cbnz	r5, 800ba88 <_dtoa_r+0x40>
 800ba6a:	2010      	movs	r0, #16
 800ba6c:	f001 fada 	bl	800d024 <malloc>
 800ba70:	4602      	mov	r2, r0
 800ba72:	61e0      	str	r0, [r4, #28]
 800ba74:	b920      	cbnz	r0, 800ba80 <_dtoa_r+0x38>
 800ba76:	4bae      	ldr	r3, [pc, #696]	; (800bd30 <_dtoa_r+0x2e8>)
 800ba78:	21ef      	movs	r1, #239	; 0xef
 800ba7a:	48ae      	ldr	r0, [pc, #696]	; (800bd34 <_dtoa_r+0x2ec>)
 800ba7c:	f002 f9e2 	bl	800de44 <__assert_func>
 800ba80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ba84:	6005      	str	r5, [r0, #0]
 800ba86:	60c5      	str	r5, [r0, #12]
 800ba88:	69e3      	ldr	r3, [r4, #28]
 800ba8a:	6819      	ldr	r1, [r3, #0]
 800ba8c:	b151      	cbz	r1, 800baa4 <_dtoa_r+0x5c>
 800ba8e:	685a      	ldr	r2, [r3, #4]
 800ba90:	604a      	str	r2, [r1, #4]
 800ba92:	2301      	movs	r3, #1
 800ba94:	4093      	lsls	r3, r2
 800ba96:	608b      	str	r3, [r1, #8]
 800ba98:	4620      	mov	r0, r4
 800ba9a:	f001 fc77 	bl	800d38c <_Bfree>
 800ba9e:	69e3      	ldr	r3, [r4, #28]
 800baa0:	2200      	movs	r2, #0
 800baa2:	601a      	str	r2, [r3, #0]
 800baa4:	1e3b      	subs	r3, r7, #0
 800baa6:	bfbb      	ittet	lt
 800baa8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800baac:	9303      	strlt	r3, [sp, #12]
 800baae:	2300      	movge	r3, #0
 800bab0:	2201      	movlt	r2, #1
 800bab2:	bfac      	ite	ge
 800bab4:	f8c8 3000 	strge.w	r3, [r8]
 800bab8:	f8c8 2000 	strlt.w	r2, [r8]
 800babc:	4b9e      	ldr	r3, [pc, #632]	; (800bd38 <_dtoa_r+0x2f0>)
 800babe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bac2:	ea33 0308 	bics.w	r3, r3, r8
 800bac6:	d11b      	bne.n	800bb00 <_dtoa_r+0xb8>
 800bac8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800baca:	f242 730f 	movw	r3, #9999	; 0x270f
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bad4:	4333      	orrs	r3, r6
 800bad6:	f000 8593 	beq.w	800c600 <_dtoa_r+0xbb8>
 800bada:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800badc:	b963      	cbnz	r3, 800baf8 <_dtoa_r+0xb0>
 800bade:	4b97      	ldr	r3, [pc, #604]	; (800bd3c <_dtoa_r+0x2f4>)
 800bae0:	e027      	b.n	800bb32 <_dtoa_r+0xea>
 800bae2:	4b97      	ldr	r3, [pc, #604]	; (800bd40 <_dtoa_r+0x2f8>)
 800bae4:	9300      	str	r3, [sp, #0]
 800bae6:	3308      	adds	r3, #8
 800bae8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800baea:	6013      	str	r3, [r2, #0]
 800baec:	9800      	ldr	r0, [sp, #0]
 800baee:	b013      	add	sp, #76	; 0x4c
 800baf0:	ecbd 8b04 	vpop	{d8-d9}
 800baf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baf8:	4b90      	ldr	r3, [pc, #576]	; (800bd3c <_dtoa_r+0x2f4>)
 800bafa:	9300      	str	r3, [sp, #0]
 800bafc:	3303      	adds	r3, #3
 800bafe:	e7f3      	b.n	800bae8 <_dtoa_r+0xa0>
 800bb00:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bb04:	2200      	movs	r2, #0
 800bb06:	ec51 0b17 	vmov	r0, r1, d7
 800bb0a:	eeb0 8a47 	vmov.f32	s16, s14
 800bb0e:	eef0 8a67 	vmov.f32	s17, s15
 800bb12:	2300      	movs	r3, #0
 800bb14:	f7f4 fff0 	bl	8000af8 <__aeabi_dcmpeq>
 800bb18:	4681      	mov	r9, r0
 800bb1a:	b160      	cbz	r0, 800bb36 <_dtoa_r+0xee>
 800bb1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bb1e:	2301      	movs	r3, #1
 800bb20:	6013      	str	r3, [r2, #0]
 800bb22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	f000 8568 	beq.w	800c5fa <_dtoa_r+0xbb2>
 800bb2a:	4b86      	ldr	r3, [pc, #536]	; (800bd44 <_dtoa_r+0x2fc>)
 800bb2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb2e:	6013      	str	r3, [r2, #0]
 800bb30:	3b01      	subs	r3, #1
 800bb32:	9300      	str	r3, [sp, #0]
 800bb34:	e7da      	b.n	800baec <_dtoa_r+0xa4>
 800bb36:	aa10      	add	r2, sp, #64	; 0x40
 800bb38:	a911      	add	r1, sp, #68	; 0x44
 800bb3a:	4620      	mov	r0, r4
 800bb3c:	eeb0 0a48 	vmov.f32	s0, s16
 800bb40:	eef0 0a68 	vmov.f32	s1, s17
 800bb44:	f001 ffbe 	bl	800dac4 <__d2b>
 800bb48:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bb4c:	4682      	mov	sl, r0
 800bb4e:	2d00      	cmp	r5, #0
 800bb50:	d07f      	beq.n	800bc52 <_dtoa_r+0x20a>
 800bb52:	ee18 3a90 	vmov	r3, s17
 800bb56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb5a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bb5e:	ec51 0b18 	vmov	r0, r1, d8
 800bb62:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bb66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bb6a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bb6e:	4619      	mov	r1, r3
 800bb70:	2200      	movs	r2, #0
 800bb72:	4b75      	ldr	r3, [pc, #468]	; (800bd48 <_dtoa_r+0x300>)
 800bb74:	f7f4 fba0 	bl	80002b8 <__aeabi_dsub>
 800bb78:	a367      	add	r3, pc, #412	; (adr r3, 800bd18 <_dtoa_r+0x2d0>)
 800bb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7e:	f7f4 fd53 	bl	8000628 <__aeabi_dmul>
 800bb82:	a367      	add	r3, pc, #412	; (adr r3, 800bd20 <_dtoa_r+0x2d8>)
 800bb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb88:	f7f4 fb98 	bl	80002bc <__adddf3>
 800bb8c:	4606      	mov	r6, r0
 800bb8e:	4628      	mov	r0, r5
 800bb90:	460f      	mov	r7, r1
 800bb92:	f7f4 fcdf 	bl	8000554 <__aeabi_i2d>
 800bb96:	a364      	add	r3, pc, #400	; (adr r3, 800bd28 <_dtoa_r+0x2e0>)
 800bb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9c:	f7f4 fd44 	bl	8000628 <__aeabi_dmul>
 800bba0:	4602      	mov	r2, r0
 800bba2:	460b      	mov	r3, r1
 800bba4:	4630      	mov	r0, r6
 800bba6:	4639      	mov	r1, r7
 800bba8:	f7f4 fb88 	bl	80002bc <__adddf3>
 800bbac:	4606      	mov	r6, r0
 800bbae:	460f      	mov	r7, r1
 800bbb0:	f7f4 ffea 	bl	8000b88 <__aeabi_d2iz>
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	4683      	mov	fp, r0
 800bbb8:	2300      	movs	r3, #0
 800bbba:	4630      	mov	r0, r6
 800bbbc:	4639      	mov	r1, r7
 800bbbe:	f7f4 ffa5 	bl	8000b0c <__aeabi_dcmplt>
 800bbc2:	b148      	cbz	r0, 800bbd8 <_dtoa_r+0x190>
 800bbc4:	4658      	mov	r0, fp
 800bbc6:	f7f4 fcc5 	bl	8000554 <__aeabi_i2d>
 800bbca:	4632      	mov	r2, r6
 800bbcc:	463b      	mov	r3, r7
 800bbce:	f7f4 ff93 	bl	8000af8 <__aeabi_dcmpeq>
 800bbd2:	b908      	cbnz	r0, 800bbd8 <_dtoa_r+0x190>
 800bbd4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bbd8:	f1bb 0f16 	cmp.w	fp, #22
 800bbdc:	d857      	bhi.n	800bc8e <_dtoa_r+0x246>
 800bbde:	4b5b      	ldr	r3, [pc, #364]	; (800bd4c <_dtoa_r+0x304>)
 800bbe0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe8:	ec51 0b18 	vmov	r0, r1, d8
 800bbec:	f7f4 ff8e 	bl	8000b0c <__aeabi_dcmplt>
 800bbf0:	2800      	cmp	r0, #0
 800bbf2:	d04e      	beq.n	800bc92 <_dtoa_r+0x24a>
 800bbf4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	930c      	str	r3, [sp, #48]	; 0x30
 800bbfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bbfe:	1b5b      	subs	r3, r3, r5
 800bc00:	1e5a      	subs	r2, r3, #1
 800bc02:	bf45      	ittet	mi
 800bc04:	f1c3 0301 	rsbmi	r3, r3, #1
 800bc08:	9305      	strmi	r3, [sp, #20]
 800bc0a:	2300      	movpl	r3, #0
 800bc0c:	2300      	movmi	r3, #0
 800bc0e:	9206      	str	r2, [sp, #24]
 800bc10:	bf54      	ite	pl
 800bc12:	9305      	strpl	r3, [sp, #20]
 800bc14:	9306      	strmi	r3, [sp, #24]
 800bc16:	f1bb 0f00 	cmp.w	fp, #0
 800bc1a:	db3c      	blt.n	800bc96 <_dtoa_r+0x24e>
 800bc1c:	9b06      	ldr	r3, [sp, #24]
 800bc1e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bc22:	445b      	add	r3, fp
 800bc24:	9306      	str	r3, [sp, #24]
 800bc26:	2300      	movs	r3, #0
 800bc28:	9308      	str	r3, [sp, #32]
 800bc2a:	9b07      	ldr	r3, [sp, #28]
 800bc2c:	2b09      	cmp	r3, #9
 800bc2e:	d868      	bhi.n	800bd02 <_dtoa_r+0x2ba>
 800bc30:	2b05      	cmp	r3, #5
 800bc32:	bfc4      	itt	gt
 800bc34:	3b04      	subgt	r3, #4
 800bc36:	9307      	strgt	r3, [sp, #28]
 800bc38:	9b07      	ldr	r3, [sp, #28]
 800bc3a:	f1a3 0302 	sub.w	r3, r3, #2
 800bc3e:	bfcc      	ite	gt
 800bc40:	2500      	movgt	r5, #0
 800bc42:	2501      	movle	r5, #1
 800bc44:	2b03      	cmp	r3, #3
 800bc46:	f200 8085 	bhi.w	800bd54 <_dtoa_r+0x30c>
 800bc4a:	e8df f003 	tbb	[pc, r3]
 800bc4e:	3b2e      	.short	0x3b2e
 800bc50:	5839      	.short	0x5839
 800bc52:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bc56:	441d      	add	r5, r3
 800bc58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bc5c:	2b20      	cmp	r3, #32
 800bc5e:	bfc1      	itttt	gt
 800bc60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bc64:	fa08 f803 	lslgt.w	r8, r8, r3
 800bc68:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bc6c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bc70:	bfd6      	itet	le
 800bc72:	f1c3 0320 	rsble	r3, r3, #32
 800bc76:	ea48 0003 	orrgt.w	r0, r8, r3
 800bc7a:	fa06 f003 	lslle.w	r0, r6, r3
 800bc7e:	f7f4 fc59 	bl	8000534 <__aeabi_ui2d>
 800bc82:	2201      	movs	r2, #1
 800bc84:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bc88:	3d01      	subs	r5, #1
 800bc8a:	920e      	str	r2, [sp, #56]	; 0x38
 800bc8c:	e76f      	b.n	800bb6e <_dtoa_r+0x126>
 800bc8e:	2301      	movs	r3, #1
 800bc90:	e7b3      	b.n	800bbfa <_dtoa_r+0x1b2>
 800bc92:	900c      	str	r0, [sp, #48]	; 0x30
 800bc94:	e7b2      	b.n	800bbfc <_dtoa_r+0x1b4>
 800bc96:	9b05      	ldr	r3, [sp, #20]
 800bc98:	eba3 030b 	sub.w	r3, r3, fp
 800bc9c:	9305      	str	r3, [sp, #20]
 800bc9e:	f1cb 0300 	rsb	r3, fp, #0
 800bca2:	9308      	str	r3, [sp, #32]
 800bca4:	2300      	movs	r3, #0
 800bca6:	930b      	str	r3, [sp, #44]	; 0x2c
 800bca8:	e7bf      	b.n	800bc2a <_dtoa_r+0x1e2>
 800bcaa:	2300      	movs	r3, #0
 800bcac:	9309      	str	r3, [sp, #36]	; 0x24
 800bcae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	dc52      	bgt.n	800bd5a <_dtoa_r+0x312>
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	9301      	str	r3, [sp, #4]
 800bcb8:	9304      	str	r3, [sp, #16]
 800bcba:	461a      	mov	r2, r3
 800bcbc:	920a      	str	r2, [sp, #40]	; 0x28
 800bcbe:	e00b      	b.n	800bcd8 <_dtoa_r+0x290>
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	e7f3      	b.n	800bcac <_dtoa_r+0x264>
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	9309      	str	r3, [sp, #36]	; 0x24
 800bcc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcca:	445b      	add	r3, fp
 800bccc:	9301      	str	r3, [sp, #4]
 800bcce:	3301      	adds	r3, #1
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	9304      	str	r3, [sp, #16]
 800bcd4:	bfb8      	it	lt
 800bcd6:	2301      	movlt	r3, #1
 800bcd8:	69e0      	ldr	r0, [r4, #28]
 800bcda:	2100      	movs	r1, #0
 800bcdc:	2204      	movs	r2, #4
 800bcde:	f102 0614 	add.w	r6, r2, #20
 800bce2:	429e      	cmp	r6, r3
 800bce4:	d93d      	bls.n	800bd62 <_dtoa_r+0x31a>
 800bce6:	6041      	str	r1, [r0, #4]
 800bce8:	4620      	mov	r0, r4
 800bcea:	f001 fb0f 	bl	800d30c <_Balloc>
 800bcee:	9000      	str	r0, [sp, #0]
 800bcf0:	2800      	cmp	r0, #0
 800bcf2:	d139      	bne.n	800bd68 <_dtoa_r+0x320>
 800bcf4:	4b16      	ldr	r3, [pc, #88]	; (800bd50 <_dtoa_r+0x308>)
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	f240 11af 	movw	r1, #431	; 0x1af
 800bcfc:	e6bd      	b.n	800ba7a <_dtoa_r+0x32>
 800bcfe:	2301      	movs	r3, #1
 800bd00:	e7e1      	b.n	800bcc6 <_dtoa_r+0x27e>
 800bd02:	2501      	movs	r5, #1
 800bd04:	2300      	movs	r3, #0
 800bd06:	9307      	str	r3, [sp, #28]
 800bd08:	9509      	str	r5, [sp, #36]	; 0x24
 800bd0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	9304      	str	r3, [sp, #16]
 800bd12:	2200      	movs	r2, #0
 800bd14:	2312      	movs	r3, #18
 800bd16:	e7d1      	b.n	800bcbc <_dtoa_r+0x274>
 800bd18:	636f4361 	.word	0x636f4361
 800bd1c:	3fd287a7 	.word	0x3fd287a7
 800bd20:	8b60c8b3 	.word	0x8b60c8b3
 800bd24:	3fc68a28 	.word	0x3fc68a28
 800bd28:	509f79fb 	.word	0x509f79fb
 800bd2c:	3fd34413 	.word	0x3fd34413
 800bd30:	0800e796 	.word	0x0800e796
 800bd34:	0800e7ad 	.word	0x0800e7ad
 800bd38:	7ff00000 	.word	0x7ff00000
 800bd3c:	0800e792 	.word	0x0800e792
 800bd40:	0800e789 	.word	0x0800e789
 800bd44:	0800e601 	.word	0x0800e601
 800bd48:	3ff80000 	.word	0x3ff80000
 800bd4c:	0800e908 	.word	0x0800e908
 800bd50:	0800e805 	.word	0x0800e805
 800bd54:	2301      	movs	r3, #1
 800bd56:	9309      	str	r3, [sp, #36]	; 0x24
 800bd58:	e7d7      	b.n	800bd0a <_dtoa_r+0x2c2>
 800bd5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd5c:	9301      	str	r3, [sp, #4]
 800bd5e:	9304      	str	r3, [sp, #16]
 800bd60:	e7ba      	b.n	800bcd8 <_dtoa_r+0x290>
 800bd62:	3101      	adds	r1, #1
 800bd64:	0052      	lsls	r2, r2, #1
 800bd66:	e7ba      	b.n	800bcde <_dtoa_r+0x296>
 800bd68:	69e3      	ldr	r3, [r4, #28]
 800bd6a:	9a00      	ldr	r2, [sp, #0]
 800bd6c:	601a      	str	r2, [r3, #0]
 800bd6e:	9b04      	ldr	r3, [sp, #16]
 800bd70:	2b0e      	cmp	r3, #14
 800bd72:	f200 80a8 	bhi.w	800bec6 <_dtoa_r+0x47e>
 800bd76:	2d00      	cmp	r5, #0
 800bd78:	f000 80a5 	beq.w	800bec6 <_dtoa_r+0x47e>
 800bd7c:	f1bb 0f00 	cmp.w	fp, #0
 800bd80:	dd38      	ble.n	800bdf4 <_dtoa_r+0x3ac>
 800bd82:	4bc0      	ldr	r3, [pc, #768]	; (800c084 <_dtoa_r+0x63c>)
 800bd84:	f00b 020f 	and.w	r2, fp, #15
 800bd88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd8c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bd90:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bd94:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bd98:	d019      	beq.n	800bdce <_dtoa_r+0x386>
 800bd9a:	4bbb      	ldr	r3, [pc, #748]	; (800c088 <_dtoa_r+0x640>)
 800bd9c:	ec51 0b18 	vmov	r0, r1, d8
 800bda0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bda4:	f7f4 fd6a 	bl	800087c <__aeabi_ddiv>
 800bda8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdac:	f008 080f 	and.w	r8, r8, #15
 800bdb0:	2503      	movs	r5, #3
 800bdb2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c088 <_dtoa_r+0x640>
 800bdb6:	f1b8 0f00 	cmp.w	r8, #0
 800bdba:	d10a      	bne.n	800bdd2 <_dtoa_r+0x38a>
 800bdbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdc0:	4632      	mov	r2, r6
 800bdc2:	463b      	mov	r3, r7
 800bdc4:	f7f4 fd5a 	bl	800087c <__aeabi_ddiv>
 800bdc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdcc:	e02b      	b.n	800be26 <_dtoa_r+0x3de>
 800bdce:	2502      	movs	r5, #2
 800bdd0:	e7ef      	b.n	800bdb2 <_dtoa_r+0x36a>
 800bdd2:	f018 0f01 	tst.w	r8, #1
 800bdd6:	d008      	beq.n	800bdea <_dtoa_r+0x3a2>
 800bdd8:	4630      	mov	r0, r6
 800bdda:	4639      	mov	r1, r7
 800bddc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bde0:	f7f4 fc22 	bl	8000628 <__aeabi_dmul>
 800bde4:	3501      	adds	r5, #1
 800bde6:	4606      	mov	r6, r0
 800bde8:	460f      	mov	r7, r1
 800bdea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bdee:	f109 0908 	add.w	r9, r9, #8
 800bdf2:	e7e0      	b.n	800bdb6 <_dtoa_r+0x36e>
 800bdf4:	f000 809f 	beq.w	800bf36 <_dtoa_r+0x4ee>
 800bdf8:	f1cb 0600 	rsb	r6, fp, #0
 800bdfc:	4ba1      	ldr	r3, [pc, #644]	; (800c084 <_dtoa_r+0x63c>)
 800bdfe:	4fa2      	ldr	r7, [pc, #648]	; (800c088 <_dtoa_r+0x640>)
 800be00:	f006 020f 	and.w	r2, r6, #15
 800be04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0c:	ec51 0b18 	vmov	r0, r1, d8
 800be10:	f7f4 fc0a 	bl	8000628 <__aeabi_dmul>
 800be14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be18:	1136      	asrs	r6, r6, #4
 800be1a:	2300      	movs	r3, #0
 800be1c:	2502      	movs	r5, #2
 800be1e:	2e00      	cmp	r6, #0
 800be20:	d17e      	bne.n	800bf20 <_dtoa_r+0x4d8>
 800be22:	2b00      	cmp	r3, #0
 800be24:	d1d0      	bne.n	800bdc8 <_dtoa_r+0x380>
 800be26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be28:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	f000 8084 	beq.w	800bf3a <_dtoa_r+0x4f2>
 800be32:	4b96      	ldr	r3, [pc, #600]	; (800c08c <_dtoa_r+0x644>)
 800be34:	2200      	movs	r2, #0
 800be36:	4640      	mov	r0, r8
 800be38:	4649      	mov	r1, r9
 800be3a:	f7f4 fe67 	bl	8000b0c <__aeabi_dcmplt>
 800be3e:	2800      	cmp	r0, #0
 800be40:	d07b      	beq.n	800bf3a <_dtoa_r+0x4f2>
 800be42:	9b04      	ldr	r3, [sp, #16]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d078      	beq.n	800bf3a <_dtoa_r+0x4f2>
 800be48:	9b01      	ldr	r3, [sp, #4]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	dd39      	ble.n	800bec2 <_dtoa_r+0x47a>
 800be4e:	4b90      	ldr	r3, [pc, #576]	; (800c090 <_dtoa_r+0x648>)
 800be50:	2200      	movs	r2, #0
 800be52:	4640      	mov	r0, r8
 800be54:	4649      	mov	r1, r9
 800be56:	f7f4 fbe7 	bl	8000628 <__aeabi_dmul>
 800be5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be5e:	9e01      	ldr	r6, [sp, #4]
 800be60:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800be64:	3501      	adds	r5, #1
 800be66:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800be6a:	4628      	mov	r0, r5
 800be6c:	f7f4 fb72 	bl	8000554 <__aeabi_i2d>
 800be70:	4642      	mov	r2, r8
 800be72:	464b      	mov	r3, r9
 800be74:	f7f4 fbd8 	bl	8000628 <__aeabi_dmul>
 800be78:	4b86      	ldr	r3, [pc, #536]	; (800c094 <_dtoa_r+0x64c>)
 800be7a:	2200      	movs	r2, #0
 800be7c:	f7f4 fa1e 	bl	80002bc <__adddf3>
 800be80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800be84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be88:	9303      	str	r3, [sp, #12]
 800be8a:	2e00      	cmp	r6, #0
 800be8c:	d158      	bne.n	800bf40 <_dtoa_r+0x4f8>
 800be8e:	4b82      	ldr	r3, [pc, #520]	; (800c098 <_dtoa_r+0x650>)
 800be90:	2200      	movs	r2, #0
 800be92:	4640      	mov	r0, r8
 800be94:	4649      	mov	r1, r9
 800be96:	f7f4 fa0f 	bl	80002b8 <__aeabi_dsub>
 800be9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be9e:	4680      	mov	r8, r0
 800bea0:	4689      	mov	r9, r1
 800bea2:	f7f4 fe51 	bl	8000b48 <__aeabi_dcmpgt>
 800bea6:	2800      	cmp	r0, #0
 800bea8:	f040 8296 	bne.w	800c3d8 <_dtoa_r+0x990>
 800beac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800beb0:	4640      	mov	r0, r8
 800beb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800beb6:	4649      	mov	r1, r9
 800beb8:	f7f4 fe28 	bl	8000b0c <__aeabi_dcmplt>
 800bebc:	2800      	cmp	r0, #0
 800bebe:	f040 8289 	bne.w	800c3d4 <_dtoa_r+0x98c>
 800bec2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bec6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bec8:	2b00      	cmp	r3, #0
 800beca:	f2c0 814e 	blt.w	800c16a <_dtoa_r+0x722>
 800bece:	f1bb 0f0e 	cmp.w	fp, #14
 800bed2:	f300 814a 	bgt.w	800c16a <_dtoa_r+0x722>
 800bed6:	4b6b      	ldr	r3, [pc, #428]	; (800c084 <_dtoa_r+0x63c>)
 800bed8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bedc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	f280 80dc 	bge.w	800c0a0 <_dtoa_r+0x658>
 800bee8:	9b04      	ldr	r3, [sp, #16]
 800beea:	2b00      	cmp	r3, #0
 800beec:	f300 80d8 	bgt.w	800c0a0 <_dtoa_r+0x658>
 800bef0:	f040 826f 	bne.w	800c3d2 <_dtoa_r+0x98a>
 800bef4:	4b68      	ldr	r3, [pc, #416]	; (800c098 <_dtoa_r+0x650>)
 800bef6:	2200      	movs	r2, #0
 800bef8:	4640      	mov	r0, r8
 800befa:	4649      	mov	r1, r9
 800befc:	f7f4 fb94 	bl	8000628 <__aeabi_dmul>
 800bf00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf04:	f7f4 fe16 	bl	8000b34 <__aeabi_dcmpge>
 800bf08:	9e04      	ldr	r6, [sp, #16]
 800bf0a:	4637      	mov	r7, r6
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	f040 8245 	bne.w	800c39c <_dtoa_r+0x954>
 800bf12:	9d00      	ldr	r5, [sp, #0]
 800bf14:	2331      	movs	r3, #49	; 0x31
 800bf16:	f805 3b01 	strb.w	r3, [r5], #1
 800bf1a:	f10b 0b01 	add.w	fp, fp, #1
 800bf1e:	e241      	b.n	800c3a4 <_dtoa_r+0x95c>
 800bf20:	07f2      	lsls	r2, r6, #31
 800bf22:	d505      	bpl.n	800bf30 <_dtoa_r+0x4e8>
 800bf24:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf28:	f7f4 fb7e 	bl	8000628 <__aeabi_dmul>
 800bf2c:	3501      	adds	r5, #1
 800bf2e:	2301      	movs	r3, #1
 800bf30:	1076      	asrs	r6, r6, #1
 800bf32:	3708      	adds	r7, #8
 800bf34:	e773      	b.n	800be1e <_dtoa_r+0x3d6>
 800bf36:	2502      	movs	r5, #2
 800bf38:	e775      	b.n	800be26 <_dtoa_r+0x3de>
 800bf3a:	9e04      	ldr	r6, [sp, #16]
 800bf3c:	465f      	mov	r7, fp
 800bf3e:	e792      	b.n	800be66 <_dtoa_r+0x41e>
 800bf40:	9900      	ldr	r1, [sp, #0]
 800bf42:	4b50      	ldr	r3, [pc, #320]	; (800c084 <_dtoa_r+0x63c>)
 800bf44:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf48:	4431      	add	r1, r6
 800bf4a:	9102      	str	r1, [sp, #8]
 800bf4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf4e:	eeb0 9a47 	vmov.f32	s18, s14
 800bf52:	eef0 9a67 	vmov.f32	s19, s15
 800bf56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bf5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf5e:	2900      	cmp	r1, #0
 800bf60:	d044      	beq.n	800bfec <_dtoa_r+0x5a4>
 800bf62:	494e      	ldr	r1, [pc, #312]	; (800c09c <_dtoa_r+0x654>)
 800bf64:	2000      	movs	r0, #0
 800bf66:	f7f4 fc89 	bl	800087c <__aeabi_ddiv>
 800bf6a:	ec53 2b19 	vmov	r2, r3, d9
 800bf6e:	f7f4 f9a3 	bl	80002b8 <__aeabi_dsub>
 800bf72:	9d00      	ldr	r5, [sp, #0]
 800bf74:	ec41 0b19 	vmov	d9, r0, r1
 800bf78:	4649      	mov	r1, r9
 800bf7a:	4640      	mov	r0, r8
 800bf7c:	f7f4 fe04 	bl	8000b88 <__aeabi_d2iz>
 800bf80:	4606      	mov	r6, r0
 800bf82:	f7f4 fae7 	bl	8000554 <__aeabi_i2d>
 800bf86:	4602      	mov	r2, r0
 800bf88:	460b      	mov	r3, r1
 800bf8a:	4640      	mov	r0, r8
 800bf8c:	4649      	mov	r1, r9
 800bf8e:	f7f4 f993 	bl	80002b8 <__aeabi_dsub>
 800bf92:	3630      	adds	r6, #48	; 0x30
 800bf94:	f805 6b01 	strb.w	r6, [r5], #1
 800bf98:	ec53 2b19 	vmov	r2, r3, d9
 800bf9c:	4680      	mov	r8, r0
 800bf9e:	4689      	mov	r9, r1
 800bfa0:	f7f4 fdb4 	bl	8000b0c <__aeabi_dcmplt>
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	d164      	bne.n	800c072 <_dtoa_r+0x62a>
 800bfa8:	4642      	mov	r2, r8
 800bfaa:	464b      	mov	r3, r9
 800bfac:	4937      	ldr	r1, [pc, #220]	; (800c08c <_dtoa_r+0x644>)
 800bfae:	2000      	movs	r0, #0
 800bfb0:	f7f4 f982 	bl	80002b8 <__aeabi_dsub>
 800bfb4:	ec53 2b19 	vmov	r2, r3, d9
 800bfb8:	f7f4 fda8 	bl	8000b0c <__aeabi_dcmplt>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	f040 80b6 	bne.w	800c12e <_dtoa_r+0x6e6>
 800bfc2:	9b02      	ldr	r3, [sp, #8]
 800bfc4:	429d      	cmp	r5, r3
 800bfc6:	f43f af7c 	beq.w	800bec2 <_dtoa_r+0x47a>
 800bfca:	4b31      	ldr	r3, [pc, #196]	; (800c090 <_dtoa_r+0x648>)
 800bfcc:	ec51 0b19 	vmov	r0, r1, d9
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	f7f4 fb29 	bl	8000628 <__aeabi_dmul>
 800bfd6:	4b2e      	ldr	r3, [pc, #184]	; (800c090 <_dtoa_r+0x648>)
 800bfd8:	ec41 0b19 	vmov	d9, r0, r1
 800bfdc:	2200      	movs	r2, #0
 800bfde:	4640      	mov	r0, r8
 800bfe0:	4649      	mov	r1, r9
 800bfe2:	f7f4 fb21 	bl	8000628 <__aeabi_dmul>
 800bfe6:	4680      	mov	r8, r0
 800bfe8:	4689      	mov	r9, r1
 800bfea:	e7c5      	b.n	800bf78 <_dtoa_r+0x530>
 800bfec:	ec51 0b17 	vmov	r0, r1, d7
 800bff0:	f7f4 fb1a 	bl	8000628 <__aeabi_dmul>
 800bff4:	9b02      	ldr	r3, [sp, #8]
 800bff6:	9d00      	ldr	r5, [sp, #0]
 800bff8:	930f      	str	r3, [sp, #60]	; 0x3c
 800bffa:	ec41 0b19 	vmov	d9, r0, r1
 800bffe:	4649      	mov	r1, r9
 800c000:	4640      	mov	r0, r8
 800c002:	f7f4 fdc1 	bl	8000b88 <__aeabi_d2iz>
 800c006:	4606      	mov	r6, r0
 800c008:	f7f4 faa4 	bl	8000554 <__aeabi_i2d>
 800c00c:	3630      	adds	r6, #48	; 0x30
 800c00e:	4602      	mov	r2, r0
 800c010:	460b      	mov	r3, r1
 800c012:	4640      	mov	r0, r8
 800c014:	4649      	mov	r1, r9
 800c016:	f7f4 f94f 	bl	80002b8 <__aeabi_dsub>
 800c01a:	f805 6b01 	strb.w	r6, [r5], #1
 800c01e:	9b02      	ldr	r3, [sp, #8]
 800c020:	429d      	cmp	r5, r3
 800c022:	4680      	mov	r8, r0
 800c024:	4689      	mov	r9, r1
 800c026:	f04f 0200 	mov.w	r2, #0
 800c02a:	d124      	bne.n	800c076 <_dtoa_r+0x62e>
 800c02c:	4b1b      	ldr	r3, [pc, #108]	; (800c09c <_dtoa_r+0x654>)
 800c02e:	ec51 0b19 	vmov	r0, r1, d9
 800c032:	f7f4 f943 	bl	80002bc <__adddf3>
 800c036:	4602      	mov	r2, r0
 800c038:	460b      	mov	r3, r1
 800c03a:	4640      	mov	r0, r8
 800c03c:	4649      	mov	r1, r9
 800c03e:	f7f4 fd83 	bl	8000b48 <__aeabi_dcmpgt>
 800c042:	2800      	cmp	r0, #0
 800c044:	d173      	bne.n	800c12e <_dtoa_r+0x6e6>
 800c046:	ec53 2b19 	vmov	r2, r3, d9
 800c04a:	4914      	ldr	r1, [pc, #80]	; (800c09c <_dtoa_r+0x654>)
 800c04c:	2000      	movs	r0, #0
 800c04e:	f7f4 f933 	bl	80002b8 <__aeabi_dsub>
 800c052:	4602      	mov	r2, r0
 800c054:	460b      	mov	r3, r1
 800c056:	4640      	mov	r0, r8
 800c058:	4649      	mov	r1, r9
 800c05a:	f7f4 fd57 	bl	8000b0c <__aeabi_dcmplt>
 800c05e:	2800      	cmp	r0, #0
 800c060:	f43f af2f 	beq.w	800bec2 <_dtoa_r+0x47a>
 800c064:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c066:	1e6b      	subs	r3, r5, #1
 800c068:	930f      	str	r3, [sp, #60]	; 0x3c
 800c06a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c06e:	2b30      	cmp	r3, #48	; 0x30
 800c070:	d0f8      	beq.n	800c064 <_dtoa_r+0x61c>
 800c072:	46bb      	mov	fp, r7
 800c074:	e04a      	b.n	800c10c <_dtoa_r+0x6c4>
 800c076:	4b06      	ldr	r3, [pc, #24]	; (800c090 <_dtoa_r+0x648>)
 800c078:	f7f4 fad6 	bl	8000628 <__aeabi_dmul>
 800c07c:	4680      	mov	r8, r0
 800c07e:	4689      	mov	r9, r1
 800c080:	e7bd      	b.n	800bffe <_dtoa_r+0x5b6>
 800c082:	bf00      	nop
 800c084:	0800e908 	.word	0x0800e908
 800c088:	0800e8e0 	.word	0x0800e8e0
 800c08c:	3ff00000 	.word	0x3ff00000
 800c090:	40240000 	.word	0x40240000
 800c094:	401c0000 	.word	0x401c0000
 800c098:	40140000 	.word	0x40140000
 800c09c:	3fe00000 	.word	0x3fe00000
 800c0a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c0a4:	9d00      	ldr	r5, [sp, #0]
 800c0a6:	4642      	mov	r2, r8
 800c0a8:	464b      	mov	r3, r9
 800c0aa:	4630      	mov	r0, r6
 800c0ac:	4639      	mov	r1, r7
 800c0ae:	f7f4 fbe5 	bl	800087c <__aeabi_ddiv>
 800c0b2:	f7f4 fd69 	bl	8000b88 <__aeabi_d2iz>
 800c0b6:	9001      	str	r0, [sp, #4]
 800c0b8:	f7f4 fa4c 	bl	8000554 <__aeabi_i2d>
 800c0bc:	4642      	mov	r2, r8
 800c0be:	464b      	mov	r3, r9
 800c0c0:	f7f4 fab2 	bl	8000628 <__aeabi_dmul>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	4639      	mov	r1, r7
 800c0cc:	f7f4 f8f4 	bl	80002b8 <__aeabi_dsub>
 800c0d0:	9e01      	ldr	r6, [sp, #4]
 800c0d2:	9f04      	ldr	r7, [sp, #16]
 800c0d4:	3630      	adds	r6, #48	; 0x30
 800c0d6:	f805 6b01 	strb.w	r6, [r5], #1
 800c0da:	9e00      	ldr	r6, [sp, #0]
 800c0dc:	1bae      	subs	r6, r5, r6
 800c0de:	42b7      	cmp	r7, r6
 800c0e0:	4602      	mov	r2, r0
 800c0e2:	460b      	mov	r3, r1
 800c0e4:	d134      	bne.n	800c150 <_dtoa_r+0x708>
 800c0e6:	f7f4 f8e9 	bl	80002bc <__adddf3>
 800c0ea:	4642      	mov	r2, r8
 800c0ec:	464b      	mov	r3, r9
 800c0ee:	4606      	mov	r6, r0
 800c0f0:	460f      	mov	r7, r1
 800c0f2:	f7f4 fd29 	bl	8000b48 <__aeabi_dcmpgt>
 800c0f6:	b9c8      	cbnz	r0, 800c12c <_dtoa_r+0x6e4>
 800c0f8:	4642      	mov	r2, r8
 800c0fa:	464b      	mov	r3, r9
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	4639      	mov	r1, r7
 800c100:	f7f4 fcfa 	bl	8000af8 <__aeabi_dcmpeq>
 800c104:	b110      	cbz	r0, 800c10c <_dtoa_r+0x6c4>
 800c106:	9b01      	ldr	r3, [sp, #4]
 800c108:	07db      	lsls	r3, r3, #31
 800c10a:	d40f      	bmi.n	800c12c <_dtoa_r+0x6e4>
 800c10c:	4651      	mov	r1, sl
 800c10e:	4620      	mov	r0, r4
 800c110:	f001 f93c 	bl	800d38c <_Bfree>
 800c114:	2300      	movs	r3, #0
 800c116:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c118:	702b      	strb	r3, [r5, #0]
 800c11a:	f10b 0301 	add.w	r3, fp, #1
 800c11e:	6013      	str	r3, [r2, #0]
 800c120:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c122:	2b00      	cmp	r3, #0
 800c124:	f43f ace2 	beq.w	800baec <_dtoa_r+0xa4>
 800c128:	601d      	str	r5, [r3, #0]
 800c12a:	e4df      	b.n	800baec <_dtoa_r+0xa4>
 800c12c:	465f      	mov	r7, fp
 800c12e:	462b      	mov	r3, r5
 800c130:	461d      	mov	r5, r3
 800c132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c136:	2a39      	cmp	r2, #57	; 0x39
 800c138:	d106      	bne.n	800c148 <_dtoa_r+0x700>
 800c13a:	9a00      	ldr	r2, [sp, #0]
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d1f7      	bne.n	800c130 <_dtoa_r+0x6e8>
 800c140:	9900      	ldr	r1, [sp, #0]
 800c142:	2230      	movs	r2, #48	; 0x30
 800c144:	3701      	adds	r7, #1
 800c146:	700a      	strb	r2, [r1, #0]
 800c148:	781a      	ldrb	r2, [r3, #0]
 800c14a:	3201      	adds	r2, #1
 800c14c:	701a      	strb	r2, [r3, #0]
 800c14e:	e790      	b.n	800c072 <_dtoa_r+0x62a>
 800c150:	4ba3      	ldr	r3, [pc, #652]	; (800c3e0 <_dtoa_r+0x998>)
 800c152:	2200      	movs	r2, #0
 800c154:	f7f4 fa68 	bl	8000628 <__aeabi_dmul>
 800c158:	2200      	movs	r2, #0
 800c15a:	2300      	movs	r3, #0
 800c15c:	4606      	mov	r6, r0
 800c15e:	460f      	mov	r7, r1
 800c160:	f7f4 fcca 	bl	8000af8 <__aeabi_dcmpeq>
 800c164:	2800      	cmp	r0, #0
 800c166:	d09e      	beq.n	800c0a6 <_dtoa_r+0x65e>
 800c168:	e7d0      	b.n	800c10c <_dtoa_r+0x6c4>
 800c16a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c16c:	2a00      	cmp	r2, #0
 800c16e:	f000 80ca 	beq.w	800c306 <_dtoa_r+0x8be>
 800c172:	9a07      	ldr	r2, [sp, #28]
 800c174:	2a01      	cmp	r2, #1
 800c176:	f300 80ad 	bgt.w	800c2d4 <_dtoa_r+0x88c>
 800c17a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c17c:	2a00      	cmp	r2, #0
 800c17e:	f000 80a5 	beq.w	800c2cc <_dtoa_r+0x884>
 800c182:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c186:	9e08      	ldr	r6, [sp, #32]
 800c188:	9d05      	ldr	r5, [sp, #20]
 800c18a:	9a05      	ldr	r2, [sp, #20]
 800c18c:	441a      	add	r2, r3
 800c18e:	9205      	str	r2, [sp, #20]
 800c190:	9a06      	ldr	r2, [sp, #24]
 800c192:	2101      	movs	r1, #1
 800c194:	441a      	add	r2, r3
 800c196:	4620      	mov	r0, r4
 800c198:	9206      	str	r2, [sp, #24]
 800c19a:	f001 f9f7 	bl	800d58c <__i2b>
 800c19e:	4607      	mov	r7, r0
 800c1a0:	b165      	cbz	r5, 800c1bc <_dtoa_r+0x774>
 800c1a2:	9b06      	ldr	r3, [sp, #24]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	dd09      	ble.n	800c1bc <_dtoa_r+0x774>
 800c1a8:	42ab      	cmp	r3, r5
 800c1aa:	9a05      	ldr	r2, [sp, #20]
 800c1ac:	bfa8      	it	ge
 800c1ae:	462b      	movge	r3, r5
 800c1b0:	1ad2      	subs	r2, r2, r3
 800c1b2:	9205      	str	r2, [sp, #20]
 800c1b4:	9a06      	ldr	r2, [sp, #24]
 800c1b6:	1aed      	subs	r5, r5, r3
 800c1b8:	1ad3      	subs	r3, r2, r3
 800c1ba:	9306      	str	r3, [sp, #24]
 800c1bc:	9b08      	ldr	r3, [sp, #32]
 800c1be:	b1f3      	cbz	r3, 800c1fe <_dtoa_r+0x7b6>
 800c1c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	f000 80a3 	beq.w	800c30e <_dtoa_r+0x8c6>
 800c1c8:	2e00      	cmp	r6, #0
 800c1ca:	dd10      	ble.n	800c1ee <_dtoa_r+0x7a6>
 800c1cc:	4639      	mov	r1, r7
 800c1ce:	4632      	mov	r2, r6
 800c1d0:	4620      	mov	r0, r4
 800c1d2:	f001 fa9b 	bl	800d70c <__pow5mult>
 800c1d6:	4652      	mov	r2, sl
 800c1d8:	4601      	mov	r1, r0
 800c1da:	4607      	mov	r7, r0
 800c1dc:	4620      	mov	r0, r4
 800c1de:	f001 f9eb 	bl	800d5b8 <__multiply>
 800c1e2:	4651      	mov	r1, sl
 800c1e4:	4680      	mov	r8, r0
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	f001 f8d0 	bl	800d38c <_Bfree>
 800c1ec:	46c2      	mov	sl, r8
 800c1ee:	9b08      	ldr	r3, [sp, #32]
 800c1f0:	1b9a      	subs	r2, r3, r6
 800c1f2:	d004      	beq.n	800c1fe <_dtoa_r+0x7b6>
 800c1f4:	4651      	mov	r1, sl
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	f001 fa88 	bl	800d70c <__pow5mult>
 800c1fc:	4682      	mov	sl, r0
 800c1fe:	2101      	movs	r1, #1
 800c200:	4620      	mov	r0, r4
 800c202:	f001 f9c3 	bl	800d58c <__i2b>
 800c206:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c208:	2b00      	cmp	r3, #0
 800c20a:	4606      	mov	r6, r0
 800c20c:	f340 8081 	ble.w	800c312 <_dtoa_r+0x8ca>
 800c210:	461a      	mov	r2, r3
 800c212:	4601      	mov	r1, r0
 800c214:	4620      	mov	r0, r4
 800c216:	f001 fa79 	bl	800d70c <__pow5mult>
 800c21a:	9b07      	ldr	r3, [sp, #28]
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	4606      	mov	r6, r0
 800c220:	dd7a      	ble.n	800c318 <_dtoa_r+0x8d0>
 800c222:	f04f 0800 	mov.w	r8, #0
 800c226:	6933      	ldr	r3, [r6, #16]
 800c228:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c22c:	6918      	ldr	r0, [r3, #16]
 800c22e:	f001 f95f 	bl	800d4f0 <__hi0bits>
 800c232:	f1c0 0020 	rsb	r0, r0, #32
 800c236:	9b06      	ldr	r3, [sp, #24]
 800c238:	4418      	add	r0, r3
 800c23a:	f010 001f 	ands.w	r0, r0, #31
 800c23e:	f000 8094 	beq.w	800c36a <_dtoa_r+0x922>
 800c242:	f1c0 0320 	rsb	r3, r0, #32
 800c246:	2b04      	cmp	r3, #4
 800c248:	f340 8085 	ble.w	800c356 <_dtoa_r+0x90e>
 800c24c:	9b05      	ldr	r3, [sp, #20]
 800c24e:	f1c0 001c 	rsb	r0, r0, #28
 800c252:	4403      	add	r3, r0
 800c254:	9305      	str	r3, [sp, #20]
 800c256:	9b06      	ldr	r3, [sp, #24]
 800c258:	4403      	add	r3, r0
 800c25a:	4405      	add	r5, r0
 800c25c:	9306      	str	r3, [sp, #24]
 800c25e:	9b05      	ldr	r3, [sp, #20]
 800c260:	2b00      	cmp	r3, #0
 800c262:	dd05      	ble.n	800c270 <_dtoa_r+0x828>
 800c264:	4651      	mov	r1, sl
 800c266:	461a      	mov	r2, r3
 800c268:	4620      	mov	r0, r4
 800c26a:	f001 faa9 	bl	800d7c0 <__lshift>
 800c26e:	4682      	mov	sl, r0
 800c270:	9b06      	ldr	r3, [sp, #24]
 800c272:	2b00      	cmp	r3, #0
 800c274:	dd05      	ble.n	800c282 <_dtoa_r+0x83a>
 800c276:	4631      	mov	r1, r6
 800c278:	461a      	mov	r2, r3
 800c27a:	4620      	mov	r0, r4
 800c27c:	f001 faa0 	bl	800d7c0 <__lshift>
 800c280:	4606      	mov	r6, r0
 800c282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c284:	2b00      	cmp	r3, #0
 800c286:	d072      	beq.n	800c36e <_dtoa_r+0x926>
 800c288:	4631      	mov	r1, r6
 800c28a:	4650      	mov	r0, sl
 800c28c:	f001 fb04 	bl	800d898 <__mcmp>
 800c290:	2800      	cmp	r0, #0
 800c292:	da6c      	bge.n	800c36e <_dtoa_r+0x926>
 800c294:	2300      	movs	r3, #0
 800c296:	4651      	mov	r1, sl
 800c298:	220a      	movs	r2, #10
 800c29a:	4620      	mov	r0, r4
 800c29c:	f001 f898 	bl	800d3d0 <__multadd>
 800c2a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2a2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c2a6:	4682      	mov	sl, r0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	f000 81b0 	beq.w	800c60e <_dtoa_r+0xbc6>
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	4639      	mov	r1, r7
 800c2b2:	220a      	movs	r2, #10
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	f001 f88b 	bl	800d3d0 <__multadd>
 800c2ba:	9b01      	ldr	r3, [sp, #4]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	4607      	mov	r7, r0
 800c2c0:	f300 8096 	bgt.w	800c3f0 <_dtoa_r+0x9a8>
 800c2c4:	9b07      	ldr	r3, [sp, #28]
 800c2c6:	2b02      	cmp	r3, #2
 800c2c8:	dc59      	bgt.n	800c37e <_dtoa_r+0x936>
 800c2ca:	e091      	b.n	800c3f0 <_dtoa_r+0x9a8>
 800c2cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c2ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c2d2:	e758      	b.n	800c186 <_dtoa_r+0x73e>
 800c2d4:	9b04      	ldr	r3, [sp, #16]
 800c2d6:	1e5e      	subs	r6, r3, #1
 800c2d8:	9b08      	ldr	r3, [sp, #32]
 800c2da:	42b3      	cmp	r3, r6
 800c2dc:	bfbf      	itttt	lt
 800c2de:	9b08      	ldrlt	r3, [sp, #32]
 800c2e0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c2e2:	9608      	strlt	r6, [sp, #32]
 800c2e4:	1af3      	sublt	r3, r6, r3
 800c2e6:	bfb4      	ite	lt
 800c2e8:	18d2      	addlt	r2, r2, r3
 800c2ea:	1b9e      	subge	r6, r3, r6
 800c2ec:	9b04      	ldr	r3, [sp, #16]
 800c2ee:	bfbc      	itt	lt
 800c2f0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c2f2:	2600      	movlt	r6, #0
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	bfb7      	itett	lt
 800c2f8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c2fc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c300:	1a9d      	sublt	r5, r3, r2
 800c302:	2300      	movlt	r3, #0
 800c304:	e741      	b.n	800c18a <_dtoa_r+0x742>
 800c306:	9e08      	ldr	r6, [sp, #32]
 800c308:	9d05      	ldr	r5, [sp, #20]
 800c30a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c30c:	e748      	b.n	800c1a0 <_dtoa_r+0x758>
 800c30e:	9a08      	ldr	r2, [sp, #32]
 800c310:	e770      	b.n	800c1f4 <_dtoa_r+0x7ac>
 800c312:	9b07      	ldr	r3, [sp, #28]
 800c314:	2b01      	cmp	r3, #1
 800c316:	dc19      	bgt.n	800c34c <_dtoa_r+0x904>
 800c318:	9b02      	ldr	r3, [sp, #8]
 800c31a:	b9bb      	cbnz	r3, 800c34c <_dtoa_r+0x904>
 800c31c:	9b03      	ldr	r3, [sp, #12]
 800c31e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c322:	b99b      	cbnz	r3, 800c34c <_dtoa_r+0x904>
 800c324:	9b03      	ldr	r3, [sp, #12]
 800c326:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c32a:	0d1b      	lsrs	r3, r3, #20
 800c32c:	051b      	lsls	r3, r3, #20
 800c32e:	b183      	cbz	r3, 800c352 <_dtoa_r+0x90a>
 800c330:	9b05      	ldr	r3, [sp, #20]
 800c332:	3301      	adds	r3, #1
 800c334:	9305      	str	r3, [sp, #20]
 800c336:	9b06      	ldr	r3, [sp, #24]
 800c338:	3301      	adds	r3, #1
 800c33a:	9306      	str	r3, [sp, #24]
 800c33c:	f04f 0801 	mov.w	r8, #1
 800c340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c342:	2b00      	cmp	r3, #0
 800c344:	f47f af6f 	bne.w	800c226 <_dtoa_r+0x7de>
 800c348:	2001      	movs	r0, #1
 800c34a:	e774      	b.n	800c236 <_dtoa_r+0x7ee>
 800c34c:	f04f 0800 	mov.w	r8, #0
 800c350:	e7f6      	b.n	800c340 <_dtoa_r+0x8f8>
 800c352:	4698      	mov	r8, r3
 800c354:	e7f4      	b.n	800c340 <_dtoa_r+0x8f8>
 800c356:	d082      	beq.n	800c25e <_dtoa_r+0x816>
 800c358:	9a05      	ldr	r2, [sp, #20]
 800c35a:	331c      	adds	r3, #28
 800c35c:	441a      	add	r2, r3
 800c35e:	9205      	str	r2, [sp, #20]
 800c360:	9a06      	ldr	r2, [sp, #24]
 800c362:	441a      	add	r2, r3
 800c364:	441d      	add	r5, r3
 800c366:	9206      	str	r2, [sp, #24]
 800c368:	e779      	b.n	800c25e <_dtoa_r+0x816>
 800c36a:	4603      	mov	r3, r0
 800c36c:	e7f4      	b.n	800c358 <_dtoa_r+0x910>
 800c36e:	9b04      	ldr	r3, [sp, #16]
 800c370:	2b00      	cmp	r3, #0
 800c372:	dc37      	bgt.n	800c3e4 <_dtoa_r+0x99c>
 800c374:	9b07      	ldr	r3, [sp, #28]
 800c376:	2b02      	cmp	r3, #2
 800c378:	dd34      	ble.n	800c3e4 <_dtoa_r+0x99c>
 800c37a:	9b04      	ldr	r3, [sp, #16]
 800c37c:	9301      	str	r3, [sp, #4]
 800c37e:	9b01      	ldr	r3, [sp, #4]
 800c380:	b963      	cbnz	r3, 800c39c <_dtoa_r+0x954>
 800c382:	4631      	mov	r1, r6
 800c384:	2205      	movs	r2, #5
 800c386:	4620      	mov	r0, r4
 800c388:	f001 f822 	bl	800d3d0 <__multadd>
 800c38c:	4601      	mov	r1, r0
 800c38e:	4606      	mov	r6, r0
 800c390:	4650      	mov	r0, sl
 800c392:	f001 fa81 	bl	800d898 <__mcmp>
 800c396:	2800      	cmp	r0, #0
 800c398:	f73f adbb 	bgt.w	800bf12 <_dtoa_r+0x4ca>
 800c39c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c39e:	9d00      	ldr	r5, [sp, #0]
 800c3a0:	ea6f 0b03 	mvn.w	fp, r3
 800c3a4:	f04f 0800 	mov.w	r8, #0
 800c3a8:	4631      	mov	r1, r6
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	f000 ffee 	bl	800d38c <_Bfree>
 800c3b0:	2f00      	cmp	r7, #0
 800c3b2:	f43f aeab 	beq.w	800c10c <_dtoa_r+0x6c4>
 800c3b6:	f1b8 0f00 	cmp.w	r8, #0
 800c3ba:	d005      	beq.n	800c3c8 <_dtoa_r+0x980>
 800c3bc:	45b8      	cmp	r8, r7
 800c3be:	d003      	beq.n	800c3c8 <_dtoa_r+0x980>
 800c3c0:	4641      	mov	r1, r8
 800c3c2:	4620      	mov	r0, r4
 800c3c4:	f000 ffe2 	bl	800d38c <_Bfree>
 800c3c8:	4639      	mov	r1, r7
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	f000 ffde 	bl	800d38c <_Bfree>
 800c3d0:	e69c      	b.n	800c10c <_dtoa_r+0x6c4>
 800c3d2:	2600      	movs	r6, #0
 800c3d4:	4637      	mov	r7, r6
 800c3d6:	e7e1      	b.n	800c39c <_dtoa_r+0x954>
 800c3d8:	46bb      	mov	fp, r7
 800c3da:	4637      	mov	r7, r6
 800c3dc:	e599      	b.n	800bf12 <_dtoa_r+0x4ca>
 800c3de:	bf00      	nop
 800c3e0:	40240000 	.word	0x40240000
 800c3e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	f000 80c8 	beq.w	800c57c <_dtoa_r+0xb34>
 800c3ec:	9b04      	ldr	r3, [sp, #16]
 800c3ee:	9301      	str	r3, [sp, #4]
 800c3f0:	2d00      	cmp	r5, #0
 800c3f2:	dd05      	ble.n	800c400 <_dtoa_r+0x9b8>
 800c3f4:	4639      	mov	r1, r7
 800c3f6:	462a      	mov	r2, r5
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	f001 f9e1 	bl	800d7c0 <__lshift>
 800c3fe:	4607      	mov	r7, r0
 800c400:	f1b8 0f00 	cmp.w	r8, #0
 800c404:	d05b      	beq.n	800c4be <_dtoa_r+0xa76>
 800c406:	6879      	ldr	r1, [r7, #4]
 800c408:	4620      	mov	r0, r4
 800c40a:	f000 ff7f 	bl	800d30c <_Balloc>
 800c40e:	4605      	mov	r5, r0
 800c410:	b928      	cbnz	r0, 800c41e <_dtoa_r+0x9d6>
 800c412:	4b83      	ldr	r3, [pc, #524]	; (800c620 <_dtoa_r+0xbd8>)
 800c414:	4602      	mov	r2, r0
 800c416:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c41a:	f7ff bb2e 	b.w	800ba7a <_dtoa_r+0x32>
 800c41e:	693a      	ldr	r2, [r7, #16]
 800c420:	3202      	adds	r2, #2
 800c422:	0092      	lsls	r2, r2, #2
 800c424:	f107 010c 	add.w	r1, r7, #12
 800c428:	300c      	adds	r0, #12
 800c42a:	f7ff fa66 	bl	800b8fa <memcpy>
 800c42e:	2201      	movs	r2, #1
 800c430:	4629      	mov	r1, r5
 800c432:	4620      	mov	r0, r4
 800c434:	f001 f9c4 	bl	800d7c0 <__lshift>
 800c438:	9b00      	ldr	r3, [sp, #0]
 800c43a:	3301      	adds	r3, #1
 800c43c:	9304      	str	r3, [sp, #16]
 800c43e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c442:	4413      	add	r3, r2
 800c444:	9308      	str	r3, [sp, #32]
 800c446:	9b02      	ldr	r3, [sp, #8]
 800c448:	f003 0301 	and.w	r3, r3, #1
 800c44c:	46b8      	mov	r8, r7
 800c44e:	9306      	str	r3, [sp, #24]
 800c450:	4607      	mov	r7, r0
 800c452:	9b04      	ldr	r3, [sp, #16]
 800c454:	4631      	mov	r1, r6
 800c456:	3b01      	subs	r3, #1
 800c458:	4650      	mov	r0, sl
 800c45a:	9301      	str	r3, [sp, #4]
 800c45c:	f7ff fa6a 	bl	800b934 <quorem>
 800c460:	4641      	mov	r1, r8
 800c462:	9002      	str	r0, [sp, #8]
 800c464:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c468:	4650      	mov	r0, sl
 800c46a:	f001 fa15 	bl	800d898 <__mcmp>
 800c46e:	463a      	mov	r2, r7
 800c470:	9005      	str	r0, [sp, #20]
 800c472:	4631      	mov	r1, r6
 800c474:	4620      	mov	r0, r4
 800c476:	f001 fa2b 	bl	800d8d0 <__mdiff>
 800c47a:	68c2      	ldr	r2, [r0, #12]
 800c47c:	4605      	mov	r5, r0
 800c47e:	bb02      	cbnz	r2, 800c4c2 <_dtoa_r+0xa7a>
 800c480:	4601      	mov	r1, r0
 800c482:	4650      	mov	r0, sl
 800c484:	f001 fa08 	bl	800d898 <__mcmp>
 800c488:	4602      	mov	r2, r0
 800c48a:	4629      	mov	r1, r5
 800c48c:	4620      	mov	r0, r4
 800c48e:	9209      	str	r2, [sp, #36]	; 0x24
 800c490:	f000 ff7c 	bl	800d38c <_Bfree>
 800c494:	9b07      	ldr	r3, [sp, #28]
 800c496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c498:	9d04      	ldr	r5, [sp, #16]
 800c49a:	ea43 0102 	orr.w	r1, r3, r2
 800c49e:	9b06      	ldr	r3, [sp, #24]
 800c4a0:	4319      	orrs	r1, r3
 800c4a2:	d110      	bne.n	800c4c6 <_dtoa_r+0xa7e>
 800c4a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c4a8:	d029      	beq.n	800c4fe <_dtoa_r+0xab6>
 800c4aa:	9b05      	ldr	r3, [sp, #20]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	dd02      	ble.n	800c4b6 <_dtoa_r+0xa6e>
 800c4b0:	9b02      	ldr	r3, [sp, #8]
 800c4b2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c4b6:	9b01      	ldr	r3, [sp, #4]
 800c4b8:	f883 9000 	strb.w	r9, [r3]
 800c4bc:	e774      	b.n	800c3a8 <_dtoa_r+0x960>
 800c4be:	4638      	mov	r0, r7
 800c4c0:	e7ba      	b.n	800c438 <_dtoa_r+0x9f0>
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	e7e1      	b.n	800c48a <_dtoa_r+0xa42>
 800c4c6:	9b05      	ldr	r3, [sp, #20]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	db04      	blt.n	800c4d6 <_dtoa_r+0xa8e>
 800c4cc:	9907      	ldr	r1, [sp, #28]
 800c4ce:	430b      	orrs	r3, r1
 800c4d0:	9906      	ldr	r1, [sp, #24]
 800c4d2:	430b      	orrs	r3, r1
 800c4d4:	d120      	bne.n	800c518 <_dtoa_r+0xad0>
 800c4d6:	2a00      	cmp	r2, #0
 800c4d8:	dded      	ble.n	800c4b6 <_dtoa_r+0xa6e>
 800c4da:	4651      	mov	r1, sl
 800c4dc:	2201      	movs	r2, #1
 800c4de:	4620      	mov	r0, r4
 800c4e0:	f001 f96e 	bl	800d7c0 <__lshift>
 800c4e4:	4631      	mov	r1, r6
 800c4e6:	4682      	mov	sl, r0
 800c4e8:	f001 f9d6 	bl	800d898 <__mcmp>
 800c4ec:	2800      	cmp	r0, #0
 800c4ee:	dc03      	bgt.n	800c4f8 <_dtoa_r+0xab0>
 800c4f0:	d1e1      	bne.n	800c4b6 <_dtoa_r+0xa6e>
 800c4f2:	f019 0f01 	tst.w	r9, #1
 800c4f6:	d0de      	beq.n	800c4b6 <_dtoa_r+0xa6e>
 800c4f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c4fc:	d1d8      	bne.n	800c4b0 <_dtoa_r+0xa68>
 800c4fe:	9a01      	ldr	r2, [sp, #4]
 800c500:	2339      	movs	r3, #57	; 0x39
 800c502:	7013      	strb	r3, [r2, #0]
 800c504:	462b      	mov	r3, r5
 800c506:	461d      	mov	r5, r3
 800c508:	3b01      	subs	r3, #1
 800c50a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c50e:	2a39      	cmp	r2, #57	; 0x39
 800c510:	d06c      	beq.n	800c5ec <_dtoa_r+0xba4>
 800c512:	3201      	adds	r2, #1
 800c514:	701a      	strb	r2, [r3, #0]
 800c516:	e747      	b.n	800c3a8 <_dtoa_r+0x960>
 800c518:	2a00      	cmp	r2, #0
 800c51a:	dd07      	ble.n	800c52c <_dtoa_r+0xae4>
 800c51c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c520:	d0ed      	beq.n	800c4fe <_dtoa_r+0xab6>
 800c522:	9a01      	ldr	r2, [sp, #4]
 800c524:	f109 0301 	add.w	r3, r9, #1
 800c528:	7013      	strb	r3, [r2, #0]
 800c52a:	e73d      	b.n	800c3a8 <_dtoa_r+0x960>
 800c52c:	9b04      	ldr	r3, [sp, #16]
 800c52e:	9a08      	ldr	r2, [sp, #32]
 800c530:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c534:	4293      	cmp	r3, r2
 800c536:	d043      	beq.n	800c5c0 <_dtoa_r+0xb78>
 800c538:	4651      	mov	r1, sl
 800c53a:	2300      	movs	r3, #0
 800c53c:	220a      	movs	r2, #10
 800c53e:	4620      	mov	r0, r4
 800c540:	f000 ff46 	bl	800d3d0 <__multadd>
 800c544:	45b8      	cmp	r8, r7
 800c546:	4682      	mov	sl, r0
 800c548:	f04f 0300 	mov.w	r3, #0
 800c54c:	f04f 020a 	mov.w	r2, #10
 800c550:	4641      	mov	r1, r8
 800c552:	4620      	mov	r0, r4
 800c554:	d107      	bne.n	800c566 <_dtoa_r+0xb1e>
 800c556:	f000 ff3b 	bl	800d3d0 <__multadd>
 800c55a:	4680      	mov	r8, r0
 800c55c:	4607      	mov	r7, r0
 800c55e:	9b04      	ldr	r3, [sp, #16]
 800c560:	3301      	adds	r3, #1
 800c562:	9304      	str	r3, [sp, #16]
 800c564:	e775      	b.n	800c452 <_dtoa_r+0xa0a>
 800c566:	f000 ff33 	bl	800d3d0 <__multadd>
 800c56a:	4639      	mov	r1, r7
 800c56c:	4680      	mov	r8, r0
 800c56e:	2300      	movs	r3, #0
 800c570:	220a      	movs	r2, #10
 800c572:	4620      	mov	r0, r4
 800c574:	f000 ff2c 	bl	800d3d0 <__multadd>
 800c578:	4607      	mov	r7, r0
 800c57a:	e7f0      	b.n	800c55e <_dtoa_r+0xb16>
 800c57c:	9b04      	ldr	r3, [sp, #16]
 800c57e:	9301      	str	r3, [sp, #4]
 800c580:	9d00      	ldr	r5, [sp, #0]
 800c582:	4631      	mov	r1, r6
 800c584:	4650      	mov	r0, sl
 800c586:	f7ff f9d5 	bl	800b934 <quorem>
 800c58a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c58e:	9b00      	ldr	r3, [sp, #0]
 800c590:	f805 9b01 	strb.w	r9, [r5], #1
 800c594:	1aea      	subs	r2, r5, r3
 800c596:	9b01      	ldr	r3, [sp, #4]
 800c598:	4293      	cmp	r3, r2
 800c59a:	dd07      	ble.n	800c5ac <_dtoa_r+0xb64>
 800c59c:	4651      	mov	r1, sl
 800c59e:	2300      	movs	r3, #0
 800c5a0:	220a      	movs	r2, #10
 800c5a2:	4620      	mov	r0, r4
 800c5a4:	f000 ff14 	bl	800d3d0 <__multadd>
 800c5a8:	4682      	mov	sl, r0
 800c5aa:	e7ea      	b.n	800c582 <_dtoa_r+0xb3a>
 800c5ac:	9b01      	ldr	r3, [sp, #4]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	bfc8      	it	gt
 800c5b2:	461d      	movgt	r5, r3
 800c5b4:	9b00      	ldr	r3, [sp, #0]
 800c5b6:	bfd8      	it	le
 800c5b8:	2501      	movle	r5, #1
 800c5ba:	441d      	add	r5, r3
 800c5bc:	f04f 0800 	mov.w	r8, #0
 800c5c0:	4651      	mov	r1, sl
 800c5c2:	2201      	movs	r2, #1
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	f001 f8fb 	bl	800d7c0 <__lshift>
 800c5ca:	4631      	mov	r1, r6
 800c5cc:	4682      	mov	sl, r0
 800c5ce:	f001 f963 	bl	800d898 <__mcmp>
 800c5d2:	2800      	cmp	r0, #0
 800c5d4:	dc96      	bgt.n	800c504 <_dtoa_r+0xabc>
 800c5d6:	d102      	bne.n	800c5de <_dtoa_r+0xb96>
 800c5d8:	f019 0f01 	tst.w	r9, #1
 800c5dc:	d192      	bne.n	800c504 <_dtoa_r+0xabc>
 800c5de:	462b      	mov	r3, r5
 800c5e0:	461d      	mov	r5, r3
 800c5e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5e6:	2a30      	cmp	r2, #48	; 0x30
 800c5e8:	d0fa      	beq.n	800c5e0 <_dtoa_r+0xb98>
 800c5ea:	e6dd      	b.n	800c3a8 <_dtoa_r+0x960>
 800c5ec:	9a00      	ldr	r2, [sp, #0]
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d189      	bne.n	800c506 <_dtoa_r+0xabe>
 800c5f2:	f10b 0b01 	add.w	fp, fp, #1
 800c5f6:	2331      	movs	r3, #49	; 0x31
 800c5f8:	e796      	b.n	800c528 <_dtoa_r+0xae0>
 800c5fa:	4b0a      	ldr	r3, [pc, #40]	; (800c624 <_dtoa_r+0xbdc>)
 800c5fc:	f7ff ba99 	b.w	800bb32 <_dtoa_r+0xea>
 800c600:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c602:	2b00      	cmp	r3, #0
 800c604:	f47f aa6d 	bne.w	800bae2 <_dtoa_r+0x9a>
 800c608:	4b07      	ldr	r3, [pc, #28]	; (800c628 <_dtoa_r+0xbe0>)
 800c60a:	f7ff ba92 	b.w	800bb32 <_dtoa_r+0xea>
 800c60e:	9b01      	ldr	r3, [sp, #4]
 800c610:	2b00      	cmp	r3, #0
 800c612:	dcb5      	bgt.n	800c580 <_dtoa_r+0xb38>
 800c614:	9b07      	ldr	r3, [sp, #28]
 800c616:	2b02      	cmp	r3, #2
 800c618:	f73f aeb1 	bgt.w	800c37e <_dtoa_r+0x936>
 800c61c:	e7b0      	b.n	800c580 <_dtoa_r+0xb38>
 800c61e:	bf00      	nop
 800c620:	0800e805 	.word	0x0800e805
 800c624:	0800e600 	.word	0x0800e600
 800c628:	0800e789 	.word	0x0800e789

0800c62c <_free_r>:
 800c62c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c62e:	2900      	cmp	r1, #0
 800c630:	d044      	beq.n	800c6bc <_free_r+0x90>
 800c632:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c636:	9001      	str	r0, [sp, #4]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	f1a1 0404 	sub.w	r4, r1, #4
 800c63e:	bfb8      	it	lt
 800c640:	18e4      	addlt	r4, r4, r3
 800c642:	f000 fe57 	bl	800d2f4 <__malloc_lock>
 800c646:	4a1e      	ldr	r2, [pc, #120]	; (800c6c0 <_free_r+0x94>)
 800c648:	9801      	ldr	r0, [sp, #4]
 800c64a:	6813      	ldr	r3, [r2, #0]
 800c64c:	b933      	cbnz	r3, 800c65c <_free_r+0x30>
 800c64e:	6063      	str	r3, [r4, #4]
 800c650:	6014      	str	r4, [r2, #0]
 800c652:	b003      	add	sp, #12
 800c654:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c658:	f000 be52 	b.w	800d300 <__malloc_unlock>
 800c65c:	42a3      	cmp	r3, r4
 800c65e:	d908      	bls.n	800c672 <_free_r+0x46>
 800c660:	6825      	ldr	r5, [r4, #0]
 800c662:	1961      	adds	r1, r4, r5
 800c664:	428b      	cmp	r3, r1
 800c666:	bf01      	itttt	eq
 800c668:	6819      	ldreq	r1, [r3, #0]
 800c66a:	685b      	ldreq	r3, [r3, #4]
 800c66c:	1949      	addeq	r1, r1, r5
 800c66e:	6021      	streq	r1, [r4, #0]
 800c670:	e7ed      	b.n	800c64e <_free_r+0x22>
 800c672:	461a      	mov	r2, r3
 800c674:	685b      	ldr	r3, [r3, #4]
 800c676:	b10b      	cbz	r3, 800c67c <_free_r+0x50>
 800c678:	42a3      	cmp	r3, r4
 800c67a:	d9fa      	bls.n	800c672 <_free_r+0x46>
 800c67c:	6811      	ldr	r1, [r2, #0]
 800c67e:	1855      	adds	r5, r2, r1
 800c680:	42a5      	cmp	r5, r4
 800c682:	d10b      	bne.n	800c69c <_free_r+0x70>
 800c684:	6824      	ldr	r4, [r4, #0]
 800c686:	4421      	add	r1, r4
 800c688:	1854      	adds	r4, r2, r1
 800c68a:	42a3      	cmp	r3, r4
 800c68c:	6011      	str	r1, [r2, #0]
 800c68e:	d1e0      	bne.n	800c652 <_free_r+0x26>
 800c690:	681c      	ldr	r4, [r3, #0]
 800c692:	685b      	ldr	r3, [r3, #4]
 800c694:	6053      	str	r3, [r2, #4]
 800c696:	440c      	add	r4, r1
 800c698:	6014      	str	r4, [r2, #0]
 800c69a:	e7da      	b.n	800c652 <_free_r+0x26>
 800c69c:	d902      	bls.n	800c6a4 <_free_r+0x78>
 800c69e:	230c      	movs	r3, #12
 800c6a0:	6003      	str	r3, [r0, #0]
 800c6a2:	e7d6      	b.n	800c652 <_free_r+0x26>
 800c6a4:	6825      	ldr	r5, [r4, #0]
 800c6a6:	1961      	adds	r1, r4, r5
 800c6a8:	428b      	cmp	r3, r1
 800c6aa:	bf04      	itt	eq
 800c6ac:	6819      	ldreq	r1, [r3, #0]
 800c6ae:	685b      	ldreq	r3, [r3, #4]
 800c6b0:	6063      	str	r3, [r4, #4]
 800c6b2:	bf04      	itt	eq
 800c6b4:	1949      	addeq	r1, r1, r5
 800c6b6:	6021      	streq	r1, [r4, #0]
 800c6b8:	6054      	str	r4, [r2, #4]
 800c6ba:	e7ca      	b.n	800c652 <_free_r+0x26>
 800c6bc:	b003      	add	sp, #12
 800c6be:	bd30      	pop	{r4, r5, pc}
 800c6c0:	2000163c 	.word	0x2000163c

0800c6c4 <rshift>:
 800c6c4:	6903      	ldr	r3, [r0, #16]
 800c6c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c6ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c6ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c6d2:	f100 0414 	add.w	r4, r0, #20
 800c6d6:	dd45      	ble.n	800c764 <rshift+0xa0>
 800c6d8:	f011 011f 	ands.w	r1, r1, #31
 800c6dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c6e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c6e4:	d10c      	bne.n	800c700 <rshift+0x3c>
 800c6e6:	f100 0710 	add.w	r7, r0, #16
 800c6ea:	4629      	mov	r1, r5
 800c6ec:	42b1      	cmp	r1, r6
 800c6ee:	d334      	bcc.n	800c75a <rshift+0x96>
 800c6f0:	1a9b      	subs	r3, r3, r2
 800c6f2:	009b      	lsls	r3, r3, #2
 800c6f4:	1eea      	subs	r2, r5, #3
 800c6f6:	4296      	cmp	r6, r2
 800c6f8:	bf38      	it	cc
 800c6fa:	2300      	movcc	r3, #0
 800c6fc:	4423      	add	r3, r4
 800c6fe:	e015      	b.n	800c72c <rshift+0x68>
 800c700:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c704:	f1c1 0820 	rsb	r8, r1, #32
 800c708:	40cf      	lsrs	r7, r1
 800c70a:	f105 0e04 	add.w	lr, r5, #4
 800c70e:	46a1      	mov	r9, r4
 800c710:	4576      	cmp	r6, lr
 800c712:	46f4      	mov	ip, lr
 800c714:	d815      	bhi.n	800c742 <rshift+0x7e>
 800c716:	1a9a      	subs	r2, r3, r2
 800c718:	0092      	lsls	r2, r2, #2
 800c71a:	3a04      	subs	r2, #4
 800c71c:	3501      	adds	r5, #1
 800c71e:	42ae      	cmp	r6, r5
 800c720:	bf38      	it	cc
 800c722:	2200      	movcc	r2, #0
 800c724:	18a3      	adds	r3, r4, r2
 800c726:	50a7      	str	r7, [r4, r2]
 800c728:	b107      	cbz	r7, 800c72c <rshift+0x68>
 800c72a:	3304      	adds	r3, #4
 800c72c:	1b1a      	subs	r2, r3, r4
 800c72e:	42a3      	cmp	r3, r4
 800c730:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c734:	bf08      	it	eq
 800c736:	2300      	moveq	r3, #0
 800c738:	6102      	str	r2, [r0, #16]
 800c73a:	bf08      	it	eq
 800c73c:	6143      	streq	r3, [r0, #20]
 800c73e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c742:	f8dc c000 	ldr.w	ip, [ip]
 800c746:	fa0c fc08 	lsl.w	ip, ip, r8
 800c74a:	ea4c 0707 	orr.w	r7, ip, r7
 800c74e:	f849 7b04 	str.w	r7, [r9], #4
 800c752:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c756:	40cf      	lsrs	r7, r1
 800c758:	e7da      	b.n	800c710 <rshift+0x4c>
 800c75a:	f851 cb04 	ldr.w	ip, [r1], #4
 800c75e:	f847 cf04 	str.w	ip, [r7, #4]!
 800c762:	e7c3      	b.n	800c6ec <rshift+0x28>
 800c764:	4623      	mov	r3, r4
 800c766:	e7e1      	b.n	800c72c <rshift+0x68>

0800c768 <__hexdig_fun>:
 800c768:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c76c:	2b09      	cmp	r3, #9
 800c76e:	d802      	bhi.n	800c776 <__hexdig_fun+0xe>
 800c770:	3820      	subs	r0, #32
 800c772:	b2c0      	uxtb	r0, r0
 800c774:	4770      	bx	lr
 800c776:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c77a:	2b05      	cmp	r3, #5
 800c77c:	d801      	bhi.n	800c782 <__hexdig_fun+0x1a>
 800c77e:	3847      	subs	r0, #71	; 0x47
 800c780:	e7f7      	b.n	800c772 <__hexdig_fun+0xa>
 800c782:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c786:	2b05      	cmp	r3, #5
 800c788:	d801      	bhi.n	800c78e <__hexdig_fun+0x26>
 800c78a:	3827      	subs	r0, #39	; 0x27
 800c78c:	e7f1      	b.n	800c772 <__hexdig_fun+0xa>
 800c78e:	2000      	movs	r0, #0
 800c790:	4770      	bx	lr
	...

0800c794 <__gethex>:
 800c794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c798:	4617      	mov	r7, r2
 800c79a:	680a      	ldr	r2, [r1, #0]
 800c79c:	b085      	sub	sp, #20
 800c79e:	f102 0b02 	add.w	fp, r2, #2
 800c7a2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c7a6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c7aa:	4681      	mov	r9, r0
 800c7ac:	468a      	mov	sl, r1
 800c7ae:	9302      	str	r3, [sp, #8]
 800c7b0:	32fe      	adds	r2, #254	; 0xfe
 800c7b2:	eb02 030b 	add.w	r3, r2, fp
 800c7b6:	46d8      	mov	r8, fp
 800c7b8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c7bc:	9301      	str	r3, [sp, #4]
 800c7be:	2830      	cmp	r0, #48	; 0x30
 800c7c0:	d0f7      	beq.n	800c7b2 <__gethex+0x1e>
 800c7c2:	f7ff ffd1 	bl	800c768 <__hexdig_fun>
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	2800      	cmp	r0, #0
 800c7ca:	d138      	bne.n	800c83e <__gethex+0xaa>
 800c7cc:	49a7      	ldr	r1, [pc, #668]	; (800ca6c <__gethex+0x2d8>)
 800c7ce:	2201      	movs	r2, #1
 800c7d0:	4640      	mov	r0, r8
 800c7d2:	f7fe fff1 	bl	800b7b8 <strncmp>
 800c7d6:	4606      	mov	r6, r0
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	d169      	bne.n	800c8b0 <__gethex+0x11c>
 800c7dc:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c7e0:	465d      	mov	r5, fp
 800c7e2:	f7ff ffc1 	bl	800c768 <__hexdig_fun>
 800c7e6:	2800      	cmp	r0, #0
 800c7e8:	d064      	beq.n	800c8b4 <__gethex+0x120>
 800c7ea:	465a      	mov	r2, fp
 800c7ec:	7810      	ldrb	r0, [r2, #0]
 800c7ee:	2830      	cmp	r0, #48	; 0x30
 800c7f0:	4690      	mov	r8, r2
 800c7f2:	f102 0201 	add.w	r2, r2, #1
 800c7f6:	d0f9      	beq.n	800c7ec <__gethex+0x58>
 800c7f8:	f7ff ffb6 	bl	800c768 <__hexdig_fun>
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	fab0 f480 	clz	r4, r0
 800c802:	0964      	lsrs	r4, r4, #5
 800c804:	465e      	mov	r6, fp
 800c806:	9301      	str	r3, [sp, #4]
 800c808:	4642      	mov	r2, r8
 800c80a:	4615      	mov	r5, r2
 800c80c:	3201      	adds	r2, #1
 800c80e:	7828      	ldrb	r0, [r5, #0]
 800c810:	f7ff ffaa 	bl	800c768 <__hexdig_fun>
 800c814:	2800      	cmp	r0, #0
 800c816:	d1f8      	bne.n	800c80a <__gethex+0x76>
 800c818:	4994      	ldr	r1, [pc, #592]	; (800ca6c <__gethex+0x2d8>)
 800c81a:	2201      	movs	r2, #1
 800c81c:	4628      	mov	r0, r5
 800c81e:	f7fe ffcb 	bl	800b7b8 <strncmp>
 800c822:	b978      	cbnz	r0, 800c844 <__gethex+0xb0>
 800c824:	b946      	cbnz	r6, 800c838 <__gethex+0xa4>
 800c826:	1c6e      	adds	r6, r5, #1
 800c828:	4632      	mov	r2, r6
 800c82a:	4615      	mov	r5, r2
 800c82c:	3201      	adds	r2, #1
 800c82e:	7828      	ldrb	r0, [r5, #0]
 800c830:	f7ff ff9a 	bl	800c768 <__hexdig_fun>
 800c834:	2800      	cmp	r0, #0
 800c836:	d1f8      	bne.n	800c82a <__gethex+0x96>
 800c838:	1b73      	subs	r3, r6, r5
 800c83a:	009e      	lsls	r6, r3, #2
 800c83c:	e004      	b.n	800c848 <__gethex+0xb4>
 800c83e:	2400      	movs	r4, #0
 800c840:	4626      	mov	r6, r4
 800c842:	e7e1      	b.n	800c808 <__gethex+0x74>
 800c844:	2e00      	cmp	r6, #0
 800c846:	d1f7      	bne.n	800c838 <__gethex+0xa4>
 800c848:	782b      	ldrb	r3, [r5, #0]
 800c84a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c84e:	2b50      	cmp	r3, #80	; 0x50
 800c850:	d13d      	bne.n	800c8ce <__gethex+0x13a>
 800c852:	786b      	ldrb	r3, [r5, #1]
 800c854:	2b2b      	cmp	r3, #43	; 0x2b
 800c856:	d02f      	beq.n	800c8b8 <__gethex+0x124>
 800c858:	2b2d      	cmp	r3, #45	; 0x2d
 800c85a:	d031      	beq.n	800c8c0 <__gethex+0x12c>
 800c85c:	1c69      	adds	r1, r5, #1
 800c85e:	f04f 0b00 	mov.w	fp, #0
 800c862:	7808      	ldrb	r0, [r1, #0]
 800c864:	f7ff ff80 	bl	800c768 <__hexdig_fun>
 800c868:	1e42      	subs	r2, r0, #1
 800c86a:	b2d2      	uxtb	r2, r2
 800c86c:	2a18      	cmp	r2, #24
 800c86e:	d82e      	bhi.n	800c8ce <__gethex+0x13a>
 800c870:	f1a0 0210 	sub.w	r2, r0, #16
 800c874:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c878:	f7ff ff76 	bl	800c768 <__hexdig_fun>
 800c87c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800c880:	fa5f fc8c 	uxtb.w	ip, ip
 800c884:	f1bc 0f18 	cmp.w	ip, #24
 800c888:	d91d      	bls.n	800c8c6 <__gethex+0x132>
 800c88a:	f1bb 0f00 	cmp.w	fp, #0
 800c88e:	d000      	beq.n	800c892 <__gethex+0xfe>
 800c890:	4252      	negs	r2, r2
 800c892:	4416      	add	r6, r2
 800c894:	f8ca 1000 	str.w	r1, [sl]
 800c898:	b1dc      	cbz	r4, 800c8d2 <__gethex+0x13e>
 800c89a:	9b01      	ldr	r3, [sp, #4]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	bf14      	ite	ne
 800c8a0:	f04f 0800 	movne.w	r8, #0
 800c8a4:	f04f 0806 	moveq.w	r8, #6
 800c8a8:	4640      	mov	r0, r8
 800c8aa:	b005      	add	sp, #20
 800c8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8b0:	4645      	mov	r5, r8
 800c8b2:	4626      	mov	r6, r4
 800c8b4:	2401      	movs	r4, #1
 800c8b6:	e7c7      	b.n	800c848 <__gethex+0xb4>
 800c8b8:	f04f 0b00 	mov.w	fp, #0
 800c8bc:	1ca9      	adds	r1, r5, #2
 800c8be:	e7d0      	b.n	800c862 <__gethex+0xce>
 800c8c0:	f04f 0b01 	mov.w	fp, #1
 800c8c4:	e7fa      	b.n	800c8bc <__gethex+0x128>
 800c8c6:	230a      	movs	r3, #10
 800c8c8:	fb03 0002 	mla	r0, r3, r2, r0
 800c8cc:	e7d0      	b.n	800c870 <__gethex+0xdc>
 800c8ce:	4629      	mov	r1, r5
 800c8d0:	e7e0      	b.n	800c894 <__gethex+0x100>
 800c8d2:	eba5 0308 	sub.w	r3, r5, r8
 800c8d6:	3b01      	subs	r3, #1
 800c8d8:	4621      	mov	r1, r4
 800c8da:	2b07      	cmp	r3, #7
 800c8dc:	dc0a      	bgt.n	800c8f4 <__gethex+0x160>
 800c8de:	4648      	mov	r0, r9
 800c8e0:	f000 fd14 	bl	800d30c <_Balloc>
 800c8e4:	4604      	mov	r4, r0
 800c8e6:	b940      	cbnz	r0, 800c8fa <__gethex+0x166>
 800c8e8:	4b61      	ldr	r3, [pc, #388]	; (800ca70 <__gethex+0x2dc>)
 800c8ea:	4602      	mov	r2, r0
 800c8ec:	21e4      	movs	r1, #228	; 0xe4
 800c8ee:	4861      	ldr	r0, [pc, #388]	; (800ca74 <__gethex+0x2e0>)
 800c8f0:	f001 faa8 	bl	800de44 <__assert_func>
 800c8f4:	3101      	adds	r1, #1
 800c8f6:	105b      	asrs	r3, r3, #1
 800c8f8:	e7ef      	b.n	800c8da <__gethex+0x146>
 800c8fa:	f100 0a14 	add.w	sl, r0, #20
 800c8fe:	2300      	movs	r3, #0
 800c900:	495a      	ldr	r1, [pc, #360]	; (800ca6c <__gethex+0x2d8>)
 800c902:	f8cd a004 	str.w	sl, [sp, #4]
 800c906:	469b      	mov	fp, r3
 800c908:	45a8      	cmp	r8, r5
 800c90a:	d342      	bcc.n	800c992 <__gethex+0x1fe>
 800c90c:	9801      	ldr	r0, [sp, #4]
 800c90e:	f840 bb04 	str.w	fp, [r0], #4
 800c912:	eba0 000a 	sub.w	r0, r0, sl
 800c916:	1080      	asrs	r0, r0, #2
 800c918:	6120      	str	r0, [r4, #16]
 800c91a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800c91e:	4658      	mov	r0, fp
 800c920:	f000 fde6 	bl	800d4f0 <__hi0bits>
 800c924:	683d      	ldr	r5, [r7, #0]
 800c926:	eba8 0000 	sub.w	r0, r8, r0
 800c92a:	42a8      	cmp	r0, r5
 800c92c:	dd59      	ble.n	800c9e2 <__gethex+0x24e>
 800c92e:	eba0 0805 	sub.w	r8, r0, r5
 800c932:	4641      	mov	r1, r8
 800c934:	4620      	mov	r0, r4
 800c936:	f001 f975 	bl	800dc24 <__any_on>
 800c93a:	4683      	mov	fp, r0
 800c93c:	b1b8      	cbz	r0, 800c96e <__gethex+0x1da>
 800c93e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800c942:	1159      	asrs	r1, r3, #5
 800c944:	f003 021f 	and.w	r2, r3, #31
 800c948:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c94c:	f04f 0b01 	mov.w	fp, #1
 800c950:	fa0b f202 	lsl.w	r2, fp, r2
 800c954:	420a      	tst	r2, r1
 800c956:	d00a      	beq.n	800c96e <__gethex+0x1da>
 800c958:	455b      	cmp	r3, fp
 800c95a:	dd06      	ble.n	800c96a <__gethex+0x1d6>
 800c95c:	f1a8 0102 	sub.w	r1, r8, #2
 800c960:	4620      	mov	r0, r4
 800c962:	f001 f95f 	bl	800dc24 <__any_on>
 800c966:	2800      	cmp	r0, #0
 800c968:	d138      	bne.n	800c9dc <__gethex+0x248>
 800c96a:	f04f 0b02 	mov.w	fp, #2
 800c96e:	4641      	mov	r1, r8
 800c970:	4620      	mov	r0, r4
 800c972:	f7ff fea7 	bl	800c6c4 <rshift>
 800c976:	4446      	add	r6, r8
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	42b3      	cmp	r3, r6
 800c97c:	da41      	bge.n	800ca02 <__gethex+0x26e>
 800c97e:	4621      	mov	r1, r4
 800c980:	4648      	mov	r0, r9
 800c982:	f000 fd03 	bl	800d38c <_Bfree>
 800c986:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c988:	2300      	movs	r3, #0
 800c98a:	6013      	str	r3, [r2, #0]
 800c98c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c990:	e78a      	b.n	800c8a8 <__gethex+0x114>
 800c992:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c996:	2a2e      	cmp	r2, #46	; 0x2e
 800c998:	d014      	beq.n	800c9c4 <__gethex+0x230>
 800c99a:	2b20      	cmp	r3, #32
 800c99c:	d106      	bne.n	800c9ac <__gethex+0x218>
 800c99e:	9b01      	ldr	r3, [sp, #4]
 800c9a0:	f843 bb04 	str.w	fp, [r3], #4
 800c9a4:	f04f 0b00 	mov.w	fp, #0
 800c9a8:	9301      	str	r3, [sp, #4]
 800c9aa:	465b      	mov	r3, fp
 800c9ac:	7828      	ldrb	r0, [r5, #0]
 800c9ae:	9303      	str	r3, [sp, #12]
 800c9b0:	f7ff feda 	bl	800c768 <__hexdig_fun>
 800c9b4:	9b03      	ldr	r3, [sp, #12]
 800c9b6:	f000 000f 	and.w	r0, r0, #15
 800c9ba:	4098      	lsls	r0, r3
 800c9bc:	ea4b 0b00 	orr.w	fp, fp, r0
 800c9c0:	3304      	adds	r3, #4
 800c9c2:	e7a1      	b.n	800c908 <__gethex+0x174>
 800c9c4:	45a8      	cmp	r8, r5
 800c9c6:	d8e8      	bhi.n	800c99a <__gethex+0x206>
 800c9c8:	2201      	movs	r2, #1
 800c9ca:	4628      	mov	r0, r5
 800c9cc:	9303      	str	r3, [sp, #12]
 800c9ce:	f7fe fef3 	bl	800b7b8 <strncmp>
 800c9d2:	4926      	ldr	r1, [pc, #152]	; (800ca6c <__gethex+0x2d8>)
 800c9d4:	9b03      	ldr	r3, [sp, #12]
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	d1df      	bne.n	800c99a <__gethex+0x206>
 800c9da:	e795      	b.n	800c908 <__gethex+0x174>
 800c9dc:	f04f 0b03 	mov.w	fp, #3
 800c9e0:	e7c5      	b.n	800c96e <__gethex+0x1da>
 800c9e2:	da0b      	bge.n	800c9fc <__gethex+0x268>
 800c9e4:	eba5 0800 	sub.w	r8, r5, r0
 800c9e8:	4621      	mov	r1, r4
 800c9ea:	4642      	mov	r2, r8
 800c9ec:	4648      	mov	r0, r9
 800c9ee:	f000 fee7 	bl	800d7c0 <__lshift>
 800c9f2:	eba6 0608 	sub.w	r6, r6, r8
 800c9f6:	4604      	mov	r4, r0
 800c9f8:	f100 0a14 	add.w	sl, r0, #20
 800c9fc:	f04f 0b00 	mov.w	fp, #0
 800ca00:	e7ba      	b.n	800c978 <__gethex+0x1e4>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	42b3      	cmp	r3, r6
 800ca06:	dd73      	ble.n	800caf0 <__gethex+0x35c>
 800ca08:	1b9e      	subs	r6, r3, r6
 800ca0a:	42b5      	cmp	r5, r6
 800ca0c:	dc34      	bgt.n	800ca78 <__gethex+0x2e4>
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	2b02      	cmp	r3, #2
 800ca12:	d023      	beq.n	800ca5c <__gethex+0x2c8>
 800ca14:	2b03      	cmp	r3, #3
 800ca16:	d025      	beq.n	800ca64 <__gethex+0x2d0>
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	d115      	bne.n	800ca48 <__gethex+0x2b4>
 800ca1c:	42b5      	cmp	r5, r6
 800ca1e:	d113      	bne.n	800ca48 <__gethex+0x2b4>
 800ca20:	2d01      	cmp	r5, #1
 800ca22:	d10b      	bne.n	800ca3c <__gethex+0x2a8>
 800ca24:	9a02      	ldr	r2, [sp, #8]
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6013      	str	r3, [r2, #0]
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	6123      	str	r3, [r4, #16]
 800ca2e:	f8ca 3000 	str.w	r3, [sl]
 800ca32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca34:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ca38:	601c      	str	r4, [r3, #0]
 800ca3a:	e735      	b.n	800c8a8 <__gethex+0x114>
 800ca3c:	1e69      	subs	r1, r5, #1
 800ca3e:	4620      	mov	r0, r4
 800ca40:	f001 f8f0 	bl	800dc24 <__any_on>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	d1ed      	bne.n	800ca24 <__gethex+0x290>
 800ca48:	4621      	mov	r1, r4
 800ca4a:	4648      	mov	r0, r9
 800ca4c:	f000 fc9e 	bl	800d38c <_Bfree>
 800ca50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca52:	2300      	movs	r3, #0
 800ca54:	6013      	str	r3, [r2, #0]
 800ca56:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ca5a:	e725      	b.n	800c8a8 <__gethex+0x114>
 800ca5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d1f2      	bne.n	800ca48 <__gethex+0x2b4>
 800ca62:	e7df      	b.n	800ca24 <__gethex+0x290>
 800ca64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d1dc      	bne.n	800ca24 <__gethex+0x290>
 800ca6a:	e7ed      	b.n	800ca48 <__gethex+0x2b4>
 800ca6c:	0800e629 	.word	0x0800e629
 800ca70:	0800e805 	.word	0x0800e805
 800ca74:	0800e816 	.word	0x0800e816
 800ca78:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800ca7c:	f1bb 0f00 	cmp.w	fp, #0
 800ca80:	d133      	bne.n	800caea <__gethex+0x356>
 800ca82:	f1b8 0f00 	cmp.w	r8, #0
 800ca86:	d004      	beq.n	800ca92 <__gethex+0x2fe>
 800ca88:	4641      	mov	r1, r8
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	f001 f8ca 	bl	800dc24 <__any_on>
 800ca90:	4683      	mov	fp, r0
 800ca92:	ea4f 1268 	mov.w	r2, r8, asr #5
 800ca96:	2301      	movs	r3, #1
 800ca98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ca9c:	f008 081f 	and.w	r8, r8, #31
 800caa0:	fa03 f308 	lsl.w	r3, r3, r8
 800caa4:	4213      	tst	r3, r2
 800caa6:	4631      	mov	r1, r6
 800caa8:	4620      	mov	r0, r4
 800caaa:	bf18      	it	ne
 800caac:	f04b 0b02 	orrne.w	fp, fp, #2
 800cab0:	1bad      	subs	r5, r5, r6
 800cab2:	f7ff fe07 	bl	800c6c4 <rshift>
 800cab6:	687e      	ldr	r6, [r7, #4]
 800cab8:	f04f 0802 	mov.w	r8, #2
 800cabc:	f1bb 0f00 	cmp.w	fp, #0
 800cac0:	d04a      	beq.n	800cb58 <__gethex+0x3c4>
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2b02      	cmp	r3, #2
 800cac6:	d016      	beq.n	800caf6 <__gethex+0x362>
 800cac8:	2b03      	cmp	r3, #3
 800caca:	d018      	beq.n	800cafe <__gethex+0x36a>
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d109      	bne.n	800cae4 <__gethex+0x350>
 800cad0:	f01b 0f02 	tst.w	fp, #2
 800cad4:	d006      	beq.n	800cae4 <__gethex+0x350>
 800cad6:	f8da 3000 	ldr.w	r3, [sl]
 800cada:	ea4b 0b03 	orr.w	fp, fp, r3
 800cade:	f01b 0f01 	tst.w	fp, #1
 800cae2:	d10f      	bne.n	800cb04 <__gethex+0x370>
 800cae4:	f048 0810 	orr.w	r8, r8, #16
 800cae8:	e036      	b.n	800cb58 <__gethex+0x3c4>
 800caea:	f04f 0b01 	mov.w	fp, #1
 800caee:	e7d0      	b.n	800ca92 <__gethex+0x2fe>
 800caf0:	f04f 0801 	mov.w	r8, #1
 800caf4:	e7e2      	b.n	800cabc <__gethex+0x328>
 800caf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800caf8:	f1c3 0301 	rsb	r3, r3, #1
 800cafc:	930f      	str	r3, [sp, #60]	; 0x3c
 800cafe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d0ef      	beq.n	800cae4 <__gethex+0x350>
 800cb04:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cb08:	f104 0214 	add.w	r2, r4, #20
 800cb0c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800cb10:	9301      	str	r3, [sp, #4]
 800cb12:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800cb16:	2300      	movs	r3, #0
 800cb18:	4694      	mov	ip, r2
 800cb1a:	f852 1b04 	ldr.w	r1, [r2], #4
 800cb1e:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800cb22:	d01e      	beq.n	800cb62 <__gethex+0x3ce>
 800cb24:	3101      	adds	r1, #1
 800cb26:	f8cc 1000 	str.w	r1, [ip]
 800cb2a:	f1b8 0f02 	cmp.w	r8, #2
 800cb2e:	f104 0214 	add.w	r2, r4, #20
 800cb32:	d13d      	bne.n	800cbb0 <__gethex+0x41c>
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	3b01      	subs	r3, #1
 800cb38:	42ab      	cmp	r3, r5
 800cb3a:	d10b      	bne.n	800cb54 <__gethex+0x3c0>
 800cb3c:	1169      	asrs	r1, r5, #5
 800cb3e:	2301      	movs	r3, #1
 800cb40:	f005 051f 	and.w	r5, r5, #31
 800cb44:	fa03 f505 	lsl.w	r5, r3, r5
 800cb48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cb4c:	421d      	tst	r5, r3
 800cb4e:	bf18      	it	ne
 800cb50:	f04f 0801 	movne.w	r8, #1
 800cb54:	f048 0820 	orr.w	r8, r8, #32
 800cb58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb5a:	601c      	str	r4, [r3, #0]
 800cb5c:	9b02      	ldr	r3, [sp, #8]
 800cb5e:	601e      	str	r6, [r3, #0]
 800cb60:	e6a2      	b.n	800c8a8 <__gethex+0x114>
 800cb62:	4290      	cmp	r0, r2
 800cb64:	f842 3c04 	str.w	r3, [r2, #-4]
 800cb68:	d8d6      	bhi.n	800cb18 <__gethex+0x384>
 800cb6a:	68a2      	ldr	r2, [r4, #8]
 800cb6c:	4593      	cmp	fp, r2
 800cb6e:	db17      	blt.n	800cba0 <__gethex+0x40c>
 800cb70:	6861      	ldr	r1, [r4, #4]
 800cb72:	4648      	mov	r0, r9
 800cb74:	3101      	adds	r1, #1
 800cb76:	f000 fbc9 	bl	800d30c <_Balloc>
 800cb7a:	4682      	mov	sl, r0
 800cb7c:	b918      	cbnz	r0, 800cb86 <__gethex+0x3f2>
 800cb7e:	4b1b      	ldr	r3, [pc, #108]	; (800cbec <__gethex+0x458>)
 800cb80:	4602      	mov	r2, r0
 800cb82:	2184      	movs	r1, #132	; 0x84
 800cb84:	e6b3      	b.n	800c8ee <__gethex+0x15a>
 800cb86:	6922      	ldr	r2, [r4, #16]
 800cb88:	3202      	adds	r2, #2
 800cb8a:	f104 010c 	add.w	r1, r4, #12
 800cb8e:	0092      	lsls	r2, r2, #2
 800cb90:	300c      	adds	r0, #12
 800cb92:	f7fe feb2 	bl	800b8fa <memcpy>
 800cb96:	4621      	mov	r1, r4
 800cb98:	4648      	mov	r0, r9
 800cb9a:	f000 fbf7 	bl	800d38c <_Bfree>
 800cb9e:	4654      	mov	r4, sl
 800cba0:	6922      	ldr	r2, [r4, #16]
 800cba2:	1c51      	adds	r1, r2, #1
 800cba4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800cba8:	6121      	str	r1, [r4, #16]
 800cbaa:	2101      	movs	r1, #1
 800cbac:	6151      	str	r1, [r2, #20]
 800cbae:	e7bc      	b.n	800cb2a <__gethex+0x396>
 800cbb0:	6921      	ldr	r1, [r4, #16]
 800cbb2:	4559      	cmp	r1, fp
 800cbb4:	dd0b      	ble.n	800cbce <__gethex+0x43a>
 800cbb6:	2101      	movs	r1, #1
 800cbb8:	4620      	mov	r0, r4
 800cbba:	f7ff fd83 	bl	800c6c4 <rshift>
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	3601      	adds	r6, #1
 800cbc2:	42b3      	cmp	r3, r6
 800cbc4:	f6ff aedb 	blt.w	800c97e <__gethex+0x1ea>
 800cbc8:	f04f 0801 	mov.w	r8, #1
 800cbcc:	e7c2      	b.n	800cb54 <__gethex+0x3c0>
 800cbce:	f015 051f 	ands.w	r5, r5, #31
 800cbd2:	d0f9      	beq.n	800cbc8 <__gethex+0x434>
 800cbd4:	9b01      	ldr	r3, [sp, #4]
 800cbd6:	441a      	add	r2, r3
 800cbd8:	f1c5 0520 	rsb	r5, r5, #32
 800cbdc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800cbe0:	f000 fc86 	bl	800d4f0 <__hi0bits>
 800cbe4:	42a8      	cmp	r0, r5
 800cbe6:	dbe6      	blt.n	800cbb6 <__gethex+0x422>
 800cbe8:	e7ee      	b.n	800cbc8 <__gethex+0x434>
 800cbea:	bf00      	nop
 800cbec:	0800e805 	.word	0x0800e805

0800cbf0 <L_shift>:
 800cbf0:	f1c2 0208 	rsb	r2, r2, #8
 800cbf4:	0092      	lsls	r2, r2, #2
 800cbf6:	b570      	push	{r4, r5, r6, lr}
 800cbf8:	f1c2 0620 	rsb	r6, r2, #32
 800cbfc:	6843      	ldr	r3, [r0, #4]
 800cbfe:	6804      	ldr	r4, [r0, #0]
 800cc00:	fa03 f506 	lsl.w	r5, r3, r6
 800cc04:	432c      	orrs	r4, r5
 800cc06:	40d3      	lsrs	r3, r2
 800cc08:	6004      	str	r4, [r0, #0]
 800cc0a:	f840 3f04 	str.w	r3, [r0, #4]!
 800cc0e:	4288      	cmp	r0, r1
 800cc10:	d3f4      	bcc.n	800cbfc <L_shift+0xc>
 800cc12:	bd70      	pop	{r4, r5, r6, pc}

0800cc14 <__match>:
 800cc14:	b530      	push	{r4, r5, lr}
 800cc16:	6803      	ldr	r3, [r0, #0]
 800cc18:	3301      	adds	r3, #1
 800cc1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cc1e:	b914      	cbnz	r4, 800cc26 <__match+0x12>
 800cc20:	6003      	str	r3, [r0, #0]
 800cc22:	2001      	movs	r0, #1
 800cc24:	bd30      	pop	{r4, r5, pc}
 800cc26:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cc2e:	2d19      	cmp	r5, #25
 800cc30:	bf98      	it	ls
 800cc32:	3220      	addls	r2, #32
 800cc34:	42a2      	cmp	r2, r4
 800cc36:	d0f0      	beq.n	800cc1a <__match+0x6>
 800cc38:	2000      	movs	r0, #0
 800cc3a:	e7f3      	b.n	800cc24 <__match+0x10>

0800cc3c <__hexnan>:
 800cc3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc40:	680b      	ldr	r3, [r1, #0]
 800cc42:	6801      	ldr	r1, [r0, #0]
 800cc44:	115e      	asrs	r6, r3, #5
 800cc46:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cc4a:	f013 031f 	ands.w	r3, r3, #31
 800cc4e:	b087      	sub	sp, #28
 800cc50:	bf18      	it	ne
 800cc52:	3604      	addne	r6, #4
 800cc54:	2500      	movs	r5, #0
 800cc56:	1f37      	subs	r7, r6, #4
 800cc58:	4682      	mov	sl, r0
 800cc5a:	4690      	mov	r8, r2
 800cc5c:	9301      	str	r3, [sp, #4]
 800cc5e:	f846 5c04 	str.w	r5, [r6, #-4]
 800cc62:	46b9      	mov	r9, r7
 800cc64:	463c      	mov	r4, r7
 800cc66:	9502      	str	r5, [sp, #8]
 800cc68:	46ab      	mov	fp, r5
 800cc6a:	784a      	ldrb	r2, [r1, #1]
 800cc6c:	1c4b      	adds	r3, r1, #1
 800cc6e:	9303      	str	r3, [sp, #12]
 800cc70:	b342      	cbz	r2, 800ccc4 <__hexnan+0x88>
 800cc72:	4610      	mov	r0, r2
 800cc74:	9105      	str	r1, [sp, #20]
 800cc76:	9204      	str	r2, [sp, #16]
 800cc78:	f7ff fd76 	bl	800c768 <__hexdig_fun>
 800cc7c:	2800      	cmp	r0, #0
 800cc7e:	d14f      	bne.n	800cd20 <__hexnan+0xe4>
 800cc80:	9a04      	ldr	r2, [sp, #16]
 800cc82:	9905      	ldr	r1, [sp, #20]
 800cc84:	2a20      	cmp	r2, #32
 800cc86:	d818      	bhi.n	800ccba <__hexnan+0x7e>
 800cc88:	9b02      	ldr	r3, [sp, #8]
 800cc8a:	459b      	cmp	fp, r3
 800cc8c:	dd13      	ble.n	800ccb6 <__hexnan+0x7a>
 800cc8e:	454c      	cmp	r4, r9
 800cc90:	d206      	bcs.n	800cca0 <__hexnan+0x64>
 800cc92:	2d07      	cmp	r5, #7
 800cc94:	dc04      	bgt.n	800cca0 <__hexnan+0x64>
 800cc96:	462a      	mov	r2, r5
 800cc98:	4649      	mov	r1, r9
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	f7ff ffa8 	bl	800cbf0 <L_shift>
 800cca0:	4544      	cmp	r4, r8
 800cca2:	d950      	bls.n	800cd46 <__hexnan+0x10a>
 800cca4:	2300      	movs	r3, #0
 800cca6:	f1a4 0904 	sub.w	r9, r4, #4
 800ccaa:	f844 3c04 	str.w	r3, [r4, #-4]
 800ccae:	f8cd b008 	str.w	fp, [sp, #8]
 800ccb2:	464c      	mov	r4, r9
 800ccb4:	461d      	mov	r5, r3
 800ccb6:	9903      	ldr	r1, [sp, #12]
 800ccb8:	e7d7      	b.n	800cc6a <__hexnan+0x2e>
 800ccba:	2a29      	cmp	r2, #41	; 0x29
 800ccbc:	d155      	bne.n	800cd6a <__hexnan+0x12e>
 800ccbe:	3102      	adds	r1, #2
 800ccc0:	f8ca 1000 	str.w	r1, [sl]
 800ccc4:	f1bb 0f00 	cmp.w	fp, #0
 800ccc8:	d04f      	beq.n	800cd6a <__hexnan+0x12e>
 800ccca:	454c      	cmp	r4, r9
 800cccc:	d206      	bcs.n	800ccdc <__hexnan+0xa0>
 800ccce:	2d07      	cmp	r5, #7
 800ccd0:	dc04      	bgt.n	800ccdc <__hexnan+0xa0>
 800ccd2:	462a      	mov	r2, r5
 800ccd4:	4649      	mov	r1, r9
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	f7ff ff8a 	bl	800cbf0 <L_shift>
 800ccdc:	4544      	cmp	r4, r8
 800ccde:	d934      	bls.n	800cd4a <__hexnan+0x10e>
 800cce0:	f1a8 0204 	sub.w	r2, r8, #4
 800cce4:	4623      	mov	r3, r4
 800cce6:	f853 1b04 	ldr.w	r1, [r3], #4
 800ccea:	f842 1f04 	str.w	r1, [r2, #4]!
 800ccee:	429f      	cmp	r7, r3
 800ccf0:	d2f9      	bcs.n	800cce6 <__hexnan+0xaa>
 800ccf2:	1b3b      	subs	r3, r7, r4
 800ccf4:	f023 0303 	bic.w	r3, r3, #3
 800ccf8:	3304      	adds	r3, #4
 800ccfa:	3e03      	subs	r6, #3
 800ccfc:	3401      	adds	r4, #1
 800ccfe:	42a6      	cmp	r6, r4
 800cd00:	bf38      	it	cc
 800cd02:	2304      	movcc	r3, #4
 800cd04:	4443      	add	r3, r8
 800cd06:	2200      	movs	r2, #0
 800cd08:	f843 2b04 	str.w	r2, [r3], #4
 800cd0c:	429f      	cmp	r7, r3
 800cd0e:	d2fb      	bcs.n	800cd08 <__hexnan+0xcc>
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	b91b      	cbnz	r3, 800cd1c <__hexnan+0xe0>
 800cd14:	4547      	cmp	r7, r8
 800cd16:	d126      	bne.n	800cd66 <__hexnan+0x12a>
 800cd18:	2301      	movs	r3, #1
 800cd1a:	603b      	str	r3, [r7, #0]
 800cd1c:	2005      	movs	r0, #5
 800cd1e:	e025      	b.n	800cd6c <__hexnan+0x130>
 800cd20:	3501      	adds	r5, #1
 800cd22:	2d08      	cmp	r5, #8
 800cd24:	f10b 0b01 	add.w	fp, fp, #1
 800cd28:	dd06      	ble.n	800cd38 <__hexnan+0xfc>
 800cd2a:	4544      	cmp	r4, r8
 800cd2c:	d9c3      	bls.n	800ccb6 <__hexnan+0x7a>
 800cd2e:	2300      	movs	r3, #0
 800cd30:	f844 3c04 	str.w	r3, [r4, #-4]
 800cd34:	2501      	movs	r5, #1
 800cd36:	3c04      	subs	r4, #4
 800cd38:	6822      	ldr	r2, [r4, #0]
 800cd3a:	f000 000f 	and.w	r0, r0, #15
 800cd3e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cd42:	6020      	str	r0, [r4, #0]
 800cd44:	e7b7      	b.n	800ccb6 <__hexnan+0x7a>
 800cd46:	2508      	movs	r5, #8
 800cd48:	e7b5      	b.n	800ccb6 <__hexnan+0x7a>
 800cd4a:	9b01      	ldr	r3, [sp, #4]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d0df      	beq.n	800cd10 <__hexnan+0xd4>
 800cd50:	f1c3 0320 	rsb	r3, r3, #32
 800cd54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cd58:	40da      	lsrs	r2, r3
 800cd5a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cd5e:	4013      	ands	r3, r2
 800cd60:	f846 3c04 	str.w	r3, [r6, #-4]
 800cd64:	e7d4      	b.n	800cd10 <__hexnan+0xd4>
 800cd66:	3f04      	subs	r7, #4
 800cd68:	e7d2      	b.n	800cd10 <__hexnan+0xd4>
 800cd6a:	2004      	movs	r0, #4
 800cd6c:	b007      	add	sp, #28
 800cd6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cd72 <__ssputs_r>:
 800cd72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd76:	688e      	ldr	r6, [r1, #8]
 800cd78:	461f      	mov	r7, r3
 800cd7a:	42be      	cmp	r6, r7
 800cd7c:	680b      	ldr	r3, [r1, #0]
 800cd7e:	4682      	mov	sl, r0
 800cd80:	460c      	mov	r4, r1
 800cd82:	4690      	mov	r8, r2
 800cd84:	d82c      	bhi.n	800cde0 <__ssputs_r+0x6e>
 800cd86:	898a      	ldrh	r2, [r1, #12]
 800cd88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cd8c:	d026      	beq.n	800cddc <__ssputs_r+0x6a>
 800cd8e:	6965      	ldr	r5, [r4, #20]
 800cd90:	6909      	ldr	r1, [r1, #16]
 800cd92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd96:	eba3 0901 	sub.w	r9, r3, r1
 800cd9a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd9e:	1c7b      	adds	r3, r7, #1
 800cda0:	444b      	add	r3, r9
 800cda2:	106d      	asrs	r5, r5, #1
 800cda4:	429d      	cmp	r5, r3
 800cda6:	bf38      	it	cc
 800cda8:	461d      	movcc	r5, r3
 800cdaa:	0553      	lsls	r3, r2, #21
 800cdac:	d527      	bpl.n	800cdfe <__ssputs_r+0x8c>
 800cdae:	4629      	mov	r1, r5
 800cdb0:	f000 f960 	bl	800d074 <_malloc_r>
 800cdb4:	4606      	mov	r6, r0
 800cdb6:	b360      	cbz	r0, 800ce12 <__ssputs_r+0xa0>
 800cdb8:	6921      	ldr	r1, [r4, #16]
 800cdba:	464a      	mov	r2, r9
 800cdbc:	f7fe fd9d 	bl	800b8fa <memcpy>
 800cdc0:	89a3      	ldrh	r3, [r4, #12]
 800cdc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cdc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cdca:	81a3      	strh	r3, [r4, #12]
 800cdcc:	6126      	str	r6, [r4, #16]
 800cdce:	6165      	str	r5, [r4, #20]
 800cdd0:	444e      	add	r6, r9
 800cdd2:	eba5 0509 	sub.w	r5, r5, r9
 800cdd6:	6026      	str	r6, [r4, #0]
 800cdd8:	60a5      	str	r5, [r4, #8]
 800cdda:	463e      	mov	r6, r7
 800cddc:	42be      	cmp	r6, r7
 800cdde:	d900      	bls.n	800cde2 <__ssputs_r+0x70>
 800cde0:	463e      	mov	r6, r7
 800cde2:	6820      	ldr	r0, [r4, #0]
 800cde4:	4632      	mov	r2, r6
 800cde6:	4641      	mov	r1, r8
 800cde8:	f000 ffbc 	bl	800dd64 <memmove>
 800cdec:	68a3      	ldr	r3, [r4, #8]
 800cdee:	1b9b      	subs	r3, r3, r6
 800cdf0:	60a3      	str	r3, [r4, #8]
 800cdf2:	6823      	ldr	r3, [r4, #0]
 800cdf4:	4433      	add	r3, r6
 800cdf6:	6023      	str	r3, [r4, #0]
 800cdf8:	2000      	movs	r0, #0
 800cdfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdfe:	462a      	mov	r2, r5
 800ce00:	f000 ff74 	bl	800dcec <_realloc_r>
 800ce04:	4606      	mov	r6, r0
 800ce06:	2800      	cmp	r0, #0
 800ce08:	d1e0      	bne.n	800cdcc <__ssputs_r+0x5a>
 800ce0a:	6921      	ldr	r1, [r4, #16]
 800ce0c:	4650      	mov	r0, sl
 800ce0e:	f7ff fc0d 	bl	800c62c <_free_r>
 800ce12:	230c      	movs	r3, #12
 800ce14:	f8ca 3000 	str.w	r3, [sl]
 800ce18:	89a3      	ldrh	r3, [r4, #12]
 800ce1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce1e:	81a3      	strh	r3, [r4, #12]
 800ce20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce24:	e7e9      	b.n	800cdfa <__ssputs_r+0x88>
	...

0800ce28 <_svfiprintf_r>:
 800ce28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce2c:	4698      	mov	r8, r3
 800ce2e:	898b      	ldrh	r3, [r1, #12]
 800ce30:	061b      	lsls	r3, r3, #24
 800ce32:	b09d      	sub	sp, #116	; 0x74
 800ce34:	4607      	mov	r7, r0
 800ce36:	460d      	mov	r5, r1
 800ce38:	4614      	mov	r4, r2
 800ce3a:	d50e      	bpl.n	800ce5a <_svfiprintf_r+0x32>
 800ce3c:	690b      	ldr	r3, [r1, #16]
 800ce3e:	b963      	cbnz	r3, 800ce5a <_svfiprintf_r+0x32>
 800ce40:	2140      	movs	r1, #64	; 0x40
 800ce42:	f000 f917 	bl	800d074 <_malloc_r>
 800ce46:	6028      	str	r0, [r5, #0]
 800ce48:	6128      	str	r0, [r5, #16]
 800ce4a:	b920      	cbnz	r0, 800ce56 <_svfiprintf_r+0x2e>
 800ce4c:	230c      	movs	r3, #12
 800ce4e:	603b      	str	r3, [r7, #0]
 800ce50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce54:	e0d0      	b.n	800cff8 <_svfiprintf_r+0x1d0>
 800ce56:	2340      	movs	r3, #64	; 0x40
 800ce58:	616b      	str	r3, [r5, #20]
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	9309      	str	r3, [sp, #36]	; 0x24
 800ce5e:	2320      	movs	r3, #32
 800ce60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ce64:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce68:	2330      	movs	r3, #48	; 0x30
 800ce6a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d010 <_svfiprintf_r+0x1e8>
 800ce6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ce72:	f04f 0901 	mov.w	r9, #1
 800ce76:	4623      	mov	r3, r4
 800ce78:	469a      	mov	sl, r3
 800ce7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce7e:	b10a      	cbz	r2, 800ce84 <_svfiprintf_r+0x5c>
 800ce80:	2a25      	cmp	r2, #37	; 0x25
 800ce82:	d1f9      	bne.n	800ce78 <_svfiprintf_r+0x50>
 800ce84:	ebba 0b04 	subs.w	fp, sl, r4
 800ce88:	d00b      	beq.n	800cea2 <_svfiprintf_r+0x7a>
 800ce8a:	465b      	mov	r3, fp
 800ce8c:	4622      	mov	r2, r4
 800ce8e:	4629      	mov	r1, r5
 800ce90:	4638      	mov	r0, r7
 800ce92:	f7ff ff6e 	bl	800cd72 <__ssputs_r>
 800ce96:	3001      	adds	r0, #1
 800ce98:	f000 80a9 	beq.w	800cfee <_svfiprintf_r+0x1c6>
 800ce9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce9e:	445a      	add	r2, fp
 800cea0:	9209      	str	r2, [sp, #36]	; 0x24
 800cea2:	f89a 3000 	ldrb.w	r3, [sl]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	f000 80a1 	beq.w	800cfee <_svfiprintf_r+0x1c6>
 800ceac:	2300      	movs	r3, #0
 800ceae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ceb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ceb6:	f10a 0a01 	add.w	sl, sl, #1
 800ceba:	9304      	str	r3, [sp, #16]
 800cebc:	9307      	str	r3, [sp, #28]
 800cebe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cec2:	931a      	str	r3, [sp, #104]	; 0x68
 800cec4:	4654      	mov	r4, sl
 800cec6:	2205      	movs	r2, #5
 800cec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cecc:	4850      	ldr	r0, [pc, #320]	; (800d010 <_svfiprintf_r+0x1e8>)
 800cece:	f7f3 f997 	bl	8000200 <memchr>
 800ced2:	9a04      	ldr	r2, [sp, #16]
 800ced4:	b9d8      	cbnz	r0, 800cf0e <_svfiprintf_r+0xe6>
 800ced6:	06d0      	lsls	r0, r2, #27
 800ced8:	bf44      	itt	mi
 800ceda:	2320      	movmi	r3, #32
 800cedc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cee0:	0711      	lsls	r1, r2, #28
 800cee2:	bf44      	itt	mi
 800cee4:	232b      	movmi	r3, #43	; 0x2b
 800cee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ceea:	f89a 3000 	ldrb.w	r3, [sl]
 800ceee:	2b2a      	cmp	r3, #42	; 0x2a
 800cef0:	d015      	beq.n	800cf1e <_svfiprintf_r+0xf6>
 800cef2:	9a07      	ldr	r2, [sp, #28]
 800cef4:	4654      	mov	r4, sl
 800cef6:	2000      	movs	r0, #0
 800cef8:	f04f 0c0a 	mov.w	ip, #10
 800cefc:	4621      	mov	r1, r4
 800cefe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf02:	3b30      	subs	r3, #48	; 0x30
 800cf04:	2b09      	cmp	r3, #9
 800cf06:	d94d      	bls.n	800cfa4 <_svfiprintf_r+0x17c>
 800cf08:	b1b0      	cbz	r0, 800cf38 <_svfiprintf_r+0x110>
 800cf0a:	9207      	str	r2, [sp, #28]
 800cf0c:	e014      	b.n	800cf38 <_svfiprintf_r+0x110>
 800cf0e:	eba0 0308 	sub.w	r3, r0, r8
 800cf12:	fa09 f303 	lsl.w	r3, r9, r3
 800cf16:	4313      	orrs	r3, r2
 800cf18:	9304      	str	r3, [sp, #16]
 800cf1a:	46a2      	mov	sl, r4
 800cf1c:	e7d2      	b.n	800cec4 <_svfiprintf_r+0x9c>
 800cf1e:	9b03      	ldr	r3, [sp, #12]
 800cf20:	1d19      	adds	r1, r3, #4
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	9103      	str	r1, [sp, #12]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	bfbb      	ittet	lt
 800cf2a:	425b      	neglt	r3, r3
 800cf2c:	f042 0202 	orrlt.w	r2, r2, #2
 800cf30:	9307      	strge	r3, [sp, #28]
 800cf32:	9307      	strlt	r3, [sp, #28]
 800cf34:	bfb8      	it	lt
 800cf36:	9204      	strlt	r2, [sp, #16]
 800cf38:	7823      	ldrb	r3, [r4, #0]
 800cf3a:	2b2e      	cmp	r3, #46	; 0x2e
 800cf3c:	d10c      	bne.n	800cf58 <_svfiprintf_r+0x130>
 800cf3e:	7863      	ldrb	r3, [r4, #1]
 800cf40:	2b2a      	cmp	r3, #42	; 0x2a
 800cf42:	d134      	bne.n	800cfae <_svfiprintf_r+0x186>
 800cf44:	9b03      	ldr	r3, [sp, #12]
 800cf46:	1d1a      	adds	r2, r3, #4
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	9203      	str	r2, [sp, #12]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	bfb8      	it	lt
 800cf50:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cf54:	3402      	adds	r4, #2
 800cf56:	9305      	str	r3, [sp, #20]
 800cf58:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d020 <_svfiprintf_r+0x1f8>
 800cf5c:	7821      	ldrb	r1, [r4, #0]
 800cf5e:	2203      	movs	r2, #3
 800cf60:	4650      	mov	r0, sl
 800cf62:	f7f3 f94d 	bl	8000200 <memchr>
 800cf66:	b138      	cbz	r0, 800cf78 <_svfiprintf_r+0x150>
 800cf68:	9b04      	ldr	r3, [sp, #16]
 800cf6a:	eba0 000a 	sub.w	r0, r0, sl
 800cf6e:	2240      	movs	r2, #64	; 0x40
 800cf70:	4082      	lsls	r2, r0
 800cf72:	4313      	orrs	r3, r2
 800cf74:	3401      	adds	r4, #1
 800cf76:	9304      	str	r3, [sp, #16]
 800cf78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf7c:	4825      	ldr	r0, [pc, #148]	; (800d014 <_svfiprintf_r+0x1ec>)
 800cf7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf82:	2206      	movs	r2, #6
 800cf84:	f7f3 f93c 	bl	8000200 <memchr>
 800cf88:	2800      	cmp	r0, #0
 800cf8a:	d038      	beq.n	800cffe <_svfiprintf_r+0x1d6>
 800cf8c:	4b22      	ldr	r3, [pc, #136]	; (800d018 <_svfiprintf_r+0x1f0>)
 800cf8e:	bb1b      	cbnz	r3, 800cfd8 <_svfiprintf_r+0x1b0>
 800cf90:	9b03      	ldr	r3, [sp, #12]
 800cf92:	3307      	adds	r3, #7
 800cf94:	f023 0307 	bic.w	r3, r3, #7
 800cf98:	3308      	adds	r3, #8
 800cf9a:	9303      	str	r3, [sp, #12]
 800cf9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf9e:	4433      	add	r3, r6
 800cfa0:	9309      	str	r3, [sp, #36]	; 0x24
 800cfa2:	e768      	b.n	800ce76 <_svfiprintf_r+0x4e>
 800cfa4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfa8:	460c      	mov	r4, r1
 800cfaa:	2001      	movs	r0, #1
 800cfac:	e7a6      	b.n	800cefc <_svfiprintf_r+0xd4>
 800cfae:	2300      	movs	r3, #0
 800cfb0:	3401      	adds	r4, #1
 800cfb2:	9305      	str	r3, [sp, #20]
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	f04f 0c0a 	mov.w	ip, #10
 800cfba:	4620      	mov	r0, r4
 800cfbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfc0:	3a30      	subs	r2, #48	; 0x30
 800cfc2:	2a09      	cmp	r2, #9
 800cfc4:	d903      	bls.n	800cfce <_svfiprintf_r+0x1a6>
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d0c6      	beq.n	800cf58 <_svfiprintf_r+0x130>
 800cfca:	9105      	str	r1, [sp, #20]
 800cfcc:	e7c4      	b.n	800cf58 <_svfiprintf_r+0x130>
 800cfce:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfd2:	4604      	mov	r4, r0
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	e7f0      	b.n	800cfba <_svfiprintf_r+0x192>
 800cfd8:	ab03      	add	r3, sp, #12
 800cfda:	9300      	str	r3, [sp, #0]
 800cfdc:	462a      	mov	r2, r5
 800cfde:	4b0f      	ldr	r3, [pc, #60]	; (800d01c <_svfiprintf_r+0x1f4>)
 800cfe0:	a904      	add	r1, sp, #16
 800cfe2:	4638      	mov	r0, r7
 800cfe4:	f7fc fe9a 	bl	8009d1c <_printf_float>
 800cfe8:	1c42      	adds	r2, r0, #1
 800cfea:	4606      	mov	r6, r0
 800cfec:	d1d6      	bne.n	800cf9c <_svfiprintf_r+0x174>
 800cfee:	89ab      	ldrh	r3, [r5, #12]
 800cff0:	065b      	lsls	r3, r3, #25
 800cff2:	f53f af2d 	bmi.w	800ce50 <_svfiprintf_r+0x28>
 800cff6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cff8:	b01d      	add	sp, #116	; 0x74
 800cffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cffe:	ab03      	add	r3, sp, #12
 800d000:	9300      	str	r3, [sp, #0]
 800d002:	462a      	mov	r2, r5
 800d004:	4b05      	ldr	r3, [pc, #20]	; (800d01c <_svfiprintf_r+0x1f4>)
 800d006:	a904      	add	r1, sp, #16
 800d008:	4638      	mov	r0, r7
 800d00a:	f7fd f92b 	bl	800a264 <_printf_i>
 800d00e:	e7eb      	b.n	800cfe8 <_svfiprintf_r+0x1c0>
 800d010:	0800e876 	.word	0x0800e876
 800d014:	0800e880 	.word	0x0800e880
 800d018:	08009d1d 	.word	0x08009d1d
 800d01c:	0800cd73 	.word	0x0800cd73
 800d020:	0800e87c 	.word	0x0800e87c

0800d024 <malloc>:
 800d024:	4b02      	ldr	r3, [pc, #8]	; (800d030 <malloc+0xc>)
 800d026:	4601      	mov	r1, r0
 800d028:	6818      	ldr	r0, [r3, #0]
 800d02a:	f000 b823 	b.w	800d074 <_malloc_r>
 800d02e:	bf00      	nop
 800d030:	2000025c 	.word	0x2000025c

0800d034 <sbrk_aligned>:
 800d034:	b570      	push	{r4, r5, r6, lr}
 800d036:	4e0e      	ldr	r6, [pc, #56]	; (800d070 <sbrk_aligned+0x3c>)
 800d038:	460c      	mov	r4, r1
 800d03a:	6831      	ldr	r1, [r6, #0]
 800d03c:	4605      	mov	r5, r0
 800d03e:	b911      	cbnz	r1, 800d046 <sbrk_aligned+0x12>
 800d040:	f000 fede 	bl	800de00 <_sbrk_r>
 800d044:	6030      	str	r0, [r6, #0]
 800d046:	4621      	mov	r1, r4
 800d048:	4628      	mov	r0, r5
 800d04a:	f000 fed9 	bl	800de00 <_sbrk_r>
 800d04e:	1c43      	adds	r3, r0, #1
 800d050:	d00a      	beq.n	800d068 <sbrk_aligned+0x34>
 800d052:	1cc4      	adds	r4, r0, #3
 800d054:	f024 0403 	bic.w	r4, r4, #3
 800d058:	42a0      	cmp	r0, r4
 800d05a:	d007      	beq.n	800d06c <sbrk_aligned+0x38>
 800d05c:	1a21      	subs	r1, r4, r0
 800d05e:	4628      	mov	r0, r5
 800d060:	f000 fece 	bl	800de00 <_sbrk_r>
 800d064:	3001      	adds	r0, #1
 800d066:	d101      	bne.n	800d06c <sbrk_aligned+0x38>
 800d068:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d06c:	4620      	mov	r0, r4
 800d06e:	bd70      	pop	{r4, r5, r6, pc}
 800d070:	20001640 	.word	0x20001640

0800d074 <_malloc_r>:
 800d074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d078:	1ccd      	adds	r5, r1, #3
 800d07a:	f025 0503 	bic.w	r5, r5, #3
 800d07e:	3508      	adds	r5, #8
 800d080:	2d0c      	cmp	r5, #12
 800d082:	bf38      	it	cc
 800d084:	250c      	movcc	r5, #12
 800d086:	2d00      	cmp	r5, #0
 800d088:	4607      	mov	r7, r0
 800d08a:	db01      	blt.n	800d090 <_malloc_r+0x1c>
 800d08c:	42a9      	cmp	r1, r5
 800d08e:	d905      	bls.n	800d09c <_malloc_r+0x28>
 800d090:	230c      	movs	r3, #12
 800d092:	603b      	str	r3, [r7, #0]
 800d094:	2600      	movs	r6, #0
 800d096:	4630      	mov	r0, r6
 800d098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d09c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d170 <_malloc_r+0xfc>
 800d0a0:	f000 f928 	bl	800d2f4 <__malloc_lock>
 800d0a4:	f8d8 3000 	ldr.w	r3, [r8]
 800d0a8:	461c      	mov	r4, r3
 800d0aa:	bb5c      	cbnz	r4, 800d104 <_malloc_r+0x90>
 800d0ac:	4629      	mov	r1, r5
 800d0ae:	4638      	mov	r0, r7
 800d0b0:	f7ff ffc0 	bl	800d034 <sbrk_aligned>
 800d0b4:	1c43      	adds	r3, r0, #1
 800d0b6:	4604      	mov	r4, r0
 800d0b8:	d155      	bne.n	800d166 <_malloc_r+0xf2>
 800d0ba:	f8d8 4000 	ldr.w	r4, [r8]
 800d0be:	4626      	mov	r6, r4
 800d0c0:	2e00      	cmp	r6, #0
 800d0c2:	d145      	bne.n	800d150 <_malloc_r+0xdc>
 800d0c4:	2c00      	cmp	r4, #0
 800d0c6:	d048      	beq.n	800d15a <_malloc_r+0xe6>
 800d0c8:	6823      	ldr	r3, [r4, #0]
 800d0ca:	4631      	mov	r1, r6
 800d0cc:	4638      	mov	r0, r7
 800d0ce:	eb04 0903 	add.w	r9, r4, r3
 800d0d2:	f000 fe95 	bl	800de00 <_sbrk_r>
 800d0d6:	4581      	cmp	r9, r0
 800d0d8:	d13f      	bne.n	800d15a <_malloc_r+0xe6>
 800d0da:	6821      	ldr	r1, [r4, #0]
 800d0dc:	1a6d      	subs	r5, r5, r1
 800d0de:	4629      	mov	r1, r5
 800d0e0:	4638      	mov	r0, r7
 800d0e2:	f7ff ffa7 	bl	800d034 <sbrk_aligned>
 800d0e6:	3001      	adds	r0, #1
 800d0e8:	d037      	beq.n	800d15a <_malloc_r+0xe6>
 800d0ea:	6823      	ldr	r3, [r4, #0]
 800d0ec:	442b      	add	r3, r5
 800d0ee:	6023      	str	r3, [r4, #0]
 800d0f0:	f8d8 3000 	ldr.w	r3, [r8]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d038      	beq.n	800d16a <_malloc_r+0xf6>
 800d0f8:	685a      	ldr	r2, [r3, #4]
 800d0fa:	42a2      	cmp	r2, r4
 800d0fc:	d12b      	bne.n	800d156 <_malloc_r+0xe2>
 800d0fe:	2200      	movs	r2, #0
 800d100:	605a      	str	r2, [r3, #4]
 800d102:	e00f      	b.n	800d124 <_malloc_r+0xb0>
 800d104:	6822      	ldr	r2, [r4, #0]
 800d106:	1b52      	subs	r2, r2, r5
 800d108:	d41f      	bmi.n	800d14a <_malloc_r+0xd6>
 800d10a:	2a0b      	cmp	r2, #11
 800d10c:	d917      	bls.n	800d13e <_malloc_r+0xca>
 800d10e:	1961      	adds	r1, r4, r5
 800d110:	42a3      	cmp	r3, r4
 800d112:	6025      	str	r5, [r4, #0]
 800d114:	bf18      	it	ne
 800d116:	6059      	strne	r1, [r3, #4]
 800d118:	6863      	ldr	r3, [r4, #4]
 800d11a:	bf08      	it	eq
 800d11c:	f8c8 1000 	streq.w	r1, [r8]
 800d120:	5162      	str	r2, [r4, r5]
 800d122:	604b      	str	r3, [r1, #4]
 800d124:	4638      	mov	r0, r7
 800d126:	f104 060b 	add.w	r6, r4, #11
 800d12a:	f000 f8e9 	bl	800d300 <__malloc_unlock>
 800d12e:	f026 0607 	bic.w	r6, r6, #7
 800d132:	1d23      	adds	r3, r4, #4
 800d134:	1af2      	subs	r2, r6, r3
 800d136:	d0ae      	beq.n	800d096 <_malloc_r+0x22>
 800d138:	1b9b      	subs	r3, r3, r6
 800d13a:	50a3      	str	r3, [r4, r2]
 800d13c:	e7ab      	b.n	800d096 <_malloc_r+0x22>
 800d13e:	42a3      	cmp	r3, r4
 800d140:	6862      	ldr	r2, [r4, #4]
 800d142:	d1dd      	bne.n	800d100 <_malloc_r+0x8c>
 800d144:	f8c8 2000 	str.w	r2, [r8]
 800d148:	e7ec      	b.n	800d124 <_malloc_r+0xb0>
 800d14a:	4623      	mov	r3, r4
 800d14c:	6864      	ldr	r4, [r4, #4]
 800d14e:	e7ac      	b.n	800d0aa <_malloc_r+0x36>
 800d150:	4634      	mov	r4, r6
 800d152:	6876      	ldr	r6, [r6, #4]
 800d154:	e7b4      	b.n	800d0c0 <_malloc_r+0x4c>
 800d156:	4613      	mov	r3, r2
 800d158:	e7cc      	b.n	800d0f4 <_malloc_r+0x80>
 800d15a:	230c      	movs	r3, #12
 800d15c:	603b      	str	r3, [r7, #0]
 800d15e:	4638      	mov	r0, r7
 800d160:	f000 f8ce 	bl	800d300 <__malloc_unlock>
 800d164:	e797      	b.n	800d096 <_malloc_r+0x22>
 800d166:	6025      	str	r5, [r4, #0]
 800d168:	e7dc      	b.n	800d124 <_malloc_r+0xb0>
 800d16a:	605b      	str	r3, [r3, #4]
 800d16c:	deff      	udf	#255	; 0xff
 800d16e:	bf00      	nop
 800d170:	2000163c 	.word	0x2000163c

0800d174 <__ascii_mbtowc>:
 800d174:	b082      	sub	sp, #8
 800d176:	b901      	cbnz	r1, 800d17a <__ascii_mbtowc+0x6>
 800d178:	a901      	add	r1, sp, #4
 800d17a:	b142      	cbz	r2, 800d18e <__ascii_mbtowc+0x1a>
 800d17c:	b14b      	cbz	r3, 800d192 <__ascii_mbtowc+0x1e>
 800d17e:	7813      	ldrb	r3, [r2, #0]
 800d180:	600b      	str	r3, [r1, #0]
 800d182:	7812      	ldrb	r2, [r2, #0]
 800d184:	1e10      	subs	r0, r2, #0
 800d186:	bf18      	it	ne
 800d188:	2001      	movne	r0, #1
 800d18a:	b002      	add	sp, #8
 800d18c:	4770      	bx	lr
 800d18e:	4610      	mov	r0, r2
 800d190:	e7fb      	b.n	800d18a <__ascii_mbtowc+0x16>
 800d192:	f06f 0001 	mvn.w	r0, #1
 800d196:	e7f8      	b.n	800d18a <__ascii_mbtowc+0x16>

0800d198 <__sflush_r>:
 800d198:	898a      	ldrh	r2, [r1, #12]
 800d19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d19e:	4605      	mov	r5, r0
 800d1a0:	0710      	lsls	r0, r2, #28
 800d1a2:	460c      	mov	r4, r1
 800d1a4:	d458      	bmi.n	800d258 <__sflush_r+0xc0>
 800d1a6:	684b      	ldr	r3, [r1, #4]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	dc05      	bgt.n	800d1b8 <__sflush_r+0x20>
 800d1ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	dc02      	bgt.n	800d1b8 <__sflush_r+0x20>
 800d1b2:	2000      	movs	r0, #0
 800d1b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d1ba:	2e00      	cmp	r6, #0
 800d1bc:	d0f9      	beq.n	800d1b2 <__sflush_r+0x1a>
 800d1be:	2300      	movs	r3, #0
 800d1c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d1c4:	682f      	ldr	r7, [r5, #0]
 800d1c6:	6a21      	ldr	r1, [r4, #32]
 800d1c8:	602b      	str	r3, [r5, #0]
 800d1ca:	d032      	beq.n	800d232 <__sflush_r+0x9a>
 800d1cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d1ce:	89a3      	ldrh	r3, [r4, #12]
 800d1d0:	075a      	lsls	r2, r3, #29
 800d1d2:	d505      	bpl.n	800d1e0 <__sflush_r+0x48>
 800d1d4:	6863      	ldr	r3, [r4, #4]
 800d1d6:	1ac0      	subs	r0, r0, r3
 800d1d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d1da:	b10b      	cbz	r3, 800d1e0 <__sflush_r+0x48>
 800d1dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d1de:	1ac0      	subs	r0, r0, r3
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d1e6:	6a21      	ldr	r1, [r4, #32]
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	47b0      	blx	r6
 800d1ec:	1c43      	adds	r3, r0, #1
 800d1ee:	89a3      	ldrh	r3, [r4, #12]
 800d1f0:	d106      	bne.n	800d200 <__sflush_r+0x68>
 800d1f2:	6829      	ldr	r1, [r5, #0]
 800d1f4:	291d      	cmp	r1, #29
 800d1f6:	d82b      	bhi.n	800d250 <__sflush_r+0xb8>
 800d1f8:	4a29      	ldr	r2, [pc, #164]	; (800d2a0 <__sflush_r+0x108>)
 800d1fa:	410a      	asrs	r2, r1
 800d1fc:	07d6      	lsls	r6, r2, #31
 800d1fe:	d427      	bmi.n	800d250 <__sflush_r+0xb8>
 800d200:	2200      	movs	r2, #0
 800d202:	6062      	str	r2, [r4, #4]
 800d204:	04d9      	lsls	r1, r3, #19
 800d206:	6922      	ldr	r2, [r4, #16]
 800d208:	6022      	str	r2, [r4, #0]
 800d20a:	d504      	bpl.n	800d216 <__sflush_r+0x7e>
 800d20c:	1c42      	adds	r2, r0, #1
 800d20e:	d101      	bne.n	800d214 <__sflush_r+0x7c>
 800d210:	682b      	ldr	r3, [r5, #0]
 800d212:	b903      	cbnz	r3, 800d216 <__sflush_r+0x7e>
 800d214:	6560      	str	r0, [r4, #84]	; 0x54
 800d216:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d218:	602f      	str	r7, [r5, #0]
 800d21a:	2900      	cmp	r1, #0
 800d21c:	d0c9      	beq.n	800d1b2 <__sflush_r+0x1a>
 800d21e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d222:	4299      	cmp	r1, r3
 800d224:	d002      	beq.n	800d22c <__sflush_r+0x94>
 800d226:	4628      	mov	r0, r5
 800d228:	f7ff fa00 	bl	800c62c <_free_r>
 800d22c:	2000      	movs	r0, #0
 800d22e:	6360      	str	r0, [r4, #52]	; 0x34
 800d230:	e7c0      	b.n	800d1b4 <__sflush_r+0x1c>
 800d232:	2301      	movs	r3, #1
 800d234:	4628      	mov	r0, r5
 800d236:	47b0      	blx	r6
 800d238:	1c41      	adds	r1, r0, #1
 800d23a:	d1c8      	bne.n	800d1ce <__sflush_r+0x36>
 800d23c:	682b      	ldr	r3, [r5, #0]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d0c5      	beq.n	800d1ce <__sflush_r+0x36>
 800d242:	2b1d      	cmp	r3, #29
 800d244:	d001      	beq.n	800d24a <__sflush_r+0xb2>
 800d246:	2b16      	cmp	r3, #22
 800d248:	d101      	bne.n	800d24e <__sflush_r+0xb6>
 800d24a:	602f      	str	r7, [r5, #0]
 800d24c:	e7b1      	b.n	800d1b2 <__sflush_r+0x1a>
 800d24e:	89a3      	ldrh	r3, [r4, #12]
 800d250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d254:	81a3      	strh	r3, [r4, #12]
 800d256:	e7ad      	b.n	800d1b4 <__sflush_r+0x1c>
 800d258:	690f      	ldr	r7, [r1, #16]
 800d25a:	2f00      	cmp	r7, #0
 800d25c:	d0a9      	beq.n	800d1b2 <__sflush_r+0x1a>
 800d25e:	0793      	lsls	r3, r2, #30
 800d260:	680e      	ldr	r6, [r1, #0]
 800d262:	bf08      	it	eq
 800d264:	694b      	ldreq	r3, [r1, #20]
 800d266:	600f      	str	r7, [r1, #0]
 800d268:	bf18      	it	ne
 800d26a:	2300      	movne	r3, #0
 800d26c:	eba6 0807 	sub.w	r8, r6, r7
 800d270:	608b      	str	r3, [r1, #8]
 800d272:	f1b8 0f00 	cmp.w	r8, #0
 800d276:	dd9c      	ble.n	800d1b2 <__sflush_r+0x1a>
 800d278:	6a21      	ldr	r1, [r4, #32]
 800d27a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d27c:	4643      	mov	r3, r8
 800d27e:	463a      	mov	r2, r7
 800d280:	4628      	mov	r0, r5
 800d282:	47b0      	blx	r6
 800d284:	2800      	cmp	r0, #0
 800d286:	dc06      	bgt.n	800d296 <__sflush_r+0xfe>
 800d288:	89a3      	ldrh	r3, [r4, #12]
 800d28a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d28e:	81a3      	strh	r3, [r4, #12]
 800d290:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d294:	e78e      	b.n	800d1b4 <__sflush_r+0x1c>
 800d296:	4407      	add	r7, r0
 800d298:	eba8 0800 	sub.w	r8, r8, r0
 800d29c:	e7e9      	b.n	800d272 <__sflush_r+0xda>
 800d29e:	bf00      	nop
 800d2a0:	dfbffffe 	.word	0xdfbffffe

0800d2a4 <_fflush_r>:
 800d2a4:	b538      	push	{r3, r4, r5, lr}
 800d2a6:	690b      	ldr	r3, [r1, #16]
 800d2a8:	4605      	mov	r5, r0
 800d2aa:	460c      	mov	r4, r1
 800d2ac:	b913      	cbnz	r3, 800d2b4 <_fflush_r+0x10>
 800d2ae:	2500      	movs	r5, #0
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	bd38      	pop	{r3, r4, r5, pc}
 800d2b4:	b118      	cbz	r0, 800d2be <_fflush_r+0x1a>
 800d2b6:	6a03      	ldr	r3, [r0, #32]
 800d2b8:	b90b      	cbnz	r3, 800d2be <_fflush_r+0x1a>
 800d2ba:	f7fd fbb1 	bl	800aa20 <__sinit>
 800d2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d0f3      	beq.n	800d2ae <_fflush_r+0xa>
 800d2c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d2c8:	07d0      	lsls	r0, r2, #31
 800d2ca:	d404      	bmi.n	800d2d6 <_fflush_r+0x32>
 800d2cc:	0599      	lsls	r1, r3, #22
 800d2ce:	d402      	bmi.n	800d2d6 <_fflush_r+0x32>
 800d2d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2d2:	f7fe fb10 	bl	800b8f6 <__retarget_lock_acquire_recursive>
 800d2d6:	4628      	mov	r0, r5
 800d2d8:	4621      	mov	r1, r4
 800d2da:	f7ff ff5d 	bl	800d198 <__sflush_r>
 800d2de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d2e0:	07da      	lsls	r2, r3, #31
 800d2e2:	4605      	mov	r5, r0
 800d2e4:	d4e4      	bmi.n	800d2b0 <_fflush_r+0xc>
 800d2e6:	89a3      	ldrh	r3, [r4, #12]
 800d2e8:	059b      	lsls	r3, r3, #22
 800d2ea:	d4e1      	bmi.n	800d2b0 <_fflush_r+0xc>
 800d2ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2ee:	f7fe fb03 	bl	800b8f8 <__retarget_lock_release_recursive>
 800d2f2:	e7dd      	b.n	800d2b0 <_fflush_r+0xc>

0800d2f4 <__malloc_lock>:
 800d2f4:	4801      	ldr	r0, [pc, #4]	; (800d2fc <__malloc_lock+0x8>)
 800d2f6:	f7fe bafe 	b.w	800b8f6 <__retarget_lock_acquire_recursive>
 800d2fa:	bf00      	nop
 800d2fc:	20001638 	.word	0x20001638

0800d300 <__malloc_unlock>:
 800d300:	4801      	ldr	r0, [pc, #4]	; (800d308 <__malloc_unlock+0x8>)
 800d302:	f7fe baf9 	b.w	800b8f8 <__retarget_lock_release_recursive>
 800d306:	bf00      	nop
 800d308:	20001638 	.word	0x20001638

0800d30c <_Balloc>:
 800d30c:	b570      	push	{r4, r5, r6, lr}
 800d30e:	69c6      	ldr	r6, [r0, #28]
 800d310:	4604      	mov	r4, r0
 800d312:	460d      	mov	r5, r1
 800d314:	b976      	cbnz	r6, 800d334 <_Balloc+0x28>
 800d316:	2010      	movs	r0, #16
 800d318:	f7ff fe84 	bl	800d024 <malloc>
 800d31c:	4602      	mov	r2, r0
 800d31e:	61e0      	str	r0, [r4, #28]
 800d320:	b920      	cbnz	r0, 800d32c <_Balloc+0x20>
 800d322:	4b18      	ldr	r3, [pc, #96]	; (800d384 <_Balloc+0x78>)
 800d324:	4818      	ldr	r0, [pc, #96]	; (800d388 <_Balloc+0x7c>)
 800d326:	216b      	movs	r1, #107	; 0x6b
 800d328:	f000 fd8c 	bl	800de44 <__assert_func>
 800d32c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d330:	6006      	str	r6, [r0, #0]
 800d332:	60c6      	str	r6, [r0, #12]
 800d334:	69e6      	ldr	r6, [r4, #28]
 800d336:	68f3      	ldr	r3, [r6, #12]
 800d338:	b183      	cbz	r3, 800d35c <_Balloc+0x50>
 800d33a:	69e3      	ldr	r3, [r4, #28]
 800d33c:	68db      	ldr	r3, [r3, #12]
 800d33e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d342:	b9b8      	cbnz	r0, 800d374 <_Balloc+0x68>
 800d344:	2101      	movs	r1, #1
 800d346:	fa01 f605 	lsl.w	r6, r1, r5
 800d34a:	1d72      	adds	r2, r6, #5
 800d34c:	0092      	lsls	r2, r2, #2
 800d34e:	4620      	mov	r0, r4
 800d350:	f000 fd96 	bl	800de80 <_calloc_r>
 800d354:	b160      	cbz	r0, 800d370 <_Balloc+0x64>
 800d356:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d35a:	e00e      	b.n	800d37a <_Balloc+0x6e>
 800d35c:	2221      	movs	r2, #33	; 0x21
 800d35e:	2104      	movs	r1, #4
 800d360:	4620      	mov	r0, r4
 800d362:	f000 fd8d 	bl	800de80 <_calloc_r>
 800d366:	69e3      	ldr	r3, [r4, #28]
 800d368:	60f0      	str	r0, [r6, #12]
 800d36a:	68db      	ldr	r3, [r3, #12]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d1e4      	bne.n	800d33a <_Balloc+0x2e>
 800d370:	2000      	movs	r0, #0
 800d372:	bd70      	pop	{r4, r5, r6, pc}
 800d374:	6802      	ldr	r2, [r0, #0]
 800d376:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d37a:	2300      	movs	r3, #0
 800d37c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d380:	e7f7      	b.n	800d372 <_Balloc+0x66>
 800d382:	bf00      	nop
 800d384:	0800e796 	.word	0x0800e796
 800d388:	0800e887 	.word	0x0800e887

0800d38c <_Bfree>:
 800d38c:	b570      	push	{r4, r5, r6, lr}
 800d38e:	69c6      	ldr	r6, [r0, #28]
 800d390:	4605      	mov	r5, r0
 800d392:	460c      	mov	r4, r1
 800d394:	b976      	cbnz	r6, 800d3b4 <_Bfree+0x28>
 800d396:	2010      	movs	r0, #16
 800d398:	f7ff fe44 	bl	800d024 <malloc>
 800d39c:	4602      	mov	r2, r0
 800d39e:	61e8      	str	r0, [r5, #28]
 800d3a0:	b920      	cbnz	r0, 800d3ac <_Bfree+0x20>
 800d3a2:	4b09      	ldr	r3, [pc, #36]	; (800d3c8 <_Bfree+0x3c>)
 800d3a4:	4809      	ldr	r0, [pc, #36]	; (800d3cc <_Bfree+0x40>)
 800d3a6:	218f      	movs	r1, #143	; 0x8f
 800d3a8:	f000 fd4c 	bl	800de44 <__assert_func>
 800d3ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3b0:	6006      	str	r6, [r0, #0]
 800d3b2:	60c6      	str	r6, [r0, #12]
 800d3b4:	b13c      	cbz	r4, 800d3c6 <_Bfree+0x3a>
 800d3b6:	69eb      	ldr	r3, [r5, #28]
 800d3b8:	6862      	ldr	r2, [r4, #4]
 800d3ba:	68db      	ldr	r3, [r3, #12]
 800d3bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d3c0:	6021      	str	r1, [r4, #0]
 800d3c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d3c6:	bd70      	pop	{r4, r5, r6, pc}
 800d3c8:	0800e796 	.word	0x0800e796
 800d3cc:	0800e887 	.word	0x0800e887

0800d3d0 <__multadd>:
 800d3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3d4:	690d      	ldr	r5, [r1, #16]
 800d3d6:	4607      	mov	r7, r0
 800d3d8:	460c      	mov	r4, r1
 800d3da:	461e      	mov	r6, r3
 800d3dc:	f101 0c14 	add.w	ip, r1, #20
 800d3e0:	2000      	movs	r0, #0
 800d3e2:	f8dc 3000 	ldr.w	r3, [ip]
 800d3e6:	b299      	uxth	r1, r3
 800d3e8:	fb02 6101 	mla	r1, r2, r1, r6
 800d3ec:	0c1e      	lsrs	r6, r3, #16
 800d3ee:	0c0b      	lsrs	r3, r1, #16
 800d3f0:	fb02 3306 	mla	r3, r2, r6, r3
 800d3f4:	b289      	uxth	r1, r1
 800d3f6:	3001      	adds	r0, #1
 800d3f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3fc:	4285      	cmp	r5, r0
 800d3fe:	f84c 1b04 	str.w	r1, [ip], #4
 800d402:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d406:	dcec      	bgt.n	800d3e2 <__multadd+0x12>
 800d408:	b30e      	cbz	r6, 800d44e <__multadd+0x7e>
 800d40a:	68a3      	ldr	r3, [r4, #8]
 800d40c:	42ab      	cmp	r3, r5
 800d40e:	dc19      	bgt.n	800d444 <__multadd+0x74>
 800d410:	6861      	ldr	r1, [r4, #4]
 800d412:	4638      	mov	r0, r7
 800d414:	3101      	adds	r1, #1
 800d416:	f7ff ff79 	bl	800d30c <_Balloc>
 800d41a:	4680      	mov	r8, r0
 800d41c:	b928      	cbnz	r0, 800d42a <__multadd+0x5a>
 800d41e:	4602      	mov	r2, r0
 800d420:	4b0c      	ldr	r3, [pc, #48]	; (800d454 <__multadd+0x84>)
 800d422:	480d      	ldr	r0, [pc, #52]	; (800d458 <__multadd+0x88>)
 800d424:	21ba      	movs	r1, #186	; 0xba
 800d426:	f000 fd0d 	bl	800de44 <__assert_func>
 800d42a:	6922      	ldr	r2, [r4, #16]
 800d42c:	3202      	adds	r2, #2
 800d42e:	f104 010c 	add.w	r1, r4, #12
 800d432:	0092      	lsls	r2, r2, #2
 800d434:	300c      	adds	r0, #12
 800d436:	f7fe fa60 	bl	800b8fa <memcpy>
 800d43a:	4621      	mov	r1, r4
 800d43c:	4638      	mov	r0, r7
 800d43e:	f7ff ffa5 	bl	800d38c <_Bfree>
 800d442:	4644      	mov	r4, r8
 800d444:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d448:	3501      	adds	r5, #1
 800d44a:	615e      	str	r6, [r3, #20]
 800d44c:	6125      	str	r5, [r4, #16]
 800d44e:	4620      	mov	r0, r4
 800d450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d454:	0800e805 	.word	0x0800e805
 800d458:	0800e887 	.word	0x0800e887

0800d45c <__s2b>:
 800d45c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d460:	460c      	mov	r4, r1
 800d462:	4615      	mov	r5, r2
 800d464:	461f      	mov	r7, r3
 800d466:	2209      	movs	r2, #9
 800d468:	3308      	adds	r3, #8
 800d46a:	4606      	mov	r6, r0
 800d46c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d470:	2100      	movs	r1, #0
 800d472:	2201      	movs	r2, #1
 800d474:	429a      	cmp	r2, r3
 800d476:	db09      	blt.n	800d48c <__s2b+0x30>
 800d478:	4630      	mov	r0, r6
 800d47a:	f7ff ff47 	bl	800d30c <_Balloc>
 800d47e:	b940      	cbnz	r0, 800d492 <__s2b+0x36>
 800d480:	4602      	mov	r2, r0
 800d482:	4b19      	ldr	r3, [pc, #100]	; (800d4e8 <__s2b+0x8c>)
 800d484:	4819      	ldr	r0, [pc, #100]	; (800d4ec <__s2b+0x90>)
 800d486:	21d3      	movs	r1, #211	; 0xd3
 800d488:	f000 fcdc 	bl	800de44 <__assert_func>
 800d48c:	0052      	lsls	r2, r2, #1
 800d48e:	3101      	adds	r1, #1
 800d490:	e7f0      	b.n	800d474 <__s2b+0x18>
 800d492:	9b08      	ldr	r3, [sp, #32]
 800d494:	6143      	str	r3, [r0, #20]
 800d496:	2d09      	cmp	r5, #9
 800d498:	f04f 0301 	mov.w	r3, #1
 800d49c:	6103      	str	r3, [r0, #16]
 800d49e:	dd16      	ble.n	800d4ce <__s2b+0x72>
 800d4a0:	f104 0909 	add.w	r9, r4, #9
 800d4a4:	46c8      	mov	r8, r9
 800d4a6:	442c      	add	r4, r5
 800d4a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d4ac:	4601      	mov	r1, r0
 800d4ae:	3b30      	subs	r3, #48	; 0x30
 800d4b0:	220a      	movs	r2, #10
 800d4b2:	4630      	mov	r0, r6
 800d4b4:	f7ff ff8c 	bl	800d3d0 <__multadd>
 800d4b8:	45a0      	cmp	r8, r4
 800d4ba:	d1f5      	bne.n	800d4a8 <__s2b+0x4c>
 800d4bc:	f1a5 0408 	sub.w	r4, r5, #8
 800d4c0:	444c      	add	r4, r9
 800d4c2:	1b2d      	subs	r5, r5, r4
 800d4c4:	1963      	adds	r3, r4, r5
 800d4c6:	42bb      	cmp	r3, r7
 800d4c8:	db04      	blt.n	800d4d4 <__s2b+0x78>
 800d4ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4ce:	340a      	adds	r4, #10
 800d4d0:	2509      	movs	r5, #9
 800d4d2:	e7f6      	b.n	800d4c2 <__s2b+0x66>
 800d4d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d4d8:	4601      	mov	r1, r0
 800d4da:	3b30      	subs	r3, #48	; 0x30
 800d4dc:	220a      	movs	r2, #10
 800d4de:	4630      	mov	r0, r6
 800d4e0:	f7ff ff76 	bl	800d3d0 <__multadd>
 800d4e4:	e7ee      	b.n	800d4c4 <__s2b+0x68>
 800d4e6:	bf00      	nop
 800d4e8:	0800e805 	.word	0x0800e805
 800d4ec:	0800e887 	.word	0x0800e887

0800d4f0 <__hi0bits>:
 800d4f0:	0c03      	lsrs	r3, r0, #16
 800d4f2:	041b      	lsls	r3, r3, #16
 800d4f4:	b9d3      	cbnz	r3, 800d52c <__hi0bits+0x3c>
 800d4f6:	0400      	lsls	r0, r0, #16
 800d4f8:	2310      	movs	r3, #16
 800d4fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d4fe:	bf04      	itt	eq
 800d500:	0200      	lsleq	r0, r0, #8
 800d502:	3308      	addeq	r3, #8
 800d504:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d508:	bf04      	itt	eq
 800d50a:	0100      	lsleq	r0, r0, #4
 800d50c:	3304      	addeq	r3, #4
 800d50e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d512:	bf04      	itt	eq
 800d514:	0080      	lsleq	r0, r0, #2
 800d516:	3302      	addeq	r3, #2
 800d518:	2800      	cmp	r0, #0
 800d51a:	db05      	blt.n	800d528 <__hi0bits+0x38>
 800d51c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d520:	f103 0301 	add.w	r3, r3, #1
 800d524:	bf08      	it	eq
 800d526:	2320      	moveq	r3, #32
 800d528:	4618      	mov	r0, r3
 800d52a:	4770      	bx	lr
 800d52c:	2300      	movs	r3, #0
 800d52e:	e7e4      	b.n	800d4fa <__hi0bits+0xa>

0800d530 <__lo0bits>:
 800d530:	6803      	ldr	r3, [r0, #0]
 800d532:	f013 0207 	ands.w	r2, r3, #7
 800d536:	d00c      	beq.n	800d552 <__lo0bits+0x22>
 800d538:	07d9      	lsls	r1, r3, #31
 800d53a:	d422      	bmi.n	800d582 <__lo0bits+0x52>
 800d53c:	079a      	lsls	r2, r3, #30
 800d53e:	bf49      	itett	mi
 800d540:	085b      	lsrmi	r3, r3, #1
 800d542:	089b      	lsrpl	r3, r3, #2
 800d544:	6003      	strmi	r3, [r0, #0]
 800d546:	2201      	movmi	r2, #1
 800d548:	bf5c      	itt	pl
 800d54a:	6003      	strpl	r3, [r0, #0]
 800d54c:	2202      	movpl	r2, #2
 800d54e:	4610      	mov	r0, r2
 800d550:	4770      	bx	lr
 800d552:	b299      	uxth	r1, r3
 800d554:	b909      	cbnz	r1, 800d55a <__lo0bits+0x2a>
 800d556:	0c1b      	lsrs	r3, r3, #16
 800d558:	2210      	movs	r2, #16
 800d55a:	b2d9      	uxtb	r1, r3
 800d55c:	b909      	cbnz	r1, 800d562 <__lo0bits+0x32>
 800d55e:	3208      	adds	r2, #8
 800d560:	0a1b      	lsrs	r3, r3, #8
 800d562:	0719      	lsls	r1, r3, #28
 800d564:	bf04      	itt	eq
 800d566:	091b      	lsreq	r3, r3, #4
 800d568:	3204      	addeq	r2, #4
 800d56a:	0799      	lsls	r1, r3, #30
 800d56c:	bf04      	itt	eq
 800d56e:	089b      	lsreq	r3, r3, #2
 800d570:	3202      	addeq	r2, #2
 800d572:	07d9      	lsls	r1, r3, #31
 800d574:	d403      	bmi.n	800d57e <__lo0bits+0x4e>
 800d576:	085b      	lsrs	r3, r3, #1
 800d578:	f102 0201 	add.w	r2, r2, #1
 800d57c:	d003      	beq.n	800d586 <__lo0bits+0x56>
 800d57e:	6003      	str	r3, [r0, #0]
 800d580:	e7e5      	b.n	800d54e <__lo0bits+0x1e>
 800d582:	2200      	movs	r2, #0
 800d584:	e7e3      	b.n	800d54e <__lo0bits+0x1e>
 800d586:	2220      	movs	r2, #32
 800d588:	e7e1      	b.n	800d54e <__lo0bits+0x1e>
	...

0800d58c <__i2b>:
 800d58c:	b510      	push	{r4, lr}
 800d58e:	460c      	mov	r4, r1
 800d590:	2101      	movs	r1, #1
 800d592:	f7ff febb 	bl	800d30c <_Balloc>
 800d596:	4602      	mov	r2, r0
 800d598:	b928      	cbnz	r0, 800d5a6 <__i2b+0x1a>
 800d59a:	4b05      	ldr	r3, [pc, #20]	; (800d5b0 <__i2b+0x24>)
 800d59c:	4805      	ldr	r0, [pc, #20]	; (800d5b4 <__i2b+0x28>)
 800d59e:	f240 1145 	movw	r1, #325	; 0x145
 800d5a2:	f000 fc4f 	bl	800de44 <__assert_func>
 800d5a6:	2301      	movs	r3, #1
 800d5a8:	6144      	str	r4, [r0, #20]
 800d5aa:	6103      	str	r3, [r0, #16]
 800d5ac:	bd10      	pop	{r4, pc}
 800d5ae:	bf00      	nop
 800d5b0:	0800e805 	.word	0x0800e805
 800d5b4:	0800e887 	.word	0x0800e887

0800d5b8 <__multiply>:
 800d5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	4691      	mov	r9, r2
 800d5be:	690a      	ldr	r2, [r1, #16]
 800d5c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	bfb8      	it	lt
 800d5c8:	460b      	movlt	r3, r1
 800d5ca:	460c      	mov	r4, r1
 800d5cc:	bfbc      	itt	lt
 800d5ce:	464c      	movlt	r4, r9
 800d5d0:	4699      	movlt	r9, r3
 800d5d2:	6927      	ldr	r7, [r4, #16]
 800d5d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d5d8:	68a3      	ldr	r3, [r4, #8]
 800d5da:	6861      	ldr	r1, [r4, #4]
 800d5dc:	eb07 060a 	add.w	r6, r7, sl
 800d5e0:	42b3      	cmp	r3, r6
 800d5e2:	b085      	sub	sp, #20
 800d5e4:	bfb8      	it	lt
 800d5e6:	3101      	addlt	r1, #1
 800d5e8:	f7ff fe90 	bl	800d30c <_Balloc>
 800d5ec:	b930      	cbnz	r0, 800d5fc <__multiply+0x44>
 800d5ee:	4602      	mov	r2, r0
 800d5f0:	4b44      	ldr	r3, [pc, #272]	; (800d704 <__multiply+0x14c>)
 800d5f2:	4845      	ldr	r0, [pc, #276]	; (800d708 <__multiply+0x150>)
 800d5f4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d5f8:	f000 fc24 	bl	800de44 <__assert_func>
 800d5fc:	f100 0514 	add.w	r5, r0, #20
 800d600:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d604:	462b      	mov	r3, r5
 800d606:	2200      	movs	r2, #0
 800d608:	4543      	cmp	r3, r8
 800d60a:	d321      	bcc.n	800d650 <__multiply+0x98>
 800d60c:	f104 0314 	add.w	r3, r4, #20
 800d610:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d614:	f109 0314 	add.w	r3, r9, #20
 800d618:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d61c:	9202      	str	r2, [sp, #8]
 800d61e:	1b3a      	subs	r2, r7, r4
 800d620:	3a15      	subs	r2, #21
 800d622:	f022 0203 	bic.w	r2, r2, #3
 800d626:	3204      	adds	r2, #4
 800d628:	f104 0115 	add.w	r1, r4, #21
 800d62c:	428f      	cmp	r7, r1
 800d62e:	bf38      	it	cc
 800d630:	2204      	movcc	r2, #4
 800d632:	9201      	str	r2, [sp, #4]
 800d634:	9a02      	ldr	r2, [sp, #8]
 800d636:	9303      	str	r3, [sp, #12]
 800d638:	429a      	cmp	r2, r3
 800d63a:	d80c      	bhi.n	800d656 <__multiply+0x9e>
 800d63c:	2e00      	cmp	r6, #0
 800d63e:	dd03      	ble.n	800d648 <__multiply+0x90>
 800d640:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d644:	2b00      	cmp	r3, #0
 800d646:	d05b      	beq.n	800d700 <__multiply+0x148>
 800d648:	6106      	str	r6, [r0, #16]
 800d64a:	b005      	add	sp, #20
 800d64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d650:	f843 2b04 	str.w	r2, [r3], #4
 800d654:	e7d8      	b.n	800d608 <__multiply+0x50>
 800d656:	f8b3 a000 	ldrh.w	sl, [r3]
 800d65a:	f1ba 0f00 	cmp.w	sl, #0
 800d65e:	d024      	beq.n	800d6aa <__multiply+0xf2>
 800d660:	f104 0e14 	add.w	lr, r4, #20
 800d664:	46a9      	mov	r9, r5
 800d666:	f04f 0c00 	mov.w	ip, #0
 800d66a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d66e:	f8d9 1000 	ldr.w	r1, [r9]
 800d672:	fa1f fb82 	uxth.w	fp, r2
 800d676:	b289      	uxth	r1, r1
 800d678:	fb0a 110b 	mla	r1, sl, fp, r1
 800d67c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d680:	f8d9 2000 	ldr.w	r2, [r9]
 800d684:	4461      	add	r1, ip
 800d686:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d68a:	fb0a c20b 	mla	r2, sl, fp, ip
 800d68e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d692:	b289      	uxth	r1, r1
 800d694:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d698:	4577      	cmp	r7, lr
 800d69a:	f849 1b04 	str.w	r1, [r9], #4
 800d69e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d6a2:	d8e2      	bhi.n	800d66a <__multiply+0xb2>
 800d6a4:	9a01      	ldr	r2, [sp, #4]
 800d6a6:	f845 c002 	str.w	ip, [r5, r2]
 800d6aa:	9a03      	ldr	r2, [sp, #12]
 800d6ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d6b0:	3304      	adds	r3, #4
 800d6b2:	f1b9 0f00 	cmp.w	r9, #0
 800d6b6:	d021      	beq.n	800d6fc <__multiply+0x144>
 800d6b8:	6829      	ldr	r1, [r5, #0]
 800d6ba:	f104 0c14 	add.w	ip, r4, #20
 800d6be:	46ae      	mov	lr, r5
 800d6c0:	f04f 0a00 	mov.w	sl, #0
 800d6c4:	f8bc b000 	ldrh.w	fp, [ip]
 800d6c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d6cc:	fb09 220b 	mla	r2, r9, fp, r2
 800d6d0:	4452      	add	r2, sl
 800d6d2:	b289      	uxth	r1, r1
 800d6d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d6d8:	f84e 1b04 	str.w	r1, [lr], #4
 800d6dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d6e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d6e4:	f8be 1000 	ldrh.w	r1, [lr]
 800d6e8:	fb09 110a 	mla	r1, r9, sl, r1
 800d6ec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d6f0:	4567      	cmp	r7, ip
 800d6f2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d6f6:	d8e5      	bhi.n	800d6c4 <__multiply+0x10c>
 800d6f8:	9a01      	ldr	r2, [sp, #4]
 800d6fa:	50a9      	str	r1, [r5, r2]
 800d6fc:	3504      	adds	r5, #4
 800d6fe:	e799      	b.n	800d634 <__multiply+0x7c>
 800d700:	3e01      	subs	r6, #1
 800d702:	e79b      	b.n	800d63c <__multiply+0x84>
 800d704:	0800e805 	.word	0x0800e805
 800d708:	0800e887 	.word	0x0800e887

0800d70c <__pow5mult>:
 800d70c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d710:	4615      	mov	r5, r2
 800d712:	f012 0203 	ands.w	r2, r2, #3
 800d716:	4606      	mov	r6, r0
 800d718:	460f      	mov	r7, r1
 800d71a:	d007      	beq.n	800d72c <__pow5mult+0x20>
 800d71c:	4c25      	ldr	r4, [pc, #148]	; (800d7b4 <__pow5mult+0xa8>)
 800d71e:	3a01      	subs	r2, #1
 800d720:	2300      	movs	r3, #0
 800d722:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d726:	f7ff fe53 	bl	800d3d0 <__multadd>
 800d72a:	4607      	mov	r7, r0
 800d72c:	10ad      	asrs	r5, r5, #2
 800d72e:	d03d      	beq.n	800d7ac <__pow5mult+0xa0>
 800d730:	69f4      	ldr	r4, [r6, #28]
 800d732:	b97c      	cbnz	r4, 800d754 <__pow5mult+0x48>
 800d734:	2010      	movs	r0, #16
 800d736:	f7ff fc75 	bl	800d024 <malloc>
 800d73a:	4602      	mov	r2, r0
 800d73c:	61f0      	str	r0, [r6, #28]
 800d73e:	b928      	cbnz	r0, 800d74c <__pow5mult+0x40>
 800d740:	4b1d      	ldr	r3, [pc, #116]	; (800d7b8 <__pow5mult+0xac>)
 800d742:	481e      	ldr	r0, [pc, #120]	; (800d7bc <__pow5mult+0xb0>)
 800d744:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d748:	f000 fb7c 	bl	800de44 <__assert_func>
 800d74c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d750:	6004      	str	r4, [r0, #0]
 800d752:	60c4      	str	r4, [r0, #12]
 800d754:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d758:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d75c:	b94c      	cbnz	r4, 800d772 <__pow5mult+0x66>
 800d75e:	f240 2171 	movw	r1, #625	; 0x271
 800d762:	4630      	mov	r0, r6
 800d764:	f7ff ff12 	bl	800d58c <__i2b>
 800d768:	2300      	movs	r3, #0
 800d76a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d76e:	4604      	mov	r4, r0
 800d770:	6003      	str	r3, [r0, #0]
 800d772:	f04f 0900 	mov.w	r9, #0
 800d776:	07eb      	lsls	r3, r5, #31
 800d778:	d50a      	bpl.n	800d790 <__pow5mult+0x84>
 800d77a:	4639      	mov	r1, r7
 800d77c:	4622      	mov	r2, r4
 800d77e:	4630      	mov	r0, r6
 800d780:	f7ff ff1a 	bl	800d5b8 <__multiply>
 800d784:	4639      	mov	r1, r7
 800d786:	4680      	mov	r8, r0
 800d788:	4630      	mov	r0, r6
 800d78a:	f7ff fdff 	bl	800d38c <_Bfree>
 800d78e:	4647      	mov	r7, r8
 800d790:	106d      	asrs	r5, r5, #1
 800d792:	d00b      	beq.n	800d7ac <__pow5mult+0xa0>
 800d794:	6820      	ldr	r0, [r4, #0]
 800d796:	b938      	cbnz	r0, 800d7a8 <__pow5mult+0x9c>
 800d798:	4622      	mov	r2, r4
 800d79a:	4621      	mov	r1, r4
 800d79c:	4630      	mov	r0, r6
 800d79e:	f7ff ff0b 	bl	800d5b8 <__multiply>
 800d7a2:	6020      	str	r0, [r4, #0]
 800d7a4:	f8c0 9000 	str.w	r9, [r0]
 800d7a8:	4604      	mov	r4, r0
 800d7aa:	e7e4      	b.n	800d776 <__pow5mult+0x6a>
 800d7ac:	4638      	mov	r0, r7
 800d7ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7b2:	bf00      	nop
 800d7b4:	0800e9d0 	.word	0x0800e9d0
 800d7b8:	0800e796 	.word	0x0800e796
 800d7bc:	0800e887 	.word	0x0800e887

0800d7c0 <__lshift>:
 800d7c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7c4:	460c      	mov	r4, r1
 800d7c6:	6849      	ldr	r1, [r1, #4]
 800d7c8:	6923      	ldr	r3, [r4, #16]
 800d7ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d7ce:	68a3      	ldr	r3, [r4, #8]
 800d7d0:	4607      	mov	r7, r0
 800d7d2:	4691      	mov	r9, r2
 800d7d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d7d8:	f108 0601 	add.w	r6, r8, #1
 800d7dc:	42b3      	cmp	r3, r6
 800d7de:	db0b      	blt.n	800d7f8 <__lshift+0x38>
 800d7e0:	4638      	mov	r0, r7
 800d7e2:	f7ff fd93 	bl	800d30c <_Balloc>
 800d7e6:	4605      	mov	r5, r0
 800d7e8:	b948      	cbnz	r0, 800d7fe <__lshift+0x3e>
 800d7ea:	4602      	mov	r2, r0
 800d7ec:	4b28      	ldr	r3, [pc, #160]	; (800d890 <__lshift+0xd0>)
 800d7ee:	4829      	ldr	r0, [pc, #164]	; (800d894 <__lshift+0xd4>)
 800d7f0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d7f4:	f000 fb26 	bl	800de44 <__assert_func>
 800d7f8:	3101      	adds	r1, #1
 800d7fa:	005b      	lsls	r3, r3, #1
 800d7fc:	e7ee      	b.n	800d7dc <__lshift+0x1c>
 800d7fe:	2300      	movs	r3, #0
 800d800:	f100 0114 	add.w	r1, r0, #20
 800d804:	f100 0210 	add.w	r2, r0, #16
 800d808:	4618      	mov	r0, r3
 800d80a:	4553      	cmp	r3, sl
 800d80c:	db33      	blt.n	800d876 <__lshift+0xb6>
 800d80e:	6920      	ldr	r0, [r4, #16]
 800d810:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d814:	f104 0314 	add.w	r3, r4, #20
 800d818:	f019 091f 	ands.w	r9, r9, #31
 800d81c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d820:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d824:	d02b      	beq.n	800d87e <__lshift+0xbe>
 800d826:	f1c9 0e20 	rsb	lr, r9, #32
 800d82a:	468a      	mov	sl, r1
 800d82c:	2200      	movs	r2, #0
 800d82e:	6818      	ldr	r0, [r3, #0]
 800d830:	fa00 f009 	lsl.w	r0, r0, r9
 800d834:	4310      	orrs	r0, r2
 800d836:	f84a 0b04 	str.w	r0, [sl], #4
 800d83a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d83e:	459c      	cmp	ip, r3
 800d840:	fa22 f20e 	lsr.w	r2, r2, lr
 800d844:	d8f3      	bhi.n	800d82e <__lshift+0x6e>
 800d846:	ebac 0304 	sub.w	r3, ip, r4
 800d84a:	3b15      	subs	r3, #21
 800d84c:	f023 0303 	bic.w	r3, r3, #3
 800d850:	3304      	adds	r3, #4
 800d852:	f104 0015 	add.w	r0, r4, #21
 800d856:	4584      	cmp	ip, r0
 800d858:	bf38      	it	cc
 800d85a:	2304      	movcc	r3, #4
 800d85c:	50ca      	str	r2, [r1, r3]
 800d85e:	b10a      	cbz	r2, 800d864 <__lshift+0xa4>
 800d860:	f108 0602 	add.w	r6, r8, #2
 800d864:	3e01      	subs	r6, #1
 800d866:	4638      	mov	r0, r7
 800d868:	612e      	str	r6, [r5, #16]
 800d86a:	4621      	mov	r1, r4
 800d86c:	f7ff fd8e 	bl	800d38c <_Bfree>
 800d870:	4628      	mov	r0, r5
 800d872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d876:	f842 0f04 	str.w	r0, [r2, #4]!
 800d87a:	3301      	adds	r3, #1
 800d87c:	e7c5      	b.n	800d80a <__lshift+0x4a>
 800d87e:	3904      	subs	r1, #4
 800d880:	f853 2b04 	ldr.w	r2, [r3], #4
 800d884:	f841 2f04 	str.w	r2, [r1, #4]!
 800d888:	459c      	cmp	ip, r3
 800d88a:	d8f9      	bhi.n	800d880 <__lshift+0xc0>
 800d88c:	e7ea      	b.n	800d864 <__lshift+0xa4>
 800d88e:	bf00      	nop
 800d890:	0800e805 	.word	0x0800e805
 800d894:	0800e887 	.word	0x0800e887

0800d898 <__mcmp>:
 800d898:	b530      	push	{r4, r5, lr}
 800d89a:	6902      	ldr	r2, [r0, #16]
 800d89c:	690c      	ldr	r4, [r1, #16]
 800d89e:	1b12      	subs	r2, r2, r4
 800d8a0:	d10e      	bne.n	800d8c0 <__mcmp+0x28>
 800d8a2:	f100 0314 	add.w	r3, r0, #20
 800d8a6:	3114      	adds	r1, #20
 800d8a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d8ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d8b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d8b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d8b8:	42a5      	cmp	r5, r4
 800d8ba:	d003      	beq.n	800d8c4 <__mcmp+0x2c>
 800d8bc:	d305      	bcc.n	800d8ca <__mcmp+0x32>
 800d8be:	2201      	movs	r2, #1
 800d8c0:	4610      	mov	r0, r2
 800d8c2:	bd30      	pop	{r4, r5, pc}
 800d8c4:	4283      	cmp	r3, r0
 800d8c6:	d3f3      	bcc.n	800d8b0 <__mcmp+0x18>
 800d8c8:	e7fa      	b.n	800d8c0 <__mcmp+0x28>
 800d8ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d8ce:	e7f7      	b.n	800d8c0 <__mcmp+0x28>

0800d8d0 <__mdiff>:
 800d8d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d4:	460c      	mov	r4, r1
 800d8d6:	4606      	mov	r6, r0
 800d8d8:	4611      	mov	r1, r2
 800d8da:	4620      	mov	r0, r4
 800d8dc:	4690      	mov	r8, r2
 800d8de:	f7ff ffdb 	bl	800d898 <__mcmp>
 800d8e2:	1e05      	subs	r5, r0, #0
 800d8e4:	d110      	bne.n	800d908 <__mdiff+0x38>
 800d8e6:	4629      	mov	r1, r5
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	f7ff fd0f 	bl	800d30c <_Balloc>
 800d8ee:	b930      	cbnz	r0, 800d8fe <__mdiff+0x2e>
 800d8f0:	4b3a      	ldr	r3, [pc, #232]	; (800d9dc <__mdiff+0x10c>)
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	f240 2137 	movw	r1, #567	; 0x237
 800d8f8:	4839      	ldr	r0, [pc, #228]	; (800d9e0 <__mdiff+0x110>)
 800d8fa:	f000 faa3 	bl	800de44 <__assert_func>
 800d8fe:	2301      	movs	r3, #1
 800d900:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d904:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d908:	bfa4      	itt	ge
 800d90a:	4643      	movge	r3, r8
 800d90c:	46a0      	movge	r8, r4
 800d90e:	4630      	mov	r0, r6
 800d910:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d914:	bfa6      	itte	ge
 800d916:	461c      	movge	r4, r3
 800d918:	2500      	movge	r5, #0
 800d91a:	2501      	movlt	r5, #1
 800d91c:	f7ff fcf6 	bl	800d30c <_Balloc>
 800d920:	b920      	cbnz	r0, 800d92c <__mdiff+0x5c>
 800d922:	4b2e      	ldr	r3, [pc, #184]	; (800d9dc <__mdiff+0x10c>)
 800d924:	4602      	mov	r2, r0
 800d926:	f240 2145 	movw	r1, #581	; 0x245
 800d92a:	e7e5      	b.n	800d8f8 <__mdiff+0x28>
 800d92c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d930:	6926      	ldr	r6, [r4, #16]
 800d932:	60c5      	str	r5, [r0, #12]
 800d934:	f104 0914 	add.w	r9, r4, #20
 800d938:	f108 0514 	add.w	r5, r8, #20
 800d93c:	f100 0e14 	add.w	lr, r0, #20
 800d940:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d944:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d948:	f108 0210 	add.w	r2, r8, #16
 800d94c:	46f2      	mov	sl, lr
 800d94e:	2100      	movs	r1, #0
 800d950:	f859 3b04 	ldr.w	r3, [r9], #4
 800d954:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d958:	fa11 f88b 	uxtah	r8, r1, fp
 800d95c:	b299      	uxth	r1, r3
 800d95e:	0c1b      	lsrs	r3, r3, #16
 800d960:	eba8 0801 	sub.w	r8, r8, r1
 800d964:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d968:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d96c:	fa1f f888 	uxth.w	r8, r8
 800d970:	1419      	asrs	r1, r3, #16
 800d972:	454e      	cmp	r6, r9
 800d974:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d978:	f84a 3b04 	str.w	r3, [sl], #4
 800d97c:	d8e8      	bhi.n	800d950 <__mdiff+0x80>
 800d97e:	1b33      	subs	r3, r6, r4
 800d980:	3b15      	subs	r3, #21
 800d982:	f023 0303 	bic.w	r3, r3, #3
 800d986:	3304      	adds	r3, #4
 800d988:	3415      	adds	r4, #21
 800d98a:	42a6      	cmp	r6, r4
 800d98c:	bf38      	it	cc
 800d98e:	2304      	movcc	r3, #4
 800d990:	441d      	add	r5, r3
 800d992:	4473      	add	r3, lr
 800d994:	469e      	mov	lr, r3
 800d996:	462e      	mov	r6, r5
 800d998:	4566      	cmp	r6, ip
 800d99a:	d30e      	bcc.n	800d9ba <__mdiff+0xea>
 800d99c:	f10c 0203 	add.w	r2, ip, #3
 800d9a0:	1b52      	subs	r2, r2, r5
 800d9a2:	f022 0203 	bic.w	r2, r2, #3
 800d9a6:	3d03      	subs	r5, #3
 800d9a8:	45ac      	cmp	ip, r5
 800d9aa:	bf38      	it	cc
 800d9ac:	2200      	movcc	r2, #0
 800d9ae:	4413      	add	r3, r2
 800d9b0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d9b4:	b17a      	cbz	r2, 800d9d6 <__mdiff+0x106>
 800d9b6:	6107      	str	r7, [r0, #16]
 800d9b8:	e7a4      	b.n	800d904 <__mdiff+0x34>
 800d9ba:	f856 8b04 	ldr.w	r8, [r6], #4
 800d9be:	fa11 f288 	uxtah	r2, r1, r8
 800d9c2:	1414      	asrs	r4, r2, #16
 800d9c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d9c8:	b292      	uxth	r2, r2
 800d9ca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d9ce:	f84e 2b04 	str.w	r2, [lr], #4
 800d9d2:	1421      	asrs	r1, r4, #16
 800d9d4:	e7e0      	b.n	800d998 <__mdiff+0xc8>
 800d9d6:	3f01      	subs	r7, #1
 800d9d8:	e7ea      	b.n	800d9b0 <__mdiff+0xe0>
 800d9da:	bf00      	nop
 800d9dc:	0800e805 	.word	0x0800e805
 800d9e0:	0800e887 	.word	0x0800e887

0800d9e4 <__ulp>:
 800d9e4:	b082      	sub	sp, #8
 800d9e6:	ed8d 0b00 	vstr	d0, [sp]
 800d9ea:	9a01      	ldr	r2, [sp, #4]
 800d9ec:	4b0f      	ldr	r3, [pc, #60]	; (800da2c <__ulp+0x48>)
 800d9ee:	4013      	ands	r3, r2
 800d9f0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	dc08      	bgt.n	800da0a <__ulp+0x26>
 800d9f8:	425b      	negs	r3, r3
 800d9fa:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d9fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 800da02:	da04      	bge.n	800da0e <__ulp+0x2a>
 800da04:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800da08:	4113      	asrs	r3, r2
 800da0a:	2200      	movs	r2, #0
 800da0c:	e008      	b.n	800da20 <__ulp+0x3c>
 800da0e:	f1a2 0314 	sub.w	r3, r2, #20
 800da12:	2b1e      	cmp	r3, #30
 800da14:	bfda      	itte	le
 800da16:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800da1a:	40da      	lsrle	r2, r3
 800da1c:	2201      	movgt	r2, #1
 800da1e:	2300      	movs	r3, #0
 800da20:	4619      	mov	r1, r3
 800da22:	4610      	mov	r0, r2
 800da24:	ec41 0b10 	vmov	d0, r0, r1
 800da28:	b002      	add	sp, #8
 800da2a:	4770      	bx	lr
 800da2c:	7ff00000 	.word	0x7ff00000

0800da30 <__b2d>:
 800da30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da34:	6906      	ldr	r6, [r0, #16]
 800da36:	f100 0814 	add.w	r8, r0, #20
 800da3a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800da3e:	1f37      	subs	r7, r6, #4
 800da40:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800da44:	4610      	mov	r0, r2
 800da46:	f7ff fd53 	bl	800d4f0 <__hi0bits>
 800da4a:	f1c0 0320 	rsb	r3, r0, #32
 800da4e:	280a      	cmp	r0, #10
 800da50:	600b      	str	r3, [r1, #0]
 800da52:	491b      	ldr	r1, [pc, #108]	; (800dac0 <__b2d+0x90>)
 800da54:	dc15      	bgt.n	800da82 <__b2d+0x52>
 800da56:	f1c0 0c0b 	rsb	ip, r0, #11
 800da5a:	fa22 f30c 	lsr.w	r3, r2, ip
 800da5e:	45b8      	cmp	r8, r7
 800da60:	ea43 0501 	orr.w	r5, r3, r1
 800da64:	bf34      	ite	cc
 800da66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800da6a:	2300      	movcs	r3, #0
 800da6c:	3015      	adds	r0, #21
 800da6e:	fa02 f000 	lsl.w	r0, r2, r0
 800da72:	fa23 f30c 	lsr.w	r3, r3, ip
 800da76:	4303      	orrs	r3, r0
 800da78:	461c      	mov	r4, r3
 800da7a:	ec45 4b10 	vmov	d0, r4, r5
 800da7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da82:	45b8      	cmp	r8, r7
 800da84:	bf3a      	itte	cc
 800da86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800da8a:	f1a6 0708 	subcc.w	r7, r6, #8
 800da8e:	2300      	movcs	r3, #0
 800da90:	380b      	subs	r0, #11
 800da92:	d012      	beq.n	800daba <__b2d+0x8a>
 800da94:	f1c0 0120 	rsb	r1, r0, #32
 800da98:	fa23 f401 	lsr.w	r4, r3, r1
 800da9c:	4082      	lsls	r2, r0
 800da9e:	4322      	orrs	r2, r4
 800daa0:	4547      	cmp	r7, r8
 800daa2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800daa6:	bf8c      	ite	hi
 800daa8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800daac:	2200      	movls	r2, #0
 800daae:	4083      	lsls	r3, r0
 800dab0:	40ca      	lsrs	r2, r1
 800dab2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800dab6:	4313      	orrs	r3, r2
 800dab8:	e7de      	b.n	800da78 <__b2d+0x48>
 800daba:	ea42 0501 	orr.w	r5, r2, r1
 800dabe:	e7db      	b.n	800da78 <__b2d+0x48>
 800dac0:	3ff00000 	.word	0x3ff00000

0800dac4 <__d2b>:
 800dac4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dac8:	460f      	mov	r7, r1
 800daca:	2101      	movs	r1, #1
 800dacc:	ec59 8b10 	vmov	r8, r9, d0
 800dad0:	4616      	mov	r6, r2
 800dad2:	f7ff fc1b 	bl	800d30c <_Balloc>
 800dad6:	4604      	mov	r4, r0
 800dad8:	b930      	cbnz	r0, 800dae8 <__d2b+0x24>
 800dada:	4602      	mov	r2, r0
 800dadc:	4b24      	ldr	r3, [pc, #144]	; (800db70 <__d2b+0xac>)
 800dade:	4825      	ldr	r0, [pc, #148]	; (800db74 <__d2b+0xb0>)
 800dae0:	f240 310f 	movw	r1, #783	; 0x30f
 800dae4:	f000 f9ae 	bl	800de44 <__assert_func>
 800dae8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800daec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800daf0:	bb2d      	cbnz	r5, 800db3e <__d2b+0x7a>
 800daf2:	9301      	str	r3, [sp, #4]
 800daf4:	f1b8 0300 	subs.w	r3, r8, #0
 800daf8:	d026      	beq.n	800db48 <__d2b+0x84>
 800dafa:	4668      	mov	r0, sp
 800dafc:	9300      	str	r3, [sp, #0]
 800dafe:	f7ff fd17 	bl	800d530 <__lo0bits>
 800db02:	e9dd 1200 	ldrd	r1, r2, [sp]
 800db06:	b1e8      	cbz	r0, 800db44 <__d2b+0x80>
 800db08:	f1c0 0320 	rsb	r3, r0, #32
 800db0c:	fa02 f303 	lsl.w	r3, r2, r3
 800db10:	430b      	orrs	r3, r1
 800db12:	40c2      	lsrs	r2, r0
 800db14:	6163      	str	r3, [r4, #20]
 800db16:	9201      	str	r2, [sp, #4]
 800db18:	9b01      	ldr	r3, [sp, #4]
 800db1a:	61a3      	str	r3, [r4, #24]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	bf14      	ite	ne
 800db20:	2202      	movne	r2, #2
 800db22:	2201      	moveq	r2, #1
 800db24:	6122      	str	r2, [r4, #16]
 800db26:	b1bd      	cbz	r5, 800db58 <__d2b+0x94>
 800db28:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800db2c:	4405      	add	r5, r0
 800db2e:	603d      	str	r5, [r7, #0]
 800db30:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800db34:	6030      	str	r0, [r6, #0]
 800db36:	4620      	mov	r0, r4
 800db38:	b003      	add	sp, #12
 800db3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db42:	e7d6      	b.n	800daf2 <__d2b+0x2e>
 800db44:	6161      	str	r1, [r4, #20]
 800db46:	e7e7      	b.n	800db18 <__d2b+0x54>
 800db48:	a801      	add	r0, sp, #4
 800db4a:	f7ff fcf1 	bl	800d530 <__lo0bits>
 800db4e:	9b01      	ldr	r3, [sp, #4]
 800db50:	6163      	str	r3, [r4, #20]
 800db52:	3020      	adds	r0, #32
 800db54:	2201      	movs	r2, #1
 800db56:	e7e5      	b.n	800db24 <__d2b+0x60>
 800db58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800db60:	6038      	str	r0, [r7, #0]
 800db62:	6918      	ldr	r0, [r3, #16]
 800db64:	f7ff fcc4 	bl	800d4f0 <__hi0bits>
 800db68:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db6c:	e7e2      	b.n	800db34 <__d2b+0x70>
 800db6e:	bf00      	nop
 800db70:	0800e805 	.word	0x0800e805
 800db74:	0800e887 	.word	0x0800e887

0800db78 <__ratio>:
 800db78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db7c:	4688      	mov	r8, r1
 800db7e:	4669      	mov	r1, sp
 800db80:	4681      	mov	r9, r0
 800db82:	f7ff ff55 	bl	800da30 <__b2d>
 800db86:	a901      	add	r1, sp, #4
 800db88:	4640      	mov	r0, r8
 800db8a:	ec55 4b10 	vmov	r4, r5, d0
 800db8e:	f7ff ff4f 	bl	800da30 <__b2d>
 800db92:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800db96:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800db9a:	eba3 0c02 	sub.w	ip, r3, r2
 800db9e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dba2:	1a9b      	subs	r3, r3, r2
 800dba4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800dba8:	ec51 0b10 	vmov	r0, r1, d0
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	bfd6      	itet	le
 800dbb0:	460a      	movle	r2, r1
 800dbb2:	462a      	movgt	r2, r5
 800dbb4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dbb8:	468b      	mov	fp, r1
 800dbba:	462f      	mov	r7, r5
 800dbbc:	bfd4      	ite	le
 800dbbe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800dbc2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dbc6:	4620      	mov	r0, r4
 800dbc8:	ee10 2a10 	vmov	r2, s0
 800dbcc:	465b      	mov	r3, fp
 800dbce:	4639      	mov	r1, r7
 800dbd0:	f7f2 fe54 	bl	800087c <__aeabi_ddiv>
 800dbd4:	ec41 0b10 	vmov	d0, r0, r1
 800dbd8:	b003      	add	sp, #12
 800dbda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dbde <__copybits>:
 800dbde:	3901      	subs	r1, #1
 800dbe0:	b570      	push	{r4, r5, r6, lr}
 800dbe2:	1149      	asrs	r1, r1, #5
 800dbe4:	6914      	ldr	r4, [r2, #16]
 800dbe6:	3101      	adds	r1, #1
 800dbe8:	f102 0314 	add.w	r3, r2, #20
 800dbec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dbf0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dbf4:	1f05      	subs	r5, r0, #4
 800dbf6:	42a3      	cmp	r3, r4
 800dbf8:	d30c      	bcc.n	800dc14 <__copybits+0x36>
 800dbfa:	1aa3      	subs	r3, r4, r2
 800dbfc:	3b11      	subs	r3, #17
 800dbfe:	f023 0303 	bic.w	r3, r3, #3
 800dc02:	3211      	adds	r2, #17
 800dc04:	42a2      	cmp	r2, r4
 800dc06:	bf88      	it	hi
 800dc08:	2300      	movhi	r3, #0
 800dc0a:	4418      	add	r0, r3
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	4288      	cmp	r0, r1
 800dc10:	d305      	bcc.n	800dc1e <__copybits+0x40>
 800dc12:	bd70      	pop	{r4, r5, r6, pc}
 800dc14:	f853 6b04 	ldr.w	r6, [r3], #4
 800dc18:	f845 6f04 	str.w	r6, [r5, #4]!
 800dc1c:	e7eb      	b.n	800dbf6 <__copybits+0x18>
 800dc1e:	f840 3b04 	str.w	r3, [r0], #4
 800dc22:	e7f4      	b.n	800dc0e <__copybits+0x30>

0800dc24 <__any_on>:
 800dc24:	f100 0214 	add.w	r2, r0, #20
 800dc28:	6900      	ldr	r0, [r0, #16]
 800dc2a:	114b      	asrs	r3, r1, #5
 800dc2c:	4298      	cmp	r0, r3
 800dc2e:	b510      	push	{r4, lr}
 800dc30:	db11      	blt.n	800dc56 <__any_on+0x32>
 800dc32:	dd0a      	ble.n	800dc4a <__any_on+0x26>
 800dc34:	f011 011f 	ands.w	r1, r1, #31
 800dc38:	d007      	beq.n	800dc4a <__any_on+0x26>
 800dc3a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dc3e:	fa24 f001 	lsr.w	r0, r4, r1
 800dc42:	fa00 f101 	lsl.w	r1, r0, r1
 800dc46:	428c      	cmp	r4, r1
 800dc48:	d10b      	bne.n	800dc62 <__any_on+0x3e>
 800dc4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dc4e:	4293      	cmp	r3, r2
 800dc50:	d803      	bhi.n	800dc5a <__any_on+0x36>
 800dc52:	2000      	movs	r0, #0
 800dc54:	bd10      	pop	{r4, pc}
 800dc56:	4603      	mov	r3, r0
 800dc58:	e7f7      	b.n	800dc4a <__any_on+0x26>
 800dc5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc5e:	2900      	cmp	r1, #0
 800dc60:	d0f5      	beq.n	800dc4e <__any_on+0x2a>
 800dc62:	2001      	movs	r0, #1
 800dc64:	e7f6      	b.n	800dc54 <__any_on+0x30>

0800dc66 <__sread>:
 800dc66:	b510      	push	{r4, lr}
 800dc68:	460c      	mov	r4, r1
 800dc6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc6e:	f000 f8b5 	bl	800dddc <_read_r>
 800dc72:	2800      	cmp	r0, #0
 800dc74:	bfab      	itete	ge
 800dc76:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800dc78:	89a3      	ldrhlt	r3, [r4, #12]
 800dc7a:	181b      	addge	r3, r3, r0
 800dc7c:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dc80:	bfac      	ite	ge
 800dc82:	6563      	strge	r3, [r4, #84]	; 0x54
 800dc84:	81a3      	strhlt	r3, [r4, #12]
 800dc86:	bd10      	pop	{r4, pc}

0800dc88 <__swrite>:
 800dc88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc8c:	461f      	mov	r7, r3
 800dc8e:	898b      	ldrh	r3, [r1, #12]
 800dc90:	05db      	lsls	r3, r3, #23
 800dc92:	4605      	mov	r5, r0
 800dc94:	460c      	mov	r4, r1
 800dc96:	4616      	mov	r6, r2
 800dc98:	d505      	bpl.n	800dca6 <__swrite+0x1e>
 800dc9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc9e:	2302      	movs	r3, #2
 800dca0:	2200      	movs	r2, #0
 800dca2:	f000 f889 	bl	800ddb8 <_lseek_r>
 800dca6:	89a3      	ldrh	r3, [r4, #12]
 800dca8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dcac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dcb0:	81a3      	strh	r3, [r4, #12]
 800dcb2:	4632      	mov	r2, r6
 800dcb4:	463b      	mov	r3, r7
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dcbc:	f000 b8b0 	b.w	800de20 <_write_r>

0800dcc0 <__sseek>:
 800dcc0:	b510      	push	{r4, lr}
 800dcc2:	460c      	mov	r4, r1
 800dcc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcc8:	f000 f876 	bl	800ddb8 <_lseek_r>
 800dccc:	1c43      	adds	r3, r0, #1
 800dcce:	89a3      	ldrh	r3, [r4, #12]
 800dcd0:	bf15      	itete	ne
 800dcd2:	6560      	strne	r0, [r4, #84]	; 0x54
 800dcd4:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dcd8:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dcdc:	81a3      	strheq	r3, [r4, #12]
 800dcde:	bf18      	it	ne
 800dce0:	81a3      	strhne	r3, [r4, #12]
 800dce2:	bd10      	pop	{r4, pc}

0800dce4 <__sclose>:
 800dce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dce8:	f000 b856 	b.w	800dd98 <_close_r>

0800dcec <_realloc_r>:
 800dcec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcf0:	4680      	mov	r8, r0
 800dcf2:	4614      	mov	r4, r2
 800dcf4:	460e      	mov	r6, r1
 800dcf6:	b921      	cbnz	r1, 800dd02 <_realloc_r+0x16>
 800dcf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dcfc:	4611      	mov	r1, r2
 800dcfe:	f7ff b9b9 	b.w	800d074 <_malloc_r>
 800dd02:	b92a      	cbnz	r2, 800dd10 <_realloc_r+0x24>
 800dd04:	f7fe fc92 	bl	800c62c <_free_r>
 800dd08:	4625      	mov	r5, r4
 800dd0a:	4628      	mov	r0, r5
 800dd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd10:	f000 f8cc 	bl	800deac <_malloc_usable_size_r>
 800dd14:	4284      	cmp	r4, r0
 800dd16:	4607      	mov	r7, r0
 800dd18:	d802      	bhi.n	800dd20 <_realloc_r+0x34>
 800dd1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dd1e:	d812      	bhi.n	800dd46 <_realloc_r+0x5a>
 800dd20:	4621      	mov	r1, r4
 800dd22:	4640      	mov	r0, r8
 800dd24:	f7ff f9a6 	bl	800d074 <_malloc_r>
 800dd28:	4605      	mov	r5, r0
 800dd2a:	2800      	cmp	r0, #0
 800dd2c:	d0ed      	beq.n	800dd0a <_realloc_r+0x1e>
 800dd2e:	42bc      	cmp	r4, r7
 800dd30:	4622      	mov	r2, r4
 800dd32:	4631      	mov	r1, r6
 800dd34:	bf28      	it	cs
 800dd36:	463a      	movcs	r2, r7
 800dd38:	f7fd fddf 	bl	800b8fa <memcpy>
 800dd3c:	4631      	mov	r1, r6
 800dd3e:	4640      	mov	r0, r8
 800dd40:	f7fe fc74 	bl	800c62c <_free_r>
 800dd44:	e7e1      	b.n	800dd0a <_realloc_r+0x1e>
 800dd46:	4635      	mov	r5, r6
 800dd48:	e7df      	b.n	800dd0a <_realloc_r+0x1e>

0800dd4a <__ascii_wctomb>:
 800dd4a:	b149      	cbz	r1, 800dd60 <__ascii_wctomb+0x16>
 800dd4c:	2aff      	cmp	r2, #255	; 0xff
 800dd4e:	bf85      	ittet	hi
 800dd50:	238a      	movhi	r3, #138	; 0x8a
 800dd52:	6003      	strhi	r3, [r0, #0]
 800dd54:	700a      	strbls	r2, [r1, #0]
 800dd56:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800dd5a:	bf98      	it	ls
 800dd5c:	2001      	movls	r0, #1
 800dd5e:	4770      	bx	lr
 800dd60:	4608      	mov	r0, r1
 800dd62:	4770      	bx	lr

0800dd64 <memmove>:
 800dd64:	4288      	cmp	r0, r1
 800dd66:	b510      	push	{r4, lr}
 800dd68:	eb01 0402 	add.w	r4, r1, r2
 800dd6c:	d902      	bls.n	800dd74 <memmove+0x10>
 800dd6e:	4284      	cmp	r4, r0
 800dd70:	4623      	mov	r3, r4
 800dd72:	d807      	bhi.n	800dd84 <memmove+0x20>
 800dd74:	1e43      	subs	r3, r0, #1
 800dd76:	42a1      	cmp	r1, r4
 800dd78:	d008      	beq.n	800dd8c <memmove+0x28>
 800dd7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd82:	e7f8      	b.n	800dd76 <memmove+0x12>
 800dd84:	4402      	add	r2, r0
 800dd86:	4601      	mov	r1, r0
 800dd88:	428a      	cmp	r2, r1
 800dd8a:	d100      	bne.n	800dd8e <memmove+0x2a>
 800dd8c:	bd10      	pop	{r4, pc}
 800dd8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd96:	e7f7      	b.n	800dd88 <memmove+0x24>

0800dd98 <_close_r>:
 800dd98:	b538      	push	{r3, r4, r5, lr}
 800dd9a:	4d06      	ldr	r5, [pc, #24]	; (800ddb4 <_close_r+0x1c>)
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	4604      	mov	r4, r0
 800dda0:	4608      	mov	r0, r1
 800dda2:	602b      	str	r3, [r5, #0]
 800dda4:	f7f5 fad9 	bl	800335a <_close>
 800dda8:	1c43      	adds	r3, r0, #1
 800ddaa:	d102      	bne.n	800ddb2 <_close_r+0x1a>
 800ddac:	682b      	ldr	r3, [r5, #0]
 800ddae:	b103      	cbz	r3, 800ddb2 <_close_r+0x1a>
 800ddb0:	6023      	str	r3, [r4, #0]
 800ddb2:	bd38      	pop	{r3, r4, r5, pc}
 800ddb4:	20001634 	.word	0x20001634

0800ddb8 <_lseek_r>:
 800ddb8:	b538      	push	{r3, r4, r5, lr}
 800ddba:	4d07      	ldr	r5, [pc, #28]	; (800ddd8 <_lseek_r+0x20>)
 800ddbc:	4604      	mov	r4, r0
 800ddbe:	4608      	mov	r0, r1
 800ddc0:	4611      	mov	r1, r2
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	602a      	str	r2, [r5, #0]
 800ddc6:	461a      	mov	r2, r3
 800ddc8:	f7f5 faee 	bl	80033a8 <_lseek>
 800ddcc:	1c43      	adds	r3, r0, #1
 800ddce:	d102      	bne.n	800ddd6 <_lseek_r+0x1e>
 800ddd0:	682b      	ldr	r3, [r5, #0]
 800ddd2:	b103      	cbz	r3, 800ddd6 <_lseek_r+0x1e>
 800ddd4:	6023      	str	r3, [r4, #0]
 800ddd6:	bd38      	pop	{r3, r4, r5, pc}
 800ddd8:	20001634 	.word	0x20001634

0800dddc <_read_r>:
 800dddc:	b538      	push	{r3, r4, r5, lr}
 800ddde:	4d07      	ldr	r5, [pc, #28]	; (800ddfc <_read_r+0x20>)
 800dde0:	4604      	mov	r4, r0
 800dde2:	4608      	mov	r0, r1
 800dde4:	4611      	mov	r1, r2
 800dde6:	2200      	movs	r2, #0
 800dde8:	602a      	str	r2, [r5, #0]
 800ddea:	461a      	mov	r2, r3
 800ddec:	f7f5 fa7c 	bl	80032e8 <_read>
 800ddf0:	1c43      	adds	r3, r0, #1
 800ddf2:	d102      	bne.n	800ddfa <_read_r+0x1e>
 800ddf4:	682b      	ldr	r3, [r5, #0]
 800ddf6:	b103      	cbz	r3, 800ddfa <_read_r+0x1e>
 800ddf8:	6023      	str	r3, [r4, #0]
 800ddfa:	bd38      	pop	{r3, r4, r5, pc}
 800ddfc:	20001634 	.word	0x20001634

0800de00 <_sbrk_r>:
 800de00:	b538      	push	{r3, r4, r5, lr}
 800de02:	4d06      	ldr	r5, [pc, #24]	; (800de1c <_sbrk_r+0x1c>)
 800de04:	2300      	movs	r3, #0
 800de06:	4604      	mov	r4, r0
 800de08:	4608      	mov	r0, r1
 800de0a:	602b      	str	r3, [r5, #0]
 800de0c:	f7f5 fada 	bl	80033c4 <_sbrk>
 800de10:	1c43      	adds	r3, r0, #1
 800de12:	d102      	bne.n	800de1a <_sbrk_r+0x1a>
 800de14:	682b      	ldr	r3, [r5, #0]
 800de16:	b103      	cbz	r3, 800de1a <_sbrk_r+0x1a>
 800de18:	6023      	str	r3, [r4, #0]
 800de1a:	bd38      	pop	{r3, r4, r5, pc}
 800de1c:	20001634 	.word	0x20001634

0800de20 <_write_r>:
 800de20:	b538      	push	{r3, r4, r5, lr}
 800de22:	4d07      	ldr	r5, [pc, #28]	; (800de40 <_write_r+0x20>)
 800de24:	4604      	mov	r4, r0
 800de26:	4608      	mov	r0, r1
 800de28:	4611      	mov	r1, r2
 800de2a:	2200      	movs	r2, #0
 800de2c:	602a      	str	r2, [r5, #0]
 800de2e:	461a      	mov	r2, r3
 800de30:	f7f5 fa77 	bl	8003322 <_write>
 800de34:	1c43      	adds	r3, r0, #1
 800de36:	d102      	bne.n	800de3e <_write_r+0x1e>
 800de38:	682b      	ldr	r3, [r5, #0]
 800de3a:	b103      	cbz	r3, 800de3e <_write_r+0x1e>
 800de3c:	6023      	str	r3, [r4, #0]
 800de3e:	bd38      	pop	{r3, r4, r5, pc}
 800de40:	20001634 	.word	0x20001634

0800de44 <__assert_func>:
 800de44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de46:	4614      	mov	r4, r2
 800de48:	461a      	mov	r2, r3
 800de4a:	4b09      	ldr	r3, [pc, #36]	; (800de70 <__assert_func+0x2c>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	4605      	mov	r5, r0
 800de50:	68d8      	ldr	r0, [r3, #12]
 800de52:	b14c      	cbz	r4, 800de68 <__assert_func+0x24>
 800de54:	4b07      	ldr	r3, [pc, #28]	; (800de74 <__assert_func+0x30>)
 800de56:	9100      	str	r1, [sp, #0]
 800de58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de5c:	4906      	ldr	r1, [pc, #24]	; (800de78 <__assert_func+0x34>)
 800de5e:	462b      	mov	r3, r5
 800de60:	f000 f82c 	bl	800debc <fiprintf>
 800de64:	f000 f83c 	bl	800dee0 <abort>
 800de68:	4b04      	ldr	r3, [pc, #16]	; (800de7c <__assert_func+0x38>)
 800de6a:	461c      	mov	r4, r3
 800de6c:	e7f3      	b.n	800de56 <__assert_func+0x12>
 800de6e:	bf00      	nop
 800de70:	2000025c 	.word	0x2000025c
 800de74:	0800e9dc 	.word	0x0800e9dc
 800de78:	0800e9e9 	.word	0x0800e9e9
 800de7c:	0800ea17 	.word	0x0800ea17

0800de80 <_calloc_r>:
 800de80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de82:	fba1 2402 	umull	r2, r4, r1, r2
 800de86:	b94c      	cbnz	r4, 800de9c <_calloc_r+0x1c>
 800de88:	4611      	mov	r1, r2
 800de8a:	9201      	str	r2, [sp, #4]
 800de8c:	f7ff f8f2 	bl	800d074 <_malloc_r>
 800de90:	9a01      	ldr	r2, [sp, #4]
 800de92:	4605      	mov	r5, r0
 800de94:	b930      	cbnz	r0, 800dea4 <_calloc_r+0x24>
 800de96:	4628      	mov	r0, r5
 800de98:	b003      	add	sp, #12
 800de9a:	bd30      	pop	{r4, r5, pc}
 800de9c:	220c      	movs	r2, #12
 800de9e:	6002      	str	r2, [r0, #0]
 800dea0:	2500      	movs	r5, #0
 800dea2:	e7f8      	b.n	800de96 <_calloc_r+0x16>
 800dea4:	4621      	mov	r1, r4
 800dea6:	f7fd fc99 	bl	800b7dc <memset>
 800deaa:	e7f4      	b.n	800de96 <_calloc_r+0x16>

0800deac <_malloc_usable_size_r>:
 800deac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800deb0:	1f18      	subs	r0, r3, #4
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	bfbc      	itt	lt
 800deb6:	580b      	ldrlt	r3, [r1, r0]
 800deb8:	18c0      	addlt	r0, r0, r3
 800deba:	4770      	bx	lr

0800debc <fiprintf>:
 800debc:	b40e      	push	{r1, r2, r3}
 800debe:	b503      	push	{r0, r1, lr}
 800dec0:	4601      	mov	r1, r0
 800dec2:	ab03      	add	r3, sp, #12
 800dec4:	4805      	ldr	r0, [pc, #20]	; (800dedc <fiprintf+0x20>)
 800dec6:	f853 2b04 	ldr.w	r2, [r3], #4
 800deca:	6800      	ldr	r0, [r0, #0]
 800decc:	9301      	str	r3, [sp, #4]
 800dece:	f000 f837 	bl	800df40 <_vfiprintf_r>
 800ded2:	b002      	add	sp, #8
 800ded4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ded8:	b003      	add	sp, #12
 800deda:	4770      	bx	lr
 800dedc:	2000025c 	.word	0x2000025c

0800dee0 <abort>:
 800dee0:	b508      	push	{r3, lr}
 800dee2:	2006      	movs	r0, #6
 800dee4:	f000 fa88 	bl	800e3f8 <raise>
 800dee8:	2001      	movs	r0, #1
 800deea:	f7f5 f9f3 	bl	80032d4 <_exit>

0800deee <__sfputc_r>:
 800deee:	6893      	ldr	r3, [r2, #8]
 800def0:	3b01      	subs	r3, #1
 800def2:	2b00      	cmp	r3, #0
 800def4:	b410      	push	{r4}
 800def6:	6093      	str	r3, [r2, #8]
 800def8:	da08      	bge.n	800df0c <__sfputc_r+0x1e>
 800defa:	6994      	ldr	r4, [r2, #24]
 800defc:	42a3      	cmp	r3, r4
 800defe:	db01      	blt.n	800df04 <__sfputc_r+0x16>
 800df00:	290a      	cmp	r1, #10
 800df02:	d103      	bne.n	800df0c <__sfputc_r+0x1e>
 800df04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df08:	f000 b934 	b.w	800e174 <__swbuf_r>
 800df0c:	6813      	ldr	r3, [r2, #0]
 800df0e:	1c58      	adds	r0, r3, #1
 800df10:	6010      	str	r0, [r2, #0]
 800df12:	7019      	strb	r1, [r3, #0]
 800df14:	4608      	mov	r0, r1
 800df16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df1a:	4770      	bx	lr

0800df1c <__sfputs_r>:
 800df1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df1e:	4606      	mov	r6, r0
 800df20:	460f      	mov	r7, r1
 800df22:	4614      	mov	r4, r2
 800df24:	18d5      	adds	r5, r2, r3
 800df26:	42ac      	cmp	r4, r5
 800df28:	d101      	bne.n	800df2e <__sfputs_r+0x12>
 800df2a:	2000      	movs	r0, #0
 800df2c:	e007      	b.n	800df3e <__sfputs_r+0x22>
 800df2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df32:	463a      	mov	r2, r7
 800df34:	4630      	mov	r0, r6
 800df36:	f7ff ffda 	bl	800deee <__sfputc_r>
 800df3a:	1c43      	adds	r3, r0, #1
 800df3c:	d1f3      	bne.n	800df26 <__sfputs_r+0xa>
 800df3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800df40 <_vfiprintf_r>:
 800df40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df44:	460d      	mov	r5, r1
 800df46:	b09d      	sub	sp, #116	; 0x74
 800df48:	4614      	mov	r4, r2
 800df4a:	4698      	mov	r8, r3
 800df4c:	4606      	mov	r6, r0
 800df4e:	b118      	cbz	r0, 800df58 <_vfiprintf_r+0x18>
 800df50:	6a03      	ldr	r3, [r0, #32]
 800df52:	b90b      	cbnz	r3, 800df58 <_vfiprintf_r+0x18>
 800df54:	f7fc fd64 	bl	800aa20 <__sinit>
 800df58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df5a:	07d9      	lsls	r1, r3, #31
 800df5c:	d405      	bmi.n	800df6a <_vfiprintf_r+0x2a>
 800df5e:	89ab      	ldrh	r3, [r5, #12]
 800df60:	059a      	lsls	r2, r3, #22
 800df62:	d402      	bmi.n	800df6a <_vfiprintf_r+0x2a>
 800df64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df66:	f7fd fcc6 	bl	800b8f6 <__retarget_lock_acquire_recursive>
 800df6a:	89ab      	ldrh	r3, [r5, #12]
 800df6c:	071b      	lsls	r3, r3, #28
 800df6e:	d501      	bpl.n	800df74 <_vfiprintf_r+0x34>
 800df70:	692b      	ldr	r3, [r5, #16]
 800df72:	b99b      	cbnz	r3, 800df9c <_vfiprintf_r+0x5c>
 800df74:	4629      	mov	r1, r5
 800df76:	4630      	mov	r0, r6
 800df78:	f000 f93a 	bl	800e1f0 <__swsetup_r>
 800df7c:	b170      	cbz	r0, 800df9c <_vfiprintf_r+0x5c>
 800df7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df80:	07dc      	lsls	r4, r3, #31
 800df82:	d504      	bpl.n	800df8e <_vfiprintf_r+0x4e>
 800df84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df88:	b01d      	add	sp, #116	; 0x74
 800df8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df8e:	89ab      	ldrh	r3, [r5, #12]
 800df90:	0598      	lsls	r0, r3, #22
 800df92:	d4f7      	bmi.n	800df84 <_vfiprintf_r+0x44>
 800df94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df96:	f7fd fcaf 	bl	800b8f8 <__retarget_lock_release_recursive>
 800df9a:	e7f3      	b.n	800df84 <_vfiprintf_r+0x44>
 800df9c:	2300      	movs	r3, #0
 800df9e:	9309      	str	r3, [sp, #36]	; 0x24
 800dfa0:	2320      	movs	r3, #32
 800dfa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dfa6:	f8cd 800c 	str.w	r8, [sp, #12]
 800dfaa:	2330      	movs	r3, #48	; 0x30
 800dfac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e160 <_vfiprintf_r+0x220>
 800dfb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dfb4:	f04f 0901 	mov.w	r9, #1
 800dfb8:	4623      	mov	r3, r4
 800dfba:	469a      	mov	sl, r3
 800dfbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfc0:	b10a      	cbz	r2, 800dfc6 <_vfiprintf_r+0x86>
 800dfc2:	2a25      	cmp	r2, #37	; 0x25
 800dfc4:	d1f9      	bne.n	800dfba <_vfiprintf_r+0x7a>
 800dfc6:	ebba 0b04 	subs.w	fp, sl, r4
 800dfca:	d00b      	beq.n	800dfe4 <_vfiprintf_r+0xa4>
 800dfcc:	465b      	mov	r3, fp
 800dfce:	4622      	mov	r2, r4
 800dfd0:	4629      	mov	r1, r5
 800dfd2:	4630      	mov	r0, r6
 800dfd4:	f7ff ffa2 	bl	800df1c <__sfputs_r>
 800dfd8:	3001      	adds	r0, #1
 800dfda:	f000 80a9 	beq.w	800e130 <_vfiprintf_r+0x1f0>
 800dfde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfe0:	445a      	add	r2, fp
 800dfe2:	9209      	str	r2, [sp, #36]	; 0x24
 800dfe4:	f89a 3000 	ldrb.w	r3, [sl]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	f000 80a1 	beq.w	800e130 <_vfiprintf_r+0x1f0>
 800dfee:	2300      	movs	r3, #0
 800dff0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dff4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dff8:	f10a 0a01 	add.w	sl, sl, #1
 800dffc:	9304      	str	r3, [sp, #16]
 800dffe:	9307      	str	r3, [sp, #28]
 800e000:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e004:	931a      	str	r3, [sp, #104]	; 0x68
 800e006:	4654      	mov	r4, sl
 800e008:	2205      	movs	r2, #5
 800e00a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e00e:	4854      	ldr	r0, [pc, #336]	; (800e160 <_vfiprintf_r+0x220>)
 800e010:	f7f2 f8f6 	bl	8000200 <memchr>
 800e014:	9a04      	ldr	r2, [sp, #16]
 800e016:	b9d8      	cbnz	r0, 800e050 <_vfiprintf_r+0x110>
 800e018:	06d1      	lsls	r1, r2, #27
 800e01a:	bf44      	itt	mi
 800e01c:	2320      	movmi	r3, #32
 800e01e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e022:	0713      	lsls	r3, r2, #28
 800e024:	bf44      	itt	mi
 800e026:	232b      	movmi	r3, #43	; 0x2b
 800e028:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e02c:	f89a 3000 	ldrb.w	r3, [sl]
 800e030:	2b2a      	cmp	r3, #42	; 0x2a
 800e032:	d015      	beq.n	800e060 <_vfiprintf_r+0x120>
 800e034:	9a07      	ldr	r2, [sp, #28]
 800e036:	4654      	mov	r4, sl
 800e038:	2000      	movs	r0, #0
 800e03a:	f04f 0c0a 	mov.w	ip, #10
 800e03e:	4621      	mov	r1, r4
 800e040:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e044:	3b30      	subs	r3, #48	; 0x30
 800e046:	2b09      	cmp	r3, #9
 800e048:	d94d      	bls.n	800e0e6 <_vfiprintf_r+0x1a6>
 800e04a:	b1b0      	cbz	r0, 800e07a <_vfiprintf_r+0x13a>
 800e04c:	9207      	str	r2, [sp, #28]
 800e04e:	e014      	b.n	800e07a <_vfiprintf_r+0x13a>
 800e050:	eba0 0308 	sub.w	r3, r0, r8
 800e054:	fa09 f303 	lsl.w	r3, r9, r3
 800e058:	4313      	orrs	r3, r2
 800e05a:	9304      	str	r3, [sp, #16]
 800e05c:	46a2      	mov	sl, r4
 800e05e:	e7d2      	b.n	800e006 <_vfiprintf_r+0xc6>
 800e060:	9b03      	ldr	r3, [sp, #12]
 800e062:	1d19      	adds	r1, r3, #4
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	9103      	str	r1, [sp, #12]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	bfbb      	ittet	lt
 800e06c:	425b      	neglt	r3, r3
 800e06e:	f042 0202 	orrlt.w	r2, r2, #2
 800e072:	9307      	strge	r3, [sp, #28]
 800e074:	9307      	strlt	r3, [sp, #28]
 800e076:	bfb8      	it	lt
 800e078:	9204      	strlt	r2, [sp, #16]
 800e07a:	7823      	ldrb	r3, [r4, #0]
 800e07c:	2b2e      	cmp	r3, #46	; 0x2e
 800e07e:	d10c      	bne.n	800e09a <_vfiprintf_r+0x15a>
 800e080:	7863      	ldrb	r3, [r4, #1]
 800e082:	2b2a      	cmp	r3, #42	; 0x2a
 800e084:	d134      	bne.n	800e0f0 <_vfiprintf_r+0x1b0>
 800e086:	9b03      	ldr	r3, [sp, #12]
 800e088:	1d1a      	adds	r2, r3, #4
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	9203      	str	r2, [sp, #12]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	bfb8      	it	lt
 800e092:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e096:	3402      	adds	r4, #2
 800e098:	9305      	str	r3, [sp, #20]
 800e09a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e170 <_vfiprintf_r+0x230>
 800e09e:	7821      	ldrb	r1, [r4, #0]
 800e0a0:	2203      	movs	r2, #3
 800e0a2:	4650      	mov	r0, sl
 800e0a4:	f7f2 f8ac 	bl	8000200 <memchr>
 800e0a8:	b138      	cbz	r0, 800e0ba <_vfiprintf_r+0x17a>
 800e0aa:	9b04      	ldr	r3, [sp, #16]
 800e0ac:	eba0 000a 	sub.w	r0, r0, sl
 800e0b0:	2240      	movs	r2, #64	; 0x40
 800e0b2:	4082      	lsls	r2, r0
 800e0b4:	4313      	orrs	r3, r2
 800e0b6:	3401      	adds	r4, #1
 800e0b8:	9304      	str	r3, [sp, #16]
 800e0ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0be:	4829      	ldr	r0, [pc, #164]	; (800e164 <_vfiprintf_r+0x224>)
 800e0c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e0c4:	2206      	movs	r2, #6
 800e0c6:	f7f2 f89b 	bl	8000200 <memchr>
 800e0ca:	2800      	cmp	r0, #0
 800e0cc:	d03f      	beq.n	800e14e <_vfiprintf_r+0x20e>
 800e0ce:	4b26      	ldr	r3, [pc, #152]	; (800e168 <_vfiprintf_r+0x228>)
 800e0d0:	bb1b      	cbnz	r3, 800e11a <_vfiprintf_r+0x1da>
 800e0d2:	9b03      	ldr	r3, [sp, #12]
 800e0d4:	3307      	adds	r3, #7
 800e0d6:	f023 0307 	bic.w	r3, r3, #7
 800e0da:	3308      	adds	r3, #8
 800e0dc:	9303      	str	r3, [sp, #12]
 800e0de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0e0:	443b      	add	r3, r7
 800e0e2:	9309      	str	r3, [sp, #36]	; 0x24
 800e0e4:	e768      	b.n	800dfb8 <_vfiprintf_r+0x78>
 800e0e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e0ea:	460c      	mov	r4, r1
 800e0ec:	2001      	movs	r0, #1
 800e0ee:	e7a6      	b.n	800e03e <_vfiprintf_r+0xfe>
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	3401      	adds	r4, #1
 800e0f4:	9305      	str	r3, [sp, #20]
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	f04f 0c0a 	mov.w	ip, #10
 800e0fc:	4620      	mov	r0, r4
 800e0fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e102:	3a30      	subs	r2, #48	; 0x30
 800e104:	2a09      	cmp	r2, #9
 800e106:	d903      	bls.n	800e110 <_vfiprintf_r+0x1d0>
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d0c6      	beq.n	800e09a <_vfiprintf_r+0x15a>
 800e10c:	9105      	str	r1, [sp, #20]
 800e10e:	e7c4      	b.n	800e09a <_vfiprintf_r+0x15a>
 800e110:	fb0c 2101 	mla	r1, ip, r1, r2
 800e114:	4604      	mov	r4, r0
 800e116:	2301      	movs	r3, #1
 800e118:	e7f0      	b.n	800e0fc <_vfiprintf_r+0x1bc>
 800e11a:	ab03      	add	r3, sp, #12
 800e11c:	9300      	str	r3, [sp, #0]
 800e11e:	462a      	mov	r2, r5
 800e120:	4b12      	ldr	r3, [pc, #72]	; (800e16c <_vfiprintf_r+0x22c>)
 800e122:	a904      	add	r1, sp, #16
 800e124:	4630      	mov	r0, r6
 800e126:	f7fb fdf9 	bl	8009d1c <_printf_float>
 800e12a:	4607      	mov	r7, r0
 800e12c:	1c78      	adds	r0, r7, #1
 800e12e:	d1d6      	bne.n	800e0de <_vfiprintf_r+0x19e>
 800e130:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e132:	07d9      	lsls	r1, r3, #31
 800e134:	d405      	bmi.n	800e142 <_vfiprintf_r+0x202>
 800e136:	89ab      	ldrh	r3, [r5, #12]
 800e138:	059a      	lsls	r2, r3, #22
 800e13a:	d402      	bmi.n	800e142 <_vfiprintf_r+0x202>
 800e13c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e13e:	f7fd fbdb 	bl	800b8f8 <__retarget_lock_release_recursive>
 800e142:	89ab      	ldrh	r3, [r5, #12]
 800e144:	065b      	lsls	r3, r3, #25
 800e146:	f53f af1d 	bmi.w	800df84 <_vfiprintf_r+0x44>
 800e14a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e14c:	e71c      	b.n	800df88 <_vfiprintf_r+0x48>
 800e14e:	ab03      	add	r3, sp, #12
 800e150:	9300      	str	r3, [sp, #0]
 800e152:	462a      	mov	r2, r5
 800e154:	4b05      	ldr	r3, [pc, #20]	; (800e16c <_vfiprintf_r+0x22c>)
 800e156:	a904      	add	r1, sp, #16
 800e158:	4630      	mov	r0, r6
 800e15a:	f7fc f883 	bl	800a264 <_printf_i>
 800e15e:	e7e4      	b.n	800e12a <_vfiprintf_r+0x1ea>
 800e160:	0800e876 	.word	0x0800e876
 800e164:	0800e880 	.word	0x0800e880
 800e168:	08009d1d 	.word	0x08009d1d
 800e16c:	0800df1d 	.word	0x0800df1d
 800e170:	0800e87c 	.word	0x0800e87c

0800e174 <__swbuf_r>:
 800e174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e176:	460e      	mov	r6, r1
 800e178:	4614      	mov	r4, r2
 800e17a:	4605      	mov	r5, r0
 800e17c:	b118      	cbz	r0, 800e186 <__swbuf_r+0x12>
 800e17e:	6a03      	ldr	r3, [r0, #32]
 800e180:	b90b      	cbnz	r3, 800e186 <__swbuf_r+0x12>
 800e182:	f7fc fc4d 	bl	800aa20 <__sinit>
 800e186:	69a3      	ldr	r3, [r4, #24]
 800e188:	60a3      	str	r3, [r4, #8]
 800e18a:	89a3      	ldrh	r3, [r4, #12]
 800e18c:	071a      	lsls	r2, r3, #28
 800e18e:	d525      	bpl.n	800e1dc <__swbuf_r+0x68>
 800e190:	6923      	ldr	r3, [r4, #16]
 800e192:	b31b      	cbz	r3, 800e1dc <__swbuf_r+0x68>
 800e194:	6823      	ldr	r3, [r4, #0]
 800e196:	6922      	ldr	r2, [r4, #16]
 800e198:	1a98      	subs	r0, r3, r2
 800e19a:	6963      	ldr	r3, [r4, #20]
 800e19c:	b2f6      	uxtb	r6, r6
 800e19e:	4283      	cmp	r3, r0
 800e1a0:	4637      	mov	r7, r6
 800e1a2:	dc04      	bgt.n	800e1ae <__swbuf_r+0x3a>
 800e1a4:	4621      	mov	r1, r4
 800e1a6:	4628      	mov	r0, r5
 800e1a8:	f7ff f87c 	bl	800d2a4 <_fflush_r>
 800e1ac:	b9e0      	cbnz	r0, 800e1e8 <__swbuf_r+0x74>
 800e1ae:	68a3      	ldr	r3, [r4, #8]
 800e1b0:	3b01      	subs	r3, #1
 800e1b2:	60a3      	str	r3, [r4, #8]
 800e1b4:	6823      	ldr	r3, [r4, #0]
 800e1b6:	1c5a      	adds	r2, r3, #1
 800e1b8:	6022      	str	r2, [r4, #0]
 800e1ba:	701e      	strb	r6, [r3, #0]
 800e1bc:	6962      	ldr	r2, [r4, #20]
 800e1be:	1c43      	adds	r3, r0, #1
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	d004      	beq.n	800e1ce <__swbuf_r+0x5a>
 800e1c4:	89a3      	ldrh	r3, [r4, #12]
 800e1c6:	07db      	lsls	r3, r3, #31
 800e1c8:	d506      	bpl.n	800e1d8 <__swbuf_r+0x64>
 800e1ca:	2e0a      	cmp	r6, #10
 800e1cc:	d104      	bne.n	800e1d8 <__swbuf_r+0x64>
 800e1ce:	4621      	mov	r1, r4
 800e1d0:	4628      	mov	r0, r5
 800e1d2:	f7ff f867 	bl	800d2a4 <_fflush_r>
 800e1d6:	b938      	cbnz	r0, 800e1e8 <__swbuf_r+0x74>
 800e1d8:	4638      	mov	r0, r7
 800e1da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1dc:	4621      	mov	r1, r4
 800e1de:	4628      	mov	r0, r5
 800e1e0:	f000 f806 	bl	800e1f0 <__swsetup_r>
 800e1e4:	2800      	cmp	r0, #0
 800e1e6:	d0d5      	beq.n	800e194 <__swbuf_r+0x20>
 800e1e8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e1ec:	e7f4      	b.n	800e1d8 <__swbuf_r+0x64>
	...

0800e1f0 <__swsetup_r>:
 800e1f0:	b538      	push	{r3, r4, r5, lr}
 800e1f2:	4b2a      	ldr	r3, [pc, #168]	; (800e29c <__swsetup_r+0xac>)
 800e1f4:	4605      	mov	r5, r0
 800e1f6:	6818      	ldr	r0, [r3, #0]
 800e1f8:	460c      	mov	r4, r1
 800e1fa:	b118      	cbz	r0, 800e204 <__swsetup_r+0x14>
 800e1fc:	6a03      	ldr	r3, [r0, #32]
 800e1fe:	b90b      	cbnz	r3, 800e204 <__swsetup_r+0x14>
 800e200:	f7fc fc0e 	bl	800aa20 <__sinit>
 800e204:	89a3      	ldrh	r3, [r4, #12]
 800e206:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e20a:	0718      	lsls	r0, r3, #28
 800e20c:	d422      	bmi.n	800e254 <__swsetup_r+0x64>
 800e20e:	06d9      	lsls	r1, r3, #27
 800e210:	d407      	bmi.n	800e222 <__swsetup_r+0x32>
 800e212:	2309      	movs	r3, #9
 800e214:	602b      	str	r3, [r5, #0]
 800e216:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e21a:	81a3      	strh	r3, [r4, #12]
 800e21c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e220:	e034      	b.n	800e28c <__swsetup_r+0x9c>
 800e222:	0758      	lsls	r0, r3, #29
 800e224:	d512      	bpl.n	800e24c <__swsetup_r+0x5c>
 800e226:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e228:	b141      	cbz	r1, 800e23c <__swsetup_r+0x4c>
 800e22a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e22e:	4299      	cmp	r1, r3
 800e230:	d002      	beq.n	800e238 <__swsetup_r+0x48>
 800e232:	4628      	mov	r0, r5
 800e234:	f7fe f9fa 	bl	800c62c <_free_r>
 800e238:	2300      	movs	r3, #0
 800e23a:	6363      	str	r3, [r4, #52]	; 0x34
 800e23c:	89a3      	ldrh	r3, [r4, #12]
 800e23e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e242:	81a3      	strh	r3, [r4, #12]
 800e244:	2300      	movs	r3, #0
 800e246:	6063      	str	r3, [r4, #4]
 800e248:	6923      	ldr	r3, [r4, #16]
 800e24a:	6023      	str	r3, [r4, #0]
 800e24c:	89a3      	ldrh	r3, [r4, #12]
 800e24e:	f043 0308 	orr.w	r3, r3, #8
 800e252:	81a3      	strh	r3, [r4, #12]
 800e254:	6923      	ldr	r3, [r4, #16]
 800e256:	b94b      	cbnz	r3, 800e26c <__swsetup_r+0x7c>
 800e258:	89a3      	ldrh	r3, [r4, #12]
 800e25a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e25e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e262:	d003      	beq.n	800e26c <__swsetup_r+0x7c>
 800e264:	4621      	mov	r1, r4
 800e266:	4628      	mov	r0, r5
 800e268:	f000 f840 	bl	800e2ec <__smakebuf_r>
 800e26c:	89a0      	ldrh	r0, [r4, #12]
 800e26e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e272:	f010 0301 	ands.w	r3, r0, #1
 800e276:	d00a      	beq.n	800e28e <__swsetup_r+0x9e>
 800e278:	2300      	movs	r3, #0
 800e27a:	60a3      	str	r3, [r4, #8]
 800e27c:	6963      	ldr	r3, [r4, #20]
 800e27e:	425b      	negs	r3, r3
 800e280:	61a3      	str	r3, [r4, #24]
 800e282:	6923      	ldr	r3, [r4, #16]
 800e284:	b943      	cbnz	r3, 800e298 <__swsetup_r+0xa8>
 800e286:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e28a:	d1c4      	bne.n	800e216 <__swsetup_r+0x26>
 800e28c:	bd38      	pop	{r3, r4, r5, pc}
 800e28e:	0781      	lsls	r1, r0, #30
 800e290:	bf58      	it	pl
 800e292:	6963      	ldrpl	r3, [r4, #20]
 800e294:	60a3      	str	r3, [r4, #8]
 800e296:	e7f4      	b.n	800e282 <__swsetup_r+0x92>
 800e298:	2000      	movs	r0, #0
 800e29a:	e7f7      	b.n	800e28c <__swsetup_r+0x9c>
 800e29c:	2000025c 	.word	0x2000025c

0800e2a0 <__swhatbuf_r>:
 800e2a0:	b570      	push	{r4, r5, r6, lr}
 800e2a2:	460c      	mov	r4, r1
 800e2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2a8:	2900      	cmp	r1, #0
 800e2aa:	b096      	sub	sp, #88	; 0x58
 800e2ac:	4615      	mov	r5, r2
 800e2ae:	461e      	mov	r6, r3
 800e2b0:	da0d      	bge.n	800e2ce <__swhatbuf_r+0x2e>
 800e2b2:	89a3      	ldrh	r3, [r4, #12]
 800e2b4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e2b8:	f04f 0100 	mov.w	r1, #0
 800e2bc:	bf0c      	ite	eq
 800e2be:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e2c2:	2340      	movne	r3, #64	; 0x40
 800e2c4:	2000      	movs	r0, #0
 800e2c6:	6031      	str	r1, [r6, #0]
 800e2c8:	602b      	str	r3, [r5, #0]
 800e2ca:	b016      	add	sp, #88	; 0x58
 800e2cc:	bd70      	pop	{r4, r5, r6, pc}
 800e2ce:	466a      	mov	r2, sp
 800e2d0:	f000 f848 	bl	800e364 <_fstat_r>
 800e2d4:	2800      	cmp	r0, #0
 800e2d6:	dbec      	blt.n	800e2b2 <__swhatbuf_r+0x12>
 800e2d8:	9901      	ldr	r1, [sp, #4]
 800e2da:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e2de:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e2e2:	4259      	negs	r1, r3
 800e2e4:	4159      	adcs	r1, r3
 800e2e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2ea:	e7eb      	b.n	800e2c4 <__swhatbuf_r+0x24>

0800e2ec <__smakebuf_r>:
 800e2ec:	898b      	ldrh	r3, [r1, #12]
 800e2ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e2f0:	079d      	lsls	r5, r3, #30
 800e2f2:	4606      	mov	r6, r0
 800e2f4:	460c      	mov	r4, r1
 800e2f6:	d507      	bpl.n	800e308 <__smakebuf_r+0x1c>
 800e2f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e2fc:	6023      	str	r3, [r4, #0]
 800e2fe:	6123      	str	r3, [r4, #16]
 800e300:	2301      	movs	r3, #1
 800e302:	6163      	str	r3, [r4, #20]
 800e304:	b002      	add	sp, #8
 800e306:	bd70      	pop	{r4, r5, r6, pc}
 800e308:	ab01      	add	r3, sp, #4
 800e30a:	466a      	mov	r2, sp
 800e30c:	f7ff ffc8 	bl	800e2a0 <__swhatbuf_r>
 800e310:	9900      	ldr	r1, [sp, #0]
 800e312:	4605      	mov	r5, r0
 800e314:	4630      	mov	r0, r6
 800e316:	f7fe fead 	bl	800d074 <_malloc_r>
 800e31a:	b948      	cbnz	r0, 800e330 <__smakebuf_r+0x44>
 800e31c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e320:	059a      	lsls	r2, r3, #22
 800e322:	d4ef      	bmi.n	800e304 <__smakebuf_r+0x18>
 800e324:	f023 0303 	bic.w	r3, r3, #3
 800e328:	f043 0302 	orr.w	r3, r3, #2
 800e32c:	81a3      	strh	r3, [r4, #12]
 800e32e:	e7e3      	b.n	800e2f8 <__smakebuf_r+0xc>
 800e330:	89a3      	ldrh	r3, [r4, #12]
 800e332:	6020      	str	r0, [r4, #0]
 800e334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e338:	81a3      	strh	r3, [r4, #12]
 800e33a:	9b00      	ldr	r3, [sp, #0]
 800e33c:	6163      	str	r3, [r4, #20]
 800e33e:	9b01      	ldr	r3, [sp, #4]
 800e340:	6120      	str	r0, [r4, #16]
 800e342:	b15b      	cbz	r3, 800e35c <__smakebuf_r+0x70>
 800e344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e348:	4630      	mov	r0, r6
 800e34a:	f000 f81d 	bl	800e388 <_isatty_r>
 800e34e:	b128      	cbz	r0, 800e35c <__smakebuf_r+0x70>
 800e350:	89a3      	ldrh	r3, [r4, #12]
 800e352:	f023 0303 	bic.w	r3, r3, #3
 800e356:	f043 0301 	orr.w	r3, r3, #1
 800e35a:	81a3      	strh	r3, [r4, #12]
 800e35c:	89a3      	ldrh	r3, [r4, #12]
 800e35e:	431d      	orrs	r5, r3
 800e360:	81a5      	strh	r5, [r4, #12]
 800e362:	e7cf      	b.n	800e304 <__smakebuf_r+0x18>

0800e364 <_fstat_r>:
 800e364:	b538      	push	{r3, r4, r5, lr}
 800e366:	4d07      	ldr	r5, [pc, #28]	; (800e384 <_fstat_r+0x20>)
 800e368:	2300      	movs	r3, #0
 800e36a:	4604      	mov	r4, r0
 800e36c:	4608      	mov	r0, r1
 800e36e:	4611      	mov	r1, r2
 800e370:	602b      	str	r3, [r5, #0]
 800e372:	f7f4 fffe 	bl	8003372 <_fstat>
 800e376:	1c43      	adds	r3, r0, #1
 800e378:	d102      	bne.n	800e380 <_fstat_r+0x1c>
 800e37a:	682b      	ldr	r3, [r5, #0]
 800e37c:	b103      	cbz	r3, 800e380 <_fstat_r+0x1c>
 800e37e:	6023      	str	r3, [r4, #0]
 800e380:	bd38      	pop	{r3, r4, r5, pc}
 800e382:	bf00      	nop
 800e384:	20001634 	.word	0x20001634

0800e388 <_isatty_r>:
 800e388:	b538      	push	{r3, r4, r5, lr}
 800e38a:	4d06      	ldr	r5, [pc, #24]	; (800e3a4 <_isatty_r+0x1c>)
 800e38c:	2300      	movs	r3, #0
 800e38e:	4604      	mov	r4, r0
 800e390:	4608      	mov	r0, r1
 800e392:	602b      	str	r3, [r5, #0]
 800e394:	f7f4 fffd 	bl	8003392 <_isatty>
 800e398:	1c43      	adds	r3, r0, #1
 800e39a:	d102      	bne.n	800e3a2 <_isatty_r+0x1a>
 800e39c:	682b      	ldr	r3, [r5, #0]
 800e39e:	b103      	cbz	r3, 800e3a2 <_isatty_r+0x1a>
 800e3a0:	6023      	str	r3, [r4, #0]
 800e3a2:	bd38      	pop	{r3, r4, r5, pc}
 800e3a4:	20001634 	.word	0x20001634

0800e3a8 <_raise_r>:
 800e3a8:	291f      	cmp	r1, #31
 800e3aa:	b538      	push	{r3, r4, r5, lr}
 800e3ac:	4604      	mov	r4, r0
 800e3ae:	460d      	mov	r5, r1
 800e3b0:	d904      	bls.n	800e3bc <_raise_r+0x14>
 800e3b2:	2316      	movs	r3, #22
 800e3b4:	6003      	str	r3, [r0, #0]
 800e3b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e3ba:	bd38      	pop	{r3, r4, r5, pc}
 800e3bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e3be:	b112      	cbz	r2, 800e3c6 <_raise_r+0x1e>
 800e3c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e3c4:	b94b      	cbnz	r3, 800e3da <_raise_r+0x32>
 800e3c6:	4620      	mov	r0, r4
 800e3c8:	f000 f830 	bl	800e42c <_getpid_r>
 800e3cc:	462a      	mov	r2, r5
 800e3ce:	4601      	mov	r1, r0
 800e3d0:	4620      	mov	r0, r4
 800e3d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e3d6:	f000 b817 	b.w	800e408 <_kill_r>
 800e3da:	2b01      	cmp	r3, #1
 800e3dc:	d00a      	beq.n	800e3f4 <_raise_r+0x4c>
 800e3de:	1c59      	adds	r1, r3, #1
 800e3e0:	d103      	bne.n	800e3ea <_raise_r+0x42>
 800e3e2:	2316      	movs	r3, #22
 800e3e4:	6003      	str	r3, [r0, #0]
 800e3e6:	2001      	movs	r0, #1
 800e3e8:	e7e7      	b.n	800e3ba <_raise_r+0x12>
 800e3ea:	2400      	movs	r4, #0
 800e3ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e3f0:	4628      	mov	r0, r5
 800e3f2:	4798      	blx	r3
 800e3f4:	2000      	movs	r0, #0
 800e3f6:	e7e0      	b.n	800e3ba <_raise_r+0x12>

0800e3f8 <raise>:
 800e3f8:	4b02      	ldr	r3, [pc, #8]	; (800e404 <raise+0xc>)
 800e3fa:	4601      	mov	r1, r0
 800e3fc:	6818      	ldr	r0, [r3, #0]
 800e3fe:	f7ff bfd3 	b.w	800e3a8 <_raise_r>
 800e402:	bf00      	nop
 800e404:	2000025c 	.word	0x2000025c

0800e408 <_kill_r>:
 800e408:	b538      	push	{r3, r4, r5, lr}
 800e40a:	4d07      	ldr	r5, [pc, #28]	; (800e428 <_kill_r+0x20>)
 800e40c:	2300      	movs	r3, #0
 800e40e:	4604      	mov	r4, r0
 800e410:	4608      	mov	r0, r1
 800e412:	4611      	mov	r1, r2
 800e414:	602b      	str	r3, [r5, #0]
 800e416:	f7f4 ff4d 	bl	80032b4 <_kill>
 800e41a:	1c43      	adds	r3, r0, #1
 800e41c:	d102      	bne.n	800e424 <_kill_r+0x1c>
 800e41e:	682b      	ldr	r3, [r5, #0]
 800e420:	b103      	cbz	r3, 800e424 <_kill_r+0x1c>
 800e422:	6023      	str	r3, [r4, #0]
 800e424:	bd38      	pop	{r3, r4, r5, pc}
 800e426:	bf00      	nop
 800e428:	20001634 	.word	0x20001634

0800e42c <_getpid_r>:
 800e42c:	f7f4 bf3a 	b.w	80032a4 <_getpid>

0800e430 <_init>:
 800e430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e432:	bf00      	nop
 800e434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e436:	bc08      	pop	{r3}
 800e438:	469e      	mov	lr, r3
 800e43a:	4770      	bx	lr

0800e43c <_fini>:
 800e43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e43e:	bf00      	nop
 800e440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e442:	bc08      	pop	{r3}
 800e444:	469e      	mov	lr, r3
 800e446:	4770      	bx	lr
