INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/Digital_Logic_Labs/Digital_Logic_Labs.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/Digital_Logic_Labs/Digital_Logic_Labs.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/Digital_Logic_Labs/Digital_Logic_Labs.srcs/sim_1/new/Lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_tb
