#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 25 11:37:05 2024
# Process ID: 5144
# Current directory: E:/GitHub Projects/216BProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27288 E:\GitHub Projects\216BProject\ECE216BNew.xpr
# Log file: E:/GitHub Projects/216BProject/vivado.log
# Journal file: E:/GitHub Projects/216BProject\vivado.jou
# Running On: Vicky-089f, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16495 MB
#-----------------------------------------------------------
start_gui
open_project {E:/GitHub Projects/216BProject/ECE216BNew.xpr}
update_compile_order -fileset sources_1
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEM_Design/MEM_Design.bd}
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {2 550 -207} [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {CADA_MEMControl_0}]
set_property location {1 211 -189} [get_bd_cells CADA_MEMControl_1]
set_property -dict [list \
  CONFIG.Write_Depth_A {16} \
  CONFIG.Write_Width_A {144} \
] [get_bd_cells blk_mem_gen_1]
set_property CONFIG.Data_bitWidth {144} [get_bd_cells CADA_MEMControl_1]
connect_bd_net [get_bd_pins CADA_MEMControl_1/DataOut] [get_bd_pins blk_mem_gen_1/dina]
connect_bd_net [get_bd_pins CADA_MEMControl_1/addrOut] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MWMWen] [get_bd_pins blk_mem_gen_1/wea]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMEn] [get_bd_pins blk_mem_gen_1/ena]
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins CADA_MEMControl_1/MEMin]
save_bd_design
connect_bd_net [get_bd_ports clk] [get_bd_pins CADA_MEMControl_1/clk]
regenerate_bd_layout
save_bd_design
connect_bd_net [get_bd_ports rst] [get_bd_pins CADA_MEMControl_1/rst]
startgroup
create_bd_port -dir I valid_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/valid] [get_bd_ports valid_1]
endgroup
startgroup
create_bd_port -dir I -from 143 -to 0 DataIn_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/DataIn] [get_bd_ports DataIn_1]
endgroup
startgroup
create_bd_port -dir I writeEn_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/writeEn] [get_bd_ports writeEn_1]
endgroup
startgroup
create_bd_port -dir I -from 4 -to 0 startAddr_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/startAddr] [get_bd_ports startAddr_1]
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 strideInterval_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/strideInterval] [get_bd_ports strideInterval_1]
endgroup
undo
startgroup
create_bd_port -dir I -from 3 -to 0 strideInterval_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/strideInterval] [get_bd_ports strideInterval_1]
endgroup
startgroup
create_bd_port -dir I -from 15 -to 0 startLatency_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/startLatency] [get_bd_ports startLatency_1]
endgroup
startgroup
create_bd_port -dir I -from 15 -to 0 endLatency_1
connect_bd_net [get_bd_pins /CADA_MEMControl_1/endLatency] [get_bd_ports endLatency_1]
endgroup
regenerate_bd_layout
save_bd_design
set_property location {2 549 248} [get_bd_cells blk_mem_gen_1]
regenerate_bd_layout
delete_bd_objs [get_bd_nets ComputeDataIn_1]
regenerate_bd_layout
delete_bd_objs [get_bd_ports ComputeDataIn]
set_property location {2 527 329} [get_bd_cells CADA_LaneSplit_0]
set_property location {2 528 310} [get_bd_cells CADA_LaneSplit_0]
set_property location {2 527 319} [get_bd_cells CADA_LaneSplit_0]
regenerate_bd_layout
create_bd_cell -type module -reference mem_to_array mem_to_array_0
save_bd_design
current_bd_design [get_bd_designs MEM_Design]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs MEMDesign]
delete_bd_objs [get_bd_cells mem_to_array_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mem_to_array mem_to_array_0
delete_bd_objs [get_bd_cells mem_to_array_0]
create_bd_cell -type module -reference mem_to_array mem_to_array_0
set_property location {3 834 106} [get_bd_cells mem_to_array_0]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMout] [get_bd_pins mem_to_array_0/in]
connect_bd_net [get_bd_pins mem_to_array_0/out] [get_bd_pins ArrayTop_0/dataIn]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
startgroup
set_property -dict [list \
  CONFIG.Coe_File {e:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/layer1_im2col.coe} \
  CONFIG.Load_Init_File {true} \
] [get_bd_cells blk_mem_gen_1]
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
create_bd_cell -type module -reference mem_to_array mem_to_array_1
delete_bd_objs [get_bd_cells mem_to_array_1]
create_bd_cell -type module -reference mem_to_array mem_to_array_1
startgroup
make_bd_pins_external  [get_bd_cells mem_to_array_1]
make_bd_intf_pins_external  [get_bd_cells mem_to_array_1]
endgroup
undo
undo
set_property source_mgmt_mode All [current_project]
set_property source_mgmt_mode All [current_project]
report_ip_status -name ip_status 
save_bd_design
generate_target all [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}]
current_bd_design [get_bd_designs MEM_Design]
launch_runs MEMDesign_CADA_MEMControl_0_1_synth_1
wait_on_run MEMDesign_CADA_MEMControl_0_1_synth_1
launch_runs MEMDesign_blk_mem_gen_0_1_synth_1
wait_on_run MEMDesign_blk_mem_gen_0_1_synth_1
launch_runs MEMDesign_mem_to_array_0_2_synth_1
wait_on_run MEMDesign_mem_to_array_0_2_synth_1
reset_run MEMDesign_mem_to_array_0_2_synth_1
launch_runs MEMDesign_mem_to_array_0_2_synth_1
wait_on_run MEMDesign_mem_to_array_0_2_synth_1
