###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:08:28 2023
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: VIOLATED Setup Check with Pin ALU_dut/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.246
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.554
- Arrival Time                  9.999
= Slack Time                   -0.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   -0.445 | 
     | U0_mux2X1/U1                             | A0 ^ -> Y ^  | AO2B2X4M    | 0.000 | 0.000 |   0.000 |   -0.445 | 
     | Reg_file_dut/\reg_file_reg[1][2]         | CK ^ -> Q v  | SDFFRHQX4M  | 0.203 | 0.363 |   0.363 |   -0.081 | 
     | ALU_dut/div_32/U29                       | A v -> Y ^   | INVX12M     | 0.268 | 0.216 |   0.579 |    0.134 | 
     | ALU_dut/div_32/FE_RC_12_0                | A ^ -> Y v   | INVX2M      | 0.082 | 0.094 |   0.674 |    0.229 | 
     | ALU_dut/div_32/FE_RC_30_0                | B v -> Y ^   | NOR2X3M     | 0.249 | 0.187 |   0.861 |    0.416 | 
     | ALU_dut/div_32/FE_RC_29_0                | A ^ -> Y v   | NAND4X6M    | 0.275 | 0.215 |   1.076 |    0.631 | 
     | ALU_dut/div_32/FE_RC_61_0                | A v -> Y ^   | INVX2M      | 0.115 | 0.123 |   1.199 |    0.755 | 
     | ALU_dut/div_32/FE_RC_60_0                | A ^ -> Y v   | NAND3X3M    | 0.170 | 0.078 |   1.277 |    0.832 | 
     | ALU_dut/div_32/FE_RC_59_0                | B v -> Y ^   | NAND3BX2M   | 0.222 | 0.178 |   1.455 |    1.010 | 
     | ALU_dut/div_32/FE_RC_95_0                | B ^ -> Y v   | NAND2X2M    | 0.294 | 0.232 |   1.687 |    1.242 | 
     | ALU_dut/div_32/FE_RC_98_0                | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   1.788 |    1.343 | 
     | ALU_dut/div_32/FE_RC_97_0                | A1N ^ -> Y ^ | OAI2B1X4M   | 0.253 | 0.255 |   2.042 |    1.597 | 
     | ALU_dut/div_32/FE_RC_170_0               | B ^ -> Y v   | NAND2X2M    | 0.216 | 0.187 |   2.229 |    1.784 | 
     | ALU_dut/div_32/FE_RC_226_0               | B v -> Y ^   | NAND2X2M    | 0.362 | 0.272 |   2.500 |    2.056 | 
     | ALU_dut/div_32/FE_RC_168_0               | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.114 |   2.615 |    2.170 | 
     | ALU_dut/div_32/FE_RC_173_0               | A0 v -> Y ^  | OAI2B1X2M   | 0.266 | 0.203 |   2.817 |    2.373 | 
     | ALU_dut/div_32/FE_RC_166_0               | B ^ -> Y v   | NAND2X3M    | 0.139 | 0.138 |   2.956 |    2.511 | 
     | ALU_dut/div_32/FE_RC_236_0               | B v -> Y ^   | NAND2BX2M   | 0.127 | 0.117 |   3.073 |    2.628 | 
     | ALU_dut/div_32/FE_RC_282_0               | A ^ -> Y v   | CLKNAND2X4M | 0.205 | 0.161 |   3.234 |    2.789 | 
     | ALU_dut/div_32/FE_RC_281_0               | A v -> Y ^   | NAND2X5M    | 0.162 | 0.149 |   3.382 |    2.937 | 
     | ALU_dut/div_32/FE_RC_280_0               | S0 ^ -> Y ^  | MXI2X6M     | 0.326 | 0.179 |   3.561 |    3.116 | 
     | ALU_dut/div_32/FE_RC_283_0               | A ^ -> Y v   | NAND2X8M    | 0.123 | 0.119 |   3.679 |    3.235 | 
     | ALU_dut/div_32/FE_RC_287_0               | AN v -> Y v  | NOR2BX8M    | 0.071 | 0.134 |   3.814 |    3.369 | 
     | ALU_dut/div_32/FE_RC_285_0               | B v -> Y ^   | NAND2X4M    | 0.077 | 0.073 |   3.887 |    3.442 | 
     | ALU_dut/div_32/FE_RC_284_0               | A ^ -> Y v   | NAND2X4M    | 0.083 | 0.063 |   3.950 |    3.505 | 
     | ALU_dut/div_32/FE_RC_302_0               | B v -> Y ^   | NAND2X6M    | 0.092 | 0.085 |   4.035 |    3.591 | 
     | ALU_dut/div_32/FE_RC_317_0               | A ^ -> Y v   | NAND2X4M    | 0.079 | 0.071 |   4.106 |    3.661 | 
     | ALU_dut/div_32/FE_RC_316_0               | A v -> Y ^   | NAND2X6M    | 0.110 | 0.083 |   4.189 |    3.744 | 
     | ALU_dut/div_32/FE_RC_375_0               | B ^ -> Y v   | CLKNAND2X4M | 0.129 | 0.115 |   4.304 |    3.859 | 
     | ALU_dut/div_32/FE_RC_374_0               | A v -> Y ^   | NAND2X5M    | 0.183 | 0.137 |   4.441 |    3.996 | 
     | ALU_dut/div_32/FE_RC_373_0               | S0 ^ -> Y ^  | MXI2X6M     | 0.275 | 0.166 |   4.607 |    4.162 | 
     | ALU_dut/div_32/FE_RC_371_0               | AN ^ -> Y ^  | NAND2BX8M   | 0.151 | 0.185 |   4.791 |    4.347 | 
     | ALU_dut/div_32/FE_RC_370_0               | A ^ -> Y v   | CLKNAND2X8M | 0.113 | 0.088 |   4.879 |    4.435 | 
     | ALU_dut/div_32/FE_RC_369_0               | A v -> Y ^   | NAND2X4M    | 0.107 | 0.092 |   4.972 |    4.527 | 
     | ALU_dut/div_32/FE_RC_368_0               | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.069 |   5.041 |    4.596 | 
     | ALU_dut/div_32/FE_RC_399_0               | A v -> Y ^   | NAND2X6M    | 0.141 | 0.102 |   5.143 |    4.698 | 
     | ALU_dut/div_32/FE_RC_415_0               | B ^ -> Y v   | NAND3X4M    | 0.169 | 0.147 |   5.290 |    4.845 | 
     | ALU_dut/div_32/FE_RC_436_0               | A0 v -> Y ^  | OAI2B11X4M  | 0.428 | 0.313 |   5.603 |    5.158 | 
     | ALU_dut/div_32/FE_RC_467_0               | A ^ -> Y ^   | AND2X8M     | 0.191 | 0.266 |   5.868 |    5.424 | 
     | ALU_dut/div_32/U54                       | S0 ^ -> Y ^  | CLKMX2X2M   | 0.250 | 0.295 |   6.163 |    5.718 | 
     | ALU_dut/div_32/FE_RC_557_0               | A ^ -> Y v   | CLKNAND2X4M | 0.215 | 0.199 |   6.362 |    5.917 | 
     | ALU_dut/div_32/FE_RC_556_0               | A v -> Y ^   | INVX2M      | 0.113 | 0.120 |   6.482 |    6.037 | 
     | ALU_dut/div_32/FE_RC_555_0               | B ^ -> Y v   | NAND2X4M    | 0.079 | 0.078 |   6.560 |    6.116 | 
     | ALU_dut/div_32/FE_RC_620_0               | A v -> Y ^   | INVX2M      | 0.080 | 0.073 |   6.633 |    6.188 | 
     | ALU_dut/div_32/FE_RC_619_0               | B ^ -> Y v   | CLKNAND2X4M | 0.154 | 0.126 |   6.759 |    6.314 | 
     | ALU_dut/div_32/FE_RC_649_0               | A v -> Y ^   | INVX2M      | 0.100 | 0.101 |   6.860 |    6.415 | 
     | ALU_dut/div_32/FE_RC_643_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.080 | 0.074 |   6.934 |    6.489 | 
     | ALU_dut/div_32/FE_RC_642_0               | B0 v -> Y ^  | OAI2B1X4M   | 0.178 | 0.063 |   6.997 |    6.553 | 
     | ALU_dut/div_32/FE_RC_641_0               | A ^ -> Y ^   | AND2X8M     | 0.140 | 0.197 |   7.194 |    6.749 | 
     | ALU_dut/div_32/U62                       | S0 ^ -> Y v  | MX2X2M      | 0.109 | 0.243 |   7.437 |    6.992 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.101 | 0.400 |   7.837 |    7.392 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.104 | 0.255 |   8.092 |    7.647 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.104 | 0.255 |   8.347 |    7.903 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.241 |   8.588 |    8.143 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.093 | 0.239 |   8.827 |    8.382 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.237 |   9.064 |    8.619 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.117 | 0.267 |   9.331 |    8.886 | 
     | ALU_dut/U38                              | B0 v -> Y ^  | AOI222X4M   | 0.454 | 0.351 |   9.682 |    9.237 | 
     | ALU_dut/U91                              | A0N ^ -> Y ^ | AOI2BB2X4M  | 0.146 | 0.218 |   9.900 |    9.456 | 
     | ALU_dut/U88                              | A ^ -> Y v   | NAND3X2M    | 0.170 | 0.098 |   9.998 |    9.554 | 
     | ALU_dut/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.170 | 0.000 |   9.999 |    9.554 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |    0.445 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    0.445 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |    0.445 | 
     | ALU_dut/\ALU_OUT_reg[0] | CK ^          | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |    0.445 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.269
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.531
- Arrival Time                  8.305
= Slack Time                    1.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    1.226 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M    | 0.000 | 0.000 |   0.000 |    1.226 | 
     | Reg_file_dut/\reg_file_reg[1][2] | CK ^ -> Q v  | SDFFRHQX4M  | 0.203 | 0.363 |   0.363 |    1.590 | 
     | ALU_dut/div_32/U29               | A v -> Y ^   | INVX12M     | 0.268 | 0.216 |   0.579 |    1.805 | 
     | ALU_dut/div_32/FE_RC_12_0        | A ^ -> Y v   | INVX2M      | 0.082 | 0.094 |   0.673 |    1.900 | 
     | ALU_dut/div_32/FE_RC_30_0        | B v -> Y ^   | NOR2X3M     | 0.249 | 0.187 |   0.861 |    2.087 | 
     | ALU_dut/div_32/FE_RC_29_0        | A ^ -> Y v   | NAND4X6M    | 0.275 | 0.215 |   1.076 |    2.302 | 
     | ALU_dut/div_32/FE_RC_61_0        | A v -> Y ^   | INVX2M      | 0.115 | 0.123 |   1.199 |    2.426 | 
     | ALU_dut/div_32/FE_RC_60_0        | A ^ -> Y v   | NAND3X3M    | 0.170 | 0.078 |   1.277 |    2.503 | 
     | ALU_dut/div_32/FE_RC_59_0        | B v -> Y ^   | NAND3BX2M   | 0.222 | 0.178 |   1.455 |    2.681 | 
     | ALU_dut/div_32/FE_RC_95_0        | B ^ -> Y v   | NAND2X2M    | 0.294 | 0.232 |   1.687 |    2.913 | 
     | ALU_dut/div_32/FE_RC_98_0        | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   1.787 |    3.014 | 
     | ALU_dut/div_32/FE_RC_97_0        | A1N ^ -> Y ^ | OAI2B1X4M   | 0.253 | 0.255 |   2.042 |    3.268 | 
     | ALU_dut/div_32/FE_RC_170_0       | B ^ -> Y v   | NAND2X2M    | 0.216 | 0.187 |   2.229 |    3.455 | 
     | ALU_dut/div_32/FE_RC_226_0       | B v -> Y ^   | NAND2X2M    | 0.362 | 0.272 |   2.500 |    3.727 | 
     | ALU_dut/div_32/FE_RC_168_0       | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.114 |   2.615 |    3.841 | 
     | ALU_dut/div_32/FE_RC_173_0       | A0 v -> Y ^  | OAI2B1X2M   | 0.266 | 0.203 |   2.817 |    4.044 | 
     | ALU_dut/div_32/FE_RC_166_0       | B ^ -> Y v   | NAND2X3M    | 0.139 | 0.138 |   2.956 |    4.182 | 
     | ALU_dut/div_32/FE_RC_236_0       | B v -> Y ^   | NAND2BX2M   | 0.127 | 0.117 |   3.073 |    4.299 | 
     | ALU_dut/div_32/FE_RC_282_0       | A ^ -> Y v   | CLKNAND2X4M | 0.205 | 0.161 |   3.234 |    4.460 | 
     | ALU_dut/div_32/FE_RC_281_0       | A v -> Y ^   | NAND2X5M    | 0.162 | 0.149 |   3.382 |    4.608 | 
     | ALU_dut/div_32/FE_RC_280_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.326 | 0.179 |   3.561 |    4.787 | 
     | ALU_dut/div_32/FE_RC_283_0       | A ^ -> Y v   | NAND2X8M    | 0.123 | 0.119 |   3.679 |    4.906 | 
     | ALU_dut/div_32/FE_RC_287_0       | AN v -> Y v  | NOR2BX8M    | 0.071 | 0.134 |   3.814 |    5.040 | 
     | ALU_dut/div_32/FE_RC_285_0       | B v -> Y ^   | NAND2X4M    | 0.077 | 0.073 |   3.887 |    5.113 | 
     | ALU_dut/div_32/FE_RC_284_0       | A ^ -> Y v   | NAND2X4M    | 0.083 | 0.063 |   3.950 |    5.176 | 
     | ALU_dut/div_32/FE_RC_302_0       | B v -> Y ^   | NAND2X6M    | 0.092 | 0.085 |   4.035 |    5.262 | 
     | ALU_dut/div_32/FE_RC_317_0       | A ^ -> Y v   | NAND2X4M    | 0.079 | 0.071 |   4.106 |    5.332 | 
     | ALU_dut/div_32/FE_RC_316_0       | A v -> Y ^   | NAND2X6M    | 0.110 | 0.083 |   4.189 |    5.415 | 
     | ALU_dut/div_32/FE_RC_375_0       | B ^ -> Y v   | CLKNAND2X4M | 0.129 | 0.115 |   4.304 |    5.530 | 
     | ALU_dut/div_32/FE_RC_374_0       | A v -> Y ^   | NAND2X5M    | 0.183 | 0.137 |   4.441 |    5.667 | 
     | ALU_dut/div_32/FE_RC_373_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.275 | 0.166 |   4.607 |    5.833 | 
     | ALU_dut/div_32/FE_RC_371_0       | AN ^ -> Y ^  | NAND2BX8M   | 0.151 | 0.185 |   4.791 |    6.018 | 
     | ALU_dut/div_32/FE_RC_370_0       | A ^ -> Y v   | CLKNAND2X8M | 0.113 | 0.088 |   4.879 |    6.106 | 
     | ALU_dut/div_32/FE_RC_369_0       | A v -> Y ^   | NAND2X4M    | 0.107 | 0.092 |   4.972 |    6.198 | 
     | ALU_dut/div_32/FE_RC_368_0       | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.069 |   5.041 |    6.267 | 
     | ALU_dut/div_32/FE_RC_399_0       | A v -> Y ^   | NAND2X6M    | 0.141 | 0.102 |   5.143 |    6.369 | 
     | ALU_dut/div_32/FE_RC_415_0       | B ^ -> Y v   | NAND3X4M    | 0.169 | 0.147 |   5.290 |    6.516 | 
     | ALU_dut/div_32/FE_RC_436_0       | A0 v -> Y ^  | OAI2B11X4M  | 0.428 | 0.313 |   5.603 |    6.829 | 
     | ALU_dut/div_32/FE_RC_467_0       | A ^ -> Y ^   | AND2X8M     | 0.191 | 0.266 |   5.868 |    7.095 | 
     | ALU_dut/div_32/U54               | S0 ^ -> Y v  | CLKMX2X2M   | 0.257 | 0.365 |   6.233 |    7.459 | 
     | ALU_dut/div_32/FE_RC_557_0       | A v -> Y ^   | CLKNAND2X4M | 0.155 | 0.156 |   6.389 |    7.615 | 
     | ALU_dut/div_32/FE_RC_556_0       | A ^ -> Y v   | INVX2M      | 0.065 | 0.073 |   6.461 |    7.688 | 
     | ALU_dut/div_32/FE_RC_555_0       | B v -> Y ^   | NAND2X4M    | 0.100 | 0.084 |   6.545 |    7.772 | 
     | ALU_dut/div_32/FE_RC_620_0       | A ^ -> Y v   | INVX2M      | 0.048 | 0.055 |   6.600 |    7.826 | 
     | ALU_dut/div_32/FE_RC_619_0       | B v -> Y ^   | CLKNAND2X4M | 0.100 | 0.075 |   6.675 |    7.902 | 
     | ALU_dut/div_32/FE_RC_649_0       | A ^ -> Y v   | INVX2M      | 0.052 | 0.059 |   6.734 |    7.961 | 
     | ALU_dut/div_32/FE_RC_643_0       | A0 v -> Y ^  | AOI2B1X4M   | 0.182 | 0.140 |   6.875 |    8.101 | 
     | ALU_dut/div_32/FE_RC_642_0       | B0 ^ -> Y v  | OAI2B1X4M   | 0.074 | 0.084 |   6.958 |    8.185 | 
     | ALU_dut/div_32/FE_RC_641_0       | A v -> Y v   | AND2X8M     | 0.087 | 0.176 |   7.135 |    8.361 | 
     | ALU_dut/U41                      | A0N v -> Y v | OAI2BB1X2M  | 0.086 | 0.191 |   7.326 |    8.552 | 
     | ALU_dut/U40                      | C0 v -> Y ^  | AOI221X2M   | 0.526 | 0.333 |   7.658 |    8.885 | 
     | ALU_dut/U39                      | B0 ^ -> Y v  | OAI222X2M   | 0.190 | 0.240 |   7.898 |    9.125 | 
     | ALU_dut/U96                      | C0 v -> Y ^  | AOI221X1M   | 0.352 | 0.238 |   8.136 |    9.363 | 
     | ALU_dut/U93                      | C ^ -> Y v   | NAND3BXLM   | 0.256 | 0.169 |   8.305 |    9.531 | 
     | ALU_dut/\ALU_OUT_reg[1]          | D v          | SDFFRHQX1M  | 0.256 | 0.000 |   8.305 |    9.531 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -1.226 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -1.226 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -1.226 | 
     | ALU_dut/\ALU_OUT_reg[1] | CK ^          | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -1.226 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.389
- Arrival Time                  7.348
= Slack Time                    2.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.041 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.041 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.748 | 0.732 |   0.732 |    2.773 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.268 | 0.274 |   1.006 |    3.047 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.237 | 0.211 |   1.217 |    3.258 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.096 | 0.178 |   1.395 |    3.436 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.565 |   1.960 |    4.001 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   2.525 |    4.566 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   3.096 |    5.137 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   3.663 |    5.704 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.227 |    6.268 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   4.817 |    6.858 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   5.123 |    7.164 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   5.200 |    7.241 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   5.604 |    7.645 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   5.882 |    7.923 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   6.295 |    8.335 | 
     | ALU_dut/mult_31/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.414 | 0.299 |   6.593 |    8.634 | 
     | ALU_dut/mult_31/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.128 | 0.148 |   6.742 |    8.783 | 
     | ALU_dut/mult_31/FS_1/U2          | B0N v -> Y v | AOI21BX2M  | 0.068 | 0.189 |   6.931 |    8.972 | 
     | ALU_dut/mult_31/FS_1/U5          | B v -> Y v   | XNOR2X2M   | 0.113 | 0.168 |   7.099 |    9.140 | 
     | ALU_dut/U110                     | A0 v -> Y ^  | AOI22X1M   | 0.251 | 0.165 |   7.264 |    9.305 | 
     | ALU_dut/U109                     | A ^ -> Y v   | NAND2X2M   | 0.085 | 0.085 |   7.348 |    9.389 | 
     | ALU_dut/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.085 | 0.000 |   7.348 |    9.389 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.041 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -2.041 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -2.041 | 
     | ALU_dut/\ALU_OUT_reg[15] | CK ^          | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.041 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  7.123
= Slack Time                    2.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.268 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.268 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.748 | 0.732 |   0.732 |    3.000 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.268 | 0.274 |   1.006 |    3.274 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.237 | 0.211 |   1.217 |    3.485 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.096 | 0.178 |   1.395 |    3.663 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.565 |   1.960 |    4.228 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   2.525 |    4.793 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   3.096 |    5.364 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   3.663 |    5.931 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.227 |    6.495 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   4.817 |    7.085 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   5.123 |    7.391 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   5.200 |    7.468 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   5.604 |    7.872 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   5.882 |    8.150 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   6.295 |    8.562 | 
     | ALU_dut/mult_31/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.414 | 0.299 |   6.593 |    8.861 | 
     | ALU_dut/mult_31/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.163 | 0.269 |   6.862 |    9.130 | 
     | ALU_dut/U118                     | A0 v -> Y ^  | AOI22X1M   | 0.261 | 0.183 |   7.045 |    9.313 | 
     | ALU_dut/U117                     | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.078 |   7.123 |    9.391 | 
     | ALU_dut/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.123 |    9.391 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.268 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -2.268 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -2.268 | 
     | ALU_dut/\ALU_OUT_reg[14] | CK ^          | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.268 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[0] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.821
= Slack Time                    2.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.562 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.902 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.104 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.676 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.049 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.237 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.446 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.555 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.898 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.019 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.096 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.632 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.782 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.909 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.263 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.489 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.675 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.136 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.266 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.551 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.617 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.950 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.649 |    8.211 | 
     | UART_RX_dut/U49                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.060 |    8.621 | 
     | UART_RX_dut/U48                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.218 |    8.779 | 
     | UART_RX_dut/U47                | B v -> Y v  | MX2X2M    | 0.101 | 0.241 |   6.459 |    9.020 | 
     | Data_Sync_dut/U3               | A1 v -> Y v | AO22X1M   | 0.119 | 0.362 |   6.821 |    9.382 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | D v         | SDFFRQX2M | 0.119 | 0.000 |   6.821 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.562 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.562 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.562 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[7] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.809
= Slack Time                    2.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.574 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.914 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.117 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.689 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.061 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.250 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.458 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.567 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.911 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.031 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.109 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.645 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.795 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.922 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.276 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.501 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.688 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.149 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.278 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.564 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.629 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.962 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.224 | 
     | UART_RX_dut/U70                | A1 v -> Y v | AO22X1M   | 0.128 | 0.423 |   6.072 |    8.647 | 
     | UART_RX_dut/U69                | A v -> Y v  | AND2X2M   | 0.058 | 0.161 |   6.233 |    8.807 | 
     | UART_RX_dut/U68                | B v -> Y v  | MX2X2M    | 0.101 | 0.241 |   6.474 |    9.048 | 
     | Data_Sync_dut/U10              | A0 v -> Y v | AO22X1M   | 0.117 | 0.335 |   6.808 |    9.383 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | D v         | SDFFRQX2M | 0.117 | 0.000 |   6.809 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.574 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.574 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.574 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[5] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  6.805
= Slack Time                    2.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.577 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.917 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.119 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.691 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.064 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.252 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.461 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.570 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.913 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.034 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.111 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.647 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.797 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.924 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.278 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.504 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.690 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.152 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.281 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.566 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.632 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.965 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.649 |    8.226 | 
     | UART_RX_dut/U64                | A1 v -> Y v | AO22X1M   | 0.112 | 0.404 |   6.054 |    8.631 | 
     | UART_RX_dut/U63                | A v -> Y v  | AND2X2M   | 0.064 | 0.162 |   6.216 |    8.793 | 
     | UART_RX_dut/U62                | B v -> Y v  | MX2X2M    | 0.106 | 0.248 |   6.464 |    9.041 | 
     | Data_Sync_dut/U8               | A0 v -> Y v | AO22X1M   | 0.121 | 0.340 |   6.805 |    9.382 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | D v         | SDFFRQX2M | 0.121 | 0.000 |   6.805 |    9.382 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.577 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.577 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.577 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[4] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.785
= Slack Time                    2.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.598 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.938 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.140 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.712 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.085 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.273 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.482 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.591 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.934 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.055 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.132 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.668 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.818 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.946 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.299 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.525 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.711 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.173 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.302 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.587 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.653 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.986 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.247 | 
     | UART_RX_dut/U61                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.060 |    8.657 | 
     | UART_RX_dut/U60                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.218 |    8.816 | 
     | UART_RX_dut/U59                | B v -> Y v  | MX2X2M    | 0.095 | 0.235 |   6.453 |    9.051 | 
     | Data_Sync_dut/U7               | A0 v -> Y v | AO22X1M   | 0.116 | 0.332 |   6.785 |    9.383 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | D v         | SDFFRQX2M | 0.116 | 0.000 |   6.785 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.598 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.598 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.598 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[1] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  6.778
= Slack Time                    2.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.608 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.948 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.150 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.722 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.094 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.283 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.491 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.600 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.944 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.064 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.142 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.678 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.828 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.955 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.309 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.534 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.721 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.182 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.311 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.597 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.662 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.995 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.257 | 
     | UART_RX_dut/U52                | A1 v -> Y v | AO22X1M   | 0.124 | 0.418 |   6.067 |    8.675 | 
     | UART_RX_dut/U51                | A v -> Y v  | AND2X2M   | 0.057 | 0.159 |   6.226 |    8.833 | 
     | UART_RX_dut/U50                | B v -> Y v  | MX2X2M    | 0.092 | 0.231 |   6.457 |    9.064 | 
     | Data_Sync_dut/U4               | A0 v -> Y v | AO22X1M   | 0.106 | 0.321 |   6.778 |    9.385 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | D v         | SDFFRQX2M | 0.106 | 0.000 |   6.778 |    9.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.607 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.607 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.607 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[6] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  6.772
= Slack Time                    2.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.612 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.952 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.154 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.727 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.099 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.288 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.496 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.605 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.949 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.069 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.147 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.683 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.833 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.960 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.314 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.539 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.726 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.187 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.316 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.601 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.667 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.000 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.262 | 
     | UART_RX_dut/U67                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.060 |    8.672 | 
     | UART_RX_dut/U66                | A v -> Y v  | AND2X2M   | 0.056 | 0.156 |   6.215 |    8.828 | 
     | UART_RX_dut/U65                | B v -> Y v  | MX2X2M    | 0.094 | 0.233 |   6.448 |    9.061 | 
     | Data_Sync_dut/U9               | A0 v -> Y v | AO22X1M   | 0.108 | 0.324 |   6.772 |    9.385 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | D v         | SDFFRQX2M | 0.108 | 0.000 |   6.772 |    9.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.612 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.612 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.612 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[3] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.767
= Slack Time                    2.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.616 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.956 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.158 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.730 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.103 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.291 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.500 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.609 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.952 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.073 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.150 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.686 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.836 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.964 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.317 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.543 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.730 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.191 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.320 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.605 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.671 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.004 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.649 |    8.265 | 
     | UART_RX_dut/U58                | A1 v -> Y v | AO22X1M   | 0.113 | 0.405 |   6.054 |    8.670 | 
     | UART_RX_dut/U57                | A v -> Y v  | AND2X2M   | 0.057 | 0.155 |   6.209 |    8.825 | 
     | UART_RX_dut/U56                | B v -> Y v  | MX2X2M    | 0.089 | 0.228 |   6.438 |    9.054 | 
     | Data_Sync_dut/U6               | A0 v -> Y v | AO22X1M   | 0.114 | 0.330 |   6.767 |    9.383 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | D v         | SDFFRQX2M | 0.114 | 0.000 |   6.767 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.616 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.616 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.616 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[2] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  6.754
= Slack Time                    2.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.631 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.971 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.173 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.745 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.118 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.306 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.515 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.624 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.967 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.088 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.165 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.701 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.851 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.978 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.332 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.557 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.744 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.205 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.335 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.620 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.686 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.018 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.280 | 
     | UART_RX_dut/U55                | A1 v -> Y v | AO22X1M   | 0.114 | 0.406 |   6.056 |    8.686 | 
     | UART_RX_dut/U54                | A v -> Y v  | AND2X2M   | 0.057 | 0.155 |   6.211 |    8.842 | 
     | UART_RX_dut/U53                | B v -> Y v  | MX2X2M    | 0.085 | 0.223 |   6.434 |    9.064 | 
     | Data_Sync_dut/U5               | A0 v -> Y v | AO22X1M   | 0.107 | 0.320 |   6.754 |    9.385 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | D v         | SDFFRQX2M | 0.107 | 0.000 |   6.754 |    9.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.631 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.631 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.631 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  6.708
= Slack Time                    2.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.683 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.683 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.748 | 0.732 |   0.732 |    3.415 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.268 | 0.274 |   1.006 |    3.689 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.237 | 0.211 |   1.217 |    3.900 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.096 | 0.178 |   1.395 |    4.078 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.565 |   1.960 |    4.643 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   2.525 |    5.208 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   3.096 |    5.779 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   3.663 |    6.346 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.227 |    6.910 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   4.817 |    7.500 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   5.123 |    7.806 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   5.200 |    7.883 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   5.604 |    8.287 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   5.882 |    8.565 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   6.295 |    8.977 | 
     | ALU_dut/mult_31/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.126 | 0.163 |   6.457 |    9.140 | 
     | ALU_dut/U122                     | A0 v -> Y ^  | AOI22X1M   | 0.259 | 0.173 |   6.630 |    9.313 | 
     | ALU_dut/U121                     | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.077 |   6.708 |    9.391 | 
     | ALU_dut/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   6.708 |    9.391 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.683 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -2.683 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -2.683 | 
     | ALU_dut/\ALU_OUT_reg[13] | CK ^          | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.683 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  6.393
= Slack Time                    2.997
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.997 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.997 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.748 | 0.732 |   0.732 |    3.729 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.268 | 0.274 |   1.006 |    4.003 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.237 | 0.211 |   1.217 |    4.215 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.096 | 0.178 |   1.395 |    4.392 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.565 |   1.960 |    4.957 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   2.525 |    5.523 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   3.096 |    6.094 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   3.663 |    6.660 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.227 |    7.224 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   4.817 |    7.814 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   5.123 |    8.121 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   5.200 |    8.198 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.142 | 0.404 |   5.604 |    8.601 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   5.882 |    8.879 | 
     | ALU_dut/mult_31/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.114 | 0.255 |   6.137 |    9.134 | 
     | ALU_dut/U120                     | A0 v -> Y ^  | AOI22X1M   | 0.271 | 0.177 |   6.314 |    9.311 | 
     | ALU_dut/U119                     | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.079 |   6.393 |    9.390 | 
     | ALU_dut/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.081 | 0.000 |   6.393 |    9.390 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.997 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -2.997 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -2.997 | 
     | ALU_dut/\ALU_OUT_reg[12] | CK ^          | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.997 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.240
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.560
- Arrival Time                  6.557
= Slack Time                    3.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.003 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M    | 0.000 | 0.000 |   0.000 |    3.003 | 
     | Reg_file_dut/\reg_file_reg[1][2] | CK ^ -> Q v  | SDFFRHQX4M  | 0.203 | 0.363 |   0.364 |    3.367 | 
     | ALU_dut/div_32/U29               | A v -> Y ^   | INVX12M     | 0.268 | 0.216 |   0.579 |    3.582 | 
     | ALU_dut/div_32/FE_RC_12_0        | A ^ -> Y v   | INVX2M      | 0.082 | 0.094 |   0.674 |    3.677 | 
     | ALU_dut/div_32/FE_RC_30_0        | B v -> Y ^   | NOR2X3M     | 0.249 | 0.187 |   0.861 |    3.864 | 
     | ALU_dut/div_32/FE_RC_29_0        | A ^ -> Y v   | NAND4X6M    | 0.275 | 0.215 |   1.076 |    4.079 | 
     | ALU_dut/div_32/FE_RC_61_0        | A v -> Y ^   | INVX2M      | 0.115 | 0.123 |   1.199 |    4.203 | 
     | ALU_dut/div_32/FE_RC_60_0        | A ^ -> Y v   | NAND3X3M    | 0.170 | 0.078 |   1.277 |    4.280 | 
     | ALU_dut/div_32/FE_RC_59_0        | B v -> Y ^   | NAND3BX2M   | 0.222 | 0.178 |   1.455 |    4.458 | 
     | ALU_dut/div_32/FE_RC_95_0        | B ^ -> Y v   | NAND2X2M    | 0.294 | 0.232 |   1.687 |    4.690 | 
     | ALU_dut/div_32/FE_RC_98_0        | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   1.788 |    4.791 | 
     | ALU_dut/div_32/FE_RC_97_0        | A1N ^ -> Y ^ | OAI2B1X4M   | 0.253 | 0.255 |   2.042 |    5.045 | 
     | ALU_dut/div_32/FE_RC_170_0       | B ^ -> Y v   | NAND2X2M    | 0.216 | 0.187 |   2.229 |    5.232 | 
     | ALU_dut/div_32/FE_RC_226_0       | B v -> Y ^   | NAND2X2M    | 0.362 | 0.272 |   2.501 |    5.504 | 
     | ALU_dut/div_32/FE_RC_168_0       | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.114 |   2.615 |    5.618 | 
     | ALU_dut/div_32/FE_RC_173_0       | A0 v -> Y ^  | OAI2B1X2M   | 0.266 | 0.203 |   2.818 |    5.821 | 
     | ALU_dut/div_32/FE_RC_166_0       | B ^ -> Y v   | NAND2X3M    | 0.139 | 0.138 |   2.956 |    5.959 | 
     | ALU_dut/div_32/FE_RC_236_0       | B v -> Y ^   | NAND2BX2M   | 0.127 | 0.117 |   3.073 |    6.076 | 
     | ALU_dut/div_32/FE_RC_282_0       | A ^ -> Y v   | CLKNAND2X4M | 0.205 | 0.161 |   3.234 |    6.237 | 
     | ALU_dut/div_32/FE_RC_281_0       | A v -> Y ^   | NAND2X5M    | 0.162 | 0.149 |   3.382 |    6.385 | 
     | ALU_dut/div_32/FE_RC_280_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.326 | 0.179 |   3.561 |    6.564 | 
     | ALU_dut/div_32/FE_RC_283_0       | A ^ -> Y v   | NAND2X8M    | 0.123 | 0.119 |   3.680 |    6.683 | 
     | ALU_dut/div_32/FE_RC_287_0       | AN v -> Y v  | NOR2BX8M    | 0.071 | 0.134 |   3.814 |    6.817 | 
     | ALU_dut/div_32/FE_RC_285_0       | B v -> Y ^   | NAND2X4M    | 0.077 | 0.073 |   3.887 |    6.890 | 
     | ALU_dut/div_32/FE_RC_284_0       | A ^ -> Y v   | NAND2X4M    | 0.083 | 0.063 |   3.950 |    6.953 | 
     | ALU_dut/div_32/FE_RC_302_0       | B v -> Y ^   | NAND2X6M    | 0.092 | 0.085 |   4.035 |    7.039 | 
     | ALU_dut/div_32/FE_RC_317_0       | A ^ -> Y v   | NAND2X4M    | 0.079 | 0.071 |   4.106 |    7.109 | 
     | ALU_dut/div_32/FE_RC_316_0       | A v -> Y ^   | NAND2X6M    | 0.110 | 0.083 |   4.189 |    7.192 | 
     | ALU_dut/div_32/FE_RC_396_0       | A ^ -> Y v   | CLKNAND2X4M | 0.130 | 0.112 |   4.301 |    7.304 | 
     | ALU_dut/div_32/FE_RC_340_0       | B v -> Y ^   | NAND2X6M    | 0.147 | 0.130 |   4.431 |    7.434 | 
     | ALU_dut/div_32/U50               | S0 ^ -> Y v  | CLKMX2X2M   | 0.209 | 0.317 |   4.747 |    7.750 | 
     | ALU_dut/div_32/FE_RC_403_0       | AN v -> Y v  | NOR2BX4M    | 0.062 | 0.180 |   4.927 |    7.930 | 
     | ALU_dut/div_32/FE_RC_402_0       | A v -> Y ^   | INVX2M      | 0.220 | 0.146 |   5.073 |    8.076 | 
     | ALU_dut/div_32/FE_RC_442_0       | A ^ -> Y v   | INVX2M      | 0.078 | 0.082 |   5.155 |    8.158 | 
     | ALU_dut/div_32/FE_RC_441_0       | A v -> Y ^   | NAND2X4M    | 0.120 | 0.090 |   5.245 |    8.248 | 
     | ALU_dut/div_32/FE_RC_440_0       | A ^ -> Y v   | NAND2X4M    | 0.082 | 0.081 |   5.326 |    8.329 | 
     | ALU_dut/div_32/FE_RC_439_0       | A v -> Y ^   | CLKNAND2X4M | 0.079 | 0.066 |   5.392 |    8.395 | 
     | ALU_dut/div_32/FE_RC_436_0       | B0 ^ -> Y v  | OAI2B11X4M  | 0.208 | 0.148 |   5.541 |    8.544 | 
     | ALU_dut/div_32/FE_RC_467_0       | A v -> Y v   | AND2X8M     | 0.106 | 0.233 |   5.773 |    8.776 | 
     | ALU_dut/U44                      | A0 v -> Y ^  | AOI22X1M    | 0.270 | 0.179 |   5.952 |    8.956 | 
     | ALU_dut/U43                      | B0 ^ -> Y v  | OAI21X2M    | 0.157 | 0.133 |   6.085 |    9.089 | 
     | ALU_dut/U102                     | A1 v -> Y ^  | AOI222X4M   | 0.493 | 0.333 |   6.418 |    9.421 | 
     | ALU_dut/U99                      | B ^ -> Y v   | NAND3BX2M   | 0.146 | 0.139 |   6.557 |    9.560 | 
     | ALU_dut/\ALU_OUT_reg[2]          | D v          | SDFFRHQX1M  | 0.146 | 0.000 |   6.557 |    9.560 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.003 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -3.003 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -3.003 | 
     | ALU_dut/\ALU_OUT_reg[2] | CK ^          | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -3.003 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  6.040
= Slack Time                    3.350
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.350 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.350 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.748 | 0.732 |   0.732 |    4.082 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.268 | 0.274 |   1.006 |    4.356 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^  | NOR2X1M    | 0.237 | 0.211 |   1.217 |    4.567 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^  | AND2X2M    | 0.096 | 0.178 |   1.395 |    4.745 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.565 |   1.960 |    5.310 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   2.525 |    5.875 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.131 | 0.571 |   3.096 |    6.446 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   3.663 |    7.012 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.227 |    7.577 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v  | ADDFX2M    | 0.154 | 0.590 |   4.817 |    8.166 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^  | CLKXOR2X2M | 0.105 | 0.306 |   5.123 |    8.473 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v  | NOR2X1M    | 0.072 | 0.077 |   5.200 |    8.550 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v | OA21X1M    | 0.142 | 0.404 |   5.604 |    8.953 | 
     | ALU_dut/mult_31/FS_1/U15         | A v -> Y v  | XNOR2X1M   | 0.153 | 0.179 |   5.782 |    9.132 | 
     | ALU_dut/U126                     | A0 v -> Y ^ | AOI22X1M   | 0.253 | 0.176 |   5.958 |    9.308 | 
     | ALU_dut/U125                     | A ^ -> Y v  | NAND2X2M   | 0.083 | 0.082 |   6.040 |    9.390 | 
     | ALU_dut/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.083 | 0.000 |   6.040 |    9.390 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.350 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -3.350 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -3.350 | 
     | ALU_dut/\ALU_OUT_reg[11] | CK ^          | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -3.350 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.278
- Arrival Time                  5.920
= Slack Time                    3.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.358 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.626 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.789 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.463 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.187 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    5.984 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.455 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.114 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.863 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U385              | S0 ^ -> Y v  | MX4X1M     | 0.246 | 0.652 |   5.157 |    8.515 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U70               | C v -> Y v   | MX4X1M     | 0.137 | 0.400 |   5.557 |    8.915 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U69               | A0N v -> Y v | OAI2BB2X1M | 0.273 | 0.362 |   5.920 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | D v          | SEDFFX2M   | 0.273 | 0.000 |   5.920 |    9.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.358 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.358 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.358 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.525
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.275
- Arrival Time                  5.907
= Slack Time                    3.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.369 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.637 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.800 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.474 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.198 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    5.995 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.465 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.125 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.874 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U88               | S0 ^ -> Y v  | MX4X1M     | 0.248 | 0.650 |   5.156 |    8.524 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U86               | D v -> Y v   | MX4X1M     | 0.115 | 0.387 |   5.543 |    8.911 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U85               | A0N v -> Y v | OAI2BB2X1M | 0.286 | 0.364 |   5.906 |    9.275 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | D v          | SEDFFX2M   | 0.286 | 0.000 |   5.907 |    9.275 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.369 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.369 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[0] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.524
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.276
- Arrival Time                  5.879
= Slack Time                    3.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.397 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.665 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.828 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.502 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.226 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.023 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.493 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.902 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U382              | S0 ^ -> Y v  | MX4X1M     | 0.189 | 0.607 |   5.113 |    8.510 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U78               | C v -> Y v   | MX4X1M     | 0.146 | 0.394 |   5.507 |    8.904 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U77               | A0N v -> Y v | OAI2BB2X1M | 0.284 | 0.372 |   5.879 |    9.275 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | D v          | SEDFFX2M   | 0.284 | 0.000 |   5.879 |    9.276 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.397 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.523
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.277
- Arrival Time                  5.880
= Slack Time                    3.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.397 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.665 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.828 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.502 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.226 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.024 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.494 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.902 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U384              | S0 ^ -> Y v  | MX4X1M     | 0.230 | 0.641 |   5.147 |    8.543 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U62               | C v -> Y v   | MX4X1M     | 0.119 | 0.375 |   5.522 |    8.918 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U61               | A0N v -> Y v | OAI2BB2X1M | 0.276 | 0.359 |   5.880 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | D v          | SEDFFX2M   | 0.276 | 0.000 |   5.880 |    9.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.397 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.284
- Arrival Time                  5.884
= Slack Time                    3.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.399 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.668 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.830 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.504 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.229 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.026 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.496 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.156 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.905 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U386              | S0 ^ -> Y v  | MX4X1M     | 0.219 | 0.624 |   5.130 |    8.529 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U82               | C v -> Y v   | MX4X1M     | 0.150 | 0.406 |   5.536 |    8.936 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U81               | A0N v -> Y v | OAI2BB2X1M | 0.243 | 0.348 |   5.884 |    9.283 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | D v          | SEDFFX2M   | 0.243 | 0.000 |   5.884 |    9.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.399 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.399 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.399 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[6] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.284
- Arrival Time                  5.872
= Slack Time                    3.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.412 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.680 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.843 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.517 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.241 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.038 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.508 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.168 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.917 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U67               | S0 ^ -> Y v  | MX4X1M     | 0.174 | 0.594 |   5.100 |    8.511 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U66               | A v -> Y v   | MX4X1M     | 0.193 | 0.412 |   5.512 |    8.923 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U65               | A0N v -> Y v | OAI2BB2X1M | 0.242 | 0.360 |   5.872 |    9.284 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | D v          | SEDFFX2M   | 0.242 | 0.000 |   5.872 |    9.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.412 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.412 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.412 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[5] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.284
- Arrival Time                  5.867
= Slack Time                    3.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.418 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.686 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.849 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.523 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.247 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.044 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.514 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.174 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.923 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U387              | S0 ^ -> Y v  | MX4X1M     | 0.176 | 0.576 |   5.082 |    8.500 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U90               | C v -> Y v   | MX4X1M     | 0.184 | 0.429 |   5.511 |    8.929 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U89               | A0N v -> Y v | OAI2BB2X1M | 0.239 | 0.356 |   5.867 |    9.284 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | D v          | SEDFFX1M   | 0.239 | 0.000 |   5.867 |    9.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.418 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.418 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | CK ^        | SEDFFX1M | 0.000 | 0.000 |   0.000 |   -3.418 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[7] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.517
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.283
- Arrival Time                  5.862
= Slack Time                    3.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.421 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.690 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.852 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.526 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.250 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.048 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.518 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.178 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.927 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U389              | S0 ^ -> Y v  | MX4X1M     | 0.162 | 0.582 |   5.088 |    8.509 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U74               | C v -> Y v   | MX4X1M     | 0.177 | 0.417 |   5.505 |    8.926 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U73               | A0N v -> Y v | OAI2BB2X1M | 0.244 | 0.357 |   5.862 |    9.283 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | D v          | SEDFFX2M   | 0.244 | 0.000 |   5.862 |    9.283 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.421 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.421 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.421 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  5.897
= Slack Time                    3.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.494 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.494 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.748 | 0.732 |   0.732 |    4.226 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.268 | 0.274 |   1.006 |    4.500 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^  | NOR2X1M    | 0.237 | 0.211 |   1.217 |    4.711 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^  | AND2X2M    | 0.096 | 0.178 |   1.395 |    4.889 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.565 |   1.960 |    5.454 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   2.525 |    6.019 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.131 | 0.571 |   3.096 |    6.590 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   3.663 |    7.156 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.227 |    7.721 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v  | ADDFX2M    | 0.154 | 0.590 |   4.817 |    8.311 | 
     | ALU_dut/mult_31/U11              | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.270 |   5.086 |    8.580 | 
     | ALU_dut/mult_31/FS_1/U33         | B v -> Y ^  | NOR2X1M    | 0.217 | 0.173 |   5.260 |    8.753 | 
     | ALU_dut/mult_31/FS_1/U18         | AN ^ -> Y ^ | NAND2BX1M  | 0.119 | 0.170 |   5.429 |    8.923 | 
     | ALU_dut/mult_31/FS_1/U17         | A ^ -> Y v  | CLKXOR2X2M | 0.095 | 0.221 |   5.651 |    9.144 | 
     | ALU_dut/U124                     | A0 v -> Y ^ | AOI22X1M   | 0.262 | 0.168 |   5.818 |    9.312 | 
     | ALU_dut/U123                     | A ^ -> Y v  | NAND2X2M   | 0.080 | 0.079 |   5.897 |    9.390 | 
     | ALU_dut/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.080 | 0.000 |   5.897 |    9.390 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.494 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -3.494 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -3.494 | 
     | ALU_dut/\ALU_OUT_reg[10] | CK ^          | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -3.494 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Data_Sync_dut/\FF_Stage_reg[0] /CK 
Endpoint:   Data_Sync_dut/\FF_Stage_reg[0] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.318
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  5.895
= Slack Time                    3.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.587 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    3.927 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    4.129 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    4.701 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    5.074 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    5.263 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    5.471 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    5.580 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    5.923 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    6.044 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    6.121 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    6.657 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    6.807 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    6.935 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    7.289 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    7.514 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    7.701 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    8.162 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    8.291 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    8.576 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    8.642 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.975 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    9.237 | 
     | UART_RX_dut/U31                | A v -> Y ^  | NOR3X2M   | 0.306 | 0.245 |   5.895 |    9.482 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | D ^         | SDFFRQX2M | 0.306 | 0.000 |   5.895 |    9.482 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.587 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.587 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.587 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.438
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.362
- Arrival Time                  5.643
= Slack Time                    3.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.719 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.719 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.112 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.251 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    4.999 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.776 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.059 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.435 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.721 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    6.978 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.185 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.327 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.462 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.719 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.870 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.203 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.578 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U164                | B0 ^ -> Y v | OAI2BB2X1M | 0.218 | 0.209 |   5.643 |    9.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | D v         | SDFFRQX2M  | 0.218 | 0.000 |   5.643 |    9.362 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.719 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.719 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.719 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[13][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.366
- Arrival Time                  5.624
= Slack Time                    3.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.742 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.742 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.136 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.274 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.023 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.800 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.082 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.458 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.745 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.002 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.208 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.351 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.742 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.893 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.226 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.386 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.602 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.177 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U332                | B0 ^ -> Y v | OAI2BB2X1M | 0.200 | 0.189 |   5.623 |    9.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | D v         | SDFFRQX2M  | 0.200 | 0.000 |   5.624 |    9.366 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.742 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.742 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.742 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.368
- Arrival Time                  5.608
= Slack Time                    3.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.760 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.760 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.153 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.292 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.040 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.817 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.100 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.762 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.019 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.226 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.368 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.503 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.911 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.244 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.403 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.620 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U330                | B0 ^ -> Y v | OAI2BB2X1M | 0.191 | 0.173 |   5.608 |    9.368 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | D v         | SDFFRQX2M  | 0.191 | 0.000 |   5.608 |    9.368 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.760 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.760 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.760 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.368
- Arrival Time                  5.608
= Slack Time                    3.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.760 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.760 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.153 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.292 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.040 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.818 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.100 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.763 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.020 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.226 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.369 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.504 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.911 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.244 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.404 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.620 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.195 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U115                | B0 ^ -> Y v | OAI2BB2X1M | 0.191 | 0.173 |   5.607 |    9.368 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | D v         | SDFFRQX2M  | 0.191 | 0.000 |   5.608 |    9.368 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.760 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.760 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.760 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.606
= Slack Time                    3.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.763 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.763 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.156 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.295 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.043 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.820 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.103 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.479 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.765 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.022 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.229 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.371 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.763 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.914 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.247 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.406 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.622 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.197 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U363                | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.171 |   5.606 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | D v         | SDFFRQX2M  | 0.185 | 0.000 |   5.606 |    9.369 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.763 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.763 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.763 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.602
= Slack Time                    3.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.767 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.767 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.161 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.300 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.048 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.825 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.107 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.483 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.770 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.027 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.233 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.376 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.918 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.251 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.411 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.627 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U329                | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.167 |   5.601 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | D v         | SDFFRQX2M  | 0.185 | 0.000 |   5.602 |    9.369 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.767 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.767 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.767 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.602
= Slack Time                    3.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.767 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.767 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.161 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.300 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.048 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.825 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.108 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.483 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.770 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.027 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.233 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.376 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.918 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.251 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.411 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.627 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U331                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.167 |   5.602 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   5.602 |    9.369 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.767 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.767 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.767 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.603
= Slack Time                    3.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |    3.768 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |    3.768 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M | 0.125 | 0.393 |   0.393 |    4.161 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M   | 0.072 | 0.139 |   0.532 |    4.300 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.180 | 0.748 |   1.280 |    5.048 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.057 | 0.777 |   2.058 |    5.825 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.959 | 0.667 |   2.724 |    6.492 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.374 | 0.412 |   3.136 |    6.904 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.290 |    7.057 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.730 | 0.486 |   3.775 |    7.543 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.235 | 0.232 |   4.007 |    7.775 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.906 | 0.565 |   4.573 |    8.340 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U400             | S0 ^ -> Y v | MX4X1M    | 0.237 | 0.582 |   5.155 |    8.923 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U417             | D v -> Y v  | MX4X1M    | 0.175 | 0.448 |   5.603 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | D v         | SDFFRQX2M | 0.175 | 0.000 |   5.603 |    9.371 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.768 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.768 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.768 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.600
= Slack Time                    3.770
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.770 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.770 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.163 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.302 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.050 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.827 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.110 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.773 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.029 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.236 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.378 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.513 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.770 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.921 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.254 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.413 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.630 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.204 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U364                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.165 |   5.600 |    9.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.600 |    9.370 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.770 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.770 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.770 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.598
= Slack Time                    3.772
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.772 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.772 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.166 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.305 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.053 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.830 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.112 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.488 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.775 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.032 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.238 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.381 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.516 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.772 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.923 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.256 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.416 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.632 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.207 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U163                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.163 |   5.597 |    9.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.598 |    9.370 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.772 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.772 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.772 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.593
= Slack Time                    3.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.778 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.778 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.171 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.310 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.058 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.835 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.118 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.494 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.780 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.037 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.244 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.386 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.521 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.778 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.929 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.262 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.421 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.637 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.212 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U361                | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.158 |   5.593 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | D v         | SDFFRQX2M  | 0.176 | 0.000 |   5.593 |    9.371 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.778 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.778 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.778 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.592
= Slack Time                    3.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.779 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.779 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.172 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.311 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.059 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.836 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.119 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.495 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.782 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.038 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.245 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.387 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.522 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.779 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.930 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.263 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.422 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.639 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.214 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U139                | B0 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.157 |   5.592 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | D v         | SDFFRQX2M  | 0.175 | 0.000 |   5.592 |    9.371 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.779 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.779 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.590
= Slack Time                    3.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.782 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.782 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.175 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.314 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.062 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.839 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.122 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.498 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.784 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.041 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.248 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.390 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.525 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.782 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.933 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.266 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.425 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.641 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.216 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U362                | B0 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.155 |   5.590 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | D v         | SDFFRQX2M  | 0.173 | 0.000 |   5.590 |    9.371 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.782 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.782 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.782 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.591
= Slack Time                    3.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |           |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |           | 0.000 |       |   0.000 |    3.782 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |    3.782 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.748 | 0.732 |   0.732 |    4.514 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M    | 0.268 | 0.274 |   1.006 |    4.788 | 
     | ALU_dut/mult_31/U109             | B v -> Y ^  | NOR2X1M   | 0.307 | 0.252 |   1.258 |    5.041 | 
     | ALU_dut/mult_31/U6               | B ^ -> Y ^  | AND2X2M   | 0.086 | 0.179 |   1.438 |    5.220 | 
     | ALU_dut/mult_31/S1_2_0           | B ^ -> CO ^ | ADDFX2M   | 0.118 | 0.552 |   1.990 |    5.772 | 
     | ALU_dut/mult_31/S1_3_0           | B ^ -> CO ^ | ADDFX2M   | 0.130 | 0.570 |   2.560 |    6.342 | 
     | ALU_dut/mult_31/S1_4_0           | B ^ -> CO ^ | ADDFX2M   | 0.125 | 0.569 |   3.129 |    6.911 | 
     | ALU_dut/mult_31/S1_5_0           | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.565 |   3.694 |    7.476 | 
     | ALU_dut/mult_31/S1_6_0           | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.560 |   4.253 |    8.036 | 
     | ALU_dut/mult_31/S4_0             | B ^ -> S v  | ADDFX2M   | 0.135 | 0.561 |   4.814 |    8.597 | 
     | ALU_dut/mult_31/FS_1/U14         | A v -> Y v  | BUFX2M    | 0.052 | 0.154 |   4.968 |    8.750 | 
     | ALU_dut/U131                     | C0 v -> Y ^ | AOI222X1M | 0.600 | 0.467 |   5.435 |    9.217 | 
     | ALU_dut/U128                     | B ^ -> Y v  | NAND3BX2M | 0.166 | 0.156 |   5.590 |    9.373 | 
     | ALU_dut/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M | 0.166 | 0.000 |   5.591 |    9.373 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.782 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.000 | 0.000 |   0.000 |   -3.782 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.000 | 0.000 |   0.000 |   -3.782 | 
     | ALU_dut/\ALU_OUT_reg[7] | CK ^          | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -3.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.587
= Slack Time                    3.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.784 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.784 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.178 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.065 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.842 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.124 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.500 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.787 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.250 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.393 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.784 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.935 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.268 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.644 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.219 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U116                | B0 ^ -> Y v | OAI2BB2X1M | 0.172 | 0.152 |   5.587 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | D v         | SDFFRQX2M  | 0.172 | 0.000 |   5.587 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.784 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.784 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.784 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.587
= Slack Time                    3.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.785 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.785 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.178 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.065 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.842 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.125 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.788 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.260 |    7.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.251 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.394 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.785 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.936 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.269 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.645 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.220 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U138                | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.152 |   5.587 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | D v         | SDFFRQX2M  | 0.170 | 0.000 |   5.587 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.785 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.785 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.587
= Slack Time                    3.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.785 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.785 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.178 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.065 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.843 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.125 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.788 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.251 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.394 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.785 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.936 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.269 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.645 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.220 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U140                | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.152 |   5.587 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | D v         | SDFFRQX2M  | 0.170 | 0.000 |   5.587 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.785 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.785 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  5.587
= Slack Time                    3.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |    3.787 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |    3.787 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M | 0.125 | 0.393 |   0.393 |    4.181 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M   | 0.072 | 0.139 |   0.532 |    4.320 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.180 | 0.748 |   1.280 |    5.068 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.057 | 0.777 |   2.058 |    5.845 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.959 | 0.667 |   2.724 |    6.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.374 | 0.412 |   3.136 |    6.923 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.290 |    7.077 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.730 | 0.486 |   3.775 |    7.563 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.235 | 0.232 |   4.007 |    7.795 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.906 | 0.565 |   4.572 |    8.360 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U399             | S0 ^ -> Y v | MX4X1M    | 0.237 | 0.583 |   5.155 |    8.943 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U413             | D v -> Y v  | MX4X1M    | 0.159 | 0.431 |   5.587 |    9.374 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | D v         | SDFFRQX2M | 0.159 | 0.000 |   5.587 |    9.374 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.787 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.787 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.787 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.578
= Slack Time                    3.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.793 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.793 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.186 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.325 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.073 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.850 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.133 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.509 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.795 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.052 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.259 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.401 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.536 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.793 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.944 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.276 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.436 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.857 |    8.650 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.413 |    9.205 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U136                | B0 ^ -> Y v | OAI2BB2X1M | 0.178 | 0.165 |   5.578 |    9.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | D v         | SDFFRQX2M  | 0.178 | 0.000 |   5.578 |    9.370 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.793 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.793 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  5.582
= Slack Time                    3.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |    3.793 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |    3.793 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M | 0.125 | 0.393 |   0.393 |    4.186 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M   | 0.072 | 0.139 |   0.532 |    4.325 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.180 | 0.748 |   1.280 |    5.073 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.057 | 0.777 |   2.058 |    5.850 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.959 | 0.667 |   2.724 |    6.517 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.374 | 0.412 |   3.136 |    6.929 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.290 |    7.083 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.730 | 0.486 |   3.775 |    7.568 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.235 | 0.232 |   4.007 |    7.800 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.906 | 0.565 |   4.573 |    8.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U411             | S0 ^ -> Y v | MX4X1M    | 0.235 | 0.581 |   5.154 |    8.947 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U409             | D v -> Y v  | MX4X1M    | 0.155 | 0.428 |   5.582 |    9.375 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | D v         | SDFFRQX2M | 0.155 | 0.000 |   5.582 |    9.375 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.793 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.793 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.793 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.579
= Slack Time                    3.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.794 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.794 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.188 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.327 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.075 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.852 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.135 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.510 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.797 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.054 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.260 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.403 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.538 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.795 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.946 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.278 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.438 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.860 |    8.654 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.435 |    9.229 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U137                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.144 |   5.579 |    9.373 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.579 |    9.373 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.795 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.795 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.795 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.574
= Slack Time                    3.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.797 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.797 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.190 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.329 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.077 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.854 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.137 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.513 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.800 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.056 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.263 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.405 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.281 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.440 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.857 |    8.654 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.413 |    9.209 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U133                | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.161 |   5.574 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | D v         | SDFFRQX2M  | 0.176 | 0.000 |   5.574 |    9.371 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.797 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.797 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.573
= Slack Time                    3.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.798 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.798 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.191 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.330 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.078 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.855 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.138 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.514 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.800 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.057 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.264 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.406 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.541 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.798 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.949 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.282 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.441 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.857 |    8.655 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.413 |    9.210 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U327                | B0 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.161 |   5.573 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | D v         | SDFFRQX2M  | 0.175 | 0.000 |   5.573 |    9.371 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.798 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.798 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.798 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.570
= Slack Time                    3.802
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.801 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.801 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.125 | 0.393 |   0.393 |    4.195 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   0.532 |    4.334 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.280 |    5.082 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   2.058 |    5.859 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.340 |    6.142 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.716 |    6.517 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   3.003 |    6.804 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.259 |    7.061 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.466 |    7.267 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.609 |    7.410 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.743 |    7.545 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   4.000 |    7.801 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.151 |    7.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.484 |    8.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.643 |    8.445 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.857 |    8.658 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.413 |    9.214 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U358                | B0 ^ -> Y v | OAI2BB2X1M | 0.172 | 0.157 |   5.570 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | D v         | SDFFRQX2M  | 0.172 | 0.000 |   5.570 |    9.372 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.802 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.802 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.802 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

