 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : johnson_counter
Version: G-2012.06-SP2
Date   : Thu Nov 29 11:10:50 2018
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: Count_temp_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[0]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[0]/Q (DFFR_X1)            0.09       0.09 r
  Count_out[0] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.30       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: Count_temp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[1]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[1]/Q (DFFR_X1)            0.09       0.09 r
  Count_out[1] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.30       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: Count_temp_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[2]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[2]/Q (DFFR_X1)            0.09       0.09 r
  Count_out[2] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.30       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: Count_temp_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[3]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[3]/Q (DFFR_X1)            0.09       0.09 r
  Count_out[3] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.30       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: Count_temp_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_temp_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[0]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[0]/Q (DFFR_X1)            0.09       0.09 r
  Count_temp_reg[1]/D (DFFR_X1)            0.01       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  Count_temp_reg[1]/CK (DFFR_X1)           0.00       0.90 r
  library setup time                      -0.03       0.87
  data required time                                  0.87
  -----------------------------------------------------------
  data required time                                  0.87
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: Count_temp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_temp_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[1]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[1]/Q (DFFR_X1)            0.09       0.09 r
  Count_temp_reg[2]/D (DFFR_X1)            0.01       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  Count_temp_reg[2]/CK (DFFR_X1)           0.00       0.90 r
  library setup time                      -0.03       0.87
  data required time                                  0.87
  -----------------------------------------------------------
  data required time                                  0.87
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: Count_temp_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_temp_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[2]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[2]/Q (DFFR_X1)            0.09       0.09 r
  Count_temp_reg[3]/D (DFFR_X1)            0.01       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  Count_temp_reg[3]/CK (DFFR_X1)           0.00       0.90 r
  library setup time                      -0.03       0.87
  data required time                                  0.87
  -----------------------------------------------------------
  data required time                                  0.87
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: Count_temp_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_temp_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  johnson_counter    5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Count_temp_reg[3]/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg[3]/QN (DFFR_X1)           0.06       0.06 r
  Count_temp_reg[0]/D (DFFR_X1)            0.01       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  Count_temp_reg[0]/CK (DFFR_X1)           0.00       0.90 r
  library setup time                      -0.03       0.87
  data required time                                  0.87
  -----------------------------------------------------------
  data required time                                  0.87
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.80


1
