{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714527972851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714527972854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 20:46:12 2024 " "Processing started: Tue Apr 30 20:46:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714527972854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527972854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527972854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714527973483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714527973483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/new folder/clk1/divbyt.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/new folder/clk1/divbyt.v" { { "Info" "ISGN_ENTITY_NAME" "1 divbyt " "Found entity 1: divbyt" {  } { { "../New folder/clk1/divbyt.v" "" { Text "D:/MyCSE2441Labs/New folder/clk1/divbyt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/new folder/thething/onehzclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/new folder/thething/onehzclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneHzClk " "Found entity 1: OneHzClk" {  } { { "../New folder/theThing/OneHzClk.v" "" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/binary2hex/binary2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/binary2hex/binary2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2Hex " "Found entity 1: Binary2Hex" {  } { { "../Binary2Hex/Binary2Hex.v" "" { Text "D:/MyCSE2441Labs/Binary2Hex/Binary2Hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab12.v(28) " "Verilog HDL information at Lab12.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714527979290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab12/lab12.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab12/lab12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab12 " "Found entity 1: Lab12" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../lab11/shift_reg.v" "" { Text "D:/MyCSE2441Labs/lab11/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/lab11.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/lab11.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab11 " "Found entity 1: lab11" {  } { { "../lab11/lab11.v" "" { Text "D:/MyCSE2441Labs/lab11/lab11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../lab11/keypad_fsm.v" "" { Text "D:/MyCSE2441Labs/lab11/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../lab11/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/lab11/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../lab11/keypad_base.v" "" { Text "D:/MyCSE2441Labs/lab11/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../lab11/clock_div.v" "" { Text "D:/MyCSE2441Labs/lab11/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../lab11/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/lab11/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/twosign.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twosign.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "../lab10/twoSIGN.v" "" { Text "D:/MyCSE2441Labs/lab10/twoSIGN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ONES ones lab10.v(7) " "Verilog HDL Declaration information at lab10.v(7): object \"ONES\" differs only in case from object \"ones\" in the same scope" {  } { { "../lab10/lab10.v" "" { Text "D:/MyCSE2441Labs/lab10/lab10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714527979377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TENS tens lab10.v(7) " "Verilog HDL Declaration information at lab10.v(7): object \"TENS\" differs only in case from object \"tens\" in the same scope" {  } { { "../lab10/lab10.v" "" { Text "D:/MyCSE2441Labs/lab10/lab10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714527979378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HUNDREDS hundreds lab10.v(8) " "Verilog HDL Declaration information at lab10.v(8): object \"HUNDREDS\" differs only in case from object \"hundreds\" in the same scope" {  } { { "../lab10/lab10.v" "" { Text "D:/MyCSE2441Labs/lab10/lab10.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714527979378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/lab10.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/lab10.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab10 " "Found entity 1: lab10" {  } { { "../lab10/lab10.v" "" { Text "D:/MyCSE2441Labs/lab10/lab10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "../lab10/halfADDER.v" "" { Text "D:/MyCSE2441Labs/lab10/halfADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../lab10/binary2bcd.v" "" { Text "D:/MyCSE2441Labs/lab10/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/bcd2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/bcd2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven " "Found entity 1: bcd2seven" {  } { { "../lab10/bcd2seven.v" "" { Text "D:/MyCSE2441Labs/lab10/bcd2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../lab10/add3.v" "" { Text "D:/MyCSE2441Labs/lab10/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/ripplecarryadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/ripplecarryadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../lab9/RippleCarryAdder.v" "" { Text "D:/MyCSE2441Labs/lab9/RippleCarryAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NbitRegister " "Found entity 1: NbitRegister" {  } { { "../lab9/NbitRegister.v" "" { Text "D:/MyCSE2441Labs/lab9/NbitRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 lab9.v(6) " "Verilog HDL Declaration information at lab9.v(6): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "../lab9/lab9.v" "" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714527979445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 lab9.v(6) " "Verilog HDL Declaration information at lab9.v(6): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "../lab9/lab9.v" "" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714527979445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 lab9.v(6) " "Verilog HDL Declaration information at lab9.v(6): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "../lab9/lab9.v" "" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714527979445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/lab9.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/lab9.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "../lab9/lab9.v" "" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../lab9/FAbehav.v" "" { Text "D:/MyCSE2441Labs/lab9/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "calculator.v 1 1 " "Using design file calculator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714527979735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714527979735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2_sig calculator.v(70) " "Verilog HDL Implicit Net warning at calculator.v(70): created implicit net for \"HEX2_sig\"" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1_sig calculator.v(71) " "Verilog HDL Implicit Net warning at calculator.v(71): created implicit net for \"HEX1_sig\"" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0_sig calculator.v(72) " "Verilog HDL Implicit Net warning at calculator.v(72): created implicit net for \"HEX0_sig\"" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714527979738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab12 Lab12:Lab12_inst " "Elaborating entity \"Lab12\" for hierarchy \"Lab12:Lab12_inst\"" {  } { { "calculator.v" "Lab12_inst" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab12.v(30) " "Verilog HDL assignment warning at Lab12.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714527979798 "|calculator|Lab12:Lab12_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab12.v(39) " "Verilog HDL assignment warning at Lab12.v(39): truncated value with size 32 to match size of target (1)" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714527979798 "|calculator|Lab12:Lab12_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab12.v(46) " "Verilog HDL assignment warning at Lab12.v(46): truncated value with size 32 to match size of target (1)" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714527979799 "|calculator|Lab12:Lab12_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab12.v(48) " "Verilog HDL assignment warning at Lab12.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714527979799 "|calculator|Lab12:Lab12_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "add_sub Lab12.v(28) " "Verilog HDL Always Construct warning at Lab12.v(28): inferring latch(es) for variable \"add_sub\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714527979799 "|calculator|Lab12:Lab12_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_sub Lab12.v(28) " "Inferred latch for \"add_sub\" at Lab12.v(28)" {  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527979799 "|calculator|Lab12:Lab12_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneHzClk Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst " "Elaborating entity \"OneHzClk\" for hierarchy \"Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst\"" {  } { { "../lab12/Lab12.v" "OneHzClk_inst" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divbyt Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst\|divbyt:div5 " "Elaborating entity \"divbyt\" for hierarchy \"Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst\|divbyt:div5\"" {  } { { "../New folder/theThing/OneHzClk.v" "div5" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divbyt Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst\|divbyt:div10 " "Elaborating entity \"divbyt\" for hierarchy \"Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst\|divbyt:div10\"" {  } { { "../New folder/theThing/OneHzClk.v" "div10" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divbyt Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst\|divbyt:div1000L " "Elaborating entity \"divbyt\" for hierarchy \"Lab12:Lab12_inst\|OneHzClk:OneHzClk_inst\|divbyt:div1000L\"" {  } { { "../New folder/theThing/OneHzClk.v" "div1000L" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab11 lab11:lab11_inst " "Elaborating entity \"lab11\" for hierarchy \"lab11:lab11_inst\"" {  } { { "calculator.v" "lab11_inst" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base lab11:lab11_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"lab11:lab11_inst\|keypad_base:keypad_base\"" {  } { { "../lab11/lab11.v" "keypad_base" { Text "D:/MyCSE2441Labs/lab11/lab11.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div lab11:lab11_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"lab11:lab11_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../lab11/keypad_base.v" "keypad_clock_divider" { Text "D:/MyCSE2441Labs/lab11/keypad_base.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm lab11:lab11_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"lab11:lab11_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../lab11/keypad_base.v" "keypad_fsm" { Text "D:/MyCSE2441Labs/lab11/keypad_base.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527979999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder lab11:lab11_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"lab11:lab11_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../lab11/keypad_base.v" "keypad_key_decoder" { Text "D:/MyCSE2441Labs/lab11/keypad_base.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg lab11:lab11_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"lab11:lab11_inst\|shift_reg:shift_reg\"" {  } { { "../lab11/lab11.v" "shift_reg" { Text "D:/MyCSE2441Labs/lab11/lab11.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\"" {  } { { "../lab11/lab11.v" "BCD2BinarySM_inst" { Text "D:/MyCSE2441Labs/lab11/lab11.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoSIGN lab11:lab11_inst\|twoSIGN:twoSIGN_inst " "Elaborating entity \"twoSIGN\" for hierarchy \"lab11:lab11_inst\|twoSIGN:twoSIGN_inst\"" {  } { { "../lab11/lab11.v" "twoSIGN_inst" { Text "D:/MyCSE2441Labs/lab11/lab11.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER lab11:lab11_inst\|twoSIGN:twoSIGN_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"lab11:lab11_inst\|twoSIGN:twoSIGN_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "../lab10/twoSIGN.v" "twosFor\[0\].halfADDER_inst1" { Text "D:/MyCSE2441Labs/lab10/twoSIGN.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9 lab9:lab9_inst " "Elaborating entity \"lab9\" for hierarchy \"lab9:lab9_inst\"" {  } { { "calculator.v" "lab9_inst" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitRegister lab9:lab9_inst\|NbitRegister:regA " "Elaborating entity \"NbitRegister\" for hierarchy \"lab9:lab9_inst\|NbitRegister:regA\"" {  } { { "../lab9/lab9.v" "regA" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder lab9:lab9_inst\|RippleCarryAdder:RippleCarryAdderStructural_inst " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"lab9:lab9_inst\|RippleCarryAdder:RippleCarryAdderStructural_inst\"" {  } { { "../lab9/lab9.v" "RippleCarryAdderStructural_inst" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980181 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 RippleCarryAdder.v(5) " "Output port \"c7\" at RippleCarryAdder.v(5) has no driver" {  } { { "../lab9/RippleCarryAdder.v" "" { Text "D:/MyCSE2441Labs/lab9/RippleCarryAdder.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714527980200 "|calculator|lab9:lab9_inst|RippleCarryAdder:RippleCarryAdderStructural_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav lab9:lab9_inst\|RippleCarryAdder:RippleCarryAdderStructural_inst\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"lab9:lab9_inst\|RippleCarryAdder:RippleCarryAdderStructural_inst\|FAbehav:s0\"" {  } { { "../lab9/RippleCarryAdder.v" "s0" { Text "D:/MyCSE2441Labs/lab9/RippleCarryAdder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitRegister lab9:lab9_inst\|NbitRegister:regCC " "Elaborating entity \"NbitRegister\" for hierarchy \"lab9:lab9_inst\|NbitRegister:regCC\"" {  } { { "../lab9/lab9.v" "regCC" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2Hex lab9:lab9_inst\|Binary2Hex:Hex0 " "Elaborating entity \"Binary2Hex\" for hierarchy \"lab9:lab9_inst\|Binary2Hex:Hex0\"" {  } { { "../lab9/lab9.v" "Hex0" { Text "D:/MyCSE2441Labs/lab9/lab9.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab10 lab10:lab10_inst " "Elaborating entity \"lab10\" for hierarchy \"lab10:lab10_inst\"" {  } { { "calculator.v" "lab10_inst" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd lab10:lab10_inst\|binary2bcd:binary2bcd_inst " "Elaborating entity \"binary2bcd\" for hierarchy \"lab10:lab10_inst\|binary2bcd:binary2bcd_inst\"" {  } { { "../lab10/lab10.v" "binary2bcd_inst" { Text "D:/MyCSE2441Labs/lab10/lab10.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 lab10:lab10_inst\|binary2bcd:binary2bcd_inst\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"lab10:lab10_inst\|binary2bcd:binary2bcd_inst\|add3:m1\"" {  } { { "../lab10/binary2bcd.v" "m1" { Text "D:/MyCSE2441Labs/lab10/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven lab10:lab10_inst\|bcd2seven:ones " "Elaborating entity \"bcd2seven\" for hierarchy \"lab10:lab10_inst\|bcd2seven:ones\"" {  } { { "../lab10/lab10.v" "ones" { Text "D:/MyCSE2441Labs/lab10/lab10.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527980324 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lab11:lab11_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer lab11:lab11_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../lab11/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/lab11/keypad_decoder.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1714527981367 "|calculator|lab11:lab11_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1714527981367 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0\"" {  } { { "../lab11/BCD2BinarySM.v" "Mult0" { Text "D:/MyCSE2441Labs/lab11/BCD2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714527981396 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714527981396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "../lab11/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/lab11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527981559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714527981559 ""}  } { { "../lab11/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/lab11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714527981559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../lab11/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/lab11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527981599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../lab11/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/lab11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527981628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab11:lab11_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../lab11/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/lab11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527981652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714527981876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab12:Lab12_inst\|add_sub " "Latch Lab12:Lab12_inst\|add_sub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row\[0\] " "Ports D and ENA on the latch are fed by the same signal row\[0\]" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714527981903 ""}  } { { "../lab12/Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714527981903 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[1\] GND " "Pin \"Hex3\[1\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714527981982 "|calculator|Hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[2\] GND " "Pin \"Hex3\[2\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714527981982 "|calculator|Hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[6\] VCC " "Pin \"Hex3\[6\]\" is stuck at VCC" {  } { { "calculator.v" "" { Text "D:/MyCSE2441Labs/calculator/calculator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714527981982 "|calculator|Hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714527981982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714527982048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714527982438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/calculator/output_files/calculator.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/calculator/output_files/calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527982582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714527983244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714527983244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714527983807 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714527983807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714527983807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714527983807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714527984102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 20:46:24 2024 " "Processing ended: Tue Apr 30 20:46:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714527984102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714527984102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714527984102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714527984102 ""}
