

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2'
================================================================
* Date:           Sat Dec  7 11:06:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1_VITIS_LOOP_59_2  |      785|      785|         3|          1|          1|   784|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     227|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     185|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     185|     299|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_157_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln58_fu_180_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln59_fu_247_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln64_fu_236_p2       |         +|   0|  0|  18|          11|          11|
    |empty_fu_145_p2          |         -|   0|  0|  18|          11|          11|
    |p_mid1_fu_210_p2         |         -|   0|  0|  18|          11|          11|
    |and_ln65_fu_303_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_151_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln59_fu_166_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln65_1_fu_291_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln65_fu_285_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln65_fu_297_p2        |        or|   0|  0|   2|           1|           1|
    |pool1_output_d0          |    select|   0|  0|  32|           1|          32|
    |select_ln58_1_fu_216_p3  |    select|   0|  0|  10|           1|          11|
    |select_ln58_2_fu_224_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln58_fu_172_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 227|         106|         105|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_60                               |   9|          2|    5|         10|
    |indvar_flatten_fu_64                  |   9|          2|   10|         20|
    |j_fu_56                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   42|         84|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_60                           |   5|   0|    5|          0|
    |indvar_flatten_fu_64              |  10|   0|   10|          0|
    |j_fu_56                           |   5|   0|    5|          0|
    |sext_ln64_reg_342                 |  64|   0|   64|          0|
    |sext_ln64_reg_342_pp0_iter1_reg   |  64|   0|   64|          0|
    |value_reg_352                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 185|   0|  185|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_423_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_423_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_423_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_423_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_423_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|conv1_output_address0  |  out|   13|   ap_memory|                                            conv1_output|         array|
|conv1_output_ce0       |  out|    1|   ap_memory|                                            conv1_output|         array|
|conv1_output_q0        |   in|   32|   ap_memory|                                            conv1_output|         array|
|pool1_output_address0  |  out|   11|   ap_memory|                                            pool1_output|         array|
|pool1_output_ce0       |  out|    1|   ap_memory|                                            pool1_output|         array|
|pool1_output_we0       |  out|    1|   ap_memory|                                            pool1_output|         array|
|pool1_output_d0        |  out|   32|   ap_memory|                                            pool1_output|         array|
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

