Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FP32_to_FP16_tb_behav xil_defaultlib.FP32_to_FP16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 13 into 'frac_16' is out of bounds [D:/Ordovician/Ordovician_fma/Ordovician_fma.srcs/sources_1/new/FP32_to_FP16.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FP32_to_FP16
Compiling module xil_defaultlib.FP32_to_FP16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FP32_to_FP16_tb_behav
