Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Nov 29 05:10:46 2023
| Host         : elec3342 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file sys_top_timing_summary_routed.rpt -pb sys_top_timing_summary_routed.pb -rpx sys_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clr (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: clk_div_128_inst/clk_divider_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myuart_inst/ctr2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/countsup1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/ctr2_temp_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: symb_det_inst/symbol_out_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: symb_det_inst/symbol_out_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: symb_det_inst/symbol_out_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: symb_det_inst/symbol_valid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.358        0.000                      0                   69        0.049        0.000                      0                   69        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100m                  {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0         77.358        0.000                      0                   69        0.233        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0_1       77.369        0.000                      0                   69        0.233        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12288k_clk_wiz_0_1  clk_12288k_clk_wiz_0         77.358        0.000                      0                   69        0.049        0.000                      0                   69  
clk_12288k_clk_wiz_0    clk_12288k_clk_wiz_0_1       77.358        0.000                      0                   69        0.049        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDPE (Setup_fdpe_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.304    adc_ctrl_inst/data_i[9]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.059    -0.537    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.126%)  route 0.120ns (44.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.327    adc_ctrl_inst/data_i[8]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.017    -0.564    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.408%)  route 0.119ns (44.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.328    adc_ctrl_inst/data_i[5]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.013    -0.568    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.121%)  route 0.163ns (49.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.269    adc_ctrl_inst/data_i[10]
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070    -0.512    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp__0[1]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.107    -0.511    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[2]/Q
                         net (fo=2, routed)           0.163    -0.268    adc_ctrl_inst/data_i[2]
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.066    -0.515    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.768%)  route 0.132ns (47.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.315    adc_ctrl_inst/data_i[8]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.572    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp__0[0]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.527    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    clk_div_128_inst/Q[0]
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    clk_div_128_inst/plusOp__0[6]
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092    -0.526    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.249    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.076    -0.519    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X2Y28      adc_ctrl_inst/data_i_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y26      adc_ctrl_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y26      adc_ctrl_inst/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y26      adc_ctrl_inst/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y28      adc_ctrl_inst/data_i_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.369ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.173    80.314    
    SLICE_X0Y25          FDPE (Setup_fdpe_C_CE)      -0.408    79.906    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.906    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.369    

Slack (MET) :             77.369ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.173    80.314    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.906    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.906    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.369    

Slack (MET) :             77.369ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.173    80.314    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.906    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.906    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.369    

Slack (MET) :             77.369ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.173    80.314    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.906    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.906    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.369    

Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.885    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         79.885    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.885    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         79.885    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.885    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         79.885    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.718ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.885    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         79.885    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.718    

Slack (MET) :             77.718ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.885    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         79.885    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.718    

Slack (MET) :             77.718ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.885    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         79.885    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.304    adc_ctrl_inst/data_i[9]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.059    -0.537    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.126%)  route 0.120ns (44.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.327    adc_ctrl_inst/data_i[8]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.017    -0.564    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.408%)  route 0.119ns (44.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.328    adc_ctrl_inst/data_i[5]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.013    -0.568    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.121%)  route 0.163ns (49.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.269    adc_ctrl_inst/data_i[10]
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070    -0.512    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp__0[1]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.107    -0.511    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[2]/Q
                         net (fo=2, routed)           0.163    -0.268    adc_ctrl_inst/data_i[2]
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.066    -0.515    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.768%)  route 0.132ns (47.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.315    adc_ctrl_inst/data_i[8]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.572    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp__0[0]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.527    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    clk_div_128_inst/Q[0]
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    clk_div_128_inst/plusOp__0[6]
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092    -0.526    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.249    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.076    -0.519    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X2Y28      adc_ctrl_inst/data_i_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y26      adc_ctrl_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y26      adc_ctrl_inst/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y26      adc_ctrl_inst/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y26      adc_ctrl_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y28      adc_ctrl_inst/data_i_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X2Y29      adc_ctrl_inst/data_i_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDPE (Setup_fdpe_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.304    adc_ctrl_inst/data_i[9]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.184    -0.412    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.059    -0.353    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.126%)  route 0.120ns (44.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.327    adc_ctrl_inst/data_i[8]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.017    -0.380    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.408%)  route 0.119ns (44.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.328    adc_ctrl_inst/data_i[5]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.013    -0.384    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.121%)  route 0.163ns (49.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.269    adc_ctrl_inst/data_i[10]
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070    -0.328    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp__0[1]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.107    -0.327    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[2]/Q
                         net (fo=2, routed)           0.163    -0.268    adc_ctrl_inst/data_i[2]
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.066    -0.331    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.768%)  route 0.132ns (47.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.315    adc_ctrl_inst/data_i[8]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.388    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp__0[0]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.343    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    clk_div_128_inst/Q[0]
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    clk_div_128_inst/plusOp__0[6]
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092    -0.342    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.249    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.076    -0.335    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDPE (Setup_fdpe_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.358ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.969ns (28.250%)  route 2.461ns (71.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.428     0.990    adc_ctrl_inst/Q[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.142 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.651     1.793    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.361     2.154 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.537    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X0Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.487    
                         clock uncertainty           -0.184    80.303    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.408    79.895    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.895    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 77.358    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.565ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.867ns (27.093%)  route 2.333ns (72.907%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.783     2.309    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[3]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 77.565    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.867ns (28.349%)  route 2.191ns (71.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y26          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.679     0.206    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.299     0.505 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.871     1.376    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.149     1.525 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.641     2.167    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X1Y30          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X1Y30          FDRE (Setup_fdre_C_CE)      -0.413    79.874    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         79.874    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 77.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.304    adc_ctrl_inst/data_i[9]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.184    -0.412    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.059    -0.353    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.126%)  route 0.120ns (44.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.327    adc_ctrl_inst/data_i[8]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.017    -0.380    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.408%)  route 0.119ns (44.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.328    adc_ctrl_inst/data_i[5]
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.013    -0.384    adc_ctrl_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.121%)  route 0.163ns (49.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  adc_ctrl_inst/data_i_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.269    adc_ctrl_inst/data_i[10]
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070    -0.328    adc_ctrl_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp__0[1]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.107    -0.327    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[2]/Q
                         net (fo=2, routed)           0.163    -0.268    adc_ctrl_inst/data_i[2]
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.066    -0.331    adc_ctrl_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.768%)  route 0.132ns (47.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.315    adc_ctrl_inst/data_i[8]
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X2Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.010    -0.388    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp__0[0]
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.343    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    clk_div_128_inst/Q[0]
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  clk_div_128_inst/clk_divider[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    clk_div_128_inst/plusOp__0[6]
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X36Y45         FDRE                                         r  clk_div_128_inst/clk_divider_reg[6]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092    -0.342    clk_div_128_inst/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.249    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.076    -0.335    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.086    





