  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : ( 1601/  5633.)(    1/     1.)( 1511/  5393.)(   50/    80.)
     4/   4. : ( 1242/  4674.)(   10/    16.)( 1633/  5683.)(    4/     4.)
 state is decimal format; registers are hex 

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   starting instruction 1
    0    0    0   0   0    0    0    0    0    0    0   0    0    0 0000 [pc]-> mar      
    1    0    0   0   0    0    0    0    0    0    0   0    0    0 0000 [[mar]]-> mdr   
    2    0    0   0   0    0    0    0    0    0    0   0 1601    0 0000 [mdr] -> ir     
    3    0    0   0   0    0    0    0    0    0    0   0 1601 1601 0000 [pc]+1 -> q     
    4    0    0   0   0    0    1    0    0    0    0   0 1601 1601 0000 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   30    0    0   0   1    0    1    0    0    0    0   0 1601 1601 0000 none            
   38    0    0   0   1    0    1    0    0    0    0   0 1601 1601 0000 [pc] -> mar     
   39    0    0   0   1    0    1    0    0    0    0   1 1601 1601 0000 [[mar]]->mdr    
   40    0    0   0   1    0    1    0    0    0    0   1    1 1601 0000 [mdr]->t3       
   41    0    0   0   1    0    1    0    1    0    0   1    1 1601 0000 [pc]+1->q       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   42    0    0   0   1    0    2    0    1    0    0   1    1 1601 0000 [q]->pc         
   70    0    0   0   2    0    2    0    1    0    0   1    1 1601 0000 none            
   71    0    0   0   2    0    2    0    1    0    0   1    1 1601 0000 [rn]->t4        
  100    0    0   0   2    0    2    0    1    0    0   1    1 1601 0000 none            
  110    0    0   0   2    0    2    0    1    0    0   1    1 1601 0000 [t4]->t1        

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  111    0    0   0   2    0    2    0    1    0    0   1    1 1601 0000 [t1]+[t2]->q    
  290    0    0   0   2    0    0    0    1    0    0   1    1 1601 0000 writeback [q]->[
  295    0    0   0   2    0    0    0    1    0    0   1    1 1601 0000 q->rn           
   starting instruction 2
    0    0    0   0   2    0    0    0    1    0    0   1    1 1601 0010 [pc]-> mar      
    1    0    0   0   2    0    0    0    1    0    0   2    1 1601 0010 [[mar]]-> mdr   

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    2    0    0   0   2    0    0    0    1    0    0   2 1511 1601 0010 [mdr] -> ir     
    3    0    0   0   2    0    0    0    1    0    0   2 1511 1511 0010 [pc]+1 -> q     
    4    0    0   0   2    0    3    0    1    0    0   2 1511 1511 0010 [q] -> pc       
   30    0    0   0   3    0    3    0    1    0    0   2 1511 1511 0010 none            
   38    0    0   0   3    0    3    0    1    0    0   2 1511 1511 0010 [pc] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   39    0    0   0   3    0    3    0    1    0    0   3 1511 1511 0010 [[mar]]->mdr    
   40    0    0   0   3    0    3    0    1    0    0   3   50 1511 0010 [mdr]->t3       
   41    0    0   0   3    0    3    0   50    0    0   3   50 1511 0010 [pc]+1->q       
   42    0    0   0   3    0    4    0   50    0    0   3   50 1511 0010 [q]->pc         
   60    0    0   0   4    0    4    0   50    0    0   3   50 1511 0010 [t3]->mar       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   61    0    0   0   4    0    4    0   50    0    0  50   50 1511 0010 [[mar]]->mdr    
   62    0    0   0   4    0    4    0   50    0    0  50    0 1511 0010 [mdr] -> t2     
   70    0    0   0   4    0    4    0   50    0    0  50    0 1511 0010 none            
   72    0    0   0   4    0    4    0   50    0    0  50    0 1511 0010 [rn]->t5        
   90    0    0   0   4    0    4    0   50    0    0  50    0 1511 0010 [t5]->mar       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   91    0    0   0   4    0    4    0   50    0    0   0    0 1511 0010 [[mar]]->mdr    
   92    0    0   0   4    0    4    0   50    0    0   0 1601 1511 0010 [mdr] -> t4     
  100    0    0   0   4    0    4    0   50 1601    0   0 1601 1511 0010 none            
  110    0    0   0   4    0    4    0   50 1601    0   0 1601 1511 0010 [t4]->t1        
  111    0    0   0   4 1601    4    0   50 1601    0   0 1601 1511 0010 [t1]+[t2]->q    

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  290    0    0   0   4 1601 1601    0   50 1601    0   0 1601 1511 0010 writeback [q]->[
  291    0    0   0   4 1601 1601    0   50 1601    0   0 1601 1511 0010 [t5] -> mar     
  292    0    0   0   4 1601 1601    0   50 1601    0   0 1601 1511 0010 [q] -> mdr      
  293    0    0   0   4 1601 1601    0   50 1601    0   0 1601 1511 0000 write           
   starting instruction 3
    0    0    0   0   4 1601 1601    0   50 1601    0   0 1601 1511 0000 [pc]-> mar      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    1    0    0   0   4 1601 1601    0   50 1601    0   4 1601 1511 0000 [[mar]]-> mdr   
    2    0    0   0   4 1601 1601    0   50 1601    0   4 1242 1511 0000 [mdr] -> ir     
    3    0    0   0   4 1601 1601    0   50 1601    0   4 1242 1242 0000 [pc]+1 -> q     
    4    0    0   0   4 1601    5    0   50 1601    0   4 1242 1242 0000 [q] -> pc       
   30    0    0   0   5 1601    5    0   50 1601    0   4 1242 1242 0000 none            

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   33    0    0   0   5 1601    5    0   50 1601    0   4 1242 1242 0000 [rn]->t3, [rn]+1
   34    0    0   0   5 1601    1    0    0 1601    0   4 1242 1242 0000 [q]->rn         
   60    1    0   0   5 1601    1    0    0 1601    0   4 1242 1242 0000 [t3]->mar       
   61    1    0   0   5 1601    1    0    0 1601    0   0 1242 1242 0000 [[mar]]->mdr    
   62    1    0   0   5 1601    1    0    0 1601    0   0 1601 1242 0000 [mdr] -> t2     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   70    1    0   0   5 1601    1 1601    0 1601    0   0 1601 1242 0000 none            
   78    1    0   0   5 1601    1 1601    0 1601    0   0 1601 1242 0000 [pc]-> mar      
   79    1    0   0   5 1601    1 1601    0 1601    0   5 1601 1242 0000 [[mar]]->mdr    
   80    1    0   0   5 1601    1 1601    0 1601    0   5   10 1242 0000 [mdr]->t5       
   81    1    0   0   5 1601    1 1601    0 1601   10   5   10 1242 0000 [pc]+1->q       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   82    1    0   0   5 1601    6 1601    0 1601   10   5   10 1242 0000 [q]->pc         
   84    1    0   0   6 1601    6 1601    0 1601   10   5   10 1242 0000 [t5]->t1        
   85    1    0   0   6   10    6 1601    0 1601   10   5   10 1242 0000 [t1]+[rn]->q    
   86    1    0   0   6   10   10 1601    0 1601   10   5   10 1242 0000 [q]->t5         
   90    1    0   0   6   10   10 1601    0 1601   10   5   10 1242 0000 [t5]->mar       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   91    1    0   0   6   10   10 1601    0 1601   10  10   10 1242 0000 [[mar]]->mdr    
   92    1    0   0   6   10   10 1601    0 1601   10  10    0 1242 0000 [mdr] -> t4     
  100    1    0   0   6   10   10 1601    0    0   10  10    0 1242 0000 none            
  110    1    0   0   6   10   10 1601    0    0   10  10    0 1242 0000 [t4]->t1        
  111    1    0   0   6    0   10 1601    0    0   10  10    0 1242 0000 [t1]+[t2]->q    

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  290    1    0   0   6    0 1601 1601    0    0   10  10    0 1242 0000 writeback [q]->[
  291    1    0   0   6    0 1601 1601    0    0   10  10    0 1242 0000 [t5] -> mar     
  292    1    0   0   6    0 1601 1601    0    0   10  10    0 1242 0000 [q] -> mdr      
  293    1    0   0   6    0 1601 1601    0    0   10  10 1601 1242 0000 write           
   starting instruction 4
    0    1    0   0   6    0 1601 1601    0    0   10  10 1601 1242 0000 [pc]-> mar      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    1    1    0   0   6    0 1601 1601    0    0   10   6 1601 1242 0000 [[mar]]-> mdr   
    2    1    0   0   6    0 1601 1601    0    0   10   6 1633 1242 0000 [mdr] -> ir     
    3    1    0   0   6    0 1601 1601    0    0   10   6 1633 1633 0000 [pc]+1 -> q     
    4    1    0   0   6    0    7 1601    0    0   10   6 1633 1633 0000 [q] -> pc       
   30    1    0   0   7    0    7 1601    0    0   10   6 1633 1633 0000 none            

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   38    1    0   0   7    0    7 1601    0    0   10   6 1633 1633 0000 [pc] -> mar     
   39    1    0   0   7    0    7 1601    0    0   10   7 1633 1633 0000 [[mar]]->mdr    
   40    1    0   0   7    0    7 1601    0    0   10   7    4 1633 0000 [mdr]->t3       
   41    1    0   0   7    0    7 1601    4    0   10   7    4 1633 0000 [pc]+1->q       
   42    1    0   0   7    0    8 1601    4    0   10   7    4 1633 0000 [q]->pc         

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   70    1    0   0   8    0    8 1601    4    0   10   7    4 1633 0000 none            
   75    1    0   0   8    0    8 1601    4    0   10   7    4 1633 0000 [rn]->t1        
   76    1    0   0   8    8    8 1601    4    0   10   7    4 1633 0000 [t1]-1->q       
   77    1    0   0   8    8    7 1601    4    0   10   7    4 1633 0000 [q]->t5         
   90    1    0   0   7    8    7 1601    4    0    7   7    4 1633 0000 [t5]->mar       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   91    1    0   0   7    8    7 1601    4    0    7   7    4 1633 0000 [[mar]]->mdr    
   92    1    0   0   7    8    7 1601    4    0    7   7    4 1633 0000 [mdr] -> t4     
  100    1    0   0   7    8    7 1601    4    4    7   7    4 1633 0000 none            
  110    1    0   0   7    8    7 1601    4    4    7   7    4 1633 0000 [t4]->t1        
  111    1    0   0   7    4    7 1601    4    4    7   7    4 1633 0000 [t1]+[t2]->q    

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  290    1    0   0   7    4 1605 1601    4    4    7   7    4 1633 0000 writeback [q]->[
  291    1    0   0   7    4 1605 1601    4    4    7   7    4 1633 0000 [t5] -> mar     
  292    1    0   0   7    4 1605 1601    4    4    7   7    4 1633 0000 [q] -> mdr      
  293    1    0   0   7    4 1605 1601    4    4    7   7 1605 1633 0000 write           
   starting instruction 5
    0    1    0   0   7    4 1605 1601    4    4    7   7 1605 1633 0000 [pc]-> mar      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    1    1    0   0   7    4 1605 1601    4    4    7   7 1605 1633 0000 [[mar]]-> mdr   
    2    1    0   0   7    4 1605 1601    4    4    7   7 1605 1633 0000 [mdr] -> ir     
    3    1    0   0   7    4 1605 1601    4    4    7   7 1605 1605 0000 [pc]+1 -> q     
    4    1    0   0   7    4    8 1601    4    4    7   7 1605 1605 0000 [q] -> pc       
   30    1    0   0   8    4    8 1601    4    4    7   7 1605 1605 0000 none            

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   38    1    0   0   8    4    8 1601    4    4    7   7 1605 1605 0000 [pc] -> mar     
   39    1    0   0   8    4    8 1601    4    4    7   8 1605 1605 0000 [[mar]]->mdr    
   40    1    0   0   8    4    8 1601    4    4    7   8    0 1605 0000 [mdr]->t3       
   41    1    0   0   8    4    8 1601    0    4    7   8    0 1605 0000 [pc]+1->q       
   42    1    0   0   8    4    9 1601    0    4    7   8    0 1605 0000 [q]->pc         

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   70    1    0   0   9    4    9 1601    0    4    7   8    0 1605 0000 none            
   71    1    0   0   9    4    9 1601    0    4    7   8    0 1605 0000 [rn]->t4        
  100    1    0   0   9    4    9 1601    0    0    7   8    0 1605 0000 none            
  110    1    0   0   9    4    9 1601    0    0    7   8    0 1605 0000 [t4]->t1        
  111    1    0   0   9    0    9 1601    0    0    7   8    0 1605 0000 [t1]+[t2]->q    

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  290    1    0   0   9    0 1601 1601    0    0    7   8    0 1605 0000 writeback [q]->[
  295    1    0   0   9    0 1601 1601    0    0    7   8    0 1605 0000 q->rn           
   starting instruction 6
    0    1 1601   0   9    0 1601 1601    0    0    7   8    0 1605 0000 [pc]-> mar      
    1    1 1601   0   9    0 1601 1601    0    0    7   9    0 1605 0000 [[mar]]-> mdr   
    2    1 1601   0   9    0 1601 1601    0    0    7   9    0 1605 0000 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    1 1601   0   9    0 1601 1601    0    0    7   9    0    0 0000 [pc]+1 -> q     
    4    1 1601   0   9    0    A 1601    0    0    7   9    0    0 0000 [q] -> pc       
   20    1 1601   0   A    0    A 1601    0    0    7   9    0    0 0000 none            
   24    1 1601   0   A    0    A 1601    0    0    7   9    0    0 0000 check set/clr   
   10    1 1601   0   A    0    A 1601    0    0    7   9    0    0 0000 --              
  test 3: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : ( 1601/  5633.)(    1/     1.)( 1511/  5393.)(   50/    80.)
     4/   4. : ( 1242/  4674.)(   10/    16.)( 1633/  5683.)( 1605/  5637.)
    10/  16. : ( 1601/  5633.)(    0/     0.)(    0/     0.)(    0/     0.)
