
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003593                       # Number of seconds simulated
sim_ticks                                  3593005023                       # Number of ticks simulated
final_tick                               533164349277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 345889                       # Simulator instruction rate (inst/s)
host_op_rate                                   437894                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306755                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913092                       # Number of bytes of host memory used
host_seconds                                 11712.96                       # Real time elapsed on the host
sim_insts                                  4051382979                       # Number of instructions simulated
sim_ops                                    5129032298                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       366464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       402688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       252288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1240320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       364032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            364032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2863                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1971                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9690                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2844                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2844                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1567490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    101993734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1353741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    112075546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1389366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     55075904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1531865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     70216434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               345204082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1567490                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1353741                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1389366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1531865                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5842463                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         101316864                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              101316864                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         101316864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1567490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    101993734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1353741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    112075546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1389366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     55075904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1531865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     70216434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              446520945                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8616320                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087093                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534269                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206647                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1248145                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1191855                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300082                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8774                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16797356                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087093                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1491937                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037722                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        731546                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633402                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8473284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4877234     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354515      4.18%     61.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334634      3.95%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315095      3.72%     69.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260365      3.07%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189161      2.23%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135059      1.59%     76.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209684      2.47%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797537     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8473284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358284                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.949481                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474299                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       697416                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435799                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41694                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824073                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496290                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19969773                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10439                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824073                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657526                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         342312                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72892                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287602                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288876                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19369946                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156708                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26862874                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90231213                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90231213                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10067696                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3576                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1852                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706342                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23564                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413954                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18045883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23689                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5713645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17449051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8473284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.724090                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2995078     35.35%     35.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711952     20.20%     55.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352465     15.96%     71.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815945      9.63%     81.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835556      9.86%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379872      4.48%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244436      2.88%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        68055      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69925      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8473284                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64045     58.23%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21553     19.60%     77.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24389     22.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016240     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200495      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542650     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847723      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608702                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695469                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109987                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007529                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37824362                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23763214                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718689                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45366                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666055                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          230                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232671                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824073                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         255940                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14267                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18049349                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898418                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014640                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1844                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1402                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          230                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238896                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365663                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464448                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243037                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298722                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018211                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834274                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.667262                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245961                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235392                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203385                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24911437                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.652143                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369444                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5810968                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205787                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7649211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.600059                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3060382     40.01%     40.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048638     26.78%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849994     11.11%     77.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429863      5.62%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450785      5.89%     89.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226453      2.96%     92.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154922      2.03%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89353      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338821      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7649211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338821                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25360393                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36924953                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 143036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861632                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861632                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160588                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160588                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64934407                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483104                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18732653                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8616320                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3132746                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2541567                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213607                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1297988                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1232803                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333389                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9152                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3279914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17256350                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3132746                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1566192                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3642922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122660                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        591687                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1614944                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99287                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8418692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.527084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4775770     56.73%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227982      2.71%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          259253      3.08%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          472367      5.61%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215574      2.56%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327313      3.89%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178782      2.12%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          153610      1.82%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1808041     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8418692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363583                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.002752                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3460746                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       543395                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3476988                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35465                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        902095                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533253                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2071                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20545493                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4818                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        902095                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3649830                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         148083                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       136576                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3318974                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263127                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19736818                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4419                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141681                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76304                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          622                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27639412                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91936770                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91936770                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16999060                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10640255                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4135                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2483                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           675826                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1839174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       940484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13311                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       319418                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18539429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14925489                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28856                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6258744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18747696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          771                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8418692                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772899                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920436                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2950316     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1779621     21.14%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1224257     14.54%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       846502     10.06%     80.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       701486      8.33%     89.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381195      4.53%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375019      4.45%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86553      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73743      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8418692                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107986     76.69%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15207     10.80%     87.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17618     12.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12445666     83.39%     83.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211104      1.41%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1487273      9.96%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       779802      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14925489                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732235                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             140812                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009434                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38439338                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24802454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14492768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15066301                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29276                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       717834                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237787                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        902095                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58742                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9370                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18543562                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64746                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1839174                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       940484                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2455                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6861                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248659                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14642823                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1387531                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282666                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2137672                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2073518                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            750141                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699429                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14504279                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14492768                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9483810                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26616949                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682014                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356307                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9963673                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12237382                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6306111                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3359                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216358                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7516596                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628048                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2974210     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2043256     27.18%     66.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837972     11.15%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418350      5.57%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       427924      5.69%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168378      2.24%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183859      2.45%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94784      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367863      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7516596                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9963673                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12237382                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1824021                       # Number of memory references committed
system.switch_cpus1.commit.loads              1121327                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1759356                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11024929                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249002                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367863                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25692057                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37990036                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 197628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9963673                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12237382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9963673                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864773                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864773                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156372                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156372                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65829048                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20036089                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19004203                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3352                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8616320                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3230835                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2632516                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213886                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1351955                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1258756                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345623                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9546                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3329306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17649919                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3230835                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1604379                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3699272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1151000                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        512602                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634288                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8475261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.579432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.370469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4775989     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          256748      3.03%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270261      3.19%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424654      5.01%     67.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201893      2.38%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          286288      3.38%     73.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191701      2.26%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140904      1.66%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1926823     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8475261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374967                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048429                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3505419                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       466826                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3540180                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29741                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        933094                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547969                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          982                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21089659                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3838                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        933094                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3682163                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         105955                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       131579                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3391385                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       231077                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20332000                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133786                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67756                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28461636                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94797854                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94797854                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17396080                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11065434                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3500                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1785                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           602938                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       977797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10828                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       430344                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19060164                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15141133                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26421                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6548638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20246184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8475261                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.923793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2929810     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1813253     21.39%     55.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1249876     14.75%     70.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       814224      9.61%     80.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       722651      8.53%     88.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       416181      4.91%     93.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       369260      4.36%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        81661      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78345      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8475261                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114040     78.26%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16080     11.03%     89.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15608     10.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12643829     83.51%     83.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201564      1.33%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503723      9.93%     94.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       790306      5.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15141133                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757262                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145728                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009625                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38929673                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25612437                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14714292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15286861                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22152                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       753452                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       256856                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        933094                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          64801                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12895                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19063684                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892231                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       977797                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1779                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249101                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14872119                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1402820                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       269011                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2169457                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2114162                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            766637                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.726041                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14725515                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14714292                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9663740                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27474694                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.707723                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351732                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10137663                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12482288                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6581359                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       215884                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7542167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655000                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171327                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2885069     38.25%     38.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2133384     28.29%     66.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       847089     11.23%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426077      5.65%     83.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       396025      5.25%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182879      2.42%     91.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       197105      2.61%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       100942      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       373597      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7542167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10137663                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12482288                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1859720                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138779                       # Number of loads committed
system.switch_cpus2.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1802328                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11244829                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257402                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       373597                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26232048                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39061460                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 141059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10137663                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12482288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10137663                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.849932                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849932                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176565                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176565                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66781482                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20408069                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19411171                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8616320                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3115855                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2537467                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208933                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1257841                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1205092                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          328195                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9265                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3108083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17215026                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3115855                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1533287                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3789347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126044                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        650262                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1521197                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8460852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.518549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.308229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4671505     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331918      3.92%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          268666      3.18%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          651258      7.70%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173541      2.05%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233426      2.76%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162682      1.92%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94190      1.11%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1873666     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8460852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361622                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997956                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3244052                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       636494                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3643798                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23663                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912843                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530108                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20632259                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1669                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912843                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3482186                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         109096                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       182773                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3424434                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349515                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19902357                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          243                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139764                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113558                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27825728                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92920905                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92920905                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17061917                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10763729                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4250                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2582                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           981614                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1874866                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19459                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       258119                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18796830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4259                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14903604                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30831                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6483926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19961207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          862                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8460852                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761478                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.900300                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2972134     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1822814     21.54%     56.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1141289     13.49%     70.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876373     10.36%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       770087      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395014      4.67%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       342191      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67071      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73879      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8460852                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88220     69.02%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20104     15.73%     84.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19495     15.25%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12384191     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       207948      1.40%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1486833      9.98%     94.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822969      5.52%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14903604                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.729695                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127821                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008577                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38426707                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25285205                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14521075                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15031425                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57360                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       744576                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          384                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247672                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912843                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60309                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8175                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18801092                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1874866                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972413                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2564                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6642                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246296                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14667572                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1394654                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236027                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194955                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2066683                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800301                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702301                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14531091                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14521075                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9443742                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26832139                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.685299                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351956                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9998533                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12289391                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6511824                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212440                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7548009                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.628163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147821                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2936380     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2089875     27.69%     66.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       843967     11.18%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       484874      6.42%     84.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384894      5.10%     89.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       158864      2.10%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188156      2.49%     93.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        93864      1.24%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       367135      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7548009                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9998533                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12289391                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855020                       # Number of memory references committed
system.switch_cpus3.commit.loads              1130283                       # Number of loads committed
system.switch_cpus3.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1762859                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11076559                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250575                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       367135                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25981920                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38515948                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 155468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9998533                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12289391                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9998533                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861758                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861758                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.160418                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.160418                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65984543                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20048169                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19019239                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3392                       # number of misc regfile writes
system.l2.replacements                           9699                       # number of replacements
system.l2.tagsinuse                       8187.042939                       # Cycle average of tags in use
system.l2.total_refs                           707329                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17886                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.546517                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            61.724412                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.892801                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1190.088520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.265951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1162.333521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     22.417474                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    650.250921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.155093                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    845.381540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1342.978228                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1076.666423                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            757.696589                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1002.191465                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003527                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.145274                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002718                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.141886                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002737                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.079376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.103196                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.163938                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.131429                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.092492                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.122338                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999395                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7523                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4360                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2970                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3566                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18427                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5198                       # number of Writeback hits
system.l2.Writeback_hits::total                  5198                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   215                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4423                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3022                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3618                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18642                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7571                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4423                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3022                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3618                       # number of overall hits
system.l2.overall_hits::total                   18642                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2863                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1546                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1971                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9691                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2863                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1546                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1971                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9691                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2863                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3147                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1546                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1971                       # number of overall misses
system.l2.overall_misses::total                  9691                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1941755                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    141897525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1907816                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    144184676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1906243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     72438527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1847859                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     89690199                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       455814600                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1941755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    141897525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1907816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    144184676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1906243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     72438527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1847859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     89690199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        455814600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1941755                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    141897525                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1907816                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    144184676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1906243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     72438527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1847859                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     89690199                       # number of overall miss cycles
system.l2.overall_miss_latency::total       455814600                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7507                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28118                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5198                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5198                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               215                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10434                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7570                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5589                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28333                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10434                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7570                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5589                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28333                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.275660                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.419209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.342338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.355969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.344655                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.274391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.415720                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.338441                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.352657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.342039                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.274391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.904762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.415720                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.338441                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.352657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.342039                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44130.795455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49562.530562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50205.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45816.547823                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48878.025641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46855.450841                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42973.465116                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45504.920852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47034.836446                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44130.795455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49562.530562                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50205.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45816.547823                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48878.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46855.450841                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42973.465116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45504.920852                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47034.836446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44130.795455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49562.530562                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50205.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45816.547823                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48878.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46855.450841                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42973.465116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45504.920852                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47034.836446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2844                       # number of writebacks
system.l2.writebacks::total                      2844                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2863                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1546                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1971                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9691                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9691                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9691                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1690387                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    125620214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1694447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    126099782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1687685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     63513712                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1602310                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     78240816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    400149353                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1690387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    125620214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1694447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    126099782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1687685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     63513712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1602310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     78240816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    400149353                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1690387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    125620214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1694447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    126099782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1687685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     63513712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1602310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     78240816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    400149353                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.275660                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.419209                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.342338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.355969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.344655                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.274391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.415720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.338441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.352657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.342039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.274391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.904762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.415720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.338441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.352657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.342039                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38417.886364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43877.126790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44590.710526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40069.838576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43273.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41082.608021                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37263.023256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data        39696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41290.821690                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38417.886364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43877.126790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44590.710526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40069.838576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43273.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41082.608021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37263.023256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data        39696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41290.821690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38417.886364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43877.126790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44590.710526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40069.838576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43273.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41082.608021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37263.023256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data        39696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41290.821690                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.394658                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642038                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.754266                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.591172                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.803485                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065050                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861865                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926915                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633344                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633344                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633344                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633344                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633344                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633344                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3156987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3156987                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3156987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3156987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3156987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3156987                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633402                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633402                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633402                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633402                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54430.810345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54430.810345                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54430.810345                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54430.810345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54430.810345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54430.810345                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2459050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2459050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2459050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2459050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2459050                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2459050                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54645.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54645.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54645.555556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54645.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54645.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54645.555556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10434                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372950                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10690                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16311.782039                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.221051                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.778949                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899301                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100699                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128213                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906694                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906694                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906694                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906694                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37297                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37461                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37461                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37461                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37461                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1239919565                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1239919565                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4697277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4697277                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1244616842                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1244616842                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1244616842                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1244616842                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165510                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165510                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944155                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944155                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944155                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944155                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032001                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019269                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019269                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019269                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019269                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33244.485213                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33244.485213                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28641.932927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28641.932927                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33224.335763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33224.335763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33224.335763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33224.335763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1213                       # number of writebacks
system.cpu0.dcache.writebacks::total             1213                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26911                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26911                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27027                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27027                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10386                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10386                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10434                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    223961565                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    223961565                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    224923037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    224923037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    224923037                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    224923037                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008911                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008911                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21563.794050                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21563.794050                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20030.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20030.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21556.741135                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21556.741135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21556.741135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21556.741135                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.729214                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006659130                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1958480.797665                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.729214                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062066                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818476                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1614884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1614884                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1614884                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1614884                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1614884                       # number of overall hits
system.cpu1.icache.overall_hits::total        1614884                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3235796                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3235796                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3235796                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3235796                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3235796                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3235796                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1614944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1614944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1614944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1614944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1614944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1614944                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53929.933333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53929.933333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53929.933333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53929.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53929.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53929.933333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2322812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2322812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2322812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2322812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2322812                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2322812                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55305.047619                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55305.047619                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55305.047619                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55305.047619                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55305.047619                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55305.047619                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7569                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165340030                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7825                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21129.716294                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.224358                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.775642                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887595                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112405                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1081417                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1081417                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       699035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        699035                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2384                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1676                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1780452                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1780452                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1780452                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1780452                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14862                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14862                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          235                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          235                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15097                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15097                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15097                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15097                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    529991387                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    529991387                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9796662                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9796662                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    539788049                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    539788049                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    539788049                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    539788049                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1096279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1096279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       699270                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       699270                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795549                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795549                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795549                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795549                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013557                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000336                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008408                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008408                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008408                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008408                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35660.838851                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35660.838851                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41687.923404                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41687.923404                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35754.656488                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35754.656488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35754.656488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35754.656488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          995                       # number of writebacks
system.cpu1.dcache.writebacks::total              995                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7355                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7355                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          172                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7527                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7527                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7527                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7527                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7507                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7507                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7570                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7570                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    196675614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    196675614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1800897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1800897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    198476511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    198476511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    198476511                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    198476511                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004216                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004216                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004216                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004216                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26198.962835                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26198.962835                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28585.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28585.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26218.825760                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26218.825760                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26218.825760                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26218.825760                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               498.544773                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004682800                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1997381.312127                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.544773                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058565                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.798950                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634237                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634237                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634237                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634237                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634237                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634237                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3122396                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3122396                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3122396                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3122396                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3122396                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3122396                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634288                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634288                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634288                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634288                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634288                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634288                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61223.450980                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61223.450980                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61223.450980                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61223.450980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61223.450980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61223.450980                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2522824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2522824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2522824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2522824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2522824                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2522824                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61532.292683                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61532.292683                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61532.292683                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61532.292683                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61532.292683                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61532.292683                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4568                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153824402                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4824                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31887.313847                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.855308                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.144692                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.882247                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.117753                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097247                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097247                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717284                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717284                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1739                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1739                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1814531                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1814531                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1814531                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1814531                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11475                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11475                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11641                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11641                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11641                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11641                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    435205311                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    435205311                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5550704                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5550704                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    440756015                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    440756015                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    440756015                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    440756015                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1108722                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1108722                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717450                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717450                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1826172                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1826172                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1826172                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1826172                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010350                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010350                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006375                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006375                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006375                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006375                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37926.388758                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37926.388758                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33437.975904                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33437.975904                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37862.384245                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37862.384245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37862.384245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37862.384245                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          988                       # number of writebacks
system.cpu2.dcache.writebacks::total              988                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6959                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6959                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7073                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7073                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7073                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7073                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4516                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4516                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4568                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4568                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4568                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4568                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    105932211                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    105932211                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1246863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1246863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    107179074                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    107179074                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    107179074                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    107179074                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004073                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004073                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002501                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002501                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002501                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002501                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23457.088353                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23457.088353                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23978.134615                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23978.134615                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 23463.019702                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23463.019702                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 23463.019702                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23463.019702                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.169319                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004737807                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939648.276062                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.169319                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065976                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.825592                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1521143                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1521143                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1521143                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1521143                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1521143                       # number of overall hits
system.cpu3.icache.overall_hits::total        1521143                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2566622                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2566622                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2566622                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2566622                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2566622                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2566622                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1521197                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1521197                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1521197                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1521197                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1521197                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1521197                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47530.037037                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47530.037037                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47530.037037                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47530.037037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47530.037037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47530.037037                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2108914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2108914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2108914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2108914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2108914                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2108914                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47929.863636                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47929.863636                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 47929.863636                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47929.863636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 47929.863636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47929.863636                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5589                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158196276                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5845                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27065.231138                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.737596                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.262404                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881787                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118213                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058357                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058357                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720725                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720725                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1897                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1897                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1779082                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1779082                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1779082                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1779082                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14298                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14298                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          445                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14743                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    572693672                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    572693672                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     21641471                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21641471                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    594335143                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    594335143                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    594335143                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    594335143                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1072655                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1072655                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721170                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721170                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1793825                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1793825                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1793825                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1793825                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013330                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000617                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000617                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008219                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008219                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008219                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008219                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40054.110505                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40054.110505                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48632.519101                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48632.519101                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 40313.039612                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40313.039612                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 40313.039612                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40313.039612                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        71217                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        71217                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2002                       # number of writebacks
system.cpu3.dcache.writebacks::total             2002                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8761                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8761                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          393                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          393                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9154                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9154                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9154                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9154                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5589                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5589                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5589                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5589                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    131390812                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    131390812                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1101911                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1101911                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    132492723                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    132492723                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    132492723                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    132492723                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003116                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003116                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003116                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003116                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23729.603034                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23729.603034                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21190.596154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21190.596154                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23705.980140                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23705.980140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23705.980140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23705.980140                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
