vendor_name = ModelSim
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.qip
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/led_gpio.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.qip
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/PLL12M_altpll.v
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf
source_file = 1, /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf
source_file = 1, picorv32_rom.hex
design_name = picorv32_fast_serial
instance = comp, \LED[0]~output , LED[0]~output, picorv32_fast_serial, 1
instance = comp, \LED[1]~output , LED[1]~output, picorv32_fast_serial, 1
instance = comp, \LED[2]~output , LED[2]~output, picorv32_fast_serial, 1
instance = comp, \LED[3]~output , LED[3]~output, picorv32_fast_serial, 1
instance = comp, \LED[4]~output , LED[4]~output, picorv32_fast_serial, 1
instance = comp, \LED[5]~output , LED[5]~output, picorv32_fast_serial, 1
instance = comp, \LED[6]~output , LED[6]~output, picorv32_fast_serial, 1
instance = comp, \LED[7]~output , LED[7]~output, picorv32_fast_serial, 1
instance = comp, \CLK12M~input , CLK12M~input, picorv32_fast_serial, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
