#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct  8 16:39:11 2022
# Process ID: 4936
# Current directory: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4716 E:\EE5003\hardware\hls_project\ultrascale_cnn_v1\ultrascale_v33\ultrascale_v33.xpr
# Log file: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/vivado.log
# Journal file: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.xpr
INFO: [Project 1-313] Project file moved from 'E:/EE5003/hardware/ultrascale_cnn_v1/ultrascale_v33' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/hls_cnn_v7/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_SnnAcc_0_2

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 868.477 ; gain = 180.520
update_compile_order -fileset sources_1
open_bd_design {E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:hls:SnnAcc:0.0 - SnnAcc_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /SnnAcc_0/Data_m_axi_ddr_0_V.
Successfully read diagram <design_1> from BD file <E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.312 ; gain = 14.324
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:SnnAcc:0.0 [get_ips  design_1_SnnAcc_0_2] -log ip_upgrade.log
Upgrading 'E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_SnnAcc_0_2 (Snnacc 0.0) from revision 2112713896 to revision 2112716558
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /SnnAcc_0/Data_m_axi_ddr_0_V.
Wrote  : <E:\EE5003\hardware\hls_project\ultrascale_cnn_v1\ultrascale_v33\ultrascale_v33.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_SnnAcc_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /SnnAcc_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=99990005 
Wrote  : <E:\EE5003\hardware\hls_project\ultrascale_cnn_v1\ultrascale_v33\ultrascale_v33.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'SnnAcc_0_m_axi_ddr_0_V_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'SnnAcc_0_m_axi_ddr_0_V_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'SnnAcc_0_m_axi_ddr_0_V_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'SnnAcc_0_m_axi_ddr_0_V_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SnnAcc_0 .
Exporting to file e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2.hwh
Generated Block Design Tcl file e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2_bd.tcl
Generated Hardware Definition File e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/synth/design_1_axi_smc_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 43ae678b4dda8705; cache size = 92.378 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 43ae678b4dda8705; cache size = 92.378 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fd14c056593e9f15; cache size = 92.378 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = fd14c056593e9f15; cache size = 92.378 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sat Oct  8 16:41:04 2022] Launched design_1_axi_smc_2_synth_1, design_1_SnnAcc_0_2_synth_1...
Run output will be captured here:
design_1_axi_smc_2_synth_1: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.runs/design_1_axi_smc_2_synth_1/runme.log
design_1_SnnAcc_0_2_synth_1: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.runs/design_1_SnnAcc_0_2_synth_1/runme.log
[Sat Oct  8 16:41:04 2022] Launched synth_1...
Run output will be captured here: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1287.148 ; gain = 190.664
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 6
[Sat Oct  8 16:47:38 2022] Launched impl_1...
Run output will be captured here: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Oct  8 16:55:19 2022] Launched impl_1...
Run output will be captured here: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1509.477 ; gain = 196.062
write_hw_platform -fixed -force  -include_bit -file E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/EE5003/hardware/hls_project/ultrascale_cnn_v1/ultrascale_v33/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1569.902 ; gain = 60.426
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  8 17:13:25 2022...
