	component system is
		port (
			clk_clk                                            : in  std_logic                     := 'X';             -- clk
			pll_0_outclk0_clk                                  : out std_logic;                                        -- clk
			pll_0_reconfig_from_pll_reconfig_from_pll          : out std_logic_vector(63 downto 0);                    -- reconfig_from_pll
			pll_0_reconfig_to_pll_reconfig_to_pll              : in  std_logic_vector(63 downto 0) := (others => 'X'); -- reconfig_to_pll
			pll_reconfig_0_mgmt_avalon_slave_waitrequest       : out std_logic;                                        -- waitrequest
			pll_reconfig_0_mgmt_avalon_slave_read              : in  std_logic                     := 'X';             -- read
			pll_reconfig_0_mgmt_avalon_slave_write             : in  std_logic                     := 'X';             -- write
			pll_reconfig_0_mgmt_avalon_slave_readdata          : out std_logic_vector(31 downto 0);                    -- readdata
			pll_reconfig_0_mgmt_avalon_slave_address           : in  std_logic_vector(5 downto 0)  := (others => 'X'); -- address
			pll_reconfig_0_mgmt_avalon_slave_writedata         : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			pll_reconfig_0_reconfig_from_pll_reconfig_from_pll : in  std_logic_vector(63 downto 0) := (others => 'X'); -- reconfig_from_pll
			pll_reconfig_0_reconfig_to_pll_reconfig_to_pll     : out std_logic_vector(63 downto 0)                     -- reconfig_to_pll
		);
	end component system;

