Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: final_phase.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_phase.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_phase"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : final_phase
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\FINAL_PHASE\ipcore_dir\INMM.v" into library work
Parsing module <INMM>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\FINAL_PHASE\ipcore_dir\DMEE.v" into library work
Parsing module <DMEE>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\seven_bit_reg\VII_bit_reg.v" into library work
Parsing module <VII_bit_reg>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Register_File\Reg_file.v" into library work
Parsing module <Reg_file>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\PC\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\one-bit-register\one-bit-register.v" into library work
Parsing module <one_bit_register>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\MUX4_1\MUX4_1.v" into library work
Parsing module <MUX4_1>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\MUX2_1\MUX2.v" into library work
Parsing module <MUX2>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Instruction_Memory\Instrction_Memory.v" into library work
Parsing module <Instrction_Memory>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Decorder4_to_7\Decorder_4_to_7.v" into library work
Parsing module <Decorder_4_to_7>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Alu\Alu.v" into library work
Parsing module <Alu>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Adder\Adder.v" into library work
Parsing module <Adder>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\writeback\WB.v" into library work
Parsing module <WB>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\IF\IF.v" into library work
Parsing module <IF>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\ID\ID.v" into library work
Parsing module <ID>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\EXE\EXE.v" into library work
Parsing module <EXE>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\OUTPORT\outport.v" into library work
Parsing module <outport>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Data_Memory\Data_memory.v" into library work
Parsing module <Data_memory>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\five_in_one\Five_in_one.v" into library work
Parsing module <FIVE_IN_ONE>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" into library work
Parsing module <CR>.
Analyzing Verilog file "E:\Our 8-bit RISC Processor\Stage\FINAL_PHASE\final_phase.v" into library work
Parsing module <final_phase>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <final_phase>.

Elaborating module <CR>.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 43: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 47: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 49: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 55: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 57: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 59: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 61: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 63: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Stage\CR\CR.v" Line 65: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <FIVE_IN_ONE>.

Elaborating module <IF>.

Elaborating module <ProgramCounter>.

Elaborating module <Adder>.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Adder\Adder.v" Line 26: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <MUX4_1>.

Elaborating module <Instrction_Memory>.

Elaborating module <INMM>.
WARNING:HDLCompiler:1499 - "E:\Our 8-bit RISC Processor\Stage\FINAL_PHASE\ipcore_dir\INMM.v" Line 39: Empty module <INMM> remains a black box.
WARNING:HDLCompiler:189 - "E:\Our 8-bit RISC Processor\Instruction_Memory\Instrction_Memory.v" Line 31: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <ID>.

Elaborating module <Reg_file>.

Elaborating module <MUX2>.

Elaborating module <EXE>.

Elaborating module <Alu>.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Alu\Alu.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Alu\Alu.v" Line 31: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Our 8-bit RISC Processor\Alu\Alu.v" Line 33: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <one_bit_register>.

Elaborating module <Data_memory>.

Elaborating module <DMEE>.
WARNING:HDLCompiler:1499 - "E:\Our 8-bit RISC Processor\Stage\FINAL_PHASE\ipcore_dir\DMEE.v" Line 39: Empty module <DMEE> remains a black box.

Elaborating module <WB>.

Elaborating module <outport>.

Elaborating module <VII_bit_reg>.

Elaborating module <Decorder_4_to_7>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <final_phase>.
    Related source file is "E:\Our 8-bit RISC Processor\Stage\FINAL_PHASE\final_phase.v".
    Summary:
	no macro.
Unit <final_phase> synthesized.

Synthesizing Unit <CR>.
    Related source file is "E:\Our 8-bit RISC Processor\Stage\CR\CR.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <CR> synthesized.

Synthesizing Unit <FIVE_IN_ONE>.
    Related source file is "E:\Our 8-bit RISC Processor\Stage\five_in_one\Five_in_one.v".
    Summary:
	no macro.
Unit <FIVE_IN_ONE> synthesized.

Synthesizing Unit <IF>.
    Related source file is "E:\Our 8-bit RISC Processor\Stage\IF\IF.v".
    Summary:
	no macro.
Unit <IF> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "E:\Our 8-bit RISC Processor\PC\ProgramCounter.v".
    Found 8-bit register for signal <PCa>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "E:\Our 8-bit RISC Processor\Adder\Adder.v".
    Found 8-bit adder for signal <inca> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <MUX4_1>.
    Related source file is "E:\Our 8-bit RISC Processor\MUX4_1\MUX4_1.v".
WARNING:Xst:647 - Input <nothing> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4_1> synthesized.

Synthesizing Unit <Instrction_Memory>.
    Related source file is "E:\Our 8-bit RISC Processor\Instruction_Memory\Instrction_Memory.v".
    Found 8-bit adder for signal <PCa1[7]_GND_8_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Instrction_Memory> synthesized.

Synthesizing Unit <ID>.
    Related source file is "E:\Our 8-bit RISC Processor\Stage\ID\ID.v".
    Summary:
	no macro.
Unit <ID> synthesized.

Synthesizing Unit <Reg_file>.
    Related source file is "E:\Our 8-bit RISC Processor\Register_File\Reg_file.v".
    Found 32-bit register for signal <n0018[31:0]>.
    Found 8-bit 4-to-1 multiplexer for signal <op1> created at line 53.
    Found 8-bit 4-to-1 multiplexer for signal <op2> created at line 55.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Reg_file> synthesized.

Synthesizing Unit <MUX2>.
    Related source file is "E:\Our 8-bit RISC Processor\MUX2_1\MUX2.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2> synthesized.

Synthesizing Unit <EXE>.
    Related source file is "E:\Our 8-bit RISC Processor\Stage\EXE\EXE.v".
    Summary:
	no macro.
Unit <EXE> synthesized.

Synthesizing Unit <Alu>.
    Related source file is "E:\Our 8-bit RISC Processor\Alu\Alu.v".
    Found 9-bit subtractor for signal <GND_14_o_GND_14_o_sub_20_OUT> created at line 31.
    Found 9-bit adder for signal <_n0093> created at line 31.
    Found 32-bit 7-to-1 multiplexer for signal <_n0096> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <Alu> synthesized.

Synthesizing Unit <one_bit_register>.
    Related source file is "E:\Our 8-bit RISC Processor\one-bit-register\one-bit-register.v".
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <one_bit_register> synthesized.

Synthesizing Unit <Data_memory>.
    Related source file is "E:\Our 8-bit RISC Processor\Data_Memory\Data_memory.v".
    Summary:
	no macro.
Unit <Data_memory> synthesized.

Synthesizing Unit <WB>.
    Related source file is "E:\Our 8-bit RISC Processor\writeback\WB.v".
    Found 8-bit 4-to-1 multiplexer for signal <AorD> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <WB> synthesized.

Synthesizing Unit <outport>.
    Related source file is "E:\Our 8-bit RISC Processor\OUTPORT\outport.v".
    Summary:
	no macro.
Unit <outport> synthesized.

Synthesizing Unit <VII_bit_reg>.
    Related source file is "E:\Our 8-bit RISC Processor\seven_bit_reg\VII_bit_reg.v".
    Found 7-bit register for signal <out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <VII_bit_reg> synthesized.

Synthesizing Unit <Decorder_4_to_7>.
    Related source file is "E:\Our 8-bit RISC Processor\Decorder4_to_7\Decorder_4_to_7.v".
    Found 16x7-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <Decorder_4_to_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 2
 32-bit register                                       : 1
 7-bit register                                        : 2
 8-bit register                                        : 2
# Multiplexers                                         : 15
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 7-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/INMM.ngc>.
Reading core <ipcore_dir/DMEE.ngc>.
Loading core <INMM> for timing and area information for instance <mi1x>.
Loading core <INMM> for timing and area information for instance <mi2x>.
Loading core <DMEE> for timing and area information for instance <DMx>.

Synthesizing (advanced) Unit <Decorder_4_to_7>.
INFO:Xst:3231 - The small RAM <Mram_out> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <Decorder_4_to_7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 15
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 7-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ProgramCounter> ...

Optimizing unit <final_phase> ...

Optimizing unit <Reg_file> ...

Optimizing unit <Alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_phase, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : final_phase.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 352
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 29
#      LUT3                        : 15
#      LUT4                        : 54
#      LUT5                        : 52
#      LUT6                        : 136
#      MUXCY                       : 16
#      MUXF7                       : 29
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 72
#      FD                          : 8
#      FDRE                        : 64
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 9
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              72  out of  11440     0%  
 Number of Slice LUTs:                  320  out of   5720     5%  
    Number used as Logic:               288  out of   5720     5%  
    Number used as Memory:               32  out of   1440     2%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    329
   Number with an unused Flip Flop:     257  out of    329    78%  
   Number with an unused LUT:             9  out of    329     2%  
   Number of fully used LUT-FF pairs:    63  out of    329    19%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    200    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 80    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.222ns (Maximum Frequency: 108.432MHz)
   Minimum input arrival time before clock: 4.284ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.222ns (frequency: 108.432MHz)
  Total number of paths / destination ports: 46854 / 200
-------------------------------------------------------------------------
Delay:               9.222ns (Levels of Logic = 10)
  Source:            FIVE_IN_ONEX/IFX/PC/PCa_1 (FF)
  Destination:       FIVE_IN_ONEX/EXEX/fregZ/out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FIVE_IN_ONEX/IFX/PC/PCa_1 to FIVE_IN_ONEX/EXEX/fregZ/out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.447   1.361  FIVE_IN_ONEX/IFX/PC/PCa_1 (FIVE_IN_ONEX/IFX/PC/PCa_1)
     begin scope: 'FIVE_IN_ONEX/IFX/IM/mi1x:a<1>'
     LUT6:I2->O            1   0.203   0.580  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int711_SW0 (N6)
     LUT3:I2->O          102   0.205   1.987  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int711 (spo<3>)
     end scope: 'FIVE_IN_ONEX/IFX/IM/mi1x:spo<3>'
     LUT6:I4->O           15   0.203   0.982  FIVE_IN_ONEX/IDX/reg_fileX/Mmux_op111 (FIVE_IN_ONEX/Ra<0>)
     LUT2:I1->O            1   0.205   0.000  FIVE_IN_ONEX/EXEX/alux/Msub_GND_14_o_GND_14_o_sub_20_OUT_lut<0> (FIVE_IN_ONEX/EXEX/alux/Msub_GND_14_o_GND_14_o_sub_20_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  FIVE_IN_ONEX/EXEX/alux/Msub_GND_14_o_GND_14_o_sub_20_OUT_cy<0> (FIVE_IN_ONEX/EXEX/alux/Msub_GND_14_o_GND_14_o_sub_20_OUT_cy<0>)
     XORCY:CI->O           2   0.180   0.721  FIVE_IN_ONEX/EXEX/alux/Msub_GND_14_o_GND_14_o_sub_20_OUT_xor<1> (FIVE_IN_ONEX/EXEX/alux/GND_14_o_GND_14_o_sub_20_OUT<1>)
     LUT6:I4->O            1   0.203   0.684  FIVE_IN_ONEX/EXEX/alux/Mmux_n005211 (FIVE_IN_ONEX/EXEX/alux/Mmux_n00521)
     LUT6:I4->O            1   0.203   0.580  FIVE_IN_ONEX/EXEX/alux/Mmux_n005213 (FIVE_IN_ONEX/EXEX/alux/Mmux_n005212)
     LUT6:I5->O            1   0.205   0.000  FIVE_IN_ONEX/EXEX/alux/Mmux_n005218 (FIVE_IN_ONEX/EXEX/OFgz)
     FDRE:D                    0.102          FIVE_IN_ONEX/EXEX/fregZ/out
    ----------------------------------------
    Total                      9.222ns (2.328ns logic, 6.894ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 152 / 96
-------------------------------------------------------------------------
Offset:              4.284ns (Levels of Logic = 4)
  Source:            in<4> (PAD)
  Destination:       FIVE_IN_ONEX/IDX/reg_fileX/reg_arr_0_28 (FF)
  Destination Clock: clk rising

  Data Path: in<4> to FIVE_IN_ONEX/IDX/reg_fileX/reg_arr_0_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  in_4_IBUF (in_4_IBUF)
     LUT6:I0->O            4   0.203   0.684  FIVE_IN_ONEX/IDX/mux2/Mmux_op57_SW0 (N15)
     LUT4:I3->O            1   0.205   0.684  FIVE_IN_ONEX/IDX/mux2/Mmux_op58_SW0 (N145)
     LUT6:I4->O            1   0.203   0.000  FIVE_IN_ONEX/IDX/reg_fileX/Mmux_reg_arr[3][7]_ip[7]_mux_4_OUT51 (FIVE_IN_ONEX/IDX/reg_fileX/reg_arr[3][7]_ip[7]_mux_4_OUT<4>)
     FDRE:D                    0.102          FIVE_IN_ONEX/IDX/reg_fileX/reg_arr_0_28
    ----------------------------------------
    Total                      4.284ns (1.935ns logic, 2.349ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            FIVE_IN_ONEX/outportX/Reg1/out_6 (FF)
  Destination:       Reg1_out<6> (PAD)
  Source Clock:      clk rising

  Data Path: FIVE_IN_ONEX/outportX/Reg1/out_6 to Reg1_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  FIVE_IN_ONEX/outportX/Reg1/out_6 (FIVE_IN_ONEX/outportX/Reg1/out_6)
     OBUF:I->O                 2.571          Reg1_out_6_OBUF (Reg1_out<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.222|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.36 secs
 
--> 

Total memory usage is 256732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

